
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/storage/Programmi/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.996 ; gain = 42.711 ; free physical = 833 ; free virtual = 6544
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/design_1_conv_0_0.dcp' for cell 'design_1_i/conv_0'
INFO: [Project 1-454] Reading design checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 650 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/storage/Programmi/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1765.020 ; gain = 505.023 ; free physical = 342 ; free virtual = 6268
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1765.020 ; gain = 0.000 ; free physical = 339 ; free virtual = 6266

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 205a37c90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 2178.562 ; gain = 413.543 ; free physical = 138 ; free virtual = 5757

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 53 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27cb82114

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2178.562 ; gain = 0.000 ; free physical = 149 ; free virtual = 5768
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19610d027

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2178.562 ; gain = 0.000 ; free physical = 147 ; free virtual = 5768
INFO: [Opt 31-389] Phase Constant propagation created 39 cells and removed 338 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21a88d65f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.562 ; gain = 0.000 ; free physical = 147 ; free virtual = 5768
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 787 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21a88d65f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2178.562 ; gain = 0.000 ; free physical = 151 ; free virtual = 5771
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18062a018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.562 ; gain = 0.000 ; free physical = 149 ; free virtual = 5769
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18062a018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.562 ; gain = 0.000 ; free physical = 148 ; free virtual = 5768
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2178.562 ; gain = 0.000 ; free physical = 146 ; free virtual = 5768
Ending Logic Optimization Task | Checksum: 18062a018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2178.562 ; gain = 0.000 ; free physical = 146 ; free virtual = 5768

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.549 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 67 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 134
Ending PowerOpt Patch Enables Task | Checksum: 159414595

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 432 ; free virtual = 5722
Ending Power Optimization Task | Checksum: 159414595

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2647.973 ; gain = 469.410 ; free physical = 446 ; free virtual = 5735

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 159414595

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 446 ; free virtual = 5735
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 2647.973 ; gain = 882.953 ; free physical = 446 ; free virtual = 5735
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 426 ; free virtual = 5722
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 414 ; free virtual = 5720
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 277 ; free virtual = 5598
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cbc28725

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 277 ; free virtual = 5597
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 236 ; free virtual = 5555

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ab3bdbb5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 220 ; free virtual = 5540

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b2f3504e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 199 ; free virtual = 5522

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b2f3504e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 199 ; free virtual = 5522
Phase 1 Placer Initialization | Checksum: b2f3504e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 199 ; free virtual = 5522

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 149c8ce44

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2647.973 ; gain = 0.000 ; free physical = 219 ; free virtual = 5535

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0 could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_7[1] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_0 could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_6_7[1] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_6_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/WEA[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_6_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_2[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_5_4[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_5_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_6_0 could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_6_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_7[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_3_4[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_3_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_4_7[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_4_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_2[1] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_6_7[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_6_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_2[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_2_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_2[1] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_1_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_1_4[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_1_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_7[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_5_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_4_0 could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_4_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_4_2[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_4_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_7_4[0] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_7_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/WEA[1] could not be optimized because driver design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_6_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_6_i_2_n_3 could not be optimized because driver design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_6_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_3_i_2_n_3 could not be optimized because driver design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_3_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_3_i_1_n_3 could not be optimized because driver design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_3_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 198 ; free virtual = 5541

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a4521da6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 198 ; free virtual = 5541
Phase 2 Global Placement | Checksum: c4fd03be

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 199 ; free virtual = 5543

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c4fd03be

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 197 ; free virtual = 5541

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a272bd8b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:33 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 191 ; free virtual = 5536

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1744ab8f7

Time (s): cpu = 00:01:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 191 ; free virtual = 5536

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 215742ff0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 191 ; free virtual = 5536

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 215742ff0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 191 ; free virtual = 5536

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15f360aff

Time (s): cpu = 00:01:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 190 ; free virtual = 5535

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d9b67b72

Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 187 ; free virtual = 5533

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ac8a03e5

Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 187 ; free virtual = 5534

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 80f6e70a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 187 ; free virtual = 5534
Phase 3 Detail Placement | Checksum: 80f6e70a

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 187 ; free virtual = 5534

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16a3b5299

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16a3b5299

Time (s): cpu = 00:01:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 184 ; free virtual = 5535
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.403. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f4451583

Time (s): cpu = 00:02:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 130 ; free virtual = 5088
Phase 4.1 Post Commit Optimization | Checksum: 1f4451583

Time (s): cpu = 00:02:05 ; elapsed = 00:01:01 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 130 ; free virtual = 5088

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f4451583

Time (s): cpu = 00:02:05 ; elapsed = 00:01:02 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 131 ; free virtual = 5089

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f4451583

Time (s): cpu = 00:02:05 ; elapsed = 00:01:02 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 131 ; free virtual = 5089

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13a283863

Time (s): cpu = 00:02:05 ; elapsed = 00:01:02 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 131 ; free virtual = 5089
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a283863

Time (s): cpu = 00:02:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 131 ; free virtual = 5089
Ending Placer Task | Checksum: 11eac09d8

Time (s): cpu = 00:02:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 171 ; free virtual = 5130
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:08 . Memory (MB): peak = 2655.977 ; gain = 8.004 ; free physical = 171 ; free virtual = 5130
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 129 ; free virtual = 5129
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 152 ; free virtual = 5132
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 166 ; free virtual = 5119
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 178 ; free virtual = 5131
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 176 ; free virtual = 5129
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e9a3aeea ConstDB: 0 ShapeSum: 35085aee RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17b88ceaf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 450 ; free virtual = 5270
Post Restoration Checksum: NetGraph: 840f6445 NumContArr: f7796a6a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17b88ceaf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 447 ; free virtual = 5269

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17b88ceaf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 413 ; free virtual = 5238

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17b88ceaf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 413 ; free virtual = 5238
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15c4e4e11

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 399 ; free virtual = 5222
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.515  | TNS=0.000  | WHS=-0.222 | THS=-193.007|

Phase 2 Router Initialization | Checksum: 1f09a7e47

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2655.977 ; gain = 0.000 ; free physical = 396 ; free virtual = 5219

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1efa12767

Time (s): cpu = 00:02:24 ; elapsed = 00:00:58 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 467 ; free virtual = 5278

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 781
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.360  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11391a9c0

Time (s): cpu = 00:03:35 ; elapsed = 00:01:17 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5275

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.361  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fcc49ebb

Time (s): cpu = 00:03:37 ; elapsed = 00:01:18 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5276
Phase 4 Rip-up And Reroute | Checksum: fcc49ebb

Time (s): cpu = 00:03:37 ; elapsed = 00:01:18 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5275

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16c94c626

Time (s): cpu = 00:03:38 ; elapsed = 00:01:18 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 438 ; free virtual = 5275
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.361  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16c94c626

Time (s): cpu = 00:03:39 ; elapsed = 00:01:18 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5276

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16c94c626

Time (s): cpu = 00:03:39 ; elapsed = 00:01:18 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5276
Phase 5 Delay and Skew Optimization | Checksum: 16c94c626

Time (s): cpu = 00:03:39 ; elapsed = 00:01:18 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5276

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19f53b9b3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:19 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.361  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 151f0a385

Time (s): cpu = 00:03:41 ; elapsed = 00:01:19 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5276
Phase 6 Post Hold Fix | Checksum: 151f0a385

Time (s): cpu = 00:03:41 ; elapsed = 00:01:19 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5276

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.28969 %
  Global Horizontal Routing Utilization  = 4.23842 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1049de9b1

Time (s): cpu = 00:03:42 ; elapsed = 00:01:19 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 439 ; free virtual = 5276

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1049de9b1

Time (s): cpu = 00:03:42 ; elapsed = 00:01:19 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 438 ; free virtual = 5275

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14d8b3438

Time (s): cpu = 00:03:43 ; elapsed = 00:01:21 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 434 ; free virtual = 5273

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.361  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14d8b3438

Time (s): cpu = 00:03:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 434 ; free virtual = 5273
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 472 ; free virtual = 5312

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:51 ; elapsed = 00:01:26 . Memory (MB): peak = 2674.906 ; gain = 18.930 ; free physical = 467 ; free virtual = 5313
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.922 ; gain = 0.000 ; free physical = 410 ; free virtual = 5310
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2706.922 ; gain = 32.016 ; free physical = 729 ; free virtual = 5621
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2794.965 ; gain = 88.043 ; free physical = 693 ; free virtual = 5609
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2794.965 ; gain = 0.000 ; free physical = 634 ; free virtual = 5557
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2794.965 ; gain = 0.000 ; free physical = 398 ; free virtual = 5480
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_16_fu_992_p2__0 output design_1_i/conv_0/inst/tmp_16_fu_992_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_34_1_fu_1343_p2__0 output design_1_i/conv_0/inst/tmp_34_1_fu_1343_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_34_2_fu_1699_p2__0 output design_1_i/conv_0/inst/tmp_34_2_fu_1699_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_16_fu_992_p2 multiplier stage design_1_i/conv_0/inst/tmp_16_fu_992_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_16_fu_992_p2__0 multiplier stage design_1_i/conv_0/inst/tmp_16_fu_992_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_16_reg_2224_reg__0 multiplier stage design_1_i/conv_0/inst/tmp_16_reg_2224_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_34_1_fu_1343_p2 multiplier stage design_1_i/conv_0/inst/tmp_34_1_fu_1343_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_34_1_fu_1343_p2__0 multiplier stage design_1_i/conv_0/inst/tmp_34_1_fu_1343_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_34_1_reg_2328_reg__0 multiplier stage design_1_i/conv_0/inst/tmp_34_1_reg_2328_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_34_2_fu_1699_p2 multiplier stage design_1_i/conv_0/inst/tmp_34_2_fu_1699_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_34_2_fu_1699_p2__0 multiplier stage design_1_i/conv_0/inst/tmp_34_2_fu_1699_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_0/inst/tmp_34_2_reg_2437_reg__0 multiplier stage design_1_i/conv_0/inst/tmp_34_2_reg_2437_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/conv_0/inst/conv_fadd_32ns_32bkb_U1/conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 27 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_04/design/design.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Apr 28 11:21:42 2019. For additional details about this file, please refer to the WebTalk help file at /storage/Programmi/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2875.461 ; gain = 80.496 ; free physical = 417 ; free virtual = 5445
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 11:21:43 2019...
