{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 11:23:04 2018 " "Info: Processing started: Fri Nov 09 11:23:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project1 -c project1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "project1 EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"project1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Critical Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { Q3 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 24 1184 1200 200 "Q3" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 4 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { Q2 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 24 1208 1224 200 "Q2" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { Q1 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 24 1232 1248 200 "Q1" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Info: Pin A1 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { A1 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 208 1544 1720 224 "A1" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Info: Pin B1 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { B1 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 240 1544 1720 256 "B1" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C1 " "Info: Pin C1 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { C1 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 272 1544 1720 288 "C1" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Info: Pin A2 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { A2 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 304 1544 1720 320 "A2" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2 " "Info: Pin B2 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { B2 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 336 1544 1720 352 "B2" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C2 " "Info: Pin C2 not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { C2 } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 368 1544 1720 384 "C2" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP " "Info: Pin CP not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { CP } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 576 872 1048 592 "CP" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/quartus9.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 456 616 784 472 "CLK" "" } } } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK Global clock in PIN 14 " "Info: Automatically promoted some destinations of signal \"CLK\" to use Global clock in PIN 14" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CP " "Info: Destination \"CP\" may be non-global or may not use global clock" {  } { { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 576 872 1048 592 "CP" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 456 616 784 472 "CLK" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 10 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.393 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LAB_X2_Y2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y2; Fanout = 7; REG Node = 'inst1'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 464 968 1032 544 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.511 ns) 1.356 ns inst9 2 COMB LAB_X2_Y2 2 " "Info: 2: + IC(0.845 ns) + CELL(0.511 ns) = 1.356 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'inst9'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "1.356 ns" { inst1 inst9 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 368 1328 1376 432 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(2.322 ns) 5.393 ns A1 3 PIN PIN_4 0 " "Info: 3: + IC(1.715 ns) + CELL(2.322 ns) = 5.393 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'A1'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "4.037 ns" { inst9 A1 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.bdf" { { 208 1544 1720 224 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 52.53 % ) " "Info: Total cell delay = 2.833 ns ( 52.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.560 ns ( 47.47 % ) " "Info: Total interconnect delay = 2.560 ns ( 47.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "5.393 ns" { inst1 inst9 A1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.fit.smsg " "Info: Generated suppressed messages file D:/Quartus9.1/mycode/华工数电实验：简易交通灯控制电路的设计1/project1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Info: Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 09 11:23:05 2018 " "Info: Processing ended: Fri Nov 09 11:23:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
