Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 15:12:40 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.345        0.000                      0                 1466        0.065        0.000                      0                 1466       54.305        0.000                       0                   536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.345        0.000                      0                 1462        0.065        0.000                      0                 1462       54.305        0.000                       0                   536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.447        0.000                      0                    4        0.934        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.104ns  (logic 60.978ns (58.574%)  route 43.126ns (41.426%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.008    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.220 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.654    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.953 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.492   106.444    sm/M_alum_out[0]
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124   106.568 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.503   107.071    display/M_sm_bra[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124   107.195 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.137   108.332    sm/override_address
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.124   108.456 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.796   109.252    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.598    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.598    
                         arrival time                        -109.253    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.044ns  (logic 60.978ns (58.608%)  route 43.066ns (41.392%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.008    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.220 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.654    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.953 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.492   106.444    sm/M_alum_out[0]
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124   106.568 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.503   107.071    display/M_sm_bra[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124   107.195 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.134   108.329    sm/override_address
    SLICE_X54Y5          LUT6 (Prop_lut6_I3_O)        0.124   108.453 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.739   109.192    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.598    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.598    
                         arrival time                        -109.192    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.311ns  (logic 61.206ns (58.677%)  route 43.105ns (41.323%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.008    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.220 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.654    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.953 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.992   106.945    sm/M_alum_out[0]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.150   107.095 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.436   107.532    sm/D_states_q[3]_i_8_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326   107.858 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.942   108.799    sm/D_states_q[3]_i_2_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.124   108.923 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.535   109.459    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y3          FDSE (Setup_fdse_C_D)       -0.061   116.052    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.052    
                         arrival time                        -109.459    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.803ns  (logic 61.234ns (58.991%)  route 42.569ns (41.010%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.008    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.220 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.654    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.953 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.992   106.945    sm/M_alum_out[0]
    SLICE_X35Y3          LUT4 (Prop_lut4_I0_O)        0.150   107.095 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.436   107.532    sm/D_states_q[3]_i_8_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.326   107.858 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.942   108.799    sm/D_states_q[3]_i_2_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I0_O)        0.152   108.951 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.951    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y3          FDSE (Setup_fdse_C_D)        0.047   116.160    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -108.952    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.685ns  (logic 61.210ns (59.035%)  route 42.475ns (40.965%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=27 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         1.264     6.872    sm/D_states_q[7]
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.152     7.024 r  sm/D_states_q[6]_i_6/O
                         net (fo=4, routed)           1.351     8.375    sm/D_states_q[6]_i_6_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I4_O)        0.326     8.701 f  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.635     9.336    sm/ram_reg_i_125_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I0_O)        0.124     9.460 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.630    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.754 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    11.941    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.093 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.796    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.122 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.122    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.654 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.663    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.777 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.777    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.891 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.891    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.005 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.005    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.119 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.119    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.233 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.233    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.347 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.347    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.461 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.461    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.732 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.625    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.469 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.469    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.586 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.586    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.703 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.703    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.820 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.820    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.937 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.054 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.054    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.171 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.171    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.288 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.288    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.445 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.665    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.453 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.453    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.567    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.681 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.690    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.804    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.918    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.032    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.146    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.260 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.417 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.488    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.817 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.817    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.367 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.367    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.481 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.595 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.595    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.709 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.709    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.823 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.832    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.946    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.060    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.174    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.331 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.453    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.782 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.332 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.332    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.446 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.560 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.560    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.674 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.674    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.788 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.788    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.902 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    25.911    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.025 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.025    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.139 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.139    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.296 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.344    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.673 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.223 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.337 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.337    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.451 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.451    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.565 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.565    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.679 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.679    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.793 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.802    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.187 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.322    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.122 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.122    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.239 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.239    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.356 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.356    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.473 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.473    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.590 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.590    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.707 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.716    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.833    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.950 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.950    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.107 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.344    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.676 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.676    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.209 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.209    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.326 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.326    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.443 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.443    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.560 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.569    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.686 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.686    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.803 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.803    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.920 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.920    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.037 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.037    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.194 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.201    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.533 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.533    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.083 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.083    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.197    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.311 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.320    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.434 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.434    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.548 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.548    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.662 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.662    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.776 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.776    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.890 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.890    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.047 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.304    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.633 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.166 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.166    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.283 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.400 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.409    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.526 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.526    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.643 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.643    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.760 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.760    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.877 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.877    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.994 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.994    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.151 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.093    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.425 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.425    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.975 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.975    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.089 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.098    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.212 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.212    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.326 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.326    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.440 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.440    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.554 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.554    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.668 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.668    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.782 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.782    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.939 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.307    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.636 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.636    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.186 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.309    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.423 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.423    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.537 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.537    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.651 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.651    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.765 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.765    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.879 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.879    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.993 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.150 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.131    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.460 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.460    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.010 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.010    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.124 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.238 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.247    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.361 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.361    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.475 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.475    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.589 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.589    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.703 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.703    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.817 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.817    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.974 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    50.978    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.307 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.307    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.840 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.840    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.957 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.957    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.074 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.083    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.200 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.200    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.317 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.317    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.434 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.434    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.551 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.551    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.668 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.668    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.825 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.849    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.181 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.181    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.731 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.731    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.845 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.845    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.959 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.959    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.073 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.073    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.187 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.196    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.310 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.310    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.424 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.424    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.538 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.538    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.695 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.849    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.634 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.634    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.748 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.748    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.862 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.976 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.976    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.090 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.090    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.204 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.213    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.327 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.327    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.441 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.441    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.598 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.765    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.550 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.550    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.664 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.664    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.778 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.778    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.892 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.892    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.006 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.006    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.120 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.120    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.234 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.234    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.348 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.348    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.505 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.416    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.745 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.745    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.295 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.295    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.409 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.409    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.523 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.523    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.637 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.637    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.751 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.751    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.865 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.865    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.979 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.979    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.093 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.093    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.250 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.271    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.600 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.600    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.133 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.133    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.250 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.250    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.367 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.367    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.484 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.484    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.601 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.601    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.718 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.718    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.835 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.835    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.952 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.952    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.109 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.387    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.190 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.190    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.307 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.307    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.424 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.541 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.541    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.658 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.658    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.775 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.775    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.892 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.892    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.009 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.009    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.166 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    70.983    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.315 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.315    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.865 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.865    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.979 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.979    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.093 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.093    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.207 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.207    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.321 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.321    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.435 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.435    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.549 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.549    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.663 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.820 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    73.911    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.240 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.240    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.790 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.790    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.904 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.904    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.018 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.018    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.132 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.132    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.246 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.246    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.360 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.474 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.474    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.588 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.588    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.745 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.809    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.138 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.138    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.671 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.671    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.788 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.788    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.905 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.905    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.022 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.022    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.139 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.139    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.256 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.256    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.373 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.373    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.490 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.647 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.560    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    79.892 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.892    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.442 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.442    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.556 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.556    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.670 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.670    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.784 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.784    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.898 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.898    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.012 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.012    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.126 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.126    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.240 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.240    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.397 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.302    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.631 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.631    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.164 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.164    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.281 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.281    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.398 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.398    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.515 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.515    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.632 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.632    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.749 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.749    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.866 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.866    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.983 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.983    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.140 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.133    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.465 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.465    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.015 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.015    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.129 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.129    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.243 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.243    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.357 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.357    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.471 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.471    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.585 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.585    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.699 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.699    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.813 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.813    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.970 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.881    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.210 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.760 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.760    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.874 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.874    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.988 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.988    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.102 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.102    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.216 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.216    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.330 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.330    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.444 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.444    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.558 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.558    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.715 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.644    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.973 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.523 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.523    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.637 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.637    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.751 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.751    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.865 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.865    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.979 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.979    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.093 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.093    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.207 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.207    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.321 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.321    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.478 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.374    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.703 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.703    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.253 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.253    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.367 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.367    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.481 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.481    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.595 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.595    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.709 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.709    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.823 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.823    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.937 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.937    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.051 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.051    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.208 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.184    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.513 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.513    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.046 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.046    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.163 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.163    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.280 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.280    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.397 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.397    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.514 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.514    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.631 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.631    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.865 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.865    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.022 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    98.961    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.293 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.293    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.843 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.843    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.957 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.957    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.071 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.071    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.185 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.185    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.299 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.299    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.413 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.527 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.641 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.798 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.733    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.062 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.062    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.595 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.595    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.712 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.712    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.829 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.829    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.946 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   102.946    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.063 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.571 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.566    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   104.898 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.898    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.110 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.543    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.842 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.011   106.853    sm/M_alum_out[0]
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.150   107.003 f  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.353   107.356    sm/D_states_q[3]_i_7_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I4_O)        0.328   107.684 f  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.648   108.333    sm/D_states_q[1]_i_2_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124   108.457 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.379   108.836    sm/D_states_d__0[1]
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDRE (Setup_fdre_C_D)       -0.067   116.045    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -108.836    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.598ns  (logic 60.945ns (58.828%)  route 42.653ns (41.172%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.656   105.664    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X40Y6          LUT4 (Prop_lut4_I1_O)        0.152   105.816 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.455   106.272    sm/D_states_q[3]_i_26_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I5_O)        0.326   106.598 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.463   107.060    sm/D_states_q[3]_i_20_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.124   107.184 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.585   107.770    sm/D_states_q[3]_i_13_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124   107.894 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.728   108.622    sm/D_states_q[3]_i_4_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.124   108.746 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   108.746    sm/D_states_d__0[3]
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y3          FDSE (Setup_fdse_C_D)        0.029   116.142    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -108.746    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.450ns  (logic 61.174ns (59.134%)  route 42.276ns (40.866%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.008    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.220 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.654    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.953 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.869   106.822    sm/M_alum_out[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.118   106.940 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.464   107.403    sm/D_states_q[7]_i_10_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.326   107.729 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.404   108.133    sm/D_states_q[6]_i_5_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I3_O)        0.124   108.257 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.340   108.598    sm/D_states_d__0[6]
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X39Y2          FDRE (Setup_fdre_C_D)       -0.067   116.047    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.047    
                         arrival time                        -108.598    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.160ns  (logic 60.978ns (59.110%)  route 42.182ns (40.890%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.008    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.220 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.654    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.953 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.695   106.648    sm/M_alum_out[0]
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124   106.772 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.149   106.921    sm/D_states_q[4]_i_12_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.045 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.754   107.799    sm/D_states_q[4]_i_5_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.124   107.923 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.385   108.308    sm/D_states_d__0[4]
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X40Y2          FDSE (Setup_fdse_C_D)       -0.067   116.049    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.049    
                         arrival time                        -108.308    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.138ns  (logic 61.050ns (59.192%)  route 42.088ns (40.808%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.008    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.220 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.654    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.953 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.869   106.822    sm/M_alum_out[0]
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.118   106.940 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.452   107.392    sm/D_states_q[7]_i_10_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I2_O)        0.326   107.718 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.568   108.286    sm/D_states_d__0[7]
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X40Y2          FDSE (Setup_fdse_C_D)       -0.081   116.035    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.035    
                         arrival time                        -108.287    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.041ns  (logic 60.978ns (59.178%)  route 42.063ns (40.822%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.466     7.070    sm/D_states_q[1]
    SLICE_X51Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.220 r  sm/D_states_q[1]_i_13/O
                         net (fo=3, routed)           1.201     8.421    sm/D_states_q[1]_i_13_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.326     8.747 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.699     9.447    sm/ram_reg_i_127_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.571 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.169    10.740    L_reg/M_sm_ra1[0]
    SLICE_X45Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.188    12.052    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I2_O)        0.152    12.204 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.703    12.907    sm/M_alum_a[31]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.326    13.233 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    13.233    alum/S[0]
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.765 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    13.774    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.888 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.002 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.843 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          0.893    15.736    alum/temp_out0[31]
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.580 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.697 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.697    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.814 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.814    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.931    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.048    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.282    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.399    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.556 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.220    18.776    alum/temp_out0[30]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.564 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.564    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.678 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.678    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.792 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.009    19.801    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.915 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.915    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.029 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.029    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.528 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          1.071    21.599    alum/temp_out0[29]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.329    21.928 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.478 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.478    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.592    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.706 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.706    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.820 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.820    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.934 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.009    22.943    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.442 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.122    24.563    alum/temp_out0[28]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.892 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.892    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.442 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    25.442    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.556    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.670    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.784 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.784    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.898 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.898    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.012 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.021    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.406 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.048    27.455    alum/temp_out0[27]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.784 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.784    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.334 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.904 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.913    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.027 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.141 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.141    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.298 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.135    30.433    alum/temp_out0[26]
    SLICE_X34Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.233 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.233    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.350 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.350    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.467 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.467    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.584 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.584    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.701 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.701    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.818 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.827    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.944 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.944    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.061 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.061    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.218 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.236    33.454    alum/temp_out0[25]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.786 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.319 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.319    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.436 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.436    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.553 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.553    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.670 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.009    34.679    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.796 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.913 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.913    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.030 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.030    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.147 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.147    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.304 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.007    36.312    alum/temp_out0[24]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.332    36.644 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.644    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.194 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.194    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.308 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.308    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.422 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.431    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.773 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.773    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.887 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.887    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.001 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.001    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.158 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.257    39.414    alum/temp_out0[23]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    39.743 r  alum/D_registers_q[7][22]_i_52/O
                         net (fo=1, routed)           0.000    39.743    alum/D_registers_q[7][22]_i_52_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.276 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.276    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.393 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.393    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.510 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.009    40.519    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.636 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.636    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.753 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.753    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.870 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.870    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.987 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.987    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.104 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.261 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.942    42.204    alum/temp_out0[22]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.332    42.536 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.536    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.086 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.086    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.200 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.209    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.323 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.323    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.437 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.437    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.551 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.551    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.665 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.665    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.779 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.779    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.893 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.893    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.050 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.368    45.418    alum/temp_out0[21]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.747 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.747    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.297 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.297    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.411 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    46.420    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.534 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.534    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.648 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    46.648    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.762 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.762    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.876 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.876    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.990 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.990    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.104 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.104    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.261 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    48.242    alum/temp_out0[20]
    SLICE_X29Y22         LUT3 (Prop_lut3_I0_O)        0.329    48.571 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.571    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.121 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.121    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.235 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.235    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.349 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.358    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.472 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.586 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.586    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.700 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.700    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.814 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.814    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.928 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.085 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.004    51.089    alum/temp_out0[19]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.418 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.418    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.951 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.951    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.068 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.068    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.185 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.194    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.311 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.311    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.428 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.428    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.545 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.545    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.662 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.662    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.779 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.779    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.936 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.024    53.960    alum/temp_out0[18]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.332    54.292 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    54.292    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.842 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.842    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.956 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.956    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.070    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.184    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    55.307    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.421 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.421    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.535 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.535    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.649 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.649    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.806 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.154    56.960    alum/temp_out0[17]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.745 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.745    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.859    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.973 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.973    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.087 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.087    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.201 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.201    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.315 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    58.324    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.438 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.438    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.552 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.552    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.709 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.167    59.876    alum/temp_out0[16]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.661 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.661    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.775 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.775    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.889 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.889    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.003 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.003    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.117 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.117    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.231 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.231    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.345 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.345    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.459 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.459    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.616 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.910    62.526    alum/temp_out0[15]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.855 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.855    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.405 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.405    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.519 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.519    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.633 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.633    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.747 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.747    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.861 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.861    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.975 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.975    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.089 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.089    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.203 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.203    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.360 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.021    65.382    alum/temp_out0[14]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.711 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.711    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.244 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    66.244    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.361 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.361    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.478 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.478    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.595 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.595    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.712 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.712    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.829 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.829    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.946 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.063 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.063    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.220 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.278    68.498    alum/temp_out0[13]
    SLICE_X50Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.301 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.301    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.418 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.418    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.535 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.535    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.652 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.652    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.769 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.769    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.886 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.886    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.003 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.003    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.120 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.120    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.277 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.817    71.094    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.332    71.426 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.426    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.976 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.976    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.090 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.090    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.204 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.204    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.318 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.318    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.432 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.432    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.546 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.546    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.660 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.660    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.774 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.774    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.931 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.091    74.021    alum/temp_out0[11]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.350 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.350    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.900 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.900    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.014 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.014    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.128 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.128    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.242 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.242    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.356 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.356    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.470 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.470    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.584 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.584    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.698 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.698    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.855 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.064    76.919    alum/temp_out0[10]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    77.248 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.248    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.781 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.781    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.898 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.898    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.015 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.015    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.132 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.132    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.249 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.249    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.366 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.483 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.483    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.600 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.600    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.757 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.913    79.670    alum/temp_out0[9]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    80.002 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.002    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.552 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.666 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.666    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.780 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.780    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.894 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.894    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.008 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.008    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.122 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.236 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.236    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.350 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.350    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.507 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.905    82.412    alum/temp_out0[8]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    82.741 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.274 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.274    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.391 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.391    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.508 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.508    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.625 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.625    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.742 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.742    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.859 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.859    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.976 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.976    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.093 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.093    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.250 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.993    85.243    alum/temp_out0[7]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    85.575 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.575    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.125 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.125    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.239 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.239    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.353 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.353    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.467 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.581 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.581    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.695 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.695    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.809 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.809    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.923 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.923    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.080 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.911    87.992    alum/temp_out0[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    88.321 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.321    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.871 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.871    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.985 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.985    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.099 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.099    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.213 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.213    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.327 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.327    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.441 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.441    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.555 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.555    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.669 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.669    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.826 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.929    90.754    alum/temp_out0[5]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.083 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.083    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.633 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.633    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.747 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.747    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.861 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.861    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.975 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.975    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.089 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.089    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.203 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.203    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.317    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.431    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.588 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.896    93.484    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.813 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.813    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.363 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.363    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.477 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.477    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.705 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.705    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.819 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.819    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.933 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.933    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.047 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.047    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.161 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.161    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.318 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.976    96.295    alum/temp_out0[3]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.624 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.157 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.157    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.274 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.274    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.391 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.391    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.508 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.508    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.625 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.625    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.742 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.742    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.859 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.859    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.976 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.976    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.133 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.939    99.072    alum/temp_out0[2]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    99.404 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.404    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.954 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.954    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.068 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.068    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.182 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.182    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.410 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.410    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.524 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.638 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.909 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   101.844    alum/temp_out0[1]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329   102.173 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.173    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.706 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.706    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.823 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.823    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.940 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.940    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.057 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.057    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.174 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.174    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.291 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.291    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.408 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.408    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.525 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.525    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.682 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.994   104.676    sm/temp_out0[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I4_O)        0.332   105.008 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.008    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   105.220 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.433   105.654    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.299   105.953 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.556   106.508    sm/M_alum_out[0]
    SLICE_X41Y5          LUT6 (Prop_lut6_I1_O)        0.124   106.632 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.302   106.935    sm/D_states_q[2]_i_12_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124   107.059 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.622   107.681    sm/D_states_q[2]_i_3_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124   107.805 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.385   108.190    sm/D_states_d__0[2]
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.150    
                         clock uncertainty           -0.035   116.115    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)       -0.067   116.048    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.048    
                         arrival time                        -108.190    
  -------------------------------------------------------------------
                         slack                                  7.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            display/D_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.227ns (54.172%)  route 0.192ns (45.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  display/D_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  display/D_sclk_counter_q_reg[2]/Q
                         net (fo=6, routed)           0.192     1.823    display/D_sclk_counter_q_reg[2]
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.099     1.922 r  display/D_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.922    display/D_sclk_counter_q[5]_i_1_n_0
    SLICE_X35Y13         FDRE                                         r  display/D_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.826     2.016    display/clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.092     1.857    display/D_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.495%)  route 0.268ns (65.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.268     1.916    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.495%)  route 0.268ns (65.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.268     1.916    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.495%)  route 0.268ns (65.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.268     1.916    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.495%)  route 0.268ns (65.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.268     1.916    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.938%)  route 0.287ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.287     1.936    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.938%)  route 0.287ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.287     1.936    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.938%)  route 0.287ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.287     1.936    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.938%)  route 0.287ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.287     1.936    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.016%)  route 0.274ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.922    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y22   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y22   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y23   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y22   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.447ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.704ns (16.648%)  route 3.525ns (83.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         2.127     7.733    sm/D_states_q[0]
    SLICE_X37Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.857 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.817     8.674    sm/D_states_q_reg[0]_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.798 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     9.379    fifo_reset_cond/AS[0]
    SLICE_X36Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                106.447    

Slack (MET) :             106.447ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.704ns (16.648%)  route 3.525ns (83.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         2.127     7.733    sm/D_states_q[0]
    SLICE_X37Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.857 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.817     8.674    sm/D_states_q_reg[0]_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.798 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     9.379    fifo_reset_cond/AS[0]
    SLICE_X36Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                106.447    

Slack (MET) :             106.447ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.704ns (16.648%)  route 3.525ns (83.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         2.127     7.733    sm/D_states_q[0]
    SLICE_X37Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.857 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.817     8.674    sm/D_states_q_reg[0]_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.798 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     9.379    fifo_reset_cond/AS[0]
    SLICE_X36Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                106.447    

Slack (MET) :             106.447ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.704ns (16.648%)  route 3.525ns (83.352%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X41Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         2.127     7.733    sm/D_states_q[0]
    SLICE_X37Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.857 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.817     8.674    sm/D_states_q_reg[0]_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.798 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     9.379    fifo_reset_cond/AS[0]
    SLICE_X36Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                106.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.472%)  route 0.645ns (75.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.461     2.133    sm/D_states_q[5]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.178 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.362    fifo_reset_cond/AS[0]
    SLICE_X36Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X36Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.472%)  route 0.645ns (75.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.461     2.133    sm/D_states_q[5]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.178 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.362    fifo_reset_cond/AS[0]
    SLICE_X36Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X36Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.472%)  route 0.645ns (75.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.461     2.133    sm/D_states_q[5]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.178 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.362    fifo_reset_cond/AS[0]
    SLICE_X36Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X36Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.472%)  route 0.645ns (75.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sm/D_states_q_reg[5]/Q
                         net (fo=183, routed)         0.461     2.133    sm/D_states_q[5]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.178 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.362    fifo_reset_cond/AS[0]
    SLICE_X36Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X36Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.934    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.487ns  (logic 11.933ns (31.832%)  route 25.554ns (68.168%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.774     7.371    L_reg/M_sm_pac[13]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.146     7.517 r  L_reg/L_4d696da7_remainder0_carry_i_23/O
                         net (fo=3, routed)           1.015     8.532    L_reg/L_4d696da7_remainder0_carry_i_23_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.328     8.860 f  L_reg/L_4d696da7_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.959     9.818    L_reg/L_4d696da7_remainder0_carry_i_18_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.152     9.970 f  L_reg/L_4d696da7_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.049    11.019    L_reg/L_4d696da7_remainder0_carry_i_20_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.326    11.345 r  L_reg/L_4d696da7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.805    12.150    L_reg/L_4d696da7_remainder0_carry_i_10_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124    12.274 r  L_reg/L_4d696da7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.274    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.938 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.938    aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.822    14.094    L_reg/L_4d696da7_remainder0[9]
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.397 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.062    15.460    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.584 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.871 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.662    17.532    L_reg/i__carry_i_16__0_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.117    17.649 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.349    L_reg/i__carry_i_20__0_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.374    18.723 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.782    19.505    L_reg/i__carry_i_11_n_0
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.328    19.833 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.615    20.448    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.955 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    20.964    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.078 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.391 f  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.798    22.189    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2[3]
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.306    22.495 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.963    23.458    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    23.582 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.320    24.902    L_reg/i__carry_i_14_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.152    25.054 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.990    26.045    L_reg/i__carry_i_25_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.326    26.371 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.486    26.856    L_reg/i__carry_i_20_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124    26.980 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.171    28.152    L_reg/i__carry_i_13_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.150    28.302 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    29.165    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.332    29.497 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.047 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.161 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    30.170    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.483 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.905    31.388    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.306    31.694 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.320    32.013    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    32.137 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.825    32.962    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124    33.086 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.820    33.907    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.031 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.862    34.893    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152    35.045 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.805    38.849    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.627 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.627    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.318ns  (logic 11.861ns (31.782%)  route 25.458ns (68.218%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.803     7.401    L_reg/M_sm_timer[12]
    SLICE_X59Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.553 f  L_reg/L_4d696da7_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.698     8.251    L_reg/L_4d696da7_remainder0_carry_i_23__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.326     8.577 f  L_reg/L_4d696da7_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.846     9.423    L_reg/L_4d696da7_remainder0_carry_i_12__1_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152     9.575 f  L_reg/L_4d696da7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.130    10.705    L_reg/L_4d696da7_remainder0_carry_i_20__1_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.352    11.057 r  L_reg/L_4d696da7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.917    11.974    L_reg/L_4d696da7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.300 r  L_reg/L_4d696da7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.940 f  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/O[3]
                         net (fo=1, routed)           1.029    13.969    L_reg/L_4d696da7_remainder0_3[3]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.306    14.275 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.475    15.750    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.146    15.896 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.649    16.544    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.328    16.872 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.670    17.542    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.150    17.692 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.042    18.735    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.354    19.089 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.082    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.332    20.414 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    21.026    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.546 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.546    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.663    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.986 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    22.951    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.257 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.406    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.530 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.943    24.473    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124    24.597 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    25.227    L_reg/i__carry_i_13__3_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.150    25.377 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.972    26.349    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    26.675 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.823    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.152    27.650 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    28.236    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.348    28.584 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.134 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.362    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.584 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    30.384    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.683 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.845    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.969 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    31.790    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.914 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.038    32.952    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.076 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.978    34.054    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y7          LUT4 (Prop_lut4_I0_O)        0.124    34.178 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.726    38.904    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.460 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.460    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.282ns  (logic 11.695ns (31.369%)  route 25.587ns (68.631%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.774     7.371    L_reg/M_sm_pac[13]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.146     7.517 r  L_reg/L_4d696da7_remainder0_carry_i_23/O
                         net (fo=3, routed)           1.015     8.532    L_reg/L_4d696da7_remainder0_carry_i_23_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.328     8.860 f  L_reg/L_4d696da7_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.959     9.818    L_reg/L_4d696da7_remainder0_carry_i_18_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.152     9.970 f  L_reg/L_4d696da7_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.049    11.019    L_reg/L_4d696da7_remainder0_carry_i_20_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.326    11.345 r  L_reg/L_4d696da7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.805    12.150    L_reg/L_4d696da7_remainder0_carry_i_10_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124    12.274 r  L_reg/L_4d696da7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.274    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.938 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.938    aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.822    14.094    L_reg/L_4d696da7_remainder0[9]
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.397 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.062    15.460    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.584 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.871 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.662    17.532    L_reg/i__carry_i_16__0_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.117    17.649 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.349    L_reg/i__carry_i_20__0_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.374    18.723 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.782    19.505    L_reg/i__carry_i_11_n_0
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.328    19.833 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.615    20.448    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.955 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    20.964    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.078 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.391 f  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.798    22.189    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2[3]
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.306    22.495 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.963    23.458    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    23.582 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.320    24.902    L_reg/i__carry_i_14_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.152    25.054 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.990    26.045    L_reg/i__carry_i_25_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.326    26.371 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.486    26.856    L_reg/i__carry_i_20_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124    26.980 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.171    28.152    L_reg/i__carry_i_13_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.150    28.302 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    29.165    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.332    29.497 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.047 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.161 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    30.170    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.483 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.905    31.388    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.306    31.694 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.320    32.013    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    32.137 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.825    32.962    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124    33.086 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.820    33.907    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.031 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.862    34.893    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124    35.017 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.838    38.854    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.423 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.423    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.124ns  (logic 12.090ns (32.567%)  route 25.034ns (67.433%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.803     7.401    L_reg/M_sm_timer[12]
    SLICE_X59Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.553 f  L_reg/L_4d696da7_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.698     8.251    L_reg/L_4d696da7_remainder0_carry_i_23__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.326     8.577 f  L_reg/L_4d696da7_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.846     9.423    L_reg/L_4d696da7_remainder0_carry_i_12__1_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152     9.575 f  L_reg/L_4d696da7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.130    10.705    L_reg/L_4d696da7_remainder0_carry_i_20__1_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.352    11.057 r  L_reg/L_4d696da7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.917    11.974    L_reg/L_4d696da7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.300 r  L_reg/L_4d696da7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.940 f  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/O[3]
                         net (fo=1, routed)           1.029    13.969    L_reg/L_4d696da7_remainder0_3[3]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.306    14.275 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.475    15.750    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.146    15.896 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.649    16.544    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.328    16.872 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.670    17.542    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.150    17.692 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.042    18.735    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.354    19.089 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.082    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.332    20.414 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    21.026    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.546 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.546    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.663    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.986 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    22.951    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.257 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.406    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.530 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.943    24.473    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124    24.597 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    25.227    L_reg/i__carry_i_13__3_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.150    25.377 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.972    26.349    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    26.675 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.823    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.152    27.650 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    28.236    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.348    28.584 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.134 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.362    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.584 f  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    30.384    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.683 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.845    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.969 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    31.790    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.914 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.038    32.952    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.076 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.810    33.886    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y7          LUT4 (Prop_lut4_I0_O)        0.152    34.038 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.470    38.508    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.265 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.265    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.095ns  (logic 11.858ns (31.967%)  route 25.237ns (68.033%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.803     7.401    L_reg/M_sm_timer[12]
    SLICE_X59Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.553 f  L_reg/L_4d696da7_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.698     8.251    L_reg/L_4d696da7_remainder0_carry_i_23__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.326     8.577 f  L_reg/L_4d696da7_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.846     9.423    L_reg/L_4d696da7_remainder0_carry_i_12__1_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152     9.575 f  L_reg/L_4d696da7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.130    10.705    L_reg/L_4d696da7_remainder0_carry_i_20__1_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.352    11.057 r  L_reg/L_4d696da7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.917    11.974    L_reg/L_4d696da7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.300 r  L_reg/L_4d696da7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.940 f  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/O[3]
                         net (fo=1, routed)           1.029    13.969    L_reg/L_4d696da7_remainder0_3[3]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.306    14.275 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.475    15.750    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.146    15.896 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.649    16.544    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.328    16.872 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.670    17.542    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.150    17.692 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.042    18.735    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.354    19.089 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.082    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.332    20.414 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    21.026    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.546 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.546    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.663    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.986 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    22.951    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.257 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.406    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.530 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.943    24.473    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124    24.597 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    25.227    L_reg/i__carry_i_13__3_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.150    25.377 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.972    26.349    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    26.675 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.823    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.152    27.650 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    28.236    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.348    28.584 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.134 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.362    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.584 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    30.384    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.683 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.845    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.969 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    31.790    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.914 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.038    32.952    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.076 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.983    34.059    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y7          LUT3 (Prop_lut3_I0_O)        0.124    34.183 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.500    38.683    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.236 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.236    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.844ns  (logic 12.060ns (32.731%)  route 24.785ns (67.269%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.803     7.401    L_reg/M_sm_timer[12]
    SLICE_X59Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.553 f  L_reg/L_4d696da7_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.698     8.251    L_reg/L_4d696da7_remainder0_carry_i_23__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.326     8.577 f  L_reg/L_4d696da7_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.846     9.423    L_reg/L_4d696da7_remainder0_carry_i_12__1_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152     9.575 f  L_reg/L_4d696da7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.130    10.705    L_reg/L_4d696da7_remainder0_carry_i_20__1_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.352    11.057 r  L_reg/L_4d696da7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.917    11.974    L_reg/L_4d696da7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.300 r  L_reg/L_4d696da7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.940 f  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/O[3]
                         net (fo=1, routed)           1.029    13.969    L_reg/L_4d696da7_remainder0_3[3]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.306    14.275 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.475    15.750    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.146    15.896 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.649    16.544    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.328    16.872 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.670    17.542    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.150    17.692 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.042    18.735    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.354    19.089 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.082    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.332    20.414 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    21.026    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.546 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.546    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.663    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.986 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    22.951    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.257 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.406    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.530 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.943    24.473    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124    24.597 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    25.227    L_reg/i__carry_i_13__3_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.150    25.377 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.972    26.349    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    26.675 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.823    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.152    27.650 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    28.236    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.348    28.584 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.134 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.362    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.584 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    30.384    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.683 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.845    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.969 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    31.790    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.914 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.038    32.952    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.076 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.573    33.649    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y7          LUT4 (Prop_lut4_I1_O)        0.118    33.767 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.458    38.225    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.986 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.986    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.753ns  (logic 11.849ns (32.240%)  route 24.903ns (67.760%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.803     7.401    L_reg/M_sm_timer[12]
    SLICE_X59Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.553 f  L_reg/L_4d696da7_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.698     8.251    L_reg/L_4d696da7_remainder0_carry_i_23__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.326     8.577 f  L_reg/L_4d696da7_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.846     9.423    L_reg/L_4d696da7_remainder0_carry_i_12__1_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152     9.575 f  L_reg/L_4d696da7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.130    10.705    L_reg/L_4d696da7_remainder0_carry_i_20__1_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.352    11.057 r  L_reg/L_4d696da7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.917    11.974    L_reg/L_4d696da7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.300 r  L_reg/L_4d696da7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.940 f  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/O[3]
                         net (fo=1, routed)           1.029    13.969    L_reg/L_4d696da7_remainder0_3[3]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.306    14.275 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.475    15.750    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.146    15.896 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.649    16.544    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.328    16.872 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.670    17.542    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.150    17.692 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.042    18.735    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.354    19.089 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.082    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.332    20.414 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    21.026    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.546 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.546    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.663    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.986 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    22.951    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.257 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.406    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.530 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.943    24.473    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124    24.597 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    25.227    L_reg/i__carry_i_13__3_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.150    25.377 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.972    26.349    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    26.675 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.823    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.152    27.650 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    28.236    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.348    28.584 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.134 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.362    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.584 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    30.384    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.683 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.845    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.969 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    31.790    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.914 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.038    32.952    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.076 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.810    33.886    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y7          LUT4 (Prop_lut4_I1_O)        0.124    34.010 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.340    38.350    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.894 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.894    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.583ns  (logic 11.700ns (31.983%)  route 24.883ns (68.017%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.774     7.371    L_reg/M_sm_pac[13]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.146     7.517 r  L_reg/L_4d696da7_remainder0_carry_i_23/O
                         net (fo=3, routed)           1.015     8.532    L_reg/L_4d696da7_remainder0_carry_i_23_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.328     8.860 f  L_reg/L_4d696da7_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.959     9.818    L_reg/L_4d696da7_remainder0_carry_i_18_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.152     9.970 f  L_reg/L_4d696da7_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.049    11.019    L_reg/L_4d696da7_remainder0_carry_i_20_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.326    11.345 r  L_reg/L_4d696da7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.805    12.150    L_reg/L_4d696da7_remainder0_carry_i_10_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124    12.274 r  L_reg/L_4d696da7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.274    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.938 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.938    aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.822    14.094    L_reg/L_4d696da7_remainder0[9]
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.397 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.062    15.460    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.584 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.871 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.662    17.532    L_reg/i__carry_i_16__0_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.117    17.649 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.349    L_reg/i__carry_i_20__0_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.374    18.723 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.782    19.505    L_reg/i__carry_i_11_n_0
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.328    19.833 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.615    20.448    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.955 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    20.964    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.078 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.391 f  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.798    22.189    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2[3]
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.306    22.495 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.963    23.458    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    23.582 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.320    24.902    L_reg/i__carry_i_14_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.152    25.054 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.990    26.045    L_reg/i__carry_i_25_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.326    26.371 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.486    26.856    L_reg/i__carry_i_20_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124    26.980 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.171    28.152    L_reg/i__carry_i_13_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.150    28.302 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    29.165    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.332    29.497 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.047 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.161 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    30.170    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.483 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.905    31.388    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.306    31.694 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.320    32.013    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    32.137 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.010    33.148    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124    33.272 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.613    33.884    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.008 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.829    34.838    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124    34.962 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.189    38.150    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.724 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.724    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.210ns  (logic 12.085ns (33.376%)  route 24.125ns (66.624%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.803     7.401    L_reg/M_sm_timer[12]
    SLICE_X59Y9          LUT2 (Prop_lut2_I0_O)        0.152     7.553 f  L_reg/L_4d696da7_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.698     8.251    L_reg/L_4d696da7_remainder0_carry_i_23__1_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.326     8.577 f  L_reg/L_4d696da7_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.846     9.423    L_reg/L_4d696da7_remainder0_carry_i_12__1_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152     9.575 f  L_reg/L_4d696da7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.130    10.705    L_reg/L_4d696da7_remainder0_carry_i_20__1_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I4_O)        0.352    11.057 r  L_reg/L_4d696da7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.917    11.974    L_reg/L_4d696da7_remainder0_carry_i_10__1_n_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.326    12.300 r  L_reg/L_4d696da7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.940 f  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/O[3]
                         net (fo=1, routed)           1.029    13.969    L_reg/L_4d696da7_remainder0_3[3]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.306    14.275 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.475    15.750    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I3_O)        0.146    15.896 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.649    16.544    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I4_O)        0.328    16.872 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.670    17.542    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.150    17.692 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.042    18.735    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.354    19.089 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.082    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.332    20.414 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    21.026    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.546 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.546    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.663    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.986 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    22.951    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.306    23.257 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.406    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.530 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.943    24.473    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124    24.597 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    25.227    L_reg/i__carry_i_13__3_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.150    25.377 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.972    26.349    L_reg/i__carry_i_23__3_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    26.675 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.823    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.152    27.650 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    28.236    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.348    28.584 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.584    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.134 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.362    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.584 f  timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.800    30.384    timerseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.683 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.845    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.969 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.822    31.790    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.914 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.038    32.952    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.076 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.978    34.054    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y7          LUT4 (Prop_lut4_I0_O)        0.154    34.208 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.393    37.601    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.352 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.352    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.733ns  (logic 11.893ns (33.284%)  route 23.840ns (66.716%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.774     7.371    L_reg/M_sm_pac[13]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.146     7.517 r  L_reg/L_4d696da7_remainder0_carry_i_23/O
                         net (fo=3, routed)           1.015     8.532    L_reg/L_4d696da7_remainder0_carry_i_23_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.328     8.860 f  L_reg/L_4d696da7_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.959     9.818    L_reg/L_4d696da7_remainder0_carry_i_18_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.152     9.970 f  L_reg/L_4d696da7_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.049    11.019    L_reg/L_4d696da7_remainder0_carry_i_20_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.326    11.345 r  L_reg/L_4d696da7_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.805    12.150    L_reg/L_4d696da7_remainder0_carry_i_10_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.124    12.274 r  L_reg/L_4d696da7_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.274    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.824 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.824    aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.938 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.938    aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.272 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.822    14.094    L_reg/L_4d696da7_remainder0[9]
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.303    14.397 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.062    15.460    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.584 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124    16.871 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.662    17.532    L_reg/i__carry_i_16__0_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.117    17.649 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.349    L_reg/i__carry_i_20__0_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.374    18.723 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.782    19.505    L_reg/i__carry_i_11_n_0
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.328    19.833 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.615    20.448    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.955 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    20.964    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.078 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.078    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.391 f  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.798    22.189    L_reg/L_4d696da7_remainder0_inferred__1/i__carry__2[3]
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.306    22.495 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.963    23.458    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.124    23.582 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.320    24.902    L_reg/i__carry_i_14_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.152    25.054 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.990    26.045    L_reg/i__carry_i_25_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.326    26.371 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.486    26.856    L_reg/i__carry_i_20_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124    26.980 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.171    28.152    L_reg/i__carry_i_13_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.150    28.302 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.863    29.165    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.332    29.497 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.047 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.047    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.161 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    30.170    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.483 r  aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.905    31.388    aseg_driver/decimal_renderer/L_4d696da7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.306    31.694 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.320    32.013    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124    32.137 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.825    32.962    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124    33.086 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.820    33.907    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.031 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.679    34.710    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.152    34.862 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.273    37.135    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.738    40.873 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.873    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.433ns (65.090%)  route 0.769ns (34.910%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.256     1.933    bseg_driver/ctr/S[1]
    SLICE_X65Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.513     2.490    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.738 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.738    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.407ns (62.293%)  route 0.852ns (37.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.852     2.495    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.762 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.762    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.453ns (64.135%)  route 0.813ns (35.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.813     2.481    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.771 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.771    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.475ns (65.325%)  route 0.783ns (34.675%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.256     1.933    bseg_driver/ctr/S[1]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.049     1.982 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.527     2.509    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.793 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.793    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.431ns (62.405%)  route 0.862ns (37.595%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.308     1.985    bseg_driver/ctr/S[1]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.030 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.554     2.584    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.829 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.829    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.409ns (60.486%)  route 0.921ns (39.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.921     2.563    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.832 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.832    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.433ns (61.156%)  route 0.910ns (38.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.910     2.576    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.845 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.845    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.418ns (60.475%)  route 0.926ns (39.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.926     2.570    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.847 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.847    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.432ns (60.021%)  route 0.954ns (39.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.583     1.527    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.453     2.144    aseg_driver/ctr/S[0]
    SLICE_X65Y32         LUT2 (Prop_lut2_I1_O)        0.045     2.189 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.689    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.912 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.912    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.456ns (61.091%)  route 0.927ns (38.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.308     1.985    bseg_driver/ctr/S[1]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.046     2.031 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.619     2.650    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.918 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.918    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.641ns  (logic 1.643ns (29.122%)  route 3.998ns (70.878%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.503     4.022    reset_cond/butt_reset_IBUF
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.146 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.495     5.641    reset_cond/M_reset_cond_in
    SLICE_X46Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.643ns (31.873%)  route 3.512ns (68.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.503     4.022    reset_cond/butt_reset_IBUF
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.146 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.009     5.155    reset_cond/M_reset_cond_in
    SLICE_X43Y22         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y22         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.643ns (33.264%)  route 3.296ns (66.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.503     4.022    reset_cond/butt_reset_IBUF
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.146 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.793     4.939    reset_cond/M_reset_cond_in
    SLICE_X40Y26         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.432     4.837    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y26         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.643ns (33.264%)  route 3.296ns (66.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.503     4.022    reset_cond/butt_reset_IBUF
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.146 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.793     4.939    reset_cond/M_reset_cond_in
    SLICE_X40Y26         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.432     4.837    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y26         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_779290733[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.953ns  (logic 1.534ns (38.818%)  route 2.418ns (61.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.418     3.953    forLoop_idx_0_779290733[2].cond_butt_dirs/sync/D[0]
    SLICE_X29Y24         FDRE                                         r  forLoop_idx_0_779290733[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.430     4.835    forLoop_idx_0_779290733[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  forLoop_idx_0_779290733[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 1.515ns (38.354%)  route 2.434ns (61.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.434     3.949    forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y9          FDRE                                         r  forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.443     4.848    forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.517ns (38.538%)  route 2.420ns (61.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.420     3.937    cond_butt_next_play/sync/D[0]
    SLICE_X29Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.448     4.853    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_779290733[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.506ns (39.388%)  route 2.318ns (60.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.318     3.824    forLoop_idx_0_779290733[0].cond_butt_dirs/sync/D[0]
    SLICE_X30Y12         FDRE                                         r  forLoop_idx_0_779290733[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.441     4.846    forLoop_idx_0_779290733[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y12         FDRE                                         r  forLoop_idx_0_779290733[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_779290733[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.500ns (43.790%)  route 1.926ns (56.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.926     3.426    forLoop_idx_0_779290733[1].cond_butt_dirs/sync/D[0]
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_779290733[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.440     4.845    forLoop_idx_0_779290733[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_779290733[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_779290733[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.390ns  (logic 1.529ns (45.108%)  route 1.861ns (54.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.861     3.390    forLoop_idx_0_779290733[3].cond_butt_dirs/sync/D[0]
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_779290733[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         1.440     4.845    forLoop_idx_0_779290733[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_779290733[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1712761956[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.284ns (26.717%)  route 0.778ns (73.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.778     1.061    forLoop_idx_0_1712761956[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_1712761956[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.827     2.017    forLoop_idx_0_1712761956[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_1712761956[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_779290733[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.296ns (26.252%)  route 0.833ns (73.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.833     1.129    forLoop_idx_0_779290733[3].cond_butt_dirs/sync/D[0]
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_779290733[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.826     2.016    forLoop_idx_0_779290733[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_779290733[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_779290733[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.268ns (23.280%)  route 0.883ns (76.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.883     1.151    forLoop_idx_0_779290733[1].cond_butt_dirs/sync/D[0]
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_779290733[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.826     2.016    forLoop_idx_0_779290733[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  forLoop_idx_0_779290733[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_779290733[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.274ns (21.721%)  route 0.987ns (78.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.987     1.261    forLoop_idx_0_779290733[0].cond_butt_dirs/sync/D[0]
    SLICE_X30Y12         FDRE                                         r  forLoop_idx_0_779290733[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.828     2.018    forLoop_idx_0_779290733[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y12         FDRE                                         r  forLoop_idx_0_779290733[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_779290733[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.302ns (22.613%)  route 1.032ns (77.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.032     1.334    forLoop_idx_0_779290733[2].cond_butt_dirs/sync/D[0]
    SLICE_X29Y24         FDRE                                         r  forLoop_idx_0_779290733[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.817     2.007    forLoop_idx_0_779290733[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  forLoop_idx_0_779290733[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.282ns (20.779%)  route 1.075ns (79.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.075     1.357    forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y9          FDRE                                         r  forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.831     2.021    forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  forLoop_idx_0_1712761956[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.285ns (20.842%)  route 1.082ns (79.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.082     1.367    cond_butt_next_play/sync/D[0]
    SLICE_X29Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.834     2.024    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.331ns (19.104%)  route 1.403ns (80.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.096     1.382    reset_cond/butt_reset_IBUF
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.427 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.307     1.734    reset_cond/M_reset_cond_in
    SLICE_X40Y26         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y26         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.331ns (19.104%)  route 1.403ns (80.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.096     1.382    reset_cond/butt_reset_IBUF
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.427 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.307     1.734    reset_cond/M_reset_cond_in
    SLICE_X40Y26         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y26         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.331ns (18.056%)  route 1.504ns (81.944%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.096     1.382    reset_cond/butt_reset_IBUF
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.427 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.408     1.835    reset_cond/M_reset_cond_in
    SLICE_X43Y22         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=535, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y22         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





