Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:07:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/encoder/post_route_timing.rpt
| Design       : encoder
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
FSM_sequential_cstate_reg[1]/C FSM_sequential_cstate_reg[0]/D 8.805         
FSM_sequential_cstate_reg[1]/C FSM_sequential_cstate_reg[1]/D 8.823         
FSM_sequential_cstate_reg[2]/C FSM_sequential_cstate_reg[2]/D 8.917         



