Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 14:32:34 2019
| Host         : DESKTOP-45TA9LH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file two_digits_counter_on_2_7segment_display_control_sets_placed.rpt
| Design       : two_digits_counter_on_2_7segment_display
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              16 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|    Clock Signal   |                    Enable Signal                    |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  U1/inst/clk_out1 |                                                     |                                                            |                1 |              1 |
|  U2/CLK           |                                                     |                                                            |                1 |              1 |
|  U2/CLK           | U3/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | U4/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              4 |
|  U2/CLK           | enable_IBUF                                         | U3/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              4 |
|  U1/inst/clk_out1 |                                                     | reset_IBUF                                                 |                4 |             16 |
|  U1/inst/clk_out1 | enable_IBUF                                         | U2/count_done                                              |                6 |             23 |
+-------------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+


