
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_nls_95c9b778_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4604b538 			; <UNDEFINED> instruction: 0x4604b538
   4:	7803460d 	stmdavc	r3, {r0, r2, r3, r9, sl, lr}
   8:	bf182b5f 	svclt	0x00182b5f
   c:	bf182b00 	svclt	0x00182b00
  10:	d0204602 	eorle	r4, r0, r2, lsl #12
  14:	d01e2b2c 	andsle	r2, lr, ip, lsr #22
  18:	d01c2b40 	andsle	r2, ip, r0, asr #22
  1c:	d01a2b2b 	andsle	r2, sl, fp, lsr #22
  20:	3f01f812 	svccc	0x0001f812
  24:	bf182b00 	svclt	0x00182b00
  28:	d1f32b5f 	mvnsle	r2, pc, asr fp
  2c:	d0124294 	mulsle	r2, r4, r2
  30:	d0022b5f 	andle	r2, r2, pc, asr fp
  34:	2901e016 	stmdbcs	r1, {r1, r2, r4, sp, lr, pc}
  38:	f812d90d 			; <UNDEFINED> instruction: 0xf812d90d
  3c:	f0033f01 			; <UNDEFINED> instruction: 0xf0033f01
  40:	f1a300bf 			; <UNDEFINED> instruction: 0xf1a300bf
  44:	2b2e012b 	blcs	0xb804f8
  48:	2800bf18 	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
  4c:	2b40d00a 	blcs	0x103407c
  50:	2b5fd9f1 	blcs	0x17f681c
  54:	4620d1f1 			; <UNDEFINED> instruction: 0x4620d1f1
  58:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  5c:	46204602 	strtmi	r4, [r0], -r2, lsl #12
  60:	bd38602a 	ldclt	0, cr6, [r8, #-168]!	; 0xffffff58
  64:	d1f62b2e 	mvnsle	r2, lr, lsr #22
  68:	469c4613 			; <UNDEFINED> instruction: 0x469c4613
  6c:	1f01f813 	svcne	0x0001f813
  70:	0fbff011 	svceq	0x00bff011
  74:	1a9bd1f9 	bne	0xfe6f4860
  78:	ddec2b02 			; <UNDEFINED> instruction: 0xddec2b02
  7c:	ebac1c50 	bl	0xfeb071c4
  80:	602a0202 	eorvs	r0, sl, r2, lsl #4
  84:	bf00bd38 	svclt	0x0000bd38
  88:	4ff0e92d 	svcmi	0x00f0e92d
  8c:	b0854a9d 	umulllt	r4, r5, sp, sl
  90:	9274f8df 	rsbsls	pc, r4, #14614528	; 0xdf0000
  94:	910144f9 	strdls	r4, [r1, -r9]
  98:	4479499c 	ldrbtmi	r4, [r9], #-2460	; 0xfffff664
  9c:	6812588a 	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
  a0:	f04f9203 			; <UNDEFINED> instruction: 0xf04f9203
  a4:	28000200 	stmdacs	r0, {r9}
  a8:	8093f000 	addshi	pc, r3, r0
  ac:	f7ffa902 			; <UNDEFINED> instruction: 0xf7ffa902
  b0:	4605ffa7 	strmi	pc, [r5], -r7, lsr #31
  b4:	f0002800 			; <UNDEFINED> instruction: 0xf0002800
  b8:	9e028120 	mvflssp	f0, f0
  bc:	f0002e00 			; <UNDEFINED> instruction: 0xf0002e00
  c0:	1e43810f 	sqtnes	f0, #10.0
  c4:	44071e77 	strmi	r1, [r7], #-3703	; 0xfffff189
  c8:	f04f4698 			; <UNDEFINED> instruction: 0xf04f4698
  cc:	f04f0a01 			; <UNDEFINED> instruction: 0xf04f0a01
  d0:	93000b00 	movwls	r0, #2816	; 0xb00
  d4:	4f01f818 	svcmi	0x0001f818
  d8:	d4100623 	ldrle	r0, [r0], #-1571	; 0xfffff9dd
  dc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e0:	f8316801 			; <UNDEFINED> instruction: 0xf8316801
  e4:	07081014 	smladeq	r8, r4, r0, r1
  e8:	f1a4d509 			; <UNDEFINED> instruction: 0xf1a4d509
  ec:	f10b0330 			; <UNDEFINED> instruction: 0xf10b0330
  f0:	2b090b01 	blcs	0x242cfc
  f4:	f04fbf8c 			; <UNDEFINED> instruction: 0xf04fbf8c
  f8:	f00a0a00 			; <UNDEFINED> instruction: 0xf00a0a00
  fc:	45470a01 	strbmi	r0, [r7, #-2561]	; 0xfffff5ff
 100:	f1bad1e8 			; <UNDEFINED> instruction: 0xf1bad1e8
 104:	d1540f00 	cmple	r4, r0, lsl #30
 108:	0001f10b 	andeq	pc, r1, fp, lsl #2
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	28004683 	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
 114:	80f1f000 	rscshi	pc, r1, r0
 118:	f8dd4607 			; <UNDEFINED> instruction: 0xf8dd4607
 11c:	e0178000 	ands	r8, r7, r0
 120:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 124:	fa0f6802 	blx	0x3da134
 128:	9100f18a 	smlabbls	r0, sl, r1, pc	; <UNPREDICTABLE>
 12c:	201af832 	andscs	pc, sl, r2, lsr r8	; <UNPREDICTABLE>
 130:	d5130551 	ldrle	r0, [r3, #-1361]	; 0xfffffaaf
 134:	d50505d3 	strle	r0, [r5, #-1491]	; 0xfffffa2d
 138:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 13c:	68029900 	stmdavs	r2, {r8, fp, ip, pc}
 140:	a021f812 	eorge	pc, r1, r2, lsl r8	; <UNPREDICTABLE>
 144:	f80b3402 			; <UNDEFINED> instruction: 0xf80b3402
 148:	1b64ab01 	blne	0x192ad54
 14c:	d90d42a6 	stmdble	sp, {r1, r2, r5, r7, r9, lr}
 150:	f8184644 			; <UNDEFINED> instruction: 0xf8184644
 154:	f01aaf01 			; <UNDEFINED> instruction: 0xf01aaf01
 158:	d0e10f80 	rscle	r0, r1, r0, lsl #31
 15c:	0230f1aa 	eorseq	pc, r0, #-2147483606	; 0x8000002a
 160:	d9ef2a09 	stmible	pc!, {r0, r3, r9, fp, sp}^	; <UNPREDICTABLE>
 164:	1b643402 	blne	0x190d174
 168:	d8f142a6 	ldmle	r1!, {r1, r2, r5, r7, r9, lr}^
 16c:	f88b2300 			; <UNDEFINED> instruction: 0xf88b2300
 170:	783d3000 	ldmdavc	sp!, {ip, sp}
 174:	d03c2d69 	eorsle	r2, ip, r9, ror #26
 178:	f0002d6b 			; <UNDEFINED> instruction: 0xf0002d6b
 17c:	2d758085 	ldclcs	0, cr8, [r5, #-532]!	; 0xfffffdec
 180:	4963d177 	stmdbmi	r3!, {r0, r1, r2, r4, r5, r6, r8, ip, lr, pc}^
 184:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 188:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 18c:	f0002800 			; <UNDEFINED> instruction: 0xf0002800
 190:	9b018082 	blls	0x603a0
 194:	f0402b00 			; <UNDEFINED> instruction: 0xf0402b00
 198:	495e8094 	ldmdbmi	lr, {r2, r4, r7, pc}^
 19c:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 1a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1a4:	f380fab0 			; <UNDEFINED> instruction: 0xf380fab0
 1a8:	095b9c01 	ldmdbeq	fp, {r0, sl, fp, ip, pc}^
 1ac:	461a9301 	ldrmi	r9, [sl], -r1, lsl #6
 1b0:	f10be062 			; <UNDEFINED> instruction: 0xf10be062
 1b4:	f7ff0004 			; <UNDEFINED> instruction: 0xf7ff0004
 1b8:	4607fffe 			; <UNDEFINED> instruction: 0x4607fffe
 1bc:	f0002800 			; <UNDEFINED> instruction: 0xf0002800
 1c0:	4683809c 	pkhbtmi	r8, r3, ip, lsl #1
 1c4:	f247236f 	vcgt.s8	q9, <illegal reg q3.5>, <illegal reg q15.5>
 1c8:	f82b3269 			; <UNDEFINED> instruction: 0xf82b3269
 1cc:	70832b03 	addvc	r2, r3, r3, lsl #22
 1d0:	4604e7a3 	strmi	lr, [r4], -r3, lsr #15
 1d4:	4b4b4a50 	blmi	0x12d2b1c
 1d8:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 1dc:	9b03681a 	blls	0xda24c
 1e0:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 1e4:	f0400300 			; <UNDEFINED> instruction: 0xf0400300
 1e8:	4620808a 	strtmi	r8, [r0], -sl, lsl #1
 1ec:	e8bdb005 	pop	{r0, r2, ip, sp, pc}
 1f0:	494a8ff0 	stmdbmi	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
 1f4:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 1f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1fc:	d04a2800 	suble	r2, sl, r0, lsl #16
 200:	46384947 	ldrtmi	r4, [r8], -r7, asr #18
 204:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 208:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 20c:	4945d043 	stmdbmi	r5, {r0, r1, r6, ip, lr, pc}^
 210:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 214:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 218:	d03c2800 	eorsle	r2, ip, r0, lsl #16
 21c:	46384942 	ldrtmi	r4, [r8], -r2, asr #18
 220:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 224:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 228:	4940d035 	stmdbmi	r0, {r0, r2, r4, r5, ip, lr, pc}^
 22c:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 230:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 234:	493eb378 	ldmdbmi	lr!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
 238:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 23c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 240:	493cb348 	ldmdbmi	ip!, {r3, r6, r8, r9, ip, sp, pc}
 244:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 248:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 24c:	493ab318 	ldmdbmi	sl!, {r3, r4, r8, r9, ip, sp, pc}
 250:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 254:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 258:	4938b1e8 	ldmdbmi	r8!, {r3, r5, r6, r7, r8, ip, sp, pc}
 25c:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 260:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 264:	4936b1b8 	ldmdbmi	r6!, {r3, r4, r5, r7, r8, ip, sp, pc}
 268:	44794638 	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
 26c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 270:	9c01b188 	stflsd	f3, [r1], {136}	; 0x88
 274:	4622bb2c 	strtmi	fp, [r2], -ip, lsr #22
 278:	46384b32 			; <UNDEFINED> instruction: 0x46384b32
 27c:	3003f859 	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
 280:	f7ff601a 			; <UNDEFINED> instruction: 0xf7ff601a
 284:	e7a5fffe 			; <UNDEFINED> instruction: 0xe7a5fffe
 288:	4638492f 	ldrtmi	r4, [r8], -pc, lsr #18
 28c:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 290:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 294:	4a2dd1ed 	bmi	0xb74a50
 298:	20002401 	andcs	r2, r0, r1, lsl #8
 29c:	2002f859 	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 2a0:	4a2b6014 	bmi	0xad82f8
 2a4:	1002f859 	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 2a8:	60084a2a 	andvs	r4, r8, sl, lsr #20
 2ac:	2002f859 	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 2b0:	2d756014 	ldclcs	0, cr6, [r5, #-80]!	; 0xffffffb0
 2b4:	2300bf1e 	movwcs	fp, #3870	; 0xf1e
 2b8:	461a9301 	ldrmi	r9, [sl], -r1, lsl #6
 2bc:	9401d1dc 	strls	sp, [r1], #-476	; 0xfffffe24
 2c0:	4a22e76b 	bmi	0x8ba074
 2c4:	20012400 	andcs	r2, r1, r0, lsl #8
 2c8:	2002f859 	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 2cc:	4a206014 	bmi	0x818324
 2d0:	1002f859 	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 2d4:	60084a1f 	andvs	r4, r8, pc, lsl sl
 2d8:	2002f859 	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 2dc:	e7e86014 			; <UNDEFINED> instruction: 0xe7e86014
 2e0:	f7ff2004 			; <UNDEFINED> instruction: 0xf7ff2004
 2e4:	4607fffe 			; <UNDEFINED> instruction: 0x4607fffe
 2e8:	46bbb138 			; <UNDEFINED> instruction: 0x46bbb138
 2ec:	f247236f 	vcgt.s8	q9, <illegal reg q3.5>, <illegal reg q15.5>
 2f0:	f82b3269 			; <UNDEFINED> instruction: 0xf82b3269
 2f4:	70bb2b03 	adcsvc	r2, fp, r3, lsl #22
 2f8:	2400e738 	strcs	lr, [r0], #-1848	; 0xfffff8c8
 2fc:	f7ffe76a 			; <UNDEFINED> instruction: 0xf7ffe76a
 300:	bf00fffe 	svclt	0x0000fffe
 304:	00000000 	andeq	r0, r0, r0
 308:	00000270 	andeq	r0, r0, r0, ror r2
 30c:	0000026e 	andeq	r0, r0, lr, ror #4
 310:	00000186 	andeq	r0, r0, r6, lsl #3
 314:	00000172 	andeq	r0, r0, r2, ror r1
 318:	0000013c 	andeq	r0, r0, ip, lsr r1
 31c:	00000122 	andeq	r0, r0, r2, lsr #2
 320:	00000118 	andeq	r0, r0, r8, lsl r1
 324:	0000010e 	andeq	r0, r0, lr, lsl #2
 328:	00000104 	andeq	r0, r0, r4, lsl #2
 32c:	000000fa 	strdeq	r0, [r0], -sl
 330:	000000f2 	strdeq	r0, [r0], -r2
 334:	000000ea 	andeq	r0, r0, sl, ror #1
 338:	000000e2 	andeq	r0, r0, r2, ror #1
 33c:	000000da 	ldrdeq	r0, [r0], -sl
 340:	000000d2 	ldrdeq	r0, [r0], -r2
 344:	00000000 	andeq	r0, r0, r0
 348:	000000b8 	strheq	r0, [r0], -r8
	...
 358:	4b354a34 	blmi	0xd52c30
 35c:	b530447a 	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
 360:	4d354834 	ldcmi	8, cr4, [r5, #-208]!	; 0xffffff30
 364:	58d3b083 	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
 368:	447d4478 	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
 36c:	9301681b 	movwls	r6, #6171	; 0x181b
 370:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 374:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 378:	7803b350 	stmdavc	r3, {r4, r6, r8, r9, ip, sp, pc}
 37c:	b33b4604 	teqlt	fp, #4, 12	; 0x400000
 380:	46204669 	strtmi	r4, [r0], -r9, ror #12
 384:	fe3cf7ff 	mrc2	7, 1, pc, cr12, cr15, {7}
 388:	b1284602 			; <UNDEFINED> instruction: 0xb1284602
 38c:	1f139a00 	svcne	0x00139a00
 390:	bf882b01 	svclt	0x00882b01
 394:	d9332200 	ldmdble	r3!, {r9, sp}
 398:	46204b28 	strtmi	r4, [r0], -r8, lsr #22
 39c:	601a58eb 	andsvs	r5, sl, fp, ror #17
 3a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3a4:	f7ff3001 			; <UNDEFINED> instruction: 0xf7ff3001
 3a8:	4621fffe 	qsub8mi	pc, r1, lr	; <UNPREDICTABLE>
 3ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3b0:	4a244b23 	bmi	0x913044
 3b4:	447a447b 	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
 3b8:	4b1d6018 	blmi	0x758420
 3bc:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 3c0:	405a9b01 	subsmi	r9, sl, r1, lsl #22
 3c4:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 3c8:	4620d12d 	strtmi	sp, [r0], -sp, lsr #2
 3cc:	bd30b003 	ldclt	0, cr11, [r0, #-12]!
 3d0:	4478481d 	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
 3d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3d8:	b1104604 	tstlt	r0, r4, lsl #12
 3dc:	2b007803 	blcs	0x1e3f0
 3e0:	481ad1ce 	ldmdami	sl, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
 3e4:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 3e8:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
 3ec:	4c18b910 			; <UNDEFINED> instruction: 0x4c18b910
 3f0:	e7c5447c 			; <UNDEFINED> instruction: 0xe7c5447c
 3f4:	2b007803 	blcs	0x1e408
 3f8:	4c16d1c2 	ldfmid	f5, [r6], {194}	; 0xc2
 3fc:	e7bf447c 			; <UNDEFINED> instruction: 0xe7bf447c
 400:	d0082a05 	andle	r2, r8, r5, lsl #20
 404:	22044914 	andcs	r4, r4, #20, 18	; 0x50000
 408:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 40c:	fab0fffe 	blx	0xfec4040c
 410:	0952f280 	ldmdbeq	r2, {r7, r9, ip, sp, lr, pc}^
 414:	4911e7c0 	ldmdbmi	r1, {r6, r7, r8, r9, sl, sp, lr, pc}
 418:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
 41c:	fab0fffe 	blx	0xfec4041c
 420:	0952f280 	ldmdbeq	r2, {r7, r9, ip, sp, lr, pc}^
 424:	f7ffe7b8 			; <UNDEFINED> instruction: 0xf7ffe7b8
 428:	bf00fffe 	svclt	0x0000fffe
 42c:	000000cc 	andeq	r0, r0, ip, asr #1
 430:	00000000 	andeq	r0, r0, r0
 434:	000000c8 	andeq	r0, r0, r8, asr #1
 438:	000000ca 	andeq	r0, r0, sl, asr #1
 43c:	00000000 	andeq	r0, r0, r0
 440:	00000088 	andeq	r0, r0, r8, lsl #1
 444:	0000008a 	andeq	r0, r0, sl, lsl #1
 448:	00000072 	andeq	r0, r0, r2, ror r0
 44c:	00000064 	andeq	r0, r0, r4, rrx
 450:	0000005c 	andeq	r0, r0, ip, asr r0
 454:	00000054 	andeq	r0, r0, r4, asr r0
 458:	0000004c 	andeq	r0, r0, ip, asr #32
 45c:	00000040 	andeq	r0, r0, r0, asr #32
 460:	4b07b538 	blmi	0x1ed948
 464:	681d447b 	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
 468:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 46c:	46284604 	strtmi	r4, [r8], -r4, lsl #12
 470:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 474:	21004620 	tstcs	r0, r0, lsr #12
 478:	4038e8bd 	ldrhtmi	lr, [r8], -sp
 47c:	bf00e604 	svclt	0x0000e604
 480:	00000018 	andeq	r0, r0, r8, lsl r0
 484:	4b14b538 	blmi	0x52d96c
 488:	681d447b 	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
 48c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 490:	46041e03 	strmi	r1, [r4], -r3, lsl #28
 494:	2301bf18 	movwcs	fp, #7960	; 0x1f18
 498:	bf142d00 	svclt	0x00142d00
 49c:	f0032200 			; <UNDEFINED> instruction: 0xf0032200
 4a0:	b94a0201 	stmdblt	sl, {r0, r9}^
 4a4:	bf0c2d00 	svclt	0x000c2d00
 4a8:	f0032300 			; <UNDEFINED> instruction: 0xf0032300
 4ac:	b13b0301 	teqlt	fp, r1, lsl #6
 4b0:	7803782a 	stmdavc	r3, {r1, r3, r5, fp, ip, sp, lr}
 4b4:	d008429a 	mulle	r8, sl, r2
 4b8:	46202101 	strtmi	r2, [r0], -r1, lsl #2
 4bc:	fde4f7ff 	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
 4c0:	e8bd4628 	pop	{r3, r5, r9, sl, lr}
 4c4:	f7ff4038 			; <UNDEFINED> instruction: 0xf7ff4038
 4c8:	4601bffe 			; <UNDEFINED> instruction: 0x4601bffe
 4cc:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 4d0:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 4d4:	e7efd0f4 			; <UNDEFINED> instruction: 0xe7efd0f4
 4d8:	0000004c 	andeq	r0, r0, ip, asr #32
