--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\isexx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml yyy.twx yyy.ncd -o yyy.twr yyy.pcf -ucf fd.ucf

Design file:              yyy.ncd
Physical constraint file: yyy.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a           |   29.183(R)|   -7.704(R)|clk_BUFGP         |   0.000|
c           |   29.478(R)|   -7.692(R)|clk_BUFGP         |   0.000|
nandu       |   26.590(R)|   -1.185(R)|clk_BUFGP         |   0.000|
rest        |    3.496(R)|   -0.522(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
BLUE<0>       |   13.688(R)|clk_BUFGP         |   0.000|
BLUE<1>       |   13.937(R)|clk_BUFGP         |   0.000|
GREEN<0>      |   13.455(R)|clk_BUFGP         |   0.000|
GREEN<1>      |   13.259(R)|clk_BUFGP         |   0.000|
GREEN<2>      |   12.982(R)|clk_BUFGP         |   0.000|
HS            |    7.013(R)|clk_BUFGP         |   0.000|
RED<0>        |   13.760(R)|clk_BUFGP         |   0.000|
RED<1>        |   13.757(R)|clk_BUFGP         |   0.000|
RED<2>        |   13.531(R)|clk_BUFGP         |   0.000|
VS            |    7.301(R)|clk_BUFGP         |   0.000|
digit_anode<0>|    8.273(R)|clk_BUFGP         |   0.000|
digit_anode<1>|    7.682(R)|clk_BUFGP         |   0.000|
digit_anode<2>|    7.574(R)|clk_BUFGP         |   0.000|
digit_anode<3>|    7.829(R)|clk_BUFGP         |   0.000|
segment<0>    |    7.615(R)|clk_BUFGP         |   0.000|
segment<1>    |    8.332(R)|clk_BUFGP         |   0.000|
segment<2>    |    7.643(R)|clk_BUFGP         |   0.000|
segment<3>    |    7.083(R)|clk_BUFGP         |   0.000|
segment<4>    |    7.628(R)|clk_BUFGP         |   0.000|
segment<5>    |    7.905(R)|clk_BUFGP         |   0.000|
segment<6>    |    7.618(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.081|         |         |         |
left           |         |   36.674|         |         |
right          |         |   36.265|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock left
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
left           |         |         |         |    7.607|
right          |         |         |         |    8.136|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock right
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
left           |         |         |         |    7.504|
right          |         |         |         |    8.293|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
left           |LL<0>          |    9.252|
right          |LL<1>          |    7.158|
---------------+---------------+---------+


Analysis completed Tue Nov 01 15:19:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



