// Seed: 1299739594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.id_0 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_8 = 1;
endmodule
module module_0 (
    input supply0 id_0,
    input supply1 id_1
    , id_9,
    output supply1 id_2,
    input wand id_3,
    input supply1 module_1,
    output supply0 id_5,
    input wor id_6
    , id_10,
    output tri id_7
);
  assign id_7 = -1;
  xor primCall (id_5, id_0, id_10, id_9, id_3, id_1);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_10
  );
endmodule
