Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 23 18:47:38 2024
| Host         : APP-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     59          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (78)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   88          inf        0.000                      0                   88           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U7/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 4.611ns (52.653%)  route 4.146ns (47.347%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[1]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U7/Q_reg[1]/Q
                         net (fo=28, routed)          1.340     1.759    U7/Q[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.324     2.083 r  U7/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810     2.893    U7/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.332     3.225 r  U7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.996     5.221    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.757 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.757    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.371ns (51.856%)  route 4.058ns (48.144%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[1]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U7/Q_reg[1]/Q
                         net (fo=28, routed)          1.324     1.743    U7/Q[1]
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.299     2.042 r  U7/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.881     2.923    U7/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.047 r  U7/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     4.900    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.429 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.429    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.368ns  (logic 4.353ns (52.018%)  route 4.015ns (47.983%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[1]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U7/Q_reg[1]/Q
                         net (fo=28, routed)          1.510     1.929    U7/Q[1]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.299     2.228 r  U7/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.789     3.017    U7/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     3.141 r  U7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.857    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.368 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.368    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 4.457ns (54.336%)  route 3.746ns (45.664%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[1]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U7/Q_reg[1]/Q
                         net (fo=28, routed)          1.888     2.307    U7/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.327     2.634 r  U7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     4.492    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     8.202 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.202    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.128ns  (logic 4.854ns (59.718%)  route 3.274ns (40.282%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE                         0.000     0.000 r  inc_reg[0]/C
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inc_reg[0]/Q
                         net (fo=8, routed)           0.971     1.427    U7/seg_OBUF[4]_inst_i_2_3
    SLICE_X63Y18         LUT4 (Prop_lut4_I0_O)        0.154     1.581 r  U7/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.587     2.168    U7/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.327     2.495 r  U7/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.495    U7/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     2.704 r  U7/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.420    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.708     8.128 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.128    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 4.471ns (55.652%)  route 3.563ns (44.348%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[1]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U7/Q_reg[1]/Q
                         net (fo=28, routed)          1.889     2.308    U7/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.327     2.635 r  U7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.309    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     8.034 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.034    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 4.346ns (54.376%)  route 3.647ns (45.624%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[1]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U7/Q_reg[1]/Q
                         net (fo=28, routed)          1.334     1.753    U7/Q[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I0_O)        0.299     2.052 r  U7/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.787     2.839    U7/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.963 r  U7/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.489    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.993 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.993    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.235ns (53.488%)  route 3.683ns (46.512%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  inc_reg[14]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inc_reg[14]/Q
                         net (fo=8, routed)           0.982     1.438    U7/seg_OBUF[2]_inst_i_1_0
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.124     1.562 f  U7/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.814     2.376    U7/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  U7/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.887     4.387    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.919 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.919    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 4.217ns (53.295%)  route 3.696ns (46.705%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[1]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U7/Q_reg[1]/Q
                         net (fo=28, routed)          1.889     2.308    U7/Q[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.299     2.607 r  U7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.414    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.913 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.913    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.625ns (58.917%)  route 3.225ns (41.083%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[1]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U7/Q_reg[1]/Q
                         net (fo=28, routed)          1.562     1.981    U7/Q[1]
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.299     2.280 r  U7/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.280    U7/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     2.492 r  U7/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.155    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695     7.850 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.850    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  U1/count_reg[6]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[6]/Q
                         net (fo=2, routed)           0.067     0.208    U1/count_reg[6]
    SLICE_X12Y14         LUT5 (Prop_lut5_I2_O)        0.045     0.253 r  U1/en_reg_i_1/O
                         net (fo=2, routed)           0.000     0.253    U1/en_reg_i_1_n_0
    SLICE_X12Y14         LDCE                                         r  U1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[0]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/Q_reg[0]/Q
                         net (fo=25, routed)          0.183     0.324    U7/Q[0]
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.042     0.366 r  U7/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    U7/Q[1]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  U7/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE                         0.000     0.000 r  U1/count_reg[11]/C
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    U1/count_reg[11]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  U1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    U1/count_reg[8]_i_1_n_4
    SLICE_X13Y15         FDRE                                         r  U1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  U7/Q_reg[0]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/Q_reg[0]/Q
                         net (fo=25, routed)          0.183     0.324    U7/Q[0]
    SLICE_X61Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.369 r  U7/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    U7/Q[0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  U7/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  U1/count_reg[15]/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    U1/count_reg[15]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  U1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    U1/count_reg[12]_i_1_n_4
    SLICE_X13Y16         FDRE                                         r  U1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE                         0.000     0.000 r  U1/count_reg[3]/C
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    U1/count_reg[3]
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  U1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    U1/count_reg[0]_i_1_n_4
    SLICE_X13Y13         FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  U1/count_reg[7]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    U1/count_reg[7]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  U1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    U1/count_reg[4]_i_1_n_4
    SLICE_X13Y14         FDRE                                         r  U1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  U1/count_reg[4]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[4]/Q
                         net (fo=2, routed)           0.115     0.256    U1/count_reg[4]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  U1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    U1/count_reg[4]_i_1_n_7
    SLICE_X13Y14         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE                         0.000     0.000 r  U1/count_reg[8]/C
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    U1/count_reg[8]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  U1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    U1/count_reg[8]_i_1_n_7
    SLICE_X13Y15         FDRE                                         r  U1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE                         0.000     0.000 r  U1/count_reg[10]/C
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/count_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    U1/count_reg[10]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  U1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    U1/count_reg[8]_i_1_n_5
    SLICE_X13Y15         FDRE                                         r  U1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------





