/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 48 32 160 208)
	(text "FD1" (rect 21 32 36 44)(font "Arial" ))
	(text "inst" (rect 16 136 33 148)(font "Arial" ))
	(port
		(pt 0 64)
		(input)
		(text "D" (rect 0 32 8 44)(font "Arial" ))
		(text "D" (rect 21 59 29 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 112)
		(input)
		(text "C" (rect 0 32 8 44)(font "Arial" ))
		(text "C" (rect 29 107 37 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 112 64)
		(output)
		(text "Q" (rect -8 32 0 44)(font "Arial" ))
		(text "Q" (rect 61 59 69 71)(font "Arial" ))
		(line (pt 112 64)(pt 72 64))
	)
	(drawing
		(line (pt 16 104)(pt 24 112))
		(line (pt 24 112)(pt 16 120))
		(rectangle (rect 16 48 72 128))
	)
)
