[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TfCalls/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/TfCalls/top.v:1:1: No timescale set for "m1".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TfCalls/top.v:1:1: Compile module "work@m1".
[NTE:CP0309] ${SURELOG_DIR}/tests/TfCalls/top.v:1:29: Implicit port type (wire) for "out".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               1
Design                                                 1
Identifier                                             2
Initial                                                1
Module                                                 1
ModuleTypespec                                         1
Net                                                    2
Port                                                   2
RefObj                                                 1
SourceFile                                             1
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TfCalls/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (top.v), file:${SURELOG_DIR}/tests/TfCalls/top.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top.v
|vpiAllModules:
\_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@m1)
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:work@m1
  |vpiImportTypespec:
  \_Net: (work@m1.clk), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:clk
    |vpiFullName:work@m1.clk
  |vpiImportTypespec:
  \_Net: (work@m1.out), line:1:29, endln:1:32
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:out
    |vpiFullName:work@m1.out
  |vpiDefName:work@m1
  |vpiNet:
  \_Net: (work@m1.clk), line:1:17, endln:1:20
  |vpiNet:
  \_Net: (work@m1.out), line:1:29, endln:1:32
  |vpiPort:
  \_Port: (clk), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (out), line:1:29, endln:1:32
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiName:out
    |vpiDirection:2
  |vpiProcess:
  \_Initial: , line:2:3, endln:4:6
    |vpiParent:
    \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
    |vpiStmt:
    \_Begin: (work@m1), line:2:11, endln:4:6
      |vpiParent:
      \_Initial: , line:2:3, endln:4:6
      |vpiFullName:work@m1
      |vpiStmt:
      \_SysFuncCall: ($display), line:3:5, endln:3:24
        |vpiParent:
        \_Begin: (work@m1), line:2:11, endln:4:6
        |vpiArgument:
        \_Constant: , line:3:14, endln:3:18
          |vpiParent:
          \_SysFuncCall: ($display), line:3:5, endln:3:24
          |vpiDecompile:"%d"
          |vpiSize:16
          |STRING:%d
          |vpiConstType:6
        |vpiArgument:
        \_RefObj: (work@m1.clk), line:3:20, endln:3:23
          |vpiParent:
          \_SysFuncCall: ($display), line:3:5, endln:3:24
          |vpiName:clk
          |vpiFullName:work@m1.clk
          |vpiActual:
          \_Net: (work@m1.clk), line:1:17, endln:1:20
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:3:5, endln:3:24
          |vpiName:$display
|vpiTypedef:
\_ModuleTypespec: (m1)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:m1
  |vpiModule:
  \_Module: work@m1 (work@m1), file:${SURELOG_DIR}/tests/TfCalls/top.v, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
