{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479151525707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479151525707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 14:25:25 2016 " "Processing started: Mon Nov 14 14:25:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479151525707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151525707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpeedAndAccelerationTest -c SpeedAndAccelerationTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off SpeedAndAccelerationTest -c SpeedAndAccelerationTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151525708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479151526217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479151526217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SpeedAndAccelerationTest.v(308) " "Verilog HDL information at SpeedAndAccelerationTest.v(308): always construct contains both blocking and non-blocking assignments" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 308 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479151535810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speedandaccelerationtest.v 4 4 " "Found 4 design units, including 4 entities, in source file speedandaccelerationtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpeedAndAccelerationTest " "Found entity 1: SpeedAndAccelerationTest" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479151535811 ""} { "Info" "ISGN_ENTITY_NAME" "2 speedX " "Found entity 2: speedX" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479151535811 ""} { "Info" "ISGN_ENTITY_NAME" "3 speedY " "Found entity 3: speedY" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479151535811 ""} { "Info" "ISGN_ENTITY_NAME" "4 changePosition " "Found entity 4: changePosition" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479151535811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151535811 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(44) " "Verilog HDL error at SpeedAndAccelerationTest.v(44): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535812 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(56) " "Verilog HDL error at SpeedAndAccelerationTest.v(56): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535812 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(58) " "Verilog HDL error at SpeedAndAccelerationTest.v(58): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535812 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(175) " "Verilog HDL error at SpeedAndAccelerationTest.v(175): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 175 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535813 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(186) " "Verilog HDL error at SpeedAndAccelerationTest.v(186): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 186 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535813 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(188) " "Verilog HDL error at SpeedAndAccelerationTest.v(188): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535813 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(299) " "Verilog HDL error at SpeedAndAccelerationTest.v(299): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 299 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535813 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(308) " "Verilog HDL error at SpeedAndAccelerationTest.v(308): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 308 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535813 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "resetn SpeedAndAccelerationTest.v(310) " "Verilog HDL error at SpeedAndAccelerationTest.v(310): object \"resetn\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 310 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479151535814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/Final Project/Test1/output_files/SpeedAndAccelerationTest.map.smsg " "Generated suppressed messages file W:/ECE241/Final Project/Test1/output_files/SpeedAndAccelerationTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151535840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479151535970 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 14:25:35 2016 " "Processing ended: Mon Nov 14 14:25:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479151535970 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479151535970 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479151535970 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151535970 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151536723 ""}
