# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PModtestArty.srcs/sources_1/imports/VHDL/PWM_12b.vhd" \
"../../../../PModtestArty.srcs/sources_1/new/PmodPWM_test.vhd" \

# Do not sort compile order
nosort
