{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714104890384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714104890386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 13:14:50 2024 " "Processing started: Fri Apr 26 13:14:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714104890386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104890386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L00_Template -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off L00_Template -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104890386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714104890885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714104890885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameter.sv 0 0 " "Found 0 design units, including 0 entities, in source file parameter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104899721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104899721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104899721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_signal_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file sin_signal_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveform_generator " "Found entity 1: waveform_generator" {  } { { "sin_signal_module.sv" "" { Text "C:/Users/aibah/sin_generater/sin_signal_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104899721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104899721 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "low_freq_counter_module.sv(12) " "Verilog HDL information at low_freq_counter_module.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714104899736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_freq_counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file low_freq_counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 low_freq_counter " "Found entity 1: low_freq_counter" {  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104899736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104899736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog2pwm_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file analog2pwm_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 analog2pwm_module " "Found entity 1: analog2pwm_module" {  } { { "analog2pwm_module.sv" "" { Text "C:/Users/aibah/sin_generater/analog2pwm_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104899736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104899736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714104899783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_freq_counter low_freq_counter:lfc " "Elaborating entity \"low_freq_counter\" for hierarchy \"low_freq_counter:lfc\"" {  } { { "TopModule.sv" "lfc" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714104899783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 low_freq_counter_module.sv(13) " "Verilog HDL assignment warning at low_freq_counter_module.sv(13): truncated value with size 32 to match size of target (8)" {  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899783 "|TopModule|low_freq_counter:lfc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator waveform_generator:wg " "Elaborating entity \"waveform_generator\" for hierarchy \"waveform_generator:wg\"" {  } { { "TopModule.sv" "wg" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714104899799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1) " "Verilog HDL assignment warning at sin_table.mem(1): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2) " "Verilog HDL assignment warning at sin_table.mem(2): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3) " "Verilog HDL assignment warning at sin_table.mem(3): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4) " "Verilog HDL assignment warning at sin_table.mem(4): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(5) " "Verilog HDL assignment warning at sin_table.mem(5): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(6) " "Verilog HDL assignment warning at sin_table.mem(6): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(7) " "Verilog HDL assignment warning at sin_table.mem(7): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(8) " "Verilog HDL assignment warning at sin_table.mem(8): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(9) " "Verilog HDL assignment warning at sin_table.mem(9): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(10) " "Verilog HDL assignment warning at sin_table.mem(10): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(11) " "Verilog HDL assignment warning at sin_table.mem(11): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(12) " "Verilog HDL assignment warning at sin_table.mem(12): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(13) " "Verilog HDL assignment warning at sin_table.mem(13): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(14) " "Verilog HDL assignment warning at sin_table.mem(14): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(15) " "Verilog HDL assignment warning at sin_table.mem(15): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(16) " "Verilog HDL assignment warning at sin_table.mem(16): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(17) " "Verilog HDL assignment warning at sin_table.mem(17): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(18) " "Verilog HDL assignment warning at sin_table.mem(18): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(19) " "Verilog HDL assignment warning at sin_table.mem(19): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(20) " "Verilog HDL assignment warning at sin_table.mem(20): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(21) " "Verilog HDL assignment warning at sin_table.mem(21): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(22) " "Verilog HDL assignment warning at sin_table.mem(22): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(23) " "Verilog HDL assignment warning at sin_table.mem(23): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(24) " "Verilog HDL assignment warning at sin_table.mem(24): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(25) " "Verilog HDL assignment warning at sin_table.mem(25): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(26) " "Verilog HDL assignment warning at sin_table.mem(26): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(27) " "Verilog HDL assignment warning at sin_table.mem(27): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(28) " "Verilog HDL assignment warning at sin_table.mem(28): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(29) " "Verilog HDL assignment warning at sin_table.mem(29): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(30) " "Verilog HDL assignment warning at sin_table.mem(30): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(31) " "Verilog HDL assignment warning at sin_table.mem(31): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(32) " "Verilog HDL assignment warning at sin_table.mem(32): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(33) " "Verilog HDL assignment warning at sin_table.mem(33): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(34) " "Verilog HDL assignment warning at sin_table.mem(34): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(35) " "Verilog HDL assignment warning at sin_table.mem(35): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(36) " "Verilog HDL assignment warning at sin_table.mem(36): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(37) " "Verilog HDL assignment warning at sin_table.mem(37): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(38) " "Verilog HDL assignment warning at sin_table.mem(38): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(39) " "Verilog HDL assignment warning at sin_table.mem(39): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(40) " "Verilog HDL assignment warning at sin_table.mem(40): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(41) " "Verilog HDL assignment warning at sin_table.mem(41): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(42) " "Verilog HDL assignment warning at sin_table.mem(42): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(43) " "Verilog HDL assignment warning at sin_table.mem(43): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(44) " "Verilog HDL assignment warning at sin_table.mem(44): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(45) " "Verilog HDL assignment warning at sin_table.mem(45): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(46) " "Verilog HDL assignment warning at sin_table.mem(46): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(47) " "Verilog HDL assignment warning at sin_table.mem(47): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(48) " "Verilog HDL assignment warning at sin_table.mem(48): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(49) " "Verilog HDL assignment warning at sin_table.mem(49): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(50) " "Verilog HDL assignment warning at sin_table.mem(50): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(51) " "Verilog HDL assignment warning at sin_table.mem(51): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(52) " "Verilog HDL assignment warning at sin_table.mem(52): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(53) " "Verilog HDL assignment warning at sin_table.mem(53): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(54) " "Verilog HDL assignment warning at sin_table.mem(54): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(55) " "Verilog HDL assignment warning at sin_table.mem(55): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(56) " "Verilog HDL assignment warning at sin_table.mem(56): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(57) " "Verilog HDL assignment warning at sin_table.mem(57): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(58) " "Verilog HDL assignment warning at sin_table.mem(58): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(59) " "Verilog HDL assignment warning at sin_table.mem(59): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(60) " "Verilog HDL assignment warning at sin_table.mem(60): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(61) " "Verilog HDL assignment warning at sin_table.mem(61): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(62) " "Verilog HDL assignment warning at sin_table.mem(62): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(63) " "Verilog HDL assignment warning at sin_table.mem(63): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(64) " "Verilog HDL assignment warning at sin_table.mem(64): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(65) " "Verilog HDL assignment warning at sin_table.mem(65): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(66) " "Verilog HDL assignment warning at sin_table.mem(66): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(67) " "Verilog HDL assignment warning at sin_table.mem(67): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(68) " "Verilog HDL assignment warning at sin_table.mem(68): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(69) " "Verilog HDL assignment warning at sin_table.mem(69): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(70) " "Verilog HDL assignment warning at sin_table.mem(70): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(71) " "Verilog HDL assignment warning at sin_table.mem(71): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(72) " "Verilog HDL assignment warning at sin_table.mem(72): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(73) " "Verilog HDL assignment warning at sin_table.mem(73): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(74) " "Verilog HDL assignment warning at sin_table.mem(74): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(75) " "Verilog HDL assignment warning at sin_table.mem(75): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(76) " "Verilog HDL assignment warning at sin_table.mem(76): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(77) " "Verilog HDL assignment warning at sin_table.mem(77): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(78) " "Verilog HDL assignment warning at sin_table.mem(78): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(79) " "Verilog HDL assignment warning at sin_table.mem(79): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(80) " "Verilog HDL assignment warning at sin_table.mem(80): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(81) " "Verilog HDL assignment warning at sin_table.mem(81): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(82) " "Verilog HDL assignment warning at sin_table.mem(82): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(83) " "Verilog HDL assignment warning at sin_table.mem(83): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(84) " "Verilog HDL assignment warning at sin_table.mem(84): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(85) " "Verilog HDL assignment warning at sin_table.mem(85): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(86) " "Verilog HDL assignment warning at sin_table.mem(86): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(87) " "Verilog HDL assignment warning at sin_table.mem(87): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(88) " "Verilog HDL assignment warning at sin_table.mem(88): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(89) " "Verilog HDL assignment warning at sin_table.mem(89): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(90) " "Verilog HDL assignment warning at sin_table.mem(90): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(91) " "Verilog HDL assignment warning at sin_table.mem(91): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(92) " "Verilog HDL assignment warning at sin_table.mem(92): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(93) " "Verilog HDL assignment warning at sin_table.mem(93): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(94) " "Verilog HDL assignment warning at sin_table.mem(94): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(95) " "Verilog HDL assignment warning at sin_table.mem(95): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(96) " "Verilog HDL assignment warning at sin_table.mem(96): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(97) " "Verilog HDL assignment warning at sin_table.mem(97): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(98) " "Verilog HDL assignment warning at sin_table.mem(98): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(99) " "Verilog HDL assignment warning at sin_table.mem(99): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(100) " "Verilog HDL assignment warning at sin_table.mem(100): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(101) " "Verilog HDL assignment warning at sin_table.mem(101): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(102) " "Verilog HDL assignment warning at sin_table.mem(102): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(103) " "Verilog HDL assignment warning at sin_table.mem(103): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(104) " "Verilog HDL assignment warning at sin_table.mem(104): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(105) " "Verilog HDL assignment warning at sin_table.mem(105): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(106) " "Verilog HDL assignment warning at sin_table.mem(106): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(107) " "Verilog HDL assignment warning at sin_table.mem(107): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(108) " "Verilog HDL assignment warning at sin_table.mem(108): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(109) " "Verilog HDL assignment warning at sin_table.mem(109): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(110) " "Verilog HDL assignment warning at sin_table.mem(110): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(111) " "Verilog HDL assignment warning at sin_table.mem(111): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(112) " "Verilog HDL assignment warning at sin_table.mem(112): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(113) " "Verilog HDL assignment warning at sin_table.mem(113): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(114) " "Verilog HDL assignment warning at sin_table.mem(114): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(115) " "Verilog HDL assignment warning at sin_table.mem(115): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(116) " "Verilog HDL assignment warning at sin_table.mem(116): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(117) " "Verilog HDL assignment warning at sin_table.mem(117): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(118) " "Verilog HDL assignment warning at sin_table.mem(118): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(119) " "Verilog HDL assignment warning at sin_table.mem(119): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(120) " "Verilog HDL assignment warning at sin_table.mem(120): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(121) " "Verilog HDL assignment warning at sin_table.mem(121): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(122) " "Verilog HDL assignment warning at sin_table.mem(122): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(123) " "Verilog HDL assignment warning at sin_table.mem(123): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(124) " "Verilog HDL assignment warning at sin_table.mem(124): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(125) " "Verilog HDL assignment warning at sin_table.mem(125): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(126) " "Verilog HDL assignment warning at sin_table.mem(126): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(127) " "Verilog HDL assignment warning at sin_table.mem(127): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(128) " "Verilog HDL assignment warning at sin_table.mem(128): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(129) " "Verilog HDL assignment warning at sin_table.mem(129): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(130) " "Verilog HDL assignment warning at sin_table.mem(130): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(131) " "Verilog HDL assignment warning at sin_table.mem(131): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(132) " "Verilog HDL assignment warning at sin_table.mem(132): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(133) " "Verilog HDL assignment warning at sin_table.mem(133): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(134) " "Verilog HDL assignment warning at sin_table.mem(134): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(135) " "Verilog HDL assignment warning at sin_table.mem(135): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(136) " "Verilog HDL assignment warning at sin_table.mem(136): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(137) " "Verilog HDL assignment warning at sin_table.mem(137): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(138) " "Verilog HDL assignment warning at sin_table.mem(138): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(139) " "Verilog HDL assignment warning at sin_table.mem(139): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(140) " "Verilog HDL assignment warning at sin_table.mem(140): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(141) " "Verilog HDL assignment warning at sin_table.mem(141): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(142) " "Verilog HDL assignment warning at sin_table.mem(142): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(143) " "Verilog HDL assignment warning at sin_table.mem(143): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(144) " "Verilog HDL assignment warning at sin_table.mem(144): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(145) " "Verilog HDL assignment warning at sin_table.mem(145): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(146) " "Verilog HDL assignment warning at sin_table.mem(146): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(147) " "Verilog HDL assignment warning at sin_table.mem(147): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(148) " "Verilog HDL assignment warning at sin_table.mem(148): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(149) " "Verilog HDL assignment warning at sin_table.mem(149): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(150) " "Verilog HDL assignment warning at sin_table.mem(150): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(151) " "Verilog HDL assignment warning at sin_table.mem(151): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(152) " "Verilog HDL assignment warning at sin_table.mem(152): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(153) " "Verilog HDL assignment warning at sin_table.mem(153): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(154) " "Verilog HDL assignment warning at sin_table.mem(154): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(155) " "Verilog HDL assignment warning at sin_table.mem(155): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(156) " "Verilog HDL assignment warning at sin_table.mem(156): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(157) " "Verilog HDL assignment warning at sin_table.mem(157): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(158) " "Verilog HDL assignment warning at sin_table.mem(158): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(159) " "Verilog HDL assignment warning at sin_table.mem(159): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(160) " "Verilog HDL assignment warning at sin_table.mem(160): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(161) " "Verilog HDL assignment warning at sin_table.mem(161): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(162) " "Verilog HDL assignment warning at sin_table.mem(162): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(163) " "Verilog HDL assignment warning at sin_table.mem(163): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(164) " "Verilog HDL assignment warning at sin_table.mem(164): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(165) " "Verilog HDL assignment warning at sin_table.mem(165): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(166) " "Verilog HDL assignment warning at sin_table.mem(166): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(167) " "Verilog HDL assignment warning at sin_table.mem(167): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(168) " "Verilog HDL assignment warning at sin_table.mem(168): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(169) " "Verilog HDL assignment warning at sin_table.mem(169): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(170) " "Verilog HDL assignment warning at sin_table.mem(170): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(171) " "Verilog HDL assignment warning at sin_table.mem(171): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(172) " "Verilog HDL assignment warning at sin_table.mem(172): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(173) " "Verilog HDL assignment warning at sin_table.mem(173): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(174) " "Verilog HDL assignment warning at sin_table.mem(174): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(175) " "Verilog HDL assignment warning at sin_table.mem(175): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(176) " "Verilog HDL assignment warning at sin_table.mem(176): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(177) " "Verilog HDL assignment warning at sin_table.mem(177): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(178) " "Verilog HDL assignment warning at sin_table.mem(178): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(179) " "Verilog HDL assignment warning at sin_table.mem(179): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(180) " "Verilog HDL assignment warning at sin_table.mem(180): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(181) " "Verilog HDL assignment warning at sin_table.mem(181): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(182) " "Verilog HDL assignment warning at sin_table.mem(182): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(183) " "Verilog HDL assignment warning at sin_table.mem(183): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(184) " "Verilog HDL assignment warning at sin_table.mem(184): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(185) " "Verilog HDL assignment warning at sin_table.mem(185): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(186) " "Verilog HDL assignment warning at sin_table.mem(186): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(187) " "Verilog HDL assignment warning at sin_table.mem(187): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(188) " "Verilog HDL assignment warning at sin_table.mem(188): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(189) " "Verilog HDL assignment warning at sin_table.mem(189): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(190) " "Verilog HDL assignment warning at sin_table.mem(190): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(191) " "Verilog HDL assignment warning at sin_table.mem(191): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(192) " "Verilog HDL assignment warning at sin_table.mem(192): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(193) " "Verilog HDL assignment warning at sin_table.mem(193): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(194) " "Verilog HDL assignment warning at sin_table.mem(194): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(195) " "Verilog HDL assignment warning at sin_table.mem(195): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(196) " "Verilog HDL assignment warning at sin_table.mem(196): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(197) " "Verilog HDL assignment warning at sin_table.mem(197): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(198) " "Verilog HDL assignment warning at sin_table.mem(198): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(199) " "Verilog HDL assignment warning at sin_table.mem(199): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(200) " "Verilog HDL assignment warning at sin_table.mem(200): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(201) " "Verilog HDL assignment warning at sin_table.mem(201): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(202) " "Verilog HDL assignment warning at sin_table.mem(202): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(203) " "Verilog HDL assignment warning at sin_table.mem(203): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(204) " "Verilog HDL assignment warning at sin_table.mem(204): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(205) " "Verilog HDL assignment warning at sin_table.mem(205): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(206) " "Verilog HDL assignment warning at sin_table.mem(206): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(207) " "Verilog HDL assignment warning at sin_table.mem(207): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(208) " "Verilog HDL assignment warning at sin_table.mem(208): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(209) " "Verilog HDL assignment warning at sin_table.mem(209): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(210) " "Verilog HDL assignment warning at sin_table.mem(210): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(211) " "Verilog HDL assignment warning at sin_table.mem(211): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(212) " "Verilog HDL assignment warning at sin_table.mem(212): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(213) " "Verilog HDL assignment warning at sin_table.mem(213): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(214) " "Verilog HDL assignment warning at sin_table.mem(214): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(215) " "Verilog HDL assignment warning at sin_table.mem(215): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(216) " "Verilog HDL assignment warning at sin_table.mem(216): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(217) " "Verilog HDL assignment warning at sin_table.mem(217): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(218) " "Verilog HDL assignment warning at sin_table.mem(218): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(219) " "Verilog HDL assignment warning at sin_table.mem(219): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(220) " "Verilog HDL assignment warning at sin_table.mem(220): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(221) " "Verilog HDL assignment warning at sin_table.mem(221): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(222) " "Verilog HDL assignment warning at sin_table.mem(222): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(223) " "Verilog HDL assignment warning at sin_table.mem(223): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(224) " "Verilog HDL assignment warning at sin_table.mem(224): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(225) " "Verilog HDL assignment warning at sin_table.mem(225): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(226) " "Verilog HDL assignment warning at sin_table.mem(226): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(227) " "Verilog HDL assignment warning at sin_table.mem(227): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(228) " "Verilog HDL assignment warning at sin_table.mem(228): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(229) " "Verilog HDL assignment warning at sin_table.mem(229): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(230) " "Verilog HDL assignment warning at sin_table.mem(230): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(231) " "Verilog HDL assignment warning at sin_table.mem(231): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(232) " "Verilog HDL assignment warning at sin_table.mem(232): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(233) " "Verilog HDL assignment warning at sin_table.mem(233): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(234) " "Verilog HDL assignment warning at sin_table.mem(234): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(235) " "Verilog HDL assignment warning at sin_table.mem(235): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(236) " "Verilog HDL assignment warning at sin_table.mem(236): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(237) " "Verilog HDL assignment warning at sin_table.mem(237): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(238) " "Verilog HDL assignment warning at sin_table.mem(238): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(239) " "Verilog HDL assignment warning at sin_table.mem(239): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(240) " "Verilog HDL assignment warning at sin_table.mem(240): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(241) " "Verilog HDL assignment warning at sin_table.mem(241): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(242) " "Verilog HDL assignment warning at sin_table.mem(242): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(243) " "Verilog HDL assignment warning at sin_table.mem(243): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(244) " "Verilog HDL assignment warning at sin_table.mem(244): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(245) " "Verilog HDL assignment warning at sin_table.mem(245): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(246) " "Verilog HDL assignment warning at sin_table.mem(246): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(247) " "Verilog HDL assignment warning at sin_table.mem(247): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(248) " "Verilog HDL assignment warning at sin_table.mem(248): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(249) " "Verilog HDL assignment warning at sin_table.mem(249): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(250) " "Verilog HDL assignment warning at sin_table.mem(250): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(251) " "Verilog HDL assignment warning at sin_table.mem(251): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(252) " "Verilog HDL assignment warning at sin_table.mem(252): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(253) " "Verilog HDL assignment warning at sin_table.mem(253): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(254) " "Verilog HDL assignment warning at sin_table.mem(254): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(255) " "Verilog HDL assignment warning at sin_table.mem(255): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(256) " "Verilog HDL assignment warning at sin_table.mem(256): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(257) " "Verilog HDL assignment warning at sin_table.mem(257): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(258) " "Verilog HDL assignment warning at sin_table.mem(258): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899814 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(259) " "Verilog HDL assignment warning at sin_table.mem(259): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(260) " "Verilog HDL assignment warning at sin_table.mem(260): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(261) " "Verilog HDL assignment warning at sin_table.mem(261): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(262) " "Verilog HDL assignment warning at sin_table.mem(262): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(263) " "Verilog HDL assignment warning at sin_table.mem(263): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(264) " "Verilog HDL assignment warning at sin_table.mem(264): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(265) " "Verilog HDL assignment warning at sin_table.mem(265): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(266) " "Verilog HDL assignment warning at sin_table.mem(266): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(267) " "Verilog HDL assignment warning at sin_table.mem(267): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(268) " "Verilog HDL assignment warning at sin_table.mem(268): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(269) " "Verilog HDL assignment warning at sin_table.mem(269): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(270) " "Verilog HDL assignment warning at sin_table.mem(270): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(271) " "Verilog HDL assignment warning at sin_table.mem(271): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(272) " "Verilog HDL assignment warning at sin_table.mem(272): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(273) " "Verilog HDL assignment warning at sin_table.mem(273): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(274) " "Verilog HDL assignment warning at sin_table.mem(274): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(275) " "Verilog HDL assignment warning at sin_table.mem(275): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(276) " "Verilog HDL assignment warning at sin_table.mem(276): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(277) " "Verilog HDL assignment warning at sin_table.mem(277): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(278) " "Verilog HDL assignment warning at sin_table.mem(278): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(279) " "Verilog HDL assignment warning at sin_table.mem(279): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(280) " "Verilog HDL assignment warning at sin_table.mem(280): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(281) " "Verilog HDL assignment warning at sin_table.mem(281): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(282) " "Verilog HDL assignment warning at sin_table.mem(282): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(283) " "Verilog HDL assignment warning at sin_table.mem(283): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(284) " "Verilog HDL assignment warning at sin_table.mem(284): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(285) " "Verilog HDL assignment warning at sin_table.mem(285): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(286) " "Verilog HDL assignment warning at sin_table.mem(286): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(287) " "Verilog HDL assignment warning at sin_table.mem(287): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(288) " "Verilog HDL assignment warning at sin_table.mem(288): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(289) " "Verilog HDL assignment warning at sin_table.mem(289): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(290) " "Verilog HDL assignment warning at sin_table.mem(290): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(291) " "Verilog HDL assignment warning at sin_table.mem(291): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(292) " "Verilog HDL assignment warning at sin_table.mem(292): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(293) " "Verilog HDL assignment warning at sin_table.mem(293): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(294) " "Verilog HDL assignment warning at sin_table.mem(294): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(295) " "Verilog HDL assignment warning at sin_table.mem(295): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(296) " "Verilog HDL assignment warning at sin_table.mem(296): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(297) " "Verilog HDL assignment warning at sin_table.mem(297): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(298) " "Verilog HDL assignment warning at sin_table.mem(298): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(299) " "Verilog HDL assignment warning at sin_table.mem(299): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(300) " "Verilog HDL assignment warning at sin_table.mem(300): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(301) " "Verilog HDL assignment warning at sin_table.mem(301): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(302) " "Verilog HDL assignment warning at sin_table.mem(302): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(303) " "Verilog HDL assignment warning at sin_table.mem(303): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(304) " "Verilog HDL assignment warning at sin_table.mem(304): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(305) " "Verilog HDL assignment warning at sin_table.mem(305): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(306) " "Verilog HDL assignment warning at sin_table.mem(306): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(307) " "Verilog HDL assignment warning at sin_table.mem(307): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(308) " "Verilog HDL assignment warning at sin_table.mem(308): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(309) " "Verilog HDL assignment warning at sin_table.mem(309): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(310) " "Verilog HDL assignment warning at sin_table.mem(310): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(311) " "Verilog HDL assignment warning at sin_table.mem(311): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(312) " "Verilog HDL assignment warning at sin_table.mem(312): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(313) " "Verilog HDL assignment warning at sin_table.mem(313): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(314) " "Verilog HDL assignment warning at sin_table.mem(314): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(315) " "Verilog HDL assignment warning at sin_table.mem(315): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(316) " "Verilog HDL assignment warning at sin_table.mem(316): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(317) " "Verilog HDL assignment warning at sin_table.mem(317): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(318) " "Verilog HDL assignment warning at sin_table.mem(318): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(319) " "Verilog HDL assignment warning at sin_table.mem(319): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(320) " "Verilog HDL assignment warning at sin_table.mem(320): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(321) " "Verilog HDL assignment warning at sin_table.mem(321): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(322) " "Verilog HDL assignment warning at sin_table.mem(322): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(323) " "Verilog HDL assignment warning at sin_table.mem(323): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(324) " "Verilog HDL assignment warning at sin_table.mem(324): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(325) " "Verilog HDL assignment warning at sin_table.mem(325): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(326) " "Verilog HDL assignment warning at sin_table.mem(326): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(327) " "Verilog HDL assignment warning at sin_table.mem(327): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(328) " "Verilog HDL assignment warning at sin_table.mem(328): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(329) " "Verilog HDL assignment warning at sin_table.mem(329): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(330) " "Verilog HDL assignment warning at sin_table.mem(330): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(331) " "Verilog HDL assignment warning at sin_table.mem(331): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(332) " "Verilog HDL assignment warning at sin_table.mem(332): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(333) " "Verilog HDL assignment warning at sin_table.mem(333): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(334) " "Verilog HDL assignment warning at sin_table.mem(334): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(335) " "Verilog HDL assignment warning at sin_table.mem(335): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(336) " "Verilog HDL assignment warning at sin_table.mem(336): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(337) " "Verilog HDL assignment warning at sin_table.mem(337): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(338) " "Verilog HDL assignment warning at sin_table.mem(338): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(339) " "Verilog HDL assignment warning at sin_table.mem(339): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(340) " "Verilog HDL assignment warning at sin_table.mem(340): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(341) " "Verilog HDL assignment warning at sin_table.mem(341): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(342) " "Verilog HDL assignment warning at sin_table.mem(342): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(343) " "Verilog HDL assignment warning at sin_table.mem(343): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(344) " "Verilog HDL assignment warning at sin_table.mem(344): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(345) " "Verilog HDL assignment warning at sin_table.mem(345): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(346) " "Verilog HDL assignment warning at sin_table.mem(346): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(347) " "Verilog HDL assignment warning at sin_table.mem(347): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(348) " "Verilog HDL assignment warning at sin_table.mem(348): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(349) " "Verilog HDL assignment warning at sin_table.mem(349): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(350) " "Verilog HDL assignment warning at sin_table.mem(350): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(351) " "Verilog HDL assignment warning at sin_table.mem(351): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(352) " "Verilog HDL assignment warning at sin_table.mem(352): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(353) " "Verilog HDL assignment warning at sin_table.mem(353): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(354) " "Verilog HDL assignment warning at sin_table.mem(354): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(355) " "Verilog HDL assignment warning at sin_table.mem(355): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(356) " "Verilog HDL assignment warning at sin_table.mem(356): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(357) " "Verilog HDL assignment warning at sin_table.mem(357): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(358) " "Verilog HDL assignment warning at sin_table.mem(358): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(359) " "Verilog HDL assignment warning at sin_table.mem(359): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(360) " "Verilog HDL assignment warning at sin_table.mem(360): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(361) " "Verilog HDL assignment warning at sin_table.mem(361): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(362) " "Verilog HDL assignment warning at sin_table.mem(362): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(363) " "Verilog HDL assignment warning at sin_table.mem(363): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(364) " "Verilog HDL assignment warning at sin_table.mem(364): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(365) " "Verilog HDL assignment warning at sin_table.mem(365): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(366) " "Verilog HDL assignment warning at sin_table.mem(366): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(367) " "Verilog HDL assignment warning at sin_table.mem(367): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(368) " "Verilog HDL assignment warning at sin_table.mem(368): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(369) " "Verilog HDL assignment warning at sin_table.mem(369): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(370) " "Verilog HDL assignment warning at sin_table.mem(370): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(371) " "Verilog HDL assignment warning at sin_table.mem(371): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(372) " "Verilog HDL assignment warning at sin_table.mem(372): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(373) " "Verilog HDL assignment warning at sin_table.mem(373): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(374) " "Verilog HDL assignment warning at sin_table.mem(374): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(375) " "Verilog HDL assignment warning at sin_table.mem(375): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(376) " "Verilog HDL assignment warning at sin_table.mem(376): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(377) " "Verilog HDL assignment warning at sin_table.mem(377): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(378) " "Verilog HDL assignment warning at sin_table.mem(378): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(379) " "Verilog HDL assignment warning at sin_table.mem(379): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(380) " "Verilog HDL assignment warning at sin_table.mem(380): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(381) " "Verilog HDL assignment warning at sin_table.mem(381): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(382) " "Verilog HDL assignment warning at sin_table.mem(382): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(383) " "Verilog HDL assignment warning at sin_table.mem(383): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(384) " "Verilog HDL assignment warning at sin_table.mem(384): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(385) " "Verilog HDL assignment warning at sin_table.mem(385): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(386) " "Verilog HDL assignment warning at sin_table.mem(386): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(387) " "Verilog HDL assignment warning at sin_table.mem(387): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(388) " "Verilog HDL assignment warning at sin_table.mem(388): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(389) " "Verilog HDL assignment warning at sin_table.mem(389): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(390) " "Verilog HDL assignment warning at sin_table.mem(390): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(391) " "Verilog HDL assignment warning at sin_table.mem(391): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(392) " "Verilog HDL assignment warning at sin_table.mem(392): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(393) " "Verilog HDL assignment warning at sin_table.mem(393): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(394) " "Verilog HDL assignment warning at sin_table.mem(394): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(395) " "Verilog HDL assignment warning at sin_table.mem(395): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(396) " "Verilog HDL assignment warning at sin_table.mem(396): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(397) " "Verilog HDL assignment warning at sin_table.mem(397): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(398) " "Verilog HDL assignment warning at sin_table.mem(398): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(399) " "Verilog HDL assignment warning at sin_table.mem(399): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(400) " "Verilog HDL assignment warning at sin_table.mem(400): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(401) " "Verilog HDL assignment warning at sin_table.mem(401): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(402) " "Verilog HDL assignment warning at sin_table.mem(402): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(403) " "Verilog HDL assignment warning at sin_table.mem(403): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(404) " "Verilog HDL assignment warning at sin_table.mem(404): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(405) " "Verilog HDL assignment warning at sin_table.mem(405): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(406) " "Verilog HDL assignment warning at sin_table.mem(406): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(407) " "Verilog HDL assignment warning at sin_table.mem(407): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(408) " "Verilog HDL assignment warning at sin_table.mem(408): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(409) " "Verilog HDL assignment warning at sin_table.mem(409): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(410) " "Verilog HDL assignment warning at sin_table.mem(410): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(411) " "Verilog HDL assignment warning at sin_table.mem(411): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(412) " "Verilog HDL assignment warning at sin_table.mem(412): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(413) " "Verilog HDL assignment warning at sin_table.mem(413): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(414) " "Verilog HDL assignment warning at sin_table.mem(414): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(415) " "Verilog HDL assignment warning at sin_table.mem(415): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(416) " "Verilog HDL assignment warning at sin_table.mem(416): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(417) " "Verilog HDL assignment warning at sin_table.mem(417): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(418) " "Verilog HDL assignment warning at sin_table.mem(418): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(419) " "Verilog HDL assignment warning at sin_table.mem(419): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(420) " "Verilog HDL assignment warning at sin_table.mem(420): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(421) " "Verilog HDL assignment warning at sin_table.mem(421): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(422) " "Verilog HDL assignment warning at sin_table.mem(422): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(423) " "Verilog HDL assignment warning at sin_table.mem(423): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(424) " "Verilog HDL assignment warning at sin_table.mem(424): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(425) " "Verilog HDL assignment warning at sin_table.mem(425): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(426) " "Verilog HDL assignment warning at sin_table.mem(426): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(427) " "Verilog HDL assignment warning at sin_table.mem(427): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(428) " "Verilog HDL assignment warning at sin_table.mem(428): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(429) " "Verilog HDL assignment warning at sin_table.mem(429): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(430) " "Verilog HDL assignment warning at sin_table.mem(430): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(431) " "Verilog HDL assignment warning at sin_table.mem(431): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(432) " "Verilog HDL assignment warning at sin_table.mem(432): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(433) " "Verilog HDL assignment warning at sin_table.mem(433): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(434) " "Verilog HDL assignment warning at sin_table.mem(434): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(435) " "Verilog HDL assignment warning at sin_table.mem(435): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(436) " "Verilog HDL assignment warning at sin_table.mem(436): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(437) " "Verilog HDL assignment warning at sin_table.mem(437): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(438) " "Verilog HDL assignment warning at sin_table.mem(438): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(439) " "Verilog HDL assignment warning at sin_table.mem(439): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(440) " "Verilog HDL assignment warning at sin_table.mem(440): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(441) " "Verilog HDL assignment warning at sin_table.mem(441): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(442) " "Verilog HDL assignment warning at sin_table.mem(442): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(443) " "Verilog HDL assignment warning at sin_table.mem(443): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(444) " "Verilog HDL assignment warning at sin_table.mem(444): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(445) " "Verilog HDL assignment warning at sin_table.mem(445): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(446) " "Verilog HDL assignment warning at sin_table.mem(446): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(447) " "Verilog HDL assignment warning at sin_table.mem(447): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(448) " "Verilog HDL assignment warning at sin_table.mem(448): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(449) " "Verilog HDL assignment warning at sin_table.mem(449): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(450) " "Verilog HDL assignment warning at sin_table.mem(450): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(451) " "Verilog HDL assignment warning at sin_table.mem(451): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(452) " "Verilog HDL assignment warning at sin_table.mem(452): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(453) " "Verilog HDL assignment warning at sin_table.mem(453): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(454) " "Verilog HDL assignment warning at sin_table.mem(454): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(455) " "Verilog HDL assignment warning at sin_table.mem(455): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(456) " "Verilog HDL assignment warning at sin_table.mem(456): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(457) " "Verilog HDL assignment warning at sin_table.mem(457): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(458) " "Verilog HDL assignment warning at sin_table.mem(458): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(459) " "Verilog HDL assignment warning at sin_table.mem(459): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(460) " "Verilog HDL assignment warning at sin_table.mem(460): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(461) " "Verilog HDL assignment warning at sin_table.mem(461): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(462) " "Verilog HDL assignment warning at sin_table.mem(462): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(463) " "Verilog HDL assignment warning at sin_table.mem(463): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(464) " "Verilog HDL assignment warning at sin_table.mem(464): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(465) " "Verilog HDL assignment warning at sin_table.mem(465): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(466) " "Verilog HDL assignment warning at sin_table.mem(466): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(467) " "Verilog HDL assignment warning at sin_table.mem(467): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(468) " "Verilog HDL assignment warning at sin_table.mem(468): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(469) " "Verilog HDL assignment warning at sin_table.mem(469): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(470) " "Verilog HDL assignment warning at sin_table.mem(470): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(471) " "Verilog HDL assignment warning at sin_table.mem(471): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(472) " "Verilog HDL assignment warning at sin_table.mem(472): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(473) " "Verilog HDL assignment warning at sin_table.mem(473): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(474) " "Verilog HDL assignment warning at sin_table.mem(474): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(475) " "Verilog HDL assignment warning at sin_table.mem(475): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(476) " "Verilog HDL assignment warning at sin_table.mem(476): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(477) " "Verilog HDL assignment warning at sin_table.mem(477): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(478) " "Verilog HDL assignment warning at sin_table.mem(478): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(479) " "Verilog HDL assignment warning at sin_table.mem(479): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(480) " "Verilog HDL assignment warning at sin_table.mem(480): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(481) " "Verilog HDL assignment warning at sin_table.mem(481): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(482) " "Verilog HDL assignment warning at sin_table.mem(482): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(483) " "Verilog HDL assignment warning at sin_table.mem(483): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(484) " "Verilog HDL assignment warning at sin_table.mem(484): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(485) " "Verilog HDL assignment warning at sin_table.mem(485): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(486) " "Verilog HDL assignment warning at sin_table.mem(486): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(487) " "Verilog HDL assignment warning at sin_table.mem(487): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(488) " "Verilog HDL assignment warning at sin_table.mem(488): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(489) " "Verilog HDL assignment warning at sin_table.mem(489): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(490) " "Verilog HDL assignment warning at sin_table.mem(490): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(491) " "Verilog HDL assignment warning at sin_table.mem(491): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(492) " "Verilog HDL assignment warning at sin_table.mem(492): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(493) " "Verilog HDL assignment warning at sin_table.mem(493): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(494) " "Verilog HDL assignment warning at sin_table.mem(494): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(495) " "Verilog HDL assignment warning at sin_table.mem(495): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(496) " "Verilog HDL assignment warning at sin_table.mem(496): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(497) " "Verilog HDL assignment warning at sin_table.mem(497): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(498) " "Verilog HDL assignment warning at sin_table.mem(498): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(499) " "Verilog HDL assignment warning at sin_table.mem(499): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(500) " "Verilog HDL assignment warning at sin_table.mem(500): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(501) " "Verilog HDL assignment warning at sin_table.mem(501): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(502) " "Verilog HDL assignment warning at sin_table.mem(502): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(503) " "Verilog HDL assignment warning at sin_table.mem(503): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(504) " "Verilog HDL assignment warning at sin_table.mem(504): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(505) " "Verilog HDL assignment warning at sin_table.mem(505): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(506) " "Verilog HDL assignment warning at sin_table.mem(506): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(507) " "Verilog HDL assignment warning at sin_table.mem(507): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(508) " "Verilog HDL assignment warning at sin_table.mem(508): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(509) " "Verilog HDL assignment warning at sin_table.mem(509): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(510) " "Verilog HDL assignment warning at sin_table.mem(510): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(511) " "Verilog HDL assignment warning at sin_table.mem(511): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(512) " "Verilog HDL assignment warning at sin_table.mem(512): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(513) " "Verilog HDL assignment warning at sin_table.mem(513): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(514) " "Verilog HDL assignment warning at sin_table.mem(514): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(515) " "Verilog HDL assignment warning at sin_table.mem(515): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(516) " "Verilog HDL assignment warning at sin_table.mem(516): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(517) " "Verilog HDL assignment warning at sin_table.mem(517): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(518) " "Verilog HDL assignment warning at sin_table.mem(518): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(519) " "Verilog HDL assignment warning at sin_table.mem(519): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(520) " "Verilog HDL assignment warning at sin_table.mem(520): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(521) " "Verilog HDL assignment warning at sin_table.mem(521): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(522) " "Verilog HDL assignment warning at sin_table.mem(522): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(523) " "Verilog HDL assignment warning at sin_table.mem(523): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(524) " "Verilog HDL assignment warning at sin_table.mem(524): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(525) " "Verilog HDL assignment warning at sin_table.mem(525): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(526) " "Verilog HDL assignment warning at sin_table.mem(526): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(527) " "Verilog HDL assignment warning at sin_table.mem(527): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(528) " "Verilog HDL assignment warning at sin_table.mem(528): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(529) " "Verilog HDL assignment warning at sin_table.mem(529): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(530) " "Verilog HDL assignment warning at sin_table.mem(530): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(531) " "Verilog HDL assignment warning at sin_table.mem(531): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(532) " "Verilog HDL assignment warning at sin_table.mem(532): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(533) " "Verilog HDL assignment warning at sin_table.mem(533): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(534) " "Verilog HDL assignment warning at sin_table.mem(534): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(535) " "Verilog HDL assignment warning at sin_table.mem(535): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(536) " "Verilog HDL assignment warning at sin_table.mem(536): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(537) " "Verilog HDL assignment warning at sin_table.mem(537): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(538) " "Verilog HDL assignment warning at sin_table.mem(538): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(539) " "Verilog HDL assignment warning at sin_table.mem(539): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(540) " "Verilog HDL assignment warning at sin_table.mem(540): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(541) " "Verilog HDL assignment warning at sin_table.mem(541): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(542) " "Verilog HDL assignment warning at sin_table.mem(542): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(543) " "Verilog HDL assignment warning at sin_table.mem(543): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(544) " "Verilog HDL assignment warning at sin_table.mem(544): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(545) " "Verilog HDL assignment warning at sin_table.mem(545): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(546) " "Verilog HDL assignment warning at sin_table.mem(546): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(547) " "Verilog HDL assignment warning at sin_table.mem(547): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(548) " "Verilog HDL assignment warning at sin_table.mem(548): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(549) " "Verilog HDL assignment warning at sin_table.mem(549): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(550) " "Verilog HDL assignment warning at sin_table.mem(550): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(551) " "Verilog HDL assignment warning at sin_table.mem(551): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(552) " "Verilog HDL assignment warning at sin_table.mem(552): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(553) " "Verilog HDL assignment warning at sin_table.mem(553): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(554) " "Verilog HDL assignment warning at sin_table.mem(554): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(555) " "Verilog HDL assignment warning at sin_table.mem(555): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(556) " "Verilog HDL assignment warning at sin_table.mem(556): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(557) " "Verilog HDL assignment warning at sin_table.mem(557): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(558) " "Verilog HDL assignment warning at sin_table.mem(558): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(559) " "Verilog HDL assignment warning at sin_table.mem(559): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(560) " "Verilog HDL assignment warning at sin_table.mem(560): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(561) " "Verilog HDL assignment warning at sin_table.mem(561): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(562) " "Verilog HDL assignment warning at sin_table.mem(562): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(563) " "Verilog HDL assignment warning at sin_table.mem(563): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(564) " "Verilog HDL assignment warning at sin_table.mem(564): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(565) " "Verilog HDL assignment warning at sin_table.mem(565): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(566) " "Verilog HDL assignment warning at sin_table.mem(566): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(567) " "Verilog HDL assignment warning at sin_table.mem(567): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(568) " "Verilog HDL assignment warning at sin_table.mem(568): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(569) " "Verilog HDL assignment warning at sin_table.mem(569): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(570) " "Verilog HDL assignment warning at sin_table.mem(570): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(571) " "Verilog HDL assignment warning at sin_table.mem(571): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(572) " "Verilog HDL assignment warning at sin_table.mem(572): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(573) " "Verilog HDL assignment warning at sin_table.mem(573): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(574) " "Verilog HDL assignment warning at sin_table.mem(574): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(575) " "Verilog HDL assignment warning at sin_table.mem(575): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(576) " "Verilog HDL assignment warning at sin_table.mem(576): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(577) " "Verilog HDL assignment warning at sin_table.mem(577): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(578) " "Verilog HDL assignment warning at sin_table.mem(578): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(579) " "Verilog HDL assignment warning at sin_table.mem(579): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(580) " "Verilog HDL assignment warning at sin_table.mem(580): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(581) " "Verilog HDL assignment warning at sin_table.mem(581): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(582) " "Verilog HDL assignment warning at sin_table.mem(582): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(583) " "Verilog HDL assignment warning at sin_table.mem(583): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(584) " "Verilog HDL assignment warning at sin_table.mem(584): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(585) " "Verilog HDL assignment warning at sin_table.mem(585): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(586) " "Verilog HDL assignment warning at sin_table.mem(586): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(587) " "Verilog HDL assignment warning at sin_table.mem(587): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(588) " "Verilog HDL assignment warning at sin_table.mem(588): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(589) " "Verilog HDL assignment warning at sin_table.mem(589): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(590) " "Verilog HDL assignment warning at sin_table.mem(590): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(591) " "Verilog HDL assignment warning at sin_table.mem(591): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(592) " "Verilog HDL assignment warning at sin_table.mem(592): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(593) " "Verilog HDL assignment warning at sin_table.mem(593): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(594) " "Verilog HDL assignment warning at sin_table.mem(594): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(595) " "Verilog HDL assignment warning at sin_table.mem(595): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(596) " "Verilog HDL assignment warning at sin_table.mem(596): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(597) " "Verilog HDL assignment warning at sin_table.mem(597): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(598) " "Verilog HDL assignment warning at sin_table.mem(598): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(599) " "Verilog HDL assignment warning at sin_table.mem(599): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(600) " "Verilog HDL assignment warning at sin_table.mem(600): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(601) " "Verilog HDL assignment warning at sin_table.mem(601): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(602) " "Verilog HDL assignment warning at sin_table.mem(602): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(603) " "Verilog HDL assignment warning at sin_table.mem(603): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(604) " "Verilog HDL assignment warning at sin_table.mem(604): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(605) " "Verilog HDL assignment warning at sin_table.mem(605): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(606) " "Verilog HDL assignment warning at sin_table.mem(606): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(607) " "Verilog HDL assignment warning at sin_table.mem(607): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(608) " "Verilog HDL assignment warning at sin_table.mem(608): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(609) " "Verilog HDL assignment warning at sin_table.mem(609): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(610) " "Verilog HDL assignment warning at sin_table.mem(610): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(611) " "Verilog HDL assignment warning at sin_table.mem(611): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(612) " "Verilog HDL assignment warning at sin_table.mem(612): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(613) " "Verilog HDL assignment warning at sin_table.mem(613): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(614) " "Verilog HDL assignment warning at sin_table.mem(614): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(615) " "Verilog HDL assignment warning at sin_table.mem(615): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(616) " "Verilog HDL assignment warning at sin_table.mem(616): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(617) " "Verilog HDL assignment warning at sin_table.mem(617): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(618) " "Verilog HDL assignment warning at sin_table.mem(618): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(619) " "Verilog HDL assignment warning at sin_table.mem(619): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(620) " "Verilog HDL assignment warning at sin_table.mem(620): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(621) " "Verilog HDL assignment warning at sin_table.mem(621): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(622) " "Verilog HDL assignment warning at sin_table.mem(622): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(623) " "Verilog HDL assignment warning at sin_table.mem(623): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(624) " "Verilog HDL assignment warning at sin_table.mem(624): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(625) " "Verilog HDL assignment warning at sin_table.mem(625): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(626) " "Verilog HDL assignment warning at sin_table.mem(626): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(627) " "Verilog HDL assignment warning at sin_table.mem(627): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(628) " "Verilog HDL assignment warning at sin_table.mem(628): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(629) " "Verilog HDL assignment warning at sin_table.mem(629): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(630) " "Verilog HDL assignment warning at sin_table.mem(630): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(631) " "Verilog HDL assignment warning at sin_table.mem(631): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(632) " "Verilog HDL assignment warning at sin_table.mem(632): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(633) " "Verilog HDL assignment warning at sin_table.mem(633): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(634) " "Verilog HDL assignment warning at sin_table.mem(634): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(635) " "Verilog HDL assignment warning at sin_table.mem(635): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(636) " "Verilog HDL assignment warning at sin_table.mem(636): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(637) " "Verilog HDL assignment warning at sin_table.mem(637): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(638) " "Verilog HDL assignment warning at sin_table.mem(638): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(639) " "Verilog HDL assignment warning at sin_table.mem(639): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(640) " "Verilog HDL assignment warning at sin_table.mem(640): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(641) " "Verilog HDL assignment warning at sin_table.mem(641): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(642) " "Verilog HDL assignment warning at sin_table.mem(642): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(643) " "Verilog HDL assignment warning at sin_table.mem(643): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(644) " "Verilog HDL assignment warning at sin_table.mem(644): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(645) " "Verilog HDL assignment warning at sin_table.mem(645): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(646) " "Verilog HDL assignment warning at sin_table.mem(646): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(647) " "Verilog HDL assignment warning at sin_table.mem(647): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(648) " "Verilog HDL assignment warning at sin_table.mem(648): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(649) " "Verilog HDL assignment warning at sin_table.mem(649): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(650) " "Verilog HDL assignment warning at sin_table.mem(650): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(651) " "Verilog HDL assignment warning at sin_table.mem(651): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(652) " "Verilog HDL assignment warning at sin_table.mem(652): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(653) " "Verilog HDL assignment warning at sin_table.mem(653): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(654) " "Verilog HDL assignment warning at sin_table.mem(654): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(655) " "Verilog HDL assignment warning at sin_table.mem(655): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(656) " "Verilog HDL assignment warning at sin_table.mem(656): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(657) " "Verilog HDL assignment warning at sin_table.mem(657): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(658) " "Verilog HDL assignment warning at sin_table.mem(658): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(659) " "Verilog HDL assignment warning at sin_table.mem(659): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(660) " "Verilog HDL assignment warning at sin_table.mem(660): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(661) " "Verilog HDL assignment warning at sin_table.mem(661): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(662) " "Verilog HDL assignment warning at sin_table.mem(662): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(663) " "Verilog HDL assignment warning at sin_table.mem(663): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(664) " "Verilog HDL assignment warning at sin_table.mem(664): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(665) " "Verilog HDL assignment warning at sin_table.mem(665): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(666) " "Verilog HDL assignment warning at sin_table.mem(666): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(667) " "Verilog HDL assignment warning at sin_table.mem(667): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(668) " "Verilog HDL assignment warning at sin_table.mem(668): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(669) " "Verilog HDL assignment warning at sin_table.mem(669): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(670) " "Verilog HDL assignment warning at sin_table.mem(670): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(671) " "Verilog HDL assignment warning at sin_table.mem(671): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(672) " "Verilog HDL assignment warning at sin_table.mem(672): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(673) " "Verilog HDL assignment warning at sin_table.mem(673): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(674) " "Verilog HDL assignment warning at sin_table.mem(674): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(675) " "Verilog HDL assignment warning at sin_table.mem(675): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(676) " "Verilog HDL assignment warning at sin_table.mem(676): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(677) " "Verilog HDL assignment warning at sin_table.mem(677): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(678) " "Verilog HDL assignment warning at sin_table.mem(678): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899830 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(679) " "Verilog HDL assignment warning at sin_table.mem(679): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(680) " "Verilog HDL assignment warning at sin_table.mem(680): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(681) " "Verilog HDL assignment warning at sin_table.mem(681): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(682) " "Verilog HDL assignment warning at sin_table.mem(682): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(683) " "Verilog HDL assignment warning at sin_table.mem(683): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(684) " "Verilog HDL assignment warning at sin_table.mem(684): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(685) " "Verilog HDL assignment warning at sin_table.mem(685): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(686) " "Verilog HDL assignment warning at sin_table.mem(686): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(687) " "Verilog HDL assignment warning at sin_table.mem(687): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(688) " "Verilog HDL assignment warning at sin_table.mem(688): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(689) " "Verilog HDL assignment warning at sin_table.mem(689): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(690) " "Verilog HDL assignment warning at sin_table.mem(690): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(691) " "Verilog HDL assignment warning at sin_table.mem(691): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(692) " "Verilog HDL assignment warning at sin_table.mem(692): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(693) " "Verilog HDL assignment warning at sin_table.mem(693): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(694) " "Verilog HDL assignment warning at sin_table.mem(694): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(695) " "Verilog HDL assignment warning at sin_table.mem(695): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(696) " "Verilog HDL assignment warning at sin_table.mem(696): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(697) " "Verilog HDL assignment warning at sin_table.mem(697): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(698) " "Verilog HDL assignment warning at sin_table.mem(698): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(699) " "Verilog HDL assignment warning at sin_table.mem(699): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(700) " "Verilog HDL assignment warning at sin_table.mem(700): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(701) " "Verilog HDL assignment warning at sin_table.mem(701): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(702) " "Verilog HDL assignment warning at sin_table.mem(702): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(703) " "Verilog HDL assignment warning at sin_table.mem(703): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(704) " "Verilog HDL assignment warning at sin_table.mem(704): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(705) " "Verilog HDL assignment warning at sin_table.mem(705): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(706) " "Verilog HDL assignment warning at sin_table.mem(706): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(707) " "Verilog HDL assignment warning at sin_table.mem(707): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(708) " "Verilog HDL assignment warning at sin_table.mem(708): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(709) " "Verilog HDL assignment warning at sin_table.mem(709): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(710) " "Verilog HDL assignment warning at sin_table.mem(710): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(711) " "Verilog HDL assignment warning at sin_table.mem(711): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(712) " "Verilog HDL assignment warning at sin_table.mem(712): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899841 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(713) " "Verilog HDL assignment warning at sin_table.mem(713): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(714) " "Verilog HDL assignment warning at sin_table.mem(714): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(715) " "Verilog HDL assignment warning at sin_table.mem(715): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(716) " "Verilog HDL assignment warning at sin_table.mem(716): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(717) " "Verilog HDL assignment warning at sin_table.mem(717): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(718) " "Verilog HDL assignment warning at sin_table.mem(718): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(719) " "Verilog HDL assignment warning at sin_table.mem(719): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(720) " "Verilog HDL assignment warning at sin_table.mem(720): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(721) " "Verilog HDL assignment warning at sin_table.mem(721): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(722) " "Verilog HDL assignment warning at sin_table.mem(722): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(723) " "Verilog HDL assignment warning at sin_table.mem(723): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(724) " "Verilog HDL assignment warning at sin_table.mem(724): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(725) " "Verilog HDL assignment warning at sin_table.mem(725): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(726) " "Verilog HDL assignment warning at sin_table.mem(726): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(727) " "Verilog HDL assignment warning at sin_table.mem(727): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(728) " "Verilog HDL assignment warning at sin_table.mem(728): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(729) " "Verilog HDL assignment warning at sin_table.mem(729): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(730) " "Verilog HDL assignment warning at sin_table.mem(730): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(731) " "Verilog HDL assignment warning at sin_table.mem(731): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(732) " "Verilog HDL assignment warning at sin_table.mem(732): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(733) " "Verilog HDL assignment warning at sin_table.mem(733): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(734) " "Verilog HDL assignment warning at sin_table.mem(734): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(735) " "Verilog HDL assignment warning at sin_table.mem(735): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(736) " "Verilog HDL assignment warning at sin_table.mem(736): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(737) " "Verilog HDL assignment warning at sin_table.mem(737): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(738) " "Verilog HDL assignment warning at sin_table.mem(738): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(739) " "Verilog HDL assignment warning at sin_table.mem(739): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(740) " "Verilog HDL assignment warning at sin_table.mem(740): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(741) " "Verilog HDL assignment warning at sin_table.mem(741): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(742) " "Verilog HDL assignment warning at sin_table.mem(742): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(743) " "Verilog HDL assignment warning at sin_table.mem(743): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(744) " "Verilog HDL assignment warning at sin_table.mem(744): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(745) " "Verilog HDL assignment warning at sin_table.mem(745): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(746) " "Verilog HDL assignment warning at sin_table.mem(746): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(747) " "Verilog HDL assignment warning at sin_table.mem(747): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(748) " "Verilog HDL assignment warning at sin_table.mem(748): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(749) " "Verilog HDL assignment warning at sin_table.mem(749): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899842 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(750) " "Verilog HDL assignment warning at sin_table.mem(750): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(751) " "Verilog HDL assignment warning at sin_table.mem(751): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(752) " "Verilog HDL assignment warning at sin_table.mem(752): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(753) " "Verilog HDL assignment warning at sin_table.mem(753): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(754) " "Verilog HDL assignment warning at sin_table.mem(754): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(755) " "Verilog HDL assignment warning at sin_table.mem(755): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(756) " "Verilog HDL assignment warning at sin_table.mem(756): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(757) " "Verilog HDL assignment warning at sin_table.mem(757): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(758) " "Verilog HDL assignment warning at sin_table.mem(758): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(759) " "Verilog HDL assignment warning at sin_table.mem(759): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(760) " "Verilog HDL assignment warning at sin_table.mem(760): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(761) " "Verilog HDL assignment warning at sin_table.mem(761): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(762) " "Verilog HDL assignment warning at sin_table.mem(762): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(763) " "Verilog HDL assignment warning at sin_table.mem(763): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(764) " "Verilog HDL assignment warning at sin_table.mem(764): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(765) " "Verilog HDL assignment warning at sin_table.mem(765): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(766) " "Verilog HDL assignment warning at sin_table.mem(766): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(767) " "Verilog HDL assignment warning at sin_table.mem(767): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(768) " "Verilog HDL assignment warning at sin_table.mem(768): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(769) " "Verilog HDL assignment warning at sin_table.mem(769): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(770) " "Verilog HDL assignment warning at sin_table.mem(770): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(771) " "Verilog HDL assignment warning at sin_table.mem(771): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(772) " "Verilog HDL assignment warning at sin_table.mem(772): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(773) " "Verilog HDL assignment warning at sin_table.mem(773): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(774) " "Verilog HDL assignment warning at sin_table.mem(774): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(775) " "Verilog HDL assignment warning at sin_table.mem(775): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(776) " "Verilog HDL assignment warning at sin_table.mem(776): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(777) " "Verilog HDL assignment warning at sin_table.mem(777): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(778) " "Verilog HDL assignment warning at sin_table.mem(778): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(779) " "Verilog HDL assignment warning at sin_table.mem(779): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(780) " "Verilog HDL assignment warning at sin_table.mem(780): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(781) " "Verilog HDL assignment warning at sin_table.mem(781): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(782) " "Verilog HDL assignment warning at sin_table.mem(782): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(783) " "Verilog HDL assignment warning at sin_table.mem(783): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(784) " "Verilog HDL assignment warning at sin_table.mem(784): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(785) " "Verilog HDL assignment warning at sin_table.mem(785): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(786) " "Verilog HDL assignment warning at sin_table.mem(786): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(787) " "Verilog HDL assignment warning at sin_table.mem(787): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899843 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(788) " "Verilog HDL assignment warning at sin_table.mem(788): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(789) " "Verilog HDL assignment warning at sin_table.mem(789): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(790) " "Verilog HDL assignment warning at sin_table.mem(790): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(791) " "Verilog HDL assignment warning at sin_table.mem(791): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(792) " "Verilog HDL assignment warning at sin_table.mem(792): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(793) " "Verilog HDL assignment warning at sin_table.mem(793): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(794) " "Verilog HDL assignment warning at sin_table.mem(794): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(795) " "Verilog HDL assignment warning at sin_table.mem(795): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(796) " "Verilog HDL assignment warning at sin_table.mem(796): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(797) " "Verilog HDL assignment warning at sin_table.mem(797): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(798) " "Verilog HDL assignment warning at sin_table.mem(798): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(799) " "Verilog HDL assignment warning at sin_table.mem(799): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(800) " "Verilog HDL assignment warning at sin_table.mem(800): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(801) " "Verilog HDL assignment warning at sin_table.mem(801): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(802) " "Verilog HDL assignment warning at sin_table.mem(802): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(803) " "Verilog HDL assignment warning at sin_table.mem(803): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(804) " "Verilog HDL assignment warning at sin_table.mem(804): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(805) " "Verilog HDL assignment warning at sin_table.mem(805): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(806) " "Verilog HDL assignment warning at sin_table.mem(806): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(807) " "Verilog HDL assignment warning at sin_table.mem(807): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(808) " "Verilog HDL assignment warning at sin_table.mem(808): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(809) " "Verilog HDL assignment warning at sin_table.mem(809): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(810) " "Verilog HDL assignment warning at sin_table.mem(810): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(811) " "Verilog HDL assignment warning at sin_table.mem(811): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(812) " "Verilog HDL assignment warning at sin_table.mem(812): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(813) " "Verilog HDL assignment warning at sin_table.mem(813): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(814) " "Verilog HDL assignment warning at sin_table.mem(814): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(815) " "Verilog HDL assignment warning at sin_table.mem(815): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(816) " "Verilog HDL assignment warning at sin_table.mem(816): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(817) " "Verilog HDL assignment warning at sin_table.mem(817): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(818) " "Verilog HDL assignment warning at sin_table.mem(818): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(819) " "Verilog HDL assignment warning at sin_table.mem(819): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(820) " "Verilog HDL assignment warning at sin_table.mem(820): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(821) " "Verilog HDL assignment warning at sin_table.mem(821): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(822) " "Verilog HDL assignment warning at sin_table.mem(822): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(823) " "Verilog HDL assignment warning at sin_table.mem(823): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899844 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(824) " "Verilog HDL assignment warning at sin_table.mem(824): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(825) " "Verilog HDL assignment warning at sin_table.mem(825): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(826) " "Verilog HDL assignment warning at sin_table.mem(826): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(827) " "Verilog HDL assignment warning at sin_table.mem(827): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(828) " "Verilog HDL assignment warning at sin_table.mem(828): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(829) " "Verilog HDL assignment warning at sin_table.mem(829): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(830) " "Verilog HDL assignment warning at sin_table.mem(830): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(831) " "Verilog HDL assignment warning at sin_table.mem(831): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(832) " "Verilog HDL assignment warning at sin_table.mem(832): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(833) " "Verilog HDL assignment warning at sin_table.mem(833): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(834) " "Verilog HDL assignment warning at sin_table.mem(834): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(835) " "Verilog HDL assignment warning at sin_table.mem(835): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(836) " "Verilog HDL assignment warning at sin_table.mem(836): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(837) " "Verilog HDL assignment warning at sin_table.mem(837): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(838) " "Verilog HDL assignment warning at sin_table.mem(838): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(839) " "Verilog HDL assignment warning at sin_table.mem(839): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(840) " "Verilog HDL assignment warning at sin_table.mem(840): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(841) " "Verilog HDL assignment warning at sin_table.mem(841): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(842) " "Verilog HDL assignment warning at sin_table.mem(842): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(843) " "Verilog HDL assignment warning at sin_table.mem(843): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(844) " "Verilog HDL assignment warning at sin_table.mem(844): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(845) " "Verilog HDL assignment warning at sin_table.mem(845): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(846) " "Verilog HDL assignment warning at sin_table.mem(846): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(847) " "Verilog HDL assignment warning at sin_table.mem(847): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(848) " "Verilog HDL assignment warning at sin_table.mem(848): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(849) " "Verilog HDL assignment warning at sin_table.mem(849): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(850) " "Verilog HDL assignment warning at sin_table.mem(850): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(851) " "Verilog HDL assignment warning at sin_table.mem(851): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(852) " "Verilog HDL assignment warning at sin_table.mem(852): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(853) " "Verilog HDL assignment warning at sin_table.mem(853): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(854) " "Verilog HDL assignment warning at sin_table.mem(854): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(855) " "Verilog HDL assignment warning at sin_table.mem(855): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(856) " "Verilog HDL assignment warning at sin_table.mem(856): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(857) " "Verilog HDL assignment warning at sin_table.mem(857): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(858) " "Verilog HDL assignment warning at sin_table.mem(858): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(859) " "Verilog HDL assignment warning at sin_table.mem(859): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(860) " "Verilog HDL assignment warning at sin_table.mem(860): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(861) " "Verilog HDL assignment warning at sin_table.mem(861): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(862) " "Verilog HDL assignment warning at sin_table.mem(862): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899845 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(863) " "Verilog HDL assignment warning at sin_table.mem(863): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(864) " "Verilog HDL assignment warning at sin_table.mem(864): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(865) " "Verilog HDL assignment warning at sin_table.mem(865): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(866) " "Verilog HDL assignment warning at sin_table.mem(866): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(867) " "Verilog HDL assignment warning at sin_table.mem(867): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(868) " "Verilog HDL assignment warning at sin_table.mem(868): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(869) " "Verilog HDL assignment warning at sin_table.mem(869): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(870) " "Verilog HDL assignment warning at sin_table.mem(870): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(871) " "Verilog HDL assignment warning at sin_table.mem(871): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(872) " "Verilog HDL assignment warning at sin_table.mem(872): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(873) " "Verilog HDL assignment warning at sin_table.mem(873): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(874) " "Verilog HDL assignment warning at sin_table.mem(874): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(875) " "Verilog HDL assignment warning at sin_table.mem(875): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(876) " "Verilog HDL assignment warning at sin_table.mem(876): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(877) " "Verilog HDL assignment warning at sin_table.mem(877): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(878) " "Verilog HDL assignment warning at sin_table.mem(878): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(879) " "Verilog HDL assignment warning at sin_table.mem(879): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(880) " "Verilog HDL assignment warning at sin_table.mem(880): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(881) " "Verilog HDL assignment warning at sin_table.mem(881): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(882) " "Verilog HDL assignment warning at sin_table.mem(882): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(883) " "Verilog HDL assignment warning at sin_table.mem(883): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(884) " "Verilog HDL assignment warning at sin_table.mem(884): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(885) " "Verilog HDL assignment warning at sin_table.mem(885): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(886) " "Verilog HDL assignment warning at sin_table.mem(886): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(887) " "Verilog HDL assignment warning at sin_table.mem(887): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(888) " "Verilog HDL assignment warning at sin_table.mem(888): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(889) " "Verilog HDL assignment warning at sin_table.mem(889): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(890) " "Verilog HDL assignment warning at sin_table.mem(890): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(891) " "Verilog HDL assignment warning at sin_table.mem(891): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(892) " "Verilog HDL assignment warning at sin_table.mem(892): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(893) " "Verilog HDL assignment warning at sin_table.mem(893): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(894) " "Verilog HDL assignment warning at sin_table.mem(894): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(895) " "Verilog HDL assignment warning at sin_table.mem(895): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(896) " "Verilog HDL assignment warning at sin_table.mem(896): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(897) " "Verilog HDL assignment warning at sin_table.mem(897): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(898) " "Verilog HDL assignment warning at sin_table.mem(898): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(899) " "Verilog HDL assignment warning at sin_table.mem(899): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(900) " "Verilog HDL assignment warning at sin_table.mem(900): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(901) " "Verilog HDL assignment warning at sin_table.mem(901): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(902) " "Verilog HDL assignment warning at sin_table.mem(902): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(903) " "Verilog HDL assignment warning at sin_table.mem(903): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(904) " "Verilog HDL assignment warning at sin_table.mem(904): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(905) " "Verilog HDL assignment warning at sin_table.mem(905): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(906) " "Verilog HDL assignment warning at sin_table.mem(906): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(907) " "Verilog HDL assignment warning at sin_table.mem(907): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(908) " "Verilog HDL assignment warning at sin_table.mem(908): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(909) " "Verilog HDL assignment warning at sin_table.mem(909): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(910) " "Verilog HDL assignment warning at sin_table.mem(910): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(911) " "Verilog HDL assignment warning at sin_table.mem(911): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(912) " "Verilog HDL assignment warning at sin_table.mem(912): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(913) " "Verilog HDL assignment warning at sin_table.mem(913): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(914) " "Verilog HDL assignment warning at sin_table.mem(914): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(915) " "Verilog HDL assignment warning at sin_table.mem(915): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(916) " "Verilog HDL assignment warning at sin_table.mem(916): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(917) " "Verilog HDL assignment warning at sin_table.mem(917): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(918) " "Verilog HDL assignment warning at sin_table.mem(918): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(919) " "Verilog HDL assignment warning at sin_table.mem(919): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(920) " "Verilog HDL assignment warning at sin_table.mem(920): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(921) " "Verilog HDL assignment warning at sin_table.mem(921): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(922) " "Verilog HDL assignment warning at sin_table.mem(922): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(923) " "Verilog HDL assignment warning at sin_table.mem(923): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(924) " "Verilog HDL assignment warning at sin_table.mem(924): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(925) " "Verilog HDL assignment warning at sin_table.mem(925): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(926) " "Verilog HDL assignment warning at sin_table.mem(926): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(927) " "Verilog HDL assignment warning at sin_table.mem(927): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(928) " "Verilog HDL assignment warning at sin_table.mem(928): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(929) " "Verilog HDL assignment warning at sin_table.mem(929): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(930) " "Verilog HDL assignment warning at sin_table.mem(930): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(931) " "Verilog HDL assignment warning at sin_table.mem(931): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(932) " "Verilog HDL assignment warning at sin_table.mem(932): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(933) " "Verilog HDL assignment warning at sin_table.mem(933): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(934) " "Verilog HDL assignment warning at sin_table.mem(934): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(935) " "Verilog HDL assignment warning at sin_table.mem(935): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(936) " "Verilog HDL assignment warning at sin_table.mem(936): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(937) " "Verilog HDL assignment warning at sin_table.mem(937): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(938) " "Verilog HDL assignment warning at sin_table.mem(938): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(939) " "Verilog HDL assignment warning at sin_table.mem(939): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(940) " "Verilog HDL assignment warning at sin_table.mem(940): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(941) " "Verilog HDL assignment warning at sin_table.mem(941): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(942) " "Verilog HDL assignment warning at sin_table.mem(942): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(943) " "Verilog HDL assignment warning at sin_table.mem(943): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(944) " "Verilog HDL assignment warning at sin_table.mem(944): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(945) " "Verilog HDL assignment warning at sin_table.mem(945): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(946) " "Verilog HDL assignment warning at sin_table.mem(946): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(947) " "Verilog HDL assignment warning at sin_table.mem(947): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(948) " "Verilog HDL assignment warning at sin_table.mem(948): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(949) " "Verilog HDL assignment warning at sin_table.mem(949): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(950) " "Verilog HDL assignment warning at sin_table.mem(950): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(951) " "Verilog HDL assignment warning at sin_table.mem(951): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(952) " "Verilog HDL assignment warning at sin_table.mem(952): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(953) " "Verilog HDL assignment warning at sin_table.mem(953): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(954) " "Verilog HDL assignment warning at sin_table.mem(954): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(955) " "Verilog HDL assignment warning at sin_table.mem(955): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(956) " "Verilog HDL assignment warning at sin_table.mem(956): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(957) " "Verilog HDL assignment warning at sin_table.mem(957): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(958) " "Verilog HDL assignment warning at sin_table.mem(958): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(959) " "Verilog HDL assignment warning at sin_table.mem(959): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(960) " "Verilog HDL assignment warning at sin_table.mem(960): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(961) " "Verilog HDL assignment warning at sin_table.mem(961): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(962) " "Verilog HDL assignment warning at sin_table.mem(962): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(963) " "Verilog HDL assignment warning at sin_table.mem(963): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(964) " "Verilog HDL assignment warning at sin_table.mem(964): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(965) " "Verilog HDL assignment warning at sin_table.mem(965): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(966) " "Verilog HDL assignment warning at sin_table.mem(966): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(967) " "Verilog HDL assignment warning at sin_table.mem(967): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(968) " "Verilog HDL assignment warning at sin_table.mem(968): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(969) " "Verilog HDL assignment warning at sin_table.mem(969): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(970) " "Verilog HDL assignment warning at sin_table.mem(970): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(971) " "Verilog HDL assignment warning at sin_table.mem(971): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(972) " "Verilog HDL assignment warning at sin_table.mem(972): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(973) " "Verilog HDL assignment warning at sin_table.mem(973): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(974) " "Verilog HDL assignment warning at sin_table.mem(974): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(975) " "Verilog HDL assignment warning at sin_table.mem(975): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(976) " "Verilog HDL assignment warning at sin_table.mem(976): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(977) " "Verilog HDL assignment warning at sin_table.mem(977): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(978) " "Verilog HDL assignment warning at sin_table.mem(978): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(979) " "Verilog HDL assignment warning at sin_table.mem(979): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(980) " "Verilog HDL assignment warning at sin_table.mem(980): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(981) " "Verilog HDL assignment warning at sin_table.mem(981): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(982) " "Verilog HDL assignment warning at sin_table.mem(982): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(983) " "Verilog HDL assignment warning at sin_table.mem(983): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(984) " "Verilog HDL assignment warning at sin_table.mem(984): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(985) " "Verilog HDL assignment warning at sin_table.mem(985): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(986) " "Verilog HDL assignment warning at sin_table.mem(986): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(987) " "Verilog HDL assignment warning at sin_table.mem(987): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(988) " "Verilog HDL assignment warning at sin_table.mem(988): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(989) " "Verilog HDL assignment warning at sin_table.mem(989): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(990) " "Verilog HDL assignment warning at sin_table.mem(990): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(991) " "Verilog HDL assignment warning at sin_table.mem(991): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(992) " "Verilog HDL assignment warning at sin_table.mem(992): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(993) " "Verilog HDL assignment warning at sin_table.mem(993): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(994) " "Verilog HDL assignment warning at sin_table.mem(994): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(995) " "Verilog HDL assignment warning at sin_table.mem(995): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(996) " "Verilog HDL assignment warning at sin_table.mem(996): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(997) " "Verilog HDL assignment warning at sin_table.mem(997): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(998) " "Verilog HDL assignment warning at sin_table.mem(998): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(999) " "Verilog HDL assignment warning at sin_table.mem(999): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1000) " "Verilog HDL assignment warning at sin_table.mem(1000): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1001) " "Verilog HDL assignment warning at sin_table.mem(1001): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1002) " "Verilog HDL assignment warning at sin_table.mem(1002): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1003) " "Verilog HDL assignment warning at sin_table.mem(1003): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1004) " "Verilog HDL assignment warning at sin_table.mem(1004): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1005) " "Verilog HDL assignment warning at sin_table.mem(1005): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1006) " "Verilog HDL assignment warning at sin_table.mem(1006): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1007) " "Verilog HDL assignment warning at sin_table.mem(1007): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1008) " "Verilog HDL assignment warning at sin_table.mem(1008): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1009) " "Verilog HDL assignment warning at sin_table.mem(1009): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1010) " "Verilog HDL assignment warning at sin_table.mem(1010): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1011) " "Verilog HDL assignment warning at sin_table.mem(1011): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1012) " "Verilog HDL assignment warning at sin_table.mem(1012): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1013) " "Verilog HDL assignment warning at sin_table.mem(1013): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1014) " "Verilog HDL assignment warning at sin_table.mem(1014): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1015) " "Verilog HDL assignment warning at sin_table.mem(1015): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1016) " "Verilog HDL assignment warning at sin_table.mem(1016): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1017) " "Verilog HDL assignment warning at sin_table.mem(1017): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1018) " "Verilog HDL assignment warning at sin_table.mem(1018): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1019) " "Verilog HDL assignment warning at sin_table.mem(1019): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1020) " "Verilog HDL assignment warning at sin_table.mem(1020): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1021) " "Verilog HDL assignment warning at sin_table.mem(1021): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1022) " "Verilog HDL assignment warning at sin_table.mem(1022): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1023) " "Verilog HDL assignment warning at sin_table.mem(1023): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1024) " "Verilog HDL assignment warning at sin_table.mem(1024): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1025) " "Verilog HDL assignment warning at sin_table.mem(1025): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1026) " "Verilog HDL assignment warning at sin_table.mem(1026): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1027) " "Verilog HDL assignment warning at sin_table.mem(1027): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1028) " "Verilog HDL assignment warning at sin_table.mem(1028): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1029) " "Verilog HDL assignment warning at sin_table.mem(1029): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1030) " "Verilog HDL assignment warning at sin_table.mem(1030): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1031) " "Verilog HDL assignment warning at sin_table.mem(1031): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1032) " "Verilog HDL assignment warning at sin_table.mem(1032): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1033) " "Verilog HDL assignment warning at sin_table.mem(1033): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1034) " "Verilog HDL assignment warning at sin_table.mem(1034): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1035) " "Verilog HDL assignment warning at sin_table.mem(1035): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1036) " "Verilog HDL assignment warning at sin_table.mem(1036): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1037) " "Verilog HDL assignment warning at sin_table.mem(1037): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1038) " "Verilog HDL assignment warning at sin_table.mem(1038): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1039) " "Verilog HDL assignment warning at sin_table.mem(1039): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1040) " "Verilog HDL assignment warning at sin_table.mem(1040): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1041) " "Verilog HDL assignment warning at sin_table.mem(1041): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1042) " "Verilog HDL assignment warning at sin_table.mem(1042): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1043) " "Verilog HDL assignment warning at sin_table.mem(1043): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1044) " "Verilog HDL assignment warning at sin_table.mem(1044): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1045) " "Verilog HDL assignment warning at sin_table.mem(1045): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1046) " "Verilog HDL assignment warning at sin_table.mem(1046): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1047) " "Verilog HDL assignment warning at sin_table.mem(1047): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1048) " "Verilog HDL assignment warning at sin_table.mem(1048): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1049) " "Verilog HDL assignment warning at sin_table.mem(1049): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1050) " "Verilog HDL assignment warning at sin_table.mem(1050): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1051) " "Verilog HDL assignment warning at sin_table.mem(1051): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1052) " "Verilog HDL assignment warning at sin_table.mem(1052): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1053) " "Verilog HDL assignment warning at sin_table.mem(1053): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1054) " "Verilog HDL assignment warning at sin_table.mem(1054): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1055) " "Verilog HDL assignment warning at sin_table.mem(1055): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1056) " "Verilog HDL assignment warning at sin_table.mem(1056): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1057) " "Verilog HDL assignment warning at sin_table.mem(1057): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1058) " "Verilog HDL assignment warning at sin_table.mem(1058): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1059) " "Verilog HDL assignment warning at sin_table.mem(1059): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1060) " "Verilog HDL assignment warning at sin_table.mem(1060): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1061) " "Verilog HDL assignment warning at sin_table.mem(1061): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1062) " "Verilog HDL assignment warning at sin_table.mem(1062): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1063) " "Verilog HDL assignment warning at sin_table.mem(1063): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1064) " "Verilog HDL assignment warning at sin_table.mem(1064): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1065) " "Verilog HDL assignment warning at sin_table.mem(1065): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1066) " "Verilog HDL assignment warning at sin_table.mem(1066): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1067) " "Verilog HDL assignment warning at sin_table.mem(1067): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1068) " "Verilog HDL assignment warning at sin_table.mem(1068): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1069) " "Verilog HDL assignment warning at sin_table.mem(1069): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1070) " "Verilog HDL assignment warning at sin_table.mem(1070): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1071) " "Verilog HDL assignment warning at sin_table.mem(1071): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1072) " "Verilog HDL assignment warning at sin_table.mem(1072): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1073) " "Verilog HDL assignment warning at sin_table.mem(1073): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1074) " "Verilog HDL assignment warning at sin_table.mem(1074): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1075) " "Verilog HDL assignment warning at sin_table.mem(1075): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1076) " "Verilog HDL assignment warning at sin_table.mem(1076): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1077) " "Verilog HDL assignment warning at sin_table.mem(1077): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1078) " "Verilog HDL assignment warning at sin_table.mem(1078): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1079) " "Verilog HDL assignment warning at sin_table.mem(1079): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1080) " "Verilog HDL assignment warning at sin_table.mem(1080): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1081) " "Verilog HDL assignment warning at sin_table.mem(1081): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1082) " "Verilog HDL assignment warning at sin_table.mem(1082): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1083) " "Verilog HDL assignment warning at sin_table.mem(1083): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1084) " "Verilog HDL assignment warning at sin_table.mem(1084): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1085) " "Verilog HDL assignment warning at sin_table.mem(1085): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1086) " "Verilog HDL assignment warning at sin_table.mem(1086): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1087) " "Verilog HDL assignment warning at sin_table.mem(1087): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1088) " "Verilog HDL assignment warning at sin_table.mem(1088): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1089) " "Verilog HDL assignment warning at sin_table.mem(1089): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1090) " "Verilog HDL assignment warning at sin_table.mem(1090): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1091) " "Verilog HDL assignment warning at sin_table.mem(1091): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1092) " "Verilog HDL assignment warning at sin_table.mem(1092): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1093) " "Verilog HDL assignment warning at sin_table.mem(1093): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1094) " "Verilog HDL assignment warning at sin_table.mem(1094): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1095) " "Verilog HDL assignment warning at sin_table.mem(1095): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1096) " "Verilog HDL assignment warning at sin_table.mem(1096): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1097) " "Verilog HDL assignment warning at sin_table.mem(1097): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1098) " "Verilog HDL assignment warning at sin_table.mem(1098): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1099) " "Verilog HDL assignment warning at sin_table.mem(1099): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1100) " "Verilog HDL assignment warning at sin_table.mem(1100): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1101) " "Verilog HDL assignment warning at sin_table.mem(1101): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1102) " "Verilog HDL assignment warning at sin_table.mem(1102): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1103) " "Verilog HDL assignment warning at sin_table.mem(1103): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1104) " "Verilog HDL assignment warning at sin_table.mem(1104): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1105) " "Verilog HDL assignment warning at sin_table.mem(1105): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1106) " "Verilog HDL assignment warning at sin_table.mem(1106): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1107) " "Verilog HDL assignment warning at sin_table.mem(1107): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1108) " "Verilog HDL assignment warning at sin_table.mem(1108): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1109) " "Verilog HDL assignment warning at sin_table.mem(1109): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1110) " "Verilog HDL assignment warning at sin_table.mem(1110): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1111) " "Verilog HDL assignment warning at sin_table.mem(1111): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1112) " "Verilog HDL assignment warning at sin_table.mem(1112): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1113) " "Verilog HDL assignment warning at sin_table.mem(1113): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1114) " "Verilog HDL assignment warning at sin_table.mem(1114): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1115) " "Verilog HDL assignment warning at sin_table.mem(1115): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1116) " "Verilog HDL assignment warning at sin_table.mem(1116): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1117) " "Verilog HDL assignment warning at sin_table.mem(1117): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1118) " "Verilog HDL assignment warning at sin_table.mem(1118): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1119) " "Verilog HDL assignment warning at sin_table.mem(1119): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1120) " "Verilog HDL assignment warning at sin_table.mem(1120): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1121) " "Verilog HDL assignment warning at sin_table.mem(1121): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1122) " "Verilog HDL assignment warning at sin_table.mem(1122): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1123) " "Verilog HDL assignment warning at sin_table.mem(1123): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1124) " "Verilog HDL assignment warning at sin_table.mem(1124): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1125) " "Verilog HDL assignment warning at sin_table.mem(1125): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1126) " "Verilog HDL assignment warning at sin_table.mem(1126): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1127) " "Verilog HDL assignment warning at sin_table.mem(1127): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1128) " "Verilog HDL assignment warning at sin_table.mem(1128): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1129) " "Verilog HDL assignment warning at sin_table.mem(1129): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1130) " "Verilog HDL assignment warning at sin_table.mem(1130): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1131) " "Verilog HDL assignment warning at sin_table.mem(1131): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1132) " "Verilog HDL assignment warning at sin_table.mem(1132): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1133) " "Verilog HDL assignment warning at sin_table.mem(1133): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1134) " "Verilog HDL assignment warning at sin_table.mem(1134): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1135) " "Verilog HDL assignment warning at sin_table.mem(1135): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1136) " "Verilog HDL assignment warning at sin_table.mem(1136): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1137) " "Verilog HDL assignment warning at sin_table.mem(1137): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1138) " "Verilog HDL assignment warning at sin_table.mem(1138): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1139) " "Verilog HDL assignment warning at sin_table.mem(1139): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1140) " "Verilog HDL assignment warning at sin_table.mem(1140): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1141) " "Verilog HDL assignment warning at sin_table.mem(1141): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1142) " "Verilog HDL assignment warning at sin_table.mem(1142): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1143) " "Verilog HDL assignment warning at sin_table.mem(1143): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1144) " "Verilog HDL assignment warning at sin_table.mem(1144): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1145) " "Verilog HDL assignment warning at sin_table.mem(1145): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1146) " "Verilog HDL assignment warning at sin_table.mem(1146): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1147) " "Verilog HDL assignment warning at sin_table.mem(1147): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1148) " "Verilog HDL assignment warning at sin_table.mem(1148): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1149) " "Verilog HDL assignment warning at sin_table.mem(1149): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1150) " "Verilog HDL assignment warning at sin_table.mem(1150): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1151) " "Verilog HDL assignment warning at sin_table.mem(1151): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1152) " "Verilog HDL assignment warning at sin_table.mem(1152): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1153) " "Verilog HDL assignment warning at sin_table.mem(1153): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1154) " "Verilog HDL assignment warning at sin_table.mem(1154): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1155) " "Verilog HDL assignment warning at sin_table.mem(1155): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1156) " "Verilog HDL assignment warning at sin_table.mem(1156): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1157) " "Verilog HDL assignment warning at sin_table.mem(1157): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1158) " "Verilog HDL assignment warning at sin_table.mem(1158): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1159) " "Verilog HDL assignment warning at sin_table.mem(1159): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1160) " "Verilog HDL assignment warning at sin_table.mem(1160): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1161) " "Verilog HDL assignment warning at sin_table.mem(1161): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1162) " "Verilog HDL assignment warning at sin_table.mem(1162): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1163) " "Verilog HDL assignment warning at sin_table.mem(1163): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1164) " "Verilog HDL assignment warning at sin_table.mem(1164): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1165) " "Verilog HDL assignment warning at sin_table.mem(1165): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1166) " "Verilog HDL assignment warning at sin_table.mem(1166): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1167) " "Verilog HDL assignment warning at sin_table.mem(1167): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1168) " "Verilog HDL assignment warning at sin_table.mem(1168): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1169) " "Verilog HDL assignment warning at sin_table.mem(1169): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1170) " "Verilog HDL assignment warning at sin_table.mem(1170): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1171) " "Verilog HDL assignment warning at sin_table.mem(1171): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1172) " "Verilog HDL assignment warning at sin_table.mem(1172): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1173) " "Verilog HDL assignment warning at sin_table.mem(1173): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1174) " "Verilog HDL assignment warning at sin_table.mem(1174): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1175) " "Verilog HDL assignment warning at sin_table.mem(1175): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1176) " "Verilog HDL assignment warning at sin_table.mem(1176): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1177) " "Verilog HDL assignment warning at sin_table.mem(1177): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1178) " "Verilog HDL assignment warning at sin_table.mem(1178): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1179) " "Verilog HDL assignment warning at sin_table.mem(1179): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1180) " "Verilog HDL assignment warning at sin_table.mem(1180): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1181) " "Verilog HDL assignment warning at sin_table.mem(1181): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1182) " "Verilog HDL assignment warning at sin_table.mem(1182): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1183) " "Verilog HDL assignment warning at sin_table.mem(1183): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1184) " "Verilog HDL assignment warning at sin_table.mem(1184): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1185) " "Verilog HDL assignment warning at sin_table.mem(1185): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1186) " "Verilog HDL assignment warning at sin_table.mem(1186): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1187) " "Verilog HDL assignment warning at sin_table.mem(1187): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1188) " "Verilog HDL assignment warning at sin_table.mem(1188): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1189) " "Verilog HDL assignment warning at sin_table.mem(1189): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1190) " "Verilog HDL assignment warning at sin_table.mem(1190): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1191) " "Verilog HDL assignment warning at sin_table.mem(1191): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1192) " "Verilog HDL assignment warning at sin_table.mem(1192): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1193) " "Verilog HDL assignment warning at sin_table.mem(1193): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1194) " "Verilog HDL assignment warning at sin_table.mem(1194): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1195) " "Verilog HDL assignment warning at sin_table.mem(1195): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1196) " "Verilog HDL assignment warning at sin_table.mem(1196): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1197) " "Verilog HDL assignment warning at sin_table.mem(1197): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1198) " "Verilog HDL assignment warning at sin_table.mem(1198): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1199) " "Verilog HDL assignment warning at sin_table.mem(1199): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1200) " "Verilog HDL assignment warning at sin_table.mem(1200): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1201) " "Verilog HDL assignment warning at sin_table.mem(1201): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1202) " "Verilog HDL assignment warning at sin_table.mem(1202): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1203) " "Verilog HDL assignment warning at sin_table.mem(1203): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1204) " "Verilog HDL assignment warning at sin_table.mem(1204): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1205) " "Verilog HDL assignment warning at sin_table.mem(1205): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1206) " "Verilog HDL assignment warning at sin_table.mem(1206): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1207) " "Verilog HDL assignment warning at sin_table.mem(1207): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1208) " "Verilog HDL assignment warning at sin_table.mem(1208): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1209) " "Verilog HDL assignment warning at sin_table.mem(1209): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1210) " "Verilog HDL assignment warning at sin_table.mem(1210): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1211) " "Verilog HDL assignment warning at sin_table.mem(1211): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1212) " "Verilog HDL assignment warning at sin_table.mem(1212): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1213) " "Verilog HDL assignment warning at sin_table.mem(1213): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1214) " "Verilog HDL assignment warning at sin_table.mem(1214): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1215) " "Verilog HDL assignment warning at sin_table.mem(1215): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1216) " "Verilog HDL assignment warning at sin_table.mem(1216): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1217) " "Verilog HDL assignment warning at sin_table.mem(1217): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1218) " "Verilog HDL assignment warning at sin_table.mem(1218): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1219) " "Verilog HDL assignment warning at sin_table.mem(1219): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1220) " "Verilog HDL assignment warning at sin_table.mem(1220): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1221) " "Verilog HDL assignment warning at sin_table.mem(1221): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1222) " "Verilog HDL assignment warning at sin_table.mem(1222): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1223) " "Verilog HDL assignment warning at sin_table.mem(1223): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1224) " "Verilog HDL assignment warning at sin_table.mem(1224): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1225) " "Verilog HDL assignment warning at sin_table.mem(1225): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1226) " "Verilog HDL assignment warning at sin_table.mem(1226): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1227) " "Verilog HDL assignment warning at sin_table.mem(1227): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1228) " "Verilog HDL assignment warning at sin_table.mem(1228): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1229) " "Verilog HDL assignment warning at sin_table.mem(1229): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1230) " "Verilog HDL assignment warning at sin_table.mem(1230): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1231) " "Verilog HDL assignment warning at sin_table.mem(1231): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1232) " "Verilog HDL assignment warning at sin_table.mem(1232): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1233) " "Verilog HDL assignment warning at sin_table.mem(1233): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1234) " "Verilog HDL assignment warning at sin_table.mem(1234): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1235) " "Verilog HDL assignment warning at sin_table.mem(1235): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1236) " "Verilog HDL assignment warning at sin_table.mem(1236): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1237) " "Verilog HDL assignment warning at sin_table.mem(1237): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1238) " "Verilog HDL assignment warning at sin_table.mem(1238): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1239) " "Verilog HDL assignment warning at sin_table.mem(1239): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1240) " "Verilog HDL assignment warning at sin_table.mem(1240): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1241) " "Verilog HDL assignment warning at sin_table.mem(1241): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1242) " "Verilog HDL assignment warning at sin_table.mem(1242): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1243) " "Verilog HDL assignment warning at sin_table.mem(1243): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1244) " "Verilog HDL assignment warning at sin_table.mem(1244): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1245) " "Verilog HDL assignment warning at sin_table.mem(1245): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1246) " "Verilog HDL assignment warning at sin_table.mem(1246): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1247) " "Verilog HDL assignment warning at sin_table.mem(1247): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1248) " "Verilog HDL assignment warning at sin_table.mem(1248): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1249) " "Verilog HDL assignment warning at sin_table.mem(1249): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1250) " "Verilog HDL assignment warning at sin_table.mem(1250): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1251) " "Verilog HDL assignment warning at sin_table.mem(1251): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1252) " "Verilog HDL assignment warning at sin_table.mem(1252): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1253) " "Verilog HDL assignment warning at sin_table.mem(1253): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1254) " "Verilog HDL assignment warning at sin_table.mem(1254): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1255) " "Verilog HDL assignment warning at sin_table.mem(1255): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1256) " "Verilog HDL assignment warning at sin_table.mem(1256): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1257) " "Verilog HDL assignment warning at sin_table.mem(1257): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1258) " "Verilog HDL assignment warning at sin_table.mem(1258): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1259) " "Verilog HDL assignment warning at sin_table.mem(1259): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1260) " "Verilog HDL assignment warning at sin_table.mem(1260): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1261) " "Verilog HDL assignment warning at sin_table.mem(1261): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1262) " "Verilog HDL assignment warning at sin_table.mem(1262): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1263) " "Verilog HDL assignment warning at sin_table.mem(1263): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1264) " "Verilog HDL assignment warning at sin_table.mem(1264): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1265) " "Verilog HDL assignment warning at sin_table.mem(1265): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1266) " "Verilog HDL assignment warning at sin_table.mem(1266): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1267) " "Verilog HDL assignment warning at sin_table.mem(1267): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1268) " "Verilog HDL assignment warning at sin_table.mem(1268): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1269) " "Verilog HDL assignment warning at sin_table.mem(1269): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1270) " "Verilog HDL assignment warning at sin_table.mem(1270): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1271) " "Verilog HDL assignment warning at sin_table.mem(1271): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1272) " "Verilog HDL assignment warning at sin_table.mem(1272): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1273) " "Verilog HDL assignment warning at sin_table.mem(1273): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1274) " "Verilog HDL assignment warning at sin_table.mem(1274): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1275) " "Verilog HDL assignment warning at sin_table.mem(1275): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1276) " "Verilog HDL assignment warning at sin_table.mem(1276): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1277) " "Verilog HDL assignment warning at sin_table.mem(1277): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1278) " "Verilog HDL assignment warning at sin_table.mem(1278): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1279) " "Verilog HDL assignment warning at sin_table.mem(1279): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1280) " "Verilog HDL assignment warning at sin_table.mem(1280): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1281) " "Verilog HDL assignment warning at sin_table.mem(1281): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1282) " "Verilog HDL assignment warning at sin_table.mem(1282): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1283) " "Verilog HDL assignment warning at sin_table.mem(1283): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1284) " "Verilog HDL assignment warning at sin_table.mem(1284): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1285) " "Verilog HDL assignment warning at sin_table.mem(1285): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1286) " "Verilog HDL assignment warning at sin_table.mem(1286): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1287) " "Verilog HDL assignment warning at sin_table.mem(1287): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1288) " "Verilog HDL assignment warning at sin_table.mem(1288): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1289) " "Verilog HDL assignment warning at sin_table.mem(1289): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1290) " "Verilog HDL assignment warning at sin_table.mem(1290): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1291) " "Verilog HDL assignment warning at sin_table.mem(1291): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1292) " "Verilog HDL assignment warning at sin_table.mem(1292): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1293) " "Verilog HDL assignment warning at sin_table.mem(1293): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1294) " "Verilog HDL assignment warning at sin_table.mem(1294): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1295) " "Verilog HDL assignment warning at sin_table.mem(1295): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1296) " "Verilog HDL assignment warning at sin_table.mem(1296): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1297) " "Verilog HDL assignment warning at sin_table.mem(1297): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1298) " "Verilog HDL assignment warning at sin_table.mem(1298): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1299) " "Verilog HDL assignment warning at sin_table.mem(1299): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1300) " "Verilog HDL assignment warning at sin_table.mem(1300): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1301) " "Verilog HDL assignment warning at sin_table.mem(1301): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1302) " "Verilog HDL assignment warning at sin_table.mem(1302): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1303) " "Verilog HDL assignment warning at sin_table.mem(1303): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1304) " "Verilog HDL assignment warning at sin_table.mem(1304): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1305) " "Verilog HDL assignment warning at sin_table.mem(1305): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1306) " "Verilog HDL assignment warning at sin_table.mem(1306): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1307) " "Verilog HDL assignment warning at sin_table.mem(1307): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1308) " "Verilog HDL assignment warning at sin_table.mem(1308): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1309) " "Verilog HDL assignment warning at sin_table.mem(1309): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1310) " "Verilog HDL assignment warning at sin_table.mem(1310): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1311) " "Verilog HDL assignment warning at sin_table.mem(1311): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1312) " "Verilog HDL assignment warning at sin_table.mem(1312): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1313) " "Verilog HDL assignment warning at sin_table.mem(1313): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1314) " "Verilog HDL assignment warning at sin_table.mem(1314): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1315) " "Verilog HDL assignment warning at sin_table.mem(1315): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1316) " "Verilog HDL assignment warning at sin_table.mem(1316): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1317) " "Verilog HDL assignment warning at sin_table.mem(1317): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1318) " "Verilog HDL assignment warning at sin_table.mem(1318): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1319) " "Verilog HDL assignment warning at sin_table.mem(1319): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1320) " "Verilog HDL assignment warning at sin_table.mem(1320): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1321) " "Verilog HDL assignment warning at sin_table.mem(1321): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1322) " "Verilog HDL assignment warning at sin_table.mem(1322): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1323) " "Verilog HDL assignment warning at sin_table.mem(1323): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1324) " "Verilog HDL assignment warning at sin_table.mem(1324): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1325) " "Verilog HDL assignment warning at sin_table.mem(1325): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1326) " "Verilog HDL assignment warning at sin_table.mem(1326): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1327) " "Verilog HDL assignment warning at sin_table.mem(1327): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1328) " "Verilog HDL assignment warning at sin_table.mem(1328): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1329) " "Verilog HDL assignment warning at sin_table.mem(1329): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1330) " "Verilog HDL assignment warning at sin_table.mem(1330): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1331) " "Verilog HDL assignment warning at sin_table.mem(1331): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1332) " "Verilog HDL assignment warning at sin_table.mem(1332): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1333) " "Verilog HDL assignment warning at sin_table.mem(1333): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1334) " "Verilog HDL assignment warning at sin_table.mem(1334): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1335) " "Verilog HDL assignment warning at sin_table.mem(1335): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1336) " "Verilog HDL assignment warning at sin_table.mem(1336): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1337) " "Verilog HDL assignment warning at sin_table.mem(1337): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1338) " "Verilog HDL assignment warning at sin_table.mem(1338): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1339) " "Verilog HDL assignment warning at sin_table.mem(1339): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1340) " "Verilog HDL assignment warning at sin_table.mem(1340): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1341) " "Verilog HDL assignment warning at sin_table.mem(1341): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1342) " "Verilog HDL assignment warning at sin_table.mem(1342): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1343) " "Verilog HDL assignment warning at sin_table.mem(1343): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1344) " "Verilog HDL assignment warning at sin_table.mem(1344): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1345) " "Verilog HDL assignment warning at sin_table.mem(1345): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1346) " "Verilog HDL assignment warning at sin_table.mem(1346): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1347) " "Verilog HDL assignment warning at sin_table.mem(1347): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1348) " "Verilog HDL assignment warning at sin_table.mem(1348): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1349) " "Verilog HDL assignment warning at sin_table.mem(1349): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1350) " "Verilog HDL assignment warning at sin_table.mem(1350): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1351) " "Verilog HDL assignment warning at sin_table.mem(1351): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1352) " "Verilog HDL assignment warning at sin_table.mem(1352): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1353) " "Verilog HDL assignment warning at sin_table.mem(1353): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1354) " "Verilog HDL assignment warning at sin_table.mem(1354): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1355) " "Verilog HDL assignment warning at sin_table.mem(1355): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1356) " "Verilog HDL assignment warning at sin_table.mem(1356): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1357) " "Verilog HDL assignment warning at sin_table.mem(1357): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1358) " "Verilog HDL assignment warning at sin_table.mem(1358): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1359) " "Verilog HDL assignment warning at sin_table.mem(1359): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1360) " "Verilog HDL assignment warning at sin_table.mem(1360): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1361) " "Verilog HDL assignment warning at sin_table.mem(1361): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1362) " "Verilog HDL assignment warning at sin_table.mem(1362): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1363) " "Verilog HDL assignment warning at sin_table.mem(1363): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1364) " "Verilog HDL assignment warning at sin_table.mem(1364): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1365) " "Verilog HDL assignment warning at sin_table.mem(1365): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1366) " "Verilog HDL assignment warning at sin_table.mem(1366): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1367) " "Verilog HDL assignment warning at sin_table.mem(1367): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1368) " "Verilog HDL assignment warning at sin_table.mem(1368): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1369) " "Verilog HDL assignment warning at sin_table.mem(1369): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1370) " "Verilog HDL assignment warning at sin_table.mem(1370): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1371) " "Verilog HDL assignment warning at sin_table.mem(1371): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1372) " "Verilog HDL assignment warning at sin_table.mem(1372): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1373) " "Verilog HDL assignment warning at sin_table.mem(1373): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1374) " "Verilog HDL assignment warning at sin_table.mem(1374): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1375) " "Verilog HDL assignment warning at sin_table.mem(1375): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1376) " "Verilog HDL assignment warning at sin_table.mem(1376): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1377) " "Verilog HDL assignment warning at sin_table.mem(1377): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1378) " "Verilog HDL assignment warning at sin_table.mem(1378): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1379) " "Verilog HDL assignment warning at sin_table.mem(1379): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1380) " "Verilog HDL assignment warning at sin_table.mem(1380): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1381) " "Verilog HDL assignment warning at sin_table.mem(1381): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1382) " "Verilog HDL assignment warning at sin_table.mem(1382): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1383) " "Verilog HDL assignment warning at sin_table.mem(1383): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1384) " "Verilog HDL assignment warning at sin_table.mem(1384): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1385) " "Verilog HDL assignment warning at sin_table.mem(1385): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1386) " "Verilog HDL assignment warning at sin_table.mem(1386): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1387) " "Verilog HDL assignment warning at sin_table.mem(1387): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1388) " "Verilog HDL assignment warning at sin_table.mem(1388): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1389) " "Verilog HDL assignment warning at sin_table.mem(1389): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1390) " "Verilog HDL assignment warning at sin_table.mem(1390): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1391) " "Verilog HDL assignment warning at sin_table.mem(1391): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1392) " "Verilog HDL assignment warning at sin_table.mem(1392): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1393) " "Verilog HDL assignment warning at sin_table.mem(1393): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1394) " "Verilog HDL assignment warning at sin_table.mem(1394): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1395) " "Verilog HDL assignment warning at sin_table.mem(1395): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1396) " "Verilog HDL assignment warning at sin_table.mem(1396): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1397) " "Verilog HDL assignment warning at sin_table.mem(1397): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1398) " "Verilog HDL assignment warning at sin_table.mem(1398): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1399) " "Verilog HDL assignment warning at sin_table.mem(1399): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1400) " "Verilog HDL assignment warning at sin_table.mem(1400): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1401) " "Verilog HDL assignment warning at sin_table.mem(1401): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1402) " "Verilog HDL assignment warning at sin_table.mem(1402): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1403) " "Verilog HDL assignment warning at sin_table.mem(1403): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1404) " "Verilog HDL assignment warning at sin_table.mem(1404): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1405) " "Verilog HDL assignment warning at sin_table.mem(1405): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1406) " "Verilog HDL assignment warning at sin_table.mem(1406): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1407) " "Verilog HDL assignment warning at sin_table.mem(1407): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1408) " "Verilog HDL assignment warning at sin_table.mem(1408): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1409) " "Verilog HDL assignment warning at sin_table.mem(1409): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1410) " "Verilog HDL assignment warning at sin_table.mem(1410): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1411) " "Verilog HDL assignment warning at sin_table.mem(1411): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1412) " "Verilog HDL assignment warning at sin_table.mem(1412): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1413) " "Verilog HDL assignment warning at sin_table.mem(1413): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1414) " "Verilog HDL assignment warning at sin_table.mem(1414): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1415) " "Verilog HDL assignment warning at sin_table.mem(1415): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1416) " "Verilog HDL assignment warning at sin_table.mem(1416): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1417) " "Verilog HDL assignment warning at sin_table.mem(1417): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1418) " "Verilog HDL assignment warning at sin_table.mem(1418): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1419) " "Verilog HDL assignment warning at sin_table.mem(1419): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1420) " "Verilog HDL assignment warning at sin_table.mem(1420): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1421) " "Verilog HDL assignment warning at sin_table.mem(1421): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1422) " "Verilog HDL assignment warning at sin_table.mem(1422): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1423) " "Verilog HDL assignment warning at sin_table.mem(1423): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1424) " "Verilog HDL assignment warning at sin_table.mem(1424): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1425) " "Verilog HDL assignment warning at sin_table.mem(1425): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1426) " "Verilog HDL assignment warning at sin_table.mem(1426): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1427) " "Verilog HDL assignment warning at sin_table.mem(1427): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1428) " "Verilog HDL assignment warning at sin_table.mem(1428): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1429) " "Verilog HDL assignment warning at sin_table.mem(1429): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1430) " "Verilog HDL assignment warning at sin_table.mem(1430): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1431) " "Verilog HDL assignment warning at sin_table.mem(1431): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1432) " "Verilog HDL assignment warning at sin_table.mem(1432): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1433) " "Verilog HDL assignment warning at sin_table.mem(1433): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1434) " "Verilog HDL assignment warning at sin_table.mem(1434): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1435) " "Verilog HDL assignment warning at sin_table.mem(1435): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1436) " "Verilog HDL assignment warning at sin_table.mem(1436): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899846 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1437) " "Verilog HDL assignment warning at sin_table.mem(1437): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1438) " "Verilog HDL assignment warning at sin_table.mem(1438): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1439) " "Verilog HDL assignment warning at sin_table.mem(1439): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1440) " "Verilog HDL assignment warning at sin_table.mem(1440): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1441) " "Verilog HDL assignment warning at sin_table.mem(1441): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1442) " "Verilog HDL assignment warning at sin_table.mem(1442): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1443) " "Verilog HDL assignment warning at sin_table.mem(1443): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1444) " "Verilog HDL assignment warning at sin_table.mem(1444): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1445) " "Verilog HDL assignment warning at sin_table.mem(1445): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1446) " "Verilog HDL assignment warning at sin_table.mem(1446): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1447) " "Verilog HDL assignment warning at sin_table.mem(1447): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1448) " "Verilog HDL assignment warning at sin_table.mem(1448): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1449) " "Verilog HDL assignment warning at sin_table.mem(1449): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1450) " "Verilog HDL assignment warning at sin_table.mem(1450): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1451) " "Verilog HDL assignment warning at sin_table.mem(1451): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1452) " "Verilog HDL assignment warning at sin_table.mem(1452): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1453) " "Verilog HDL assignment warning at sin_table.mem(1453): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1454) " "Verilog HDL assignment warning at sin_table.mem(1454): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1455) " "Verilog HDL assignment warning at sin_table.mem(1455): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1456) " "Verilog HDL assignment warning at sin_table.mem(1456): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1457) " "Verilog HDL assignment warning at sin_table.mem(1457): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1458) " "Verilog HDL assignment warning at sin_table.mem(1458): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1459) " "Verilog HDL assignment warning at sin_table.mem(1459): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1460) " "Verilog HDL assignment warning at sin_table.mem(1460): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1461) " "Verilog HDL assignment warning at sin_table.mem(1461): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1462) " "Verilog HDL assignment warning at sin_table.mem(1462): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1463) " "Verilog HDL assignment warning at sin_table.mem(1463): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1464) " "Verilog HDL assignment warning at sin_table.mem(1464): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1465) " "Verilog HDL assignment warning at sin_table.mem(1465): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1466) " "Verilog HDL assignment warning at sin_table.mem(1466): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1467) " "Verilog HDL assignment warning at sin_table.mem(1467): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1468) " "Verilog HDL assignment warning at sin_table.mem(1468): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1469) " "Verilog HDL assignment warning at sin_table.mem(1469): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1470) " "Verilog HDL assignment warning at sin_table.mem(1470): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1471) " "Verilog HDL assignment warning at sin_table.mem(1471): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1472) " "Verilog HDL assignment warning at sin_table.mem(1472): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1473) " "Verilog HDL assignment warning at sin_table.mem(1473): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1474) " "Verilog HDL assignment warning at sin_table.mem(1474): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1475) " "Verilog HDL assignment warning at sin_table.mem(1475): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1476) " "Verilog HDL assignment warning at sin_table.mem(1476): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1477) " "Verilog HDL assignment warning at sin_table.mem(1477): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1478) " "Verilog HDL assignment warning at sin_table.mem(1478): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1479) " "Verilog HDL assignment warning at sin_table.mem(1479): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1480) " "Verilog HDL assignment warning at sin_table.mem(1480): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1481) " "Verilog HDL assignment warning at sin_table.mem(1481): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1482) " "Verilog HDL assignment warning at sin_table.mem(1482): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1483) " "Verilog HDL assignment warning at sin_table.mem(1483): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1484) " "Verilog HDL assignment warning at sin_table.mem(1484): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1485) " "Verilog HDL assignment warning at sin_table.mem(1485): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1486) " "Verilog HDL assignment warning at sin_table.mem(1486): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1487) " "Verilog HDL assignment warning at sin_table.mem(1487): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1488) " "Verilog HDL assignment warning at sin_table.mem(1488): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1489) " "Verilog HDL assignment warning at sin_table.mem(1489): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1490) " "Verilog HDL assignment warning at sin_table.mem(1490): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1491) " "Verilog HDL assignment warning at sin_table.mem(1491): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1492) " "Verilog HDL assignment warning at sin_table.mem(1492): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1493) " "Verilog HDL assignment warning at sin_table.mem(1493): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1494) " "Verilog HDL assignment warning at sin_table.mem(1494): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1495) " "Verilog HDL assignment warning at sin_table.mem(1495): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1496) " "Verilog HDL assignment warning at sin_table.mem(1496): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1497) " "Verilog HDL assignment warning at sin_table.mem(1497): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1498) " "Verilog HDL assignment warning at sin_table.mem(1498): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1499) " "Verilog HDL assignment warning at sin_table.mem(1499): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1500) " "Verilog HDL assignment warning at sin_table.mem(1500): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1501) " "Verilog HDL assignment warning at sin_table.mem(1501): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1502) " "Verilog HDL assignment warning at sin_table.mem(1502): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1503) " "Verilog HDL assignment warning at sin_table.mem(1503): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1504) " "Verilog HDL assignment warning at sin_table.mem(1504): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1505) " "Verilog HDL assignment warning at sin_table.mem(1505): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1506) " "Verilog HDL assignment warning at sin_table.mem(1506): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1507) " "Verilog HDL assignment warning at sin_table.mem(1507): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1508) " "Verilog HDL assignment warning at sin_table.mem(1508): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1509) " "Verilog HDL assignment warning at sin_table.mem(1509): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1510) " "Verilog HDL assignment warning at sin_table.mem(1510): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1511) " "Verilog HDL assignment warning at sin_table.mem(1511): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1512) " "Verilog HDL assignment warning at sin_table.mem(1512): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1513) " "Verilog HDL assignment warning at sin_table.mem(1513): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1514) " "Verilog HDL assignment warning at sin_table.mem(1514): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1515) " "Verilog HDL assignment warning at sin_table.mem(1515): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1516) " "Verilog HDL assignment warning at sin_table.mem(1516): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1517) " "Verilog HDL assignment warning at sin_table.mem(1517): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1518) " "Verilog HDL assignment warning at sin_table.mem(1518): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1519) " "Verilog HDL assignment warning at sin_table.mem(1519): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1520) " "Verilog HDL assignment warning at sin_table.mem(1520): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1521) " "Verilog HDL assignment warning at sin_table.mem(1521): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1522) " "Verilog HDL assignment warning at sin_table.mem(1522): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1523) " "Verilog HDL assignment warning at sin_table.mem(1523): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1524) " "Verilog HDL assignment warning at sin_table.mem(1524): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1525) " "Verilog HDL assignment warning at sin_table.mem(1525): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1526) " "Verilog HDL assignment warning at sin_table.mem(1526): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1527) " "Verilog HDL assignment warning at sin_table.mem(1527): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1528) " "Verilog HDL assignment warning at sin_table.mem(1528): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1529) " "Verilog HDL assignment warning at sin_table.mem(1529): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1530) " "Verilog HDL assignment warning at sin_table.mem(1530): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1531) " "Verilog HDL assignment warning at sin_table.mem(1531): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1532) " "Verilog HDL assignment warning at sin_table.mem(1532): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1533) " "Verilog HDL assignment warning at sin_table.mem(1533): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1534) " "Verilog HDL assignment warning at sin_table.mem(1534): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1535) " "Verilog HDL assignment warning at sin_table.mem(1535): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1536) " "Verilog HDL assignment warning at sin_table.mem(1536): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1537) " "Verilog HDL assignment warning at sin_table.mem(1537): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1538) " "Verilog HDL assignment warning at sin_table.mem(1538): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1539) " "Verilog HDL assignment warning at sin_table.mem(1539): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1540) " "Verilog HDL assignment warning at sin_table.mem(1540): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1541) " "Verilog HDL assignment warning at sin_table.mem(1541): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1542) " "Verilog HDL assignment warning at sin_table.mem(1542): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1543) " "Verilog HDL assignment warning at sin_table.mem(1543): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1544) " "Verilog HDL assignment warning at sin_table.mem(1544): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1545) " "Verilog HDL assignment warning at sin_table.mem(1545): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1546) " "Verilog HDL assignment warning at sin_table.mem(1546): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1547) " "Verilog HDL assignment warning at sin_table.mem(1547): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1548) " "Verilog HDL assignment warning at sin_table.mem(1548): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1549) " "Verilog HDL assignment warning at sin_table.mem(1549): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1550) " "Verilog HDL assignment warning at sin_table.mem(1550): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1551) " "Verilog HDL assignment warning at sin_table.mem(1551): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1552) " "Verilog HDL assignment warning at sin_table.mem(1552): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1553) " "Verilog HDL assignment warning at sin_table.mem(1553): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1554) " "Verilog HDL assignment warning at sin_table.mem(1554): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1555) " "Verilog HDL assignment warning at sin_table.mem(1555): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1556) " "Verilog HDL assignment warning at sin_table.mem(1556): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1557) " "Verilog HDL assignment warning at sin_table.mem(1557): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1558) " "Verilog HDL assignment warning at sin_table.mem(1558): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1559) " "Verilog HDL assignment warning at sin_table.mem(1559): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1560) " "Verilog HDL assignment warning at sin_table.mem(1560): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1561) " "Verilog HDL assignment warning at sin_table.mem(1561): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1562) " "Verilog HDL assignment warning at sin_table.mem(1562): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1563) " "Verilog HDL assignment warning at sin_table.mem(1563): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1564) " "Verilog HDL assignment warning at sin_table.mem(1564): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1565) " "Verilog HDL assignment warning at sin_table.mem(1565): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1566) " "Verilog HDL assignment warning at sin_table.mem(1566): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1567) " "Verilog HDL assignment warning at sin_table.mem(1567): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1568) " "Verilog HDL assignment warning at sin_table.mem(1568): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1569) " "Verilog HDL assignment warning at sin_table.mem(1569): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1570) " "Verilog HDL assignment warning at sin_table.mem(1570): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1571) " "Verilog HDL assignment warning at sin_table.mem(1571): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1572) " "Verilog HDL assignment warning at sin_table.mem(1572): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1573) " "Verilog HDL assignment warning at sin_table.mem(1573): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1574) " "Verilog HDL assignment warning at sin_table.mem(1574): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1575) " "Verilog HDL assignment warning at sin_table.mem(1575): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1576) " "Verilog HDL assignment warning at sin_table.mem(1576): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1577) " "Verilog HDL assignment warning at sin_table.mem(1577): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1578) " "Verilog HDL assignment warning at sin_table.mem(1578): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1579) " "Verilog HDL assignment warning at sin_table.mem(1579): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1580) " "Verilog HDL assignment warning at sin_table.mem(1580): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1581) " "Verilog HDL assignment warning at sin_table.mem(1581): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1582) " "Verilog HDL assignment warning at sin_table.mem(1582): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1583) " "Verilog HDL assignment warning at sin_table.mem(1583): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1584) " "Verilog HDL assignment warning at sin_table.mem(1584): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1585) " "Verilog HDL assignment warning at sin_table.mem(1585): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1586) " "Verilog HDL assignment warning at sin_table.mem(1586): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1587) " "Verilog HDL assignment warning at sin_table.mem(1587): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1588) " "Verilog HDL assignment warning at sin_table.mem(1588): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1589) " "Verilog HDL assignment warning at sin_table.mem(1589): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1590) " "Verilog HDL assignment warning at sin_table.mem(1590): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1591) " "Verilog HDL assignment warning at sin_table.mem(1591): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1592) " "Verilog HDL assignment warning at sin_table.mem(1592): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1593) " "Verilog HDL assignment warning at sin_table.mem(1593): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1594) " "Verilog HDL assignment warning at sin_table.mem(1594): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1595) " "Verilog HDL assignment warning at sin_table.mem(1595): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1596) " "Verilog HDL assignment warning at sin_table.mem(1596): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1597) " "Verilog HDL assignment warning at sin_table.mem(1597): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1598) " "Verilog HDL assignment warning at sin_table.mem(1598): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1599) " "Verilog HDL assignment warning at sin_table.mem(1599): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1600) " "Verilog HDL assignment warning at sin_table.mem(1600): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1601) " "Verilog HDL assignment warning at sin_table.mem(1601): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1602) " "Verilog HDL assignment warning at sin_table.mem(1602): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1603) " "Verilog HDL assignment warning at sin_table.mem(1603): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1604) " "Verilog HDL assignment warning at sin_table.mem(1604): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1605) " "Verilog HDL assignment warning at sin_table.mem(1605): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1606) " "Verilog HDL assignment warning at sin_table.mem(1606): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1607) " "Verilog HDL assignment warning at sin_table.mem(1607): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1608) " "Verilog HDL assignment warning at sin_table.mem(1608): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1609) " "Verilog HDL assignment warning at sin_table.mem(1609): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1610) " "Verilog HDL assignment warning at sin_table.mem(1610): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1611) " "Verilog HDL assignment warning at sin_table.mem(1611): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1612) " "Verilog HDL assignment warning at sin_table.mem(1612): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1613) " "Verilog HDL assignment warning at sin_table.mem(1613): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1614) " "Verilog HDL assignment warning at sin_table.mem(1614): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1615) " "Verilog HDL assignment warning at sin_table.mem(1615): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1616) " "Verilog HDL assignment warning at sin_table.mem(1616): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1617) " "Verilog HDL assignment warning at sin_table.mem(1617): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1618) " "Verilog HDL assignment warning at sin_table.mem(1618): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1619) " "Verilog HDL assignment warning at sin_table.mem(1619): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1620) " "Verilog HDL assignment warning at sin_table.mem(1620): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1621) " "Verilog HDL assignment warning at sin_table.mem(1621): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1622) " "Verilog HDL assignment warning at sin_table.mem(1622): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1623) " "Verilog HDL assignment warning at sin_table.mem(1623): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1624) " "Verilog HDL assignment warning at sin_table.mem(1624): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1625) " "Verilog HDL assignment warning at sin_table.mem(1625): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1626) " "Verilog HDL assignment warning at sin_table.mem(1626): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1627) " "Verilog HDL assignment warning at sin_table.mem(1627): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1628) " "Verilog HDL assignment warning at sin_table.mem(1628): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1629) " "Verilog HDL assignment warning at sin_table.mem(1629): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1630) " "Verilog HDL assignment warning at sin_table.mem(1630): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1631) " "Verilog HDL assignment warning at sin_table.mem(1631): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1632) " "Verilog HDL assignment warning at sin_table.mem(1632): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1633) " "Verilog HDL assignment warning at sin_table.mem(1633): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1634) " "Verilog HDL assignment warning at sin_table.mem(1634): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1635) " "Verilog HDL assignment warning at sin_table.mem(1635): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1636) " "Verilog HDL assignment warning at sin_table.mem(1636): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1637) " "Verilog HDL assignment warning at sin_table.mem(1637): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1638) " "Verilog HDL assignment warning at sin_table.mem(1638): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1639) " "Verilog HDL assignment warning at sin_table.mem(1639): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1640) " "Verilog HDL assignment warning at sin_table.mem(1640): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1641) " "Verilog HDL assignment warning at sin_table.mem(1641): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1642) " "Verilog HDL assignment warning at sin_table.mem(1642): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1643) " "Verilog HDL assignment warning at sin_table.mem(1643): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1644) " "Verilog HDL assignment warning at sin_table.mem(1644): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1645) " "Verilog HDL assignment warning at sin_table.mem(1645): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1646) " "Verilog HDL assignment warning at sin_table.mem(1646): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1647) " "Verilog HDL assignment warning at sin_table.mem(1647): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1648) " "Verilog HDL assignment warning at sin_table.mem(1648): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1649) " "Verilog HDL assignment warning at sin_table.mem(1649): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1650) " "Verilog HDL assignment warning at sin_table.mem(1650): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1651) " "Verilog HDL assignment warning at sin_table.mem(1651): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1652) " "Verilog HDL assignment warning at sin_table.mem(1652): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1653) " "Verilog HDL assignment warning at sin_table.mem(1653): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1654) " "Verilog HDL assignment warning at sin_table.mem(1654): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1655) " "Verilog HDL assignment warning at sin_table.mem(1655): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1656) " "Verilog HDL assignment warning at sin_table.mem(1656): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1657) " "Verilog HDL assignment warning at sin_table.mem(1657): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1658) " "Verilog HDL assignment warning at sin_table.mem(1658): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1659) " "Verilog HDL assignment warning at sin_table.mem(1659): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1660) " "Verilog HDL assignment warning at sin_table.mem(1660): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1661) " "Verilog HDL assignment warning at sin_table.mem(1661): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1662) " "Verilog HDL assignment warning at sin_table.mem(1662): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1663) " "Verilog HDL assignment warning at sin_table.mem(1663): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1664) " "Verilog HDL assignment warning at sin_table.mem(1664): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1665) " "Verilog HDL assignment warning at sin_table.mem(1665): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1666) " "Verilog HDL assignment warning at sin_table.mem(1666): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1667) " "Verilog HDL assignment warning at sin_table.mem(1667): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1668) " "Verilog HDL assignment warning at sin_table.mem(1668): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1669) " "Verilog HDL assignment warning at sin_table.mem(1669): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1670) " "Verilog HDL assignment warning at sin_table.mem(1670): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1671) " "Verilog HDL assignment warning at sin_table.mem(1671): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1672) " "Verilog HDL assignment warning at sin_table.mem(1672): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1673) " "Verilog HDL assignment warning at sin_table.mem(1673): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1674) " "Verilog HDL assignment warning at sin_table.mem(1674): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1675) " "Verilog HDL assignment warning at sin_table.mem(1675): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1676) " "Verilog HDL assignment warning at sin_table.mem(1676): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1677) " "Verilog HDL assignment warning at sin_table.mem(1677): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1678) " "Verilog HDL assignment warning at sin_table.mem(1678): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1679) " "Verilog HDL assignment warning at sin_table.mem(1679): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1680) " "Verilog HDL assignment warning at sin_table.mem(1680): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1681) " "Verilog HDL assignment warning at sin_table.mem(1681): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1682) " "Verilog HDL assignment warning at sin_table.mem(1682): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1683) " "Verilog HDL assignment warning at sin_table.mem(1683): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1684) " "Verilog HDL assignment warning at sin_table.mem(1684): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1685) " "Verilog HDL assignment warning at sin_table.mem(1685): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1686) " "Verilog HDL assignment warning at sin_table.mem(1686): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1687) " "Verilog HDL assignment warning at sin_table.mem(1687): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1688) " "Verilog HDL assignment warning at sin_table.mem(1688): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1689) " "Verilog HDL assignment warning at sin_table.mem(1689): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1690) " "Verilog HDL assignment warning at sin_table.mem(1690): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1691) " "Verilog HDL assignment warning at sin_table.mem(1691): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1692) " "Verilog HDL assignment warning at sin_table.mem(1692): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1693) " "Verilog HDL assignment warning at sin_table.mem(1693): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1694) " "Verilog HDL assignment warning at sin_table.mem(1694): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1695) " "Verilog HDL assignment warning at sin_table.mem(1695): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1696) " "Verilog HDL assignment warning at sin_table.mem(1696): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1697) " "Verilog HDL assignment warning at sin_table.mem(1697): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1698) " "Verilog HDL assignment warning at sin_table.mem(1698): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1699) " "Verilog HDL assignment warning at sin_table.mem(1699): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1700) " "Verilog HDL assignment warning at sin_table.mem(1700): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1701) " "Verilog HDL assignment warning at sin_table.mem(1701): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1702) " "Verilog HDL assignment warning at sin_table.mem(1702): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1703) " "Verilog HDL assignment warning at sin_table.mem(1703): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1704) " "Verilog HDL assignment warning at sin_table.mem(1704): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1705) " "Verilog HDL assignment warning at sin_table.mem(1705): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1706) " "Verilog HDL assignment warning at sin_table.mem(1706): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1707) " "Verilog HDL assignment warning at sin_table.mem(1707): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1708) " "Verilog HDL assignment warning at sin_table.mem(1708): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1709) " "Verilog HDL assignment warning at sin_table.mem(1709): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1710) " "Verilog HDL assignment warning at sin_table.mem(1710): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1711) " "Verilog HDL assignment warning at sin_table.mem(1711): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1712) " "Verilog HDL assignment warning at sin_table.mem(1712): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1713) " "Verilog HDL assignment warning at sin_table.mem(1713): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1714) " "Verilog HDL assignment warning at sin_table.mem(1714): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1715) " "Verilog HDL assignment warning at sin_table.mem(1715): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1716) " "Verilog HDL assignment warning at sin_table.mem(1716): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1717) " "Verilog HDL assignment warning at sin_table.mem(1717): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1718) " "Verilog HDL assignment warning at sin_table.mem(1718): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1719) " "Verilog HDL assignment warning at sin_table.mem(1719): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1720) " "Verilog HDL assignment warning at sin_table.mem(1720): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1721) " "Verilog HDL assignment warning at sin_table.mem(1721): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1722) " "Verilog HDL assignment warning at sin_table.mem(1722): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1723) " "Verilog HDL assignment warning at sin_table.mem(1723): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1724) " "Verilog HDL assignment warning at sin_table.mem(1724): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1725) " "Verilog HDL assignment warning at sin_table.mem(1725): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1726) " "Verilog HDL assignment warning at sin_table.mem(1726): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1727) " "Verilog HDL assignment warning at sin_table.mem(1727): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1728) " "Verilog HDL assignment warning at sin_table.mem(1728): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1729) " "Verilog HDL assignment warning at sin_table.mem(1729): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1730) " "Verilog HDL assignment warning at sin_table.mem(1730): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1731) " "Verilog HDL assignment warning at sin_table.mem(1731): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1732) " "Verilog HDL assignment warning at sin_table.mem(1732): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1733) " "Verilog HDL assignment warning at sin_table.mem(1733): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1734) " "Verilog HDL assignment warning at sin_table.mem(1734): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1735) " "Verilog HDL assignment warning at sin_table.mem(1735): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1736) " "Verilog HDL assignment warning at sin_table.mem(1736): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1737) " "Verilog HDL assignment warning at sin_table.mem(1737): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1738) " "Verilog HDL assignment warning at sin_table.mem(1738): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1739) " "Verilog HDL assignment warning at sin_table.mem(1739): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1740) " "Verilog HDL assignment warning at sin_table.mem(1740): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1741) " "Verilog HDL assignment warning at sin_table.mem(1741): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1742) " "Verilog HDL assignment warning at sin_table.mem(1742): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1743) " "Verilog HDL assignment warning at sin_table.mem(1743): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1744) " "Verilog HDL assignment warning at sin_table.mem(1744): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1745) " "Verilog HDL assignment warning at sin_table.mem(1745): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1746) " "Verilog HDL assignment warning at sin_table.mem(1746): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1747) " "Verilog HDL assignment warning at sin_table.mem(1747): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1748) " "Verilog HDL assignment warning at sin_table.mem(1748): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1749) " "Verilog HDL assignment warning at sin_table.mem(1749): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1750) " "Verilog HDL assignment warning at sin_table.mem(1750): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1751) " "Verilog HDL assignment warning at sin_table.mem(1751): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1752) " "Verilog HDL assignment warning at sin_table.mem(1752): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1753) " "Verilog HDL assignment warning at sin_table.mem(1753): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1754) " "Verilog HDL assignment warning at sin_table.mem(1754): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1755) " "Verilog HDL assignment warning at sin_table.mem(1755): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1756) " "Verilog HDL assignment warning at sin_table.mem(1756): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1757) " "Verilog HDL assignment warning at sin_table.mem(1757): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1758) " "Verilog HDL assignment warning at sin_table.mem(1758): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1759) " "Verilog HDL assignment warning at sin_table.mem(1759): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1760) " "Verilog HDL assignment warning at sin_table.mem(1760): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1761) " "Verilog HDL assignment warning at sin_table.mem(1761): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1762) " "Verilog HDL assignment warning at sin_table.mem(1762): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1763) " "Verilog HDL assignment warning at sin_table.mem(1763): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1764) " "Verilog HDL assignment warning at sin_table.mem(1764): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1765) " "Verilog HDL assignment warning at sin_table.mem(1765): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1766) " "Verilog HDL assignment warning at sin_table.mem(1766): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1767) " "Verilog HDL assignment warning at sin_table.mem(1767): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1768) " "Verilog HDL assignment warning at sin_table.mem(1768): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1769) " "Verilog HDL assignment warning at sin_table.mem(1769): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1770) " "Verilog HDL assignment warning at sin_table.mem(1770): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1771) " "Verilog HDL assignment warning at sin_table.mem(1771): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1772) " "Verilog HDL assignment warning at sin_table.mem(1772): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1773) " "Verilog HDL assignment warning at sin_table.mem(1773): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1774) " "Verilog HDL assignment warning at sin_table.mem(1774): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1775) " "Verilog HDL assignment warning at sin_table.mem(1775): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1776) " "Verilog HDL assignment warning at sin_table.mem(1776): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1777) " "Verilog HDL assignment warning at sin_table.mem(1777): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1778) " "Verilog HDL assignment warning at sin_table.mem(1778): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1779) " "Verilog HDL assignment warning at sin_table.mem(1779): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1780) " "Verilog HDL assignment warning at sin_table.mem(1780): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1781) " "Verilog HDL assignment warning at sin_table.mem(1781): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1782) " "Verilog HDL assignment warning at sin_table.mem(1782): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1783) " "Verilog HDL assignment warning at sin_table.mem(1783): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1784) " "Verilog HDL assignment warning at sin_table.mem(1784): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1785) " "Verilog HDL assignment warning at sin_table.mem(1785): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1786) " "Verilog HDL assignment warning at sin_table.mem(1786): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1787) " "Verilog HDL assignment warning at sin_table.mem(1787): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1788) " "Verilog HDL assignment warning at sin_table.mem(1788): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1789) " "Verilog HDL assignment warning at sin_table.mem(1789): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1790) " "Verilog HDL assignment warning at sin_table.mem(1790): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1791) " "Verilog HDL assignment warning at sin_table.mem(1791): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1792) " "Verilog HDL assignment warning at sin_table.mem(1792): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1793) " "Verilog HDL assignment warning at sin_table.mem(1793): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1794) " "Verilog HDL assignment warning at sin_table.mem(1794): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1795) " "Verilog HDL assignment warning at sin_table.mem(1795): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1796) " "Verilog HDL assignment warning at sin_table.mem(1796): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1797) " "Verilog HDL assignment warning at sin_table.mem(1797): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1798) " "Verilog HDL assignment warning at sin_table.mem(1798): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1799) " "Verilog HDL assignment warning at sin_table.mem(1799): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1800) " "Verilog HDL assignment warning at sin_table.mem(1800): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1801) " "Verilog HDL assignment warning at sin_table.mem(1801): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1802) " "Verilog HDL assignment warning at sin_table.mem(1802): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1803) " "Verilog HDL assignment warning at sin_table.mem(1803): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1804) " "Verilog HDL assignment warning at sin_table.mem(1804): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1805) " "Verilog HDL assignment warning at sin_table.mem(1805): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1806) " "Verilog HDL assignment warning at sin_table.mem(1806): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1807) " "Verilog HDL assignment warning at sin_table.mem(1807): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1808) " "Verilog HDL assignment warning at sin_table.mem(1808): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1809) " "Verilog HDL assignment warning at sin_table.mem(1809): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1810) " "Verilog HDL assignment warning at sin_table.mem(1810): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1811) " "Verilog HDL assignment warning at sin_table.mem(1811): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1812) " "Verilog HDL assignment warning at sin_table.mem(1812): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1813) " "Verilog HDL assignment warning at sin_table.mem(1813): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1814) " "Verilog HDL assignment warning at sin_table.mem(1814): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1815) " "Verilog HDL assignment warning at sin_table.mem(1815): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1816) " "Verilog HDL assignment warning at sin_table.mem(1816): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1817) " "Verilog HDL assignment warning at sin_table.mem(1817): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1818) " "Verilog HDL assignment warning at sin_table.mem(1818): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1819) " "Verilog HDL assignment warning at sin_table.mem(1819): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1820) " "Verilog HDL assignment warning at sin_table.mem(1820): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1821) " "Verilog HDL assignment warning at sin_table.mem(1821): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1822) " "Verilog HDL assignment warning at sin_table.mem(1822): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1823) " "Verilog HDL assignment warning at sin_table.mem(1823): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1824) " "Verilog HDL assignment warning at sin_table.mem(1824): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1825) " "Verilog HDL assignment warning at sin_table.mem(1825): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1826) " "Verilog HDL assignment warning at sin_table.mem(1826): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1827) " "Verilog HDL assignment warning at sin_table.mem(1827): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1828) " "Verilog HDL assignment warning at sin_table.mem(1828): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1829) " "Verilog HDL assignment warning at sin_table.mem(1829): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1830) " "Verilog HDL assignment warning at sin_table.mem(1830): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1831) " "Verilog HDL assignment warning at sin_table.mem(1831): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1832) " "Verilog HDL assignment warning at sin_table.mem(1832): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1833) " "Verilog HDL assignment warning at sin_table.mem(1833): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1834) " "Verilog HDL assignment warning at sin_table.mem(1834): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1835) " "Verilog HDL assignment warning at sin_table.mem(1835): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1836) " "Verilog HDL assignment warning at sin_table.mem(1836): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1837) " "Verilog HDL assignment warning at sin_table.mem(1837): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1838) " "Verilog HDL assignment warning at sin_table.mem(1838): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1839) " "Verilog HDL assignment warning at sin_table.mem(1839): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1840) " "Verilog HDL assignment warning at sin_table.mem(1840): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1841) " "Verilog HDL assignment warning at sin_table.mem(1841): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1842) " "Verilog HDL assignment warning at sin_table.mem(1842): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1843) " "Verilog HDL assignment warning at sin_table.mem(1843): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1844) " "Verilog HDL assignment warning at sin_table.mem(1844): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1845) " "Verilog HDL assignment warning at sin_table.mem(1845): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1846) " "Verilog HDL assignment warning at sin_table.mem(1846): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1847) " "Verilog HDL assignment warning at sin_table.mem(1847): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1848) " "Verilog HDL assignment warning at sin_table.mem(1848): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1849) " "Verilog HDL assignment warning at sin_table.mem(1849): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1850) " "Verilog HDL assignment warning at sin_table.mem(1850): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1851) " "Verilog HDL assignment warning at sin_table.mem(1851): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1852) " "Verilog HDL assignment warning at sin_table.mem(1852): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1853) " "Verilog HDL assignment warning at sin_table.mem(1853): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1854) " "Verilog HDL assignment warning at sin_table.mem(1854): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1855) " "Verilog HDL assignment warning at sin_table.mem(1855): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1856) " "Verilog HDL assignment warning at sin_table.mem(1856): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1857) " "Verilog HDL assignment warning at sin_table.mem(1857): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1858) " "Verilog HDL assignment warning at sin_table.mem(1858): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1859) " "Verilog HDL assignment warning at sin_table.mem(1859): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1860) " "Verilog HDL assignment warning at sin_table.mem(1860): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1861) " "Verilog HDL assignment warning at sin_table.mem(1861): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1862) " "Verilog HDL assignment warning at sin_table.mem(1862): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1863) " "Verilog HDL assignment warning at sin_table.mem(1863): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1864) " "Verilog HDL assignment warning at sin_table.mem(1864): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1865) " "Verilog HDL assignment warning at sin_table.mem(1865): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1866) " "Verilog HDL assignment warning at sin_table.mem(1866): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1867) " "Verilog HDL assignment warning at sin_table.mem(1867): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1868) " "Verilog HDL assignment warning at sin_table.mem(1868): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1869) " "Verilog HDL assignment warning at sin_table.mem(1869): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1870) " "Verilog HDL assignment warning at sin_table.mem(1870): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1871) " "Verilog HDL assignment warning at sin_table.mem(1871): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1872) " "Verilog HDL assignment warning at sin_table.mem(1872): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1873) " "Verilog HDL assignment warning at sin_table.mem(1873): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1874) " "Verilog HDL assignment warning at sin_table.mem(1874): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1875) " "Verilog HDL assignment warning at sin_table.mem(1875): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1876) " "Verilog HDL assignment warning at sin_table.mem(1876): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1877) " "Verilog HDL assignment warning at sin_table.mem(1877): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1878) " "Verilog HDL assignment warning at sin_table.mem(1878): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1879) " "Verilog HDL assignment warning at sin_table.mem(1879): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1880) " "Verilog HDL assignment warning at sin_table.mem(1880): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1881) " "Verilog HDL assignment warning at sin_table.mem(1881): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1882) " "Verilog HDL assignment warning at sin_table.mem(1882): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1883) " "Verilog HDL assignment warning at sin_table.mem(1883): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1884) " "Verilog HDL assignment warning at sin_table.mem(1884): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1885) " "Verilog HDL assignment warning at sin_table.mem(1885): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1886) " "Verilog HDL assignment warning at sin_table.mem(1886): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1887) " "Verilog HDL assignment warning at sin_table.mem(1887): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1888) " "Verilog HDL assignment warning at sin_table.mem(1888): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1889) " "Verilog HDL assignment warning at sin_table.mem(1889): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1890) " "Verilog HDL assignment warning at sin_table.mem(1890): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1891) " "Verilog HDL assignment warning at sin_table.mem(1891): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1892) " "Verilog HDL assignment warning at sin_table.mem(1892): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1893) " "Verilog HDL assignment warning at sin_table.mem(1893): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1894) " "Verilog HDL assignment warning at sin_table.mem(1894): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1895) " "Verilog HDL assignment warning at sin_table.mem(1895): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1896) " "Verilog HDL assignment warning at sin_table.mem(1896): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1897) " "Verilog HDL assignment warning at sin_table.mem(1897): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1898) " "Verilog HDL assignment warning at sin_table.mem(1898): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1899) " "Verilog HDL assignment warning at sin_table.mem(1899): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1900) " "Verilog HDL assignment warning at sin_table.mem(1900): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1901) " "Verilog HDL assignment warning at sin_table.mem(1901): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1902) " "Verilog HDL assignment warning at sin_table.mem(1902): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1903) " "Verilog HDL assignment warning at sin_table.mem(1903): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1904) " "Verilog HDL assignment warning at sin_table.mem(1904): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1905) " "Verilog HDL assignment warning at sin_table.mem(1905): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1906) " "Verilog HDL assignment warning at sin_table.mem(1906): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1907) " "Verilog HDL assignment warning at sin_table.mem(1907): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1908) " "Verilog HDL assignment warning at sin_table.mem(1908): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1909) " "Verilog HDL assignment warning at sin_table.mem(1909): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1910) " "Verilog HDL assignment warning at sin_table.mem(1910): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1911) " "Verilog HDL assignment warning at sin_table.mem(1911): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1912) " "Verilog HDL assignment warning at sin_table.mem(1912): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1913) " "Verilog HDL assignment warning at sin_table.mem(1913): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1914) " "Verilog HDL assignment warning at sin_table.mem(1914): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1915) " "Verilog HDL assignment warning at sin_table.mem(1915): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1916) " "Verilog HDL assignment warning at sin_table.mem(1916): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1917) " "Verilog HDL assignment warning at sin_table.mem(1917): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1918) " "Verilog HDL assignment warning at sin_table.mem(1918): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1919) " "Verilog HDL assignment warning at sin_table.mem(1919): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1920) " "Verilog HDL assignment warning at sin_table.mem(1920): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1921) " "Verilog HDL assignment warning at sin_table.mem(1921): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1922) " "Verilog HDL assignment warning at sin_table.mem(1922): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1923) " "Verilog HDL assignment warning at sin_table.mem(1923): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1924) " "Verilog HDL assignment warning at sin_table.mem(1924): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1925) " "Verilog HDL assignment warning at sin_table.mem(1925): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1926) " "Verilog HDL assignment warning at sin_table.mem(1926): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1927) " "Verilog HDL assignment warning at sin_table.mem(1927): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1928) " "Verilog HDL assignment warning at sin_table.mem(1928): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1929) " "Verilog HDL assignment warning at sin_table.mem(1929): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1930) " "Verilog HDL assignment warning at sin_table.mem(1930): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1931) " "Verilog HDL assignment warning at sin_table.mem(1931): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1932) " "Verilog HDL assignment warning at sin_table.mem(1932): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1933) " "Verilog HDL assignment warning at sin_table.mem(1933): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1934) " "Verilog HDL assignment warning at sin_table.mem(1934): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1935) " "Verilog HDL assignment warning at sin_table.mem(1935): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1936) " "Verilog HDL assignment warning at sin_table.mem(1936): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1937) " "Verilog HDL assignment warning at sin_table.mem(1937): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1938) " "Verilog HDL assignment warning at sin_table.mem(1938): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1939) " "Verilog HDL assignment warning at sin_table.mem(1939): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1940) " "Verilog HDL assignment warning at sin_table.mem(1940): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1941) " "Verilog HDL assignment warning at sin_table.mem(1941): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1942) " "Verilog HDL assignment warning at sin_table.mem(1942): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1943) " "Verilog HDL assignment warning at sin_table.mem(1943): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1944) " "Verilog HDL assignment warning at sin_table.mem(1944): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1945) " "Verilog HDL assignment warning at sin_table.mem(1945): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1946) " "Verilog HDL assignment warning at sin_table.mem(1946): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1947) " "Verilog HDL assignment warning at sin_table.mem(1947): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1948) " "Verilog HDL assignment warning at sin_table.mem(1948): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1949) " "Verilog HDL assignment warning at sin_table.mem(1949): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1950) " "Verilog HDL assignment warning at sin_table.mem(1950): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1951) " "Verilog HDL assignment warning at sin_table.mem(1951): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1952) " "Verilog HDL assignment warning at sin_table.mem(1952): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1953) " "Verilog HDL assignment warning at sin_table.mem(1953): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1954) " "Verilog HDL assignment warning at sin_table.mem(1954): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1955) " "Verilog HDL assignment warning at sin_table.mem(1955): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1956) " "Verilog HDL assignment warning at sin_table.mem(1956): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1957) " "Verilog HDL assignment warning at sin_table.mem(1957): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1958) " "Verilog HDL assignment warning at sin_table.mem(1958): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1959) " "Verilog HDL assignment warning at sin_table.mem(1959): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1960) " "Verilog HDL assignment warning at sin_table.mem(1960): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1961) " "Verilog HDL assignment warning at sin_table.mem(1961): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1962) " "Verilog HDL assignment warning at sin_table.mem(1962): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1963) " "Verilog HDL assignment warning at sin_table.mem(1963): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1964) " "Verilog HDL assignment warning at sin_table.mem(1964): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1965) " "Verilog HDL assignment warning at sin_table.mem(1965): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1966) " "Verilog HDL assignment warning at sin_table.mem(1966): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1967) " "Verilog HDL assignment warning at sin_table.mem(1967): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1968) " "Verilog HDL assignment warning at sin_table.mem(1968): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1969) " "Verilog HDL assignment warning at sin_table.mem(1969): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1970) " "Verilog HDL assignment warning at sin_table.mem(1970): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1971) " "Verilog HDL assignment warning at sin_table.mem(1971): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1972) " "Verilog HDL assignment warning at sin_table.mem(1972): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1973) " "Verilog HDL assignment warning at sin_table.mem(1973): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1974) " "Verilog HDL assignment warning at sin_table.mem(1974): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1975) " "Verilog HDL assignment warning at sin_table.mem(1975): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1976) " "Verilog HDL assignment warning at sin_table.mem(1976): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1977) " "Verilog HDL assignment warning at sin_table.mem(1977): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1978) " "Verilog HDL assignment warning at sin_table.mem(1978): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1979) " "Verilog HDL assignment warning at sin_table.mem(1979): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1980) " "Verilog HDL assignment warning at sin_table.mem(1980): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1981) " "Verilog HDL assignment warning at sin_table.mem(1981): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1982) " "Verilog HDL assignment warning at sin_table.mem(1982): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1983) " "Verilog HDL assignment warning at sin_table.mem(1983): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1984) " "Verilog HDL assignment warning at sin_table.mem(1984): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1985) " "Verilog HDL assignment warning at sin_table.mem(1985): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1986) " "Verilog HDL assignment warning at sin_table.mem(1986): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1987) " "Verilog HDL assignment warning at sin_table.mem(1987): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1988) " "Verilog HDL assignment warning at sin_table.mem(1988): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1989) " "Verilog HDL assignment warning at sin_table.mem(1989): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1990) " "Verilog HDL assignment warning at sin_table.mem(1990): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1991) " "Verilog HDL assignment warning at sin_table.mem(1991): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1992) " "Verilog HDL assignment warning at sin_table.mem(1992): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1993) " "Verilog HDL assignment warning at sin_table.mem(1993): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1994) " "Verilog HDL assignment warning at sin_table.mem(1994): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1995) " "Verilog HDL assignment warning at sin_table.mem(1995): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1996) " "Verilog HDL assignment warning at sin_table.mem(1996): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1997) " "Verilog HDL assignment warning at sin_table.mem(1997): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1998) " "Verilog HDL assignment warning at sin_table.mem(1998): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(1999) " "Verilog HDL assignment warning at sin_table.mem(1999): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 1999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2000) " "Verilog HDL assignment warning at sin_table.mem(2000): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2001) " "Verilog HDL assignment warning at sin_table.mem(2001): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2002) " "Verilog HDL assignment warning at sin_table.mem(2002): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2003) " "Verilog HDL assignment warning at sin_table.mem(2003): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899862 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2004) " "Verilog HDL assignment warning at sin_table.mem(2004): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2005) " "Verilog HDL assignment warning at sin_table.mem(2005): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2006) " "Verilog HDL assignment warning at sin_table.mem(2006): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2007) " "Verilog HDL assignment warning at sin_table.mem(2007): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2008) " "Verilog HDL assignment warning at sin_table.mem(2008): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2009) " "Verilog HDL assignment warning at sin_table.mem(2009): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2010) " "Verilog HDL assignment warning at sin_table.mem(2010): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2011) " "Verilog HDL assignment warning at sin_table.mem(2011): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2012) " "Verilog HDL assignment warning at sin_table.mem(2012): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2013) " "Verilog HDL assignment warning at sin_table.mem(2013): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2014) " "Verilog HDL assignment warning at sin_table.mem(2014): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2015) " "Verilog HDL assignment warning at sin_table.mem(2015): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2016) " "Verilog HDL assignment warning at sin_table.mem(2016): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2017) " "Verilog HDL assignment warning at sin_table.mem(2017): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2018) " "Verilog HDL assignment warning at sin_table.mem(2018): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2019) " "Verilog HDL assignment warning at sin_table.mem(2019): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2020) " "Verilog HDL assignment warning at sin_table.mem(2020): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2021) " "Verilog HDL assignment warning at sin_table.mem(2021): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2022) " "Verilog HDL assignment warning at sin_table.mem(2022): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2023) " "Verilog HDL assignment warning at sin_table.mem(2023): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2024) " "Verilog HDL assignment warning at sin_table.mem(2024): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2025) " "Verilog HDL assignment warning at sin_table.mem(2025): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2026) " "Verilog HDL assignment warning at sin_table.mem(2026): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2027) " "Verilog HDL assignment warning at sin_table.mem(2027): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2028) " "Verilog HDL assignment warning at sin_table.mem(2028): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2029) " "Verilog HDL assignment warning at sin_table.mem(2029): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2030) " "Verilog HDL assignment warning at sin_table.mem(2030): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2031) " "Verilog HDL assignment warning at sin_table.mem(2031): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2032) " "Verilog HDL assignment warning at sin_table.mem(2032): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2033) " "Verilog HDL assignment warning at sin_table.mem(2033): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2034) " "Verilog HDL assignment warning at sin_table.mem(2034): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2035) " "Verilog HDL assignment warning at sin_table.mem(2035): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2036) " "Verilog HDL assignment warning at sin_table.mem(2036): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2037) " "Verilog HDL assignment warning at sin_table.mem(2037): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2038) " "Verilog HDL assignment warning at sin_table.mem(2038): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2039) " "Verilog HDL assignment warning at sin_table.mem(2039): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2040) " "Verilog HDL assignment warning at sin_table.mem(2040): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2041) " "Verilog HDL assignment warning at sin_table.mem(2041): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2042) " "Verilog HDL assignment warning at sin_table.mem(2042): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2043) " "Verilog HDL assignment warning at sin_table.mem(2043): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2044) " "Verilog HDL assignment warning at sin_table.mem(2044): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2045) " "Verilog HDL assignment warning at sin_table.mem(2045): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2046) " "Verilog HDL assignment warning at sin_table.mem(2046): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2047) " "Verilog HDL assignment warning at sin_table.mem(2047): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2048) " "Verilog HDL assignment warning at sin_table.mem(2048): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2049) " "Verilog HDL assignment warning at sin_table.mem(2049): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2050) " "Verilog HDL assignment warning at sin_table.mem(2050): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2051) " "Verilog HDL assignment warning at sin_table.mem(2051): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2052) " "Verilog HDL assignment warning at sin_table.mem(2052): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2053) " "Verilog HDL assignment warning at sin_table.mem(2053): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2054) " "Verilog HDL assignment warning at sin_table.mem(2054): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2055) " "Verilog HDL assignment warning at sin_table.mem(2055): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2056) " "Verilog HDL assignment warning at sin_table.mem(2056): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2057) " "Verilog HDL assignment warning at sin_table.mem(2057): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2058) " "Verilog HDL assignment warning at sin_table.mem(2058): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2059) " "Verilog HDL assignment warning at sin_table.mem(2059): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2060) " "Verilog HDL assignment warning at sin_table.mem(2060): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2061) " "Verilog HDL assignment warning at sin_table.mem(2061): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2062) " "Verilog HDL assignment warning at sin_table.mem(2062): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2063) " "Verilog HDL assignment warning at sin_table.mem(2063): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2064) " "Verilog HDL assignment warning at sin_table.mem(2064): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2065) " "Verilog HDL assignment warning at sin_table.mem(2065): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2066) " "Verilog HDL assignment warning at sin_table.mem(2066): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2067) " "Verilog HDL assignment warning at sin_table.mem(2067): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2068) " "Verilog HDL assignment warning at sin_table.mem(2068): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2069) " "Verilog HDL assignment warning at sin_table.mem(2069): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2070) " "Verilog HDL assignment warning at sin_table.mem(2070): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2071) " "Verilog HDL assignment warning at sin_table.mem(2071): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2072) " "Verilog HDL assignment warning at sin_table.mem(2072): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2073) " "Verilog HDL assignment warning at sin_table.mem(2073): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2074) " "Verilog HDL assignment warning at sin_table.mem(2074): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2075) " "Verilog HDL assignment warning at sin_table.mem(2075): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2076) " "Verilog HDL assignment warning at sin_table.mem(2076): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2077) " "Verilog HDL assignment warning at sin_table.mem(2077): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2078) " "Verilog HDL assignment warning at sin_table.mem(2078): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2079) " "Verilog HDL assignment warning at sin_table.mem(2079): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2080) " "Verilog HDL assignment warning at sin_table.mem(2080): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2081) " "Verilog HDL assignment warning at sin_table.mem(2081): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2082) " "Verilog HDL assignment warning at sin_table.mem(2082): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2083) " "Verilog HDL assignment warning at sin_table.mem(2083): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2084) " "Verilog HDL assignment warning at sin_table.mem(2084): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2085) " "Verilog HDL assignment warning at sin_table.mem(2085): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2086) " "Verilog HDL assignment warning at sin_table.mem(2086): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2087) " "Verilog HDL assignment warning at sin_table.mem(2087): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2088) " "Verilog HDL assignment warning at sin_table.mem(2088): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2089) " "Verilog HDL assignment warning at sin_table.mem(2089): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2090) " "Verilog HDL assignment warning at sin_table.mem(2090): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2091) " "Verilog HDL assignment warning at sin_table.mem(2091): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2092) " "Verilog HDL assignment warning at sin_table.mem(2092): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2093) " "Verilog HDL assignment warning at sin_table.mem(2093): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2094) " "Verilog HDL assignment warning at sin_table.mem(2094): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2095) " "Verilog HDL assignment warning at sin_table.mem(2095): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2096) " "Verilog HDL assignment warning at sin_table.mem(2096): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2097) " "Verilog HDL assignment warning at sin_table.mem(2097): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2098) " "Verilog HDL assignment warning at sin_table.mem(2098): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2099) " "Verilog HDL assignment warning at sin_table.mem(2099): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2100) " "Verilog HDL assignment warning at sin_table.mem(2100): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2101) " "Verilog HDL assignment warning at sin_table.mem(2101): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2102) " "Verilog HDL assignment warning at sin_table.mem(2102): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2103) " "Verilog HDL assignment warning at sin_table.mem(2103): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2104) " "Verilog HDL assignment warning at sin_table.mem(2104): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2105) " "Verilog HDL assignment warning at sin_table.mem(2105): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2106) " "Verilog HDL assignment warning at sin_table.mem(2106): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2107) " "Verilog HDL assignment warning at sin_table.mem(2107): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2108) " "Verilog HDL assignment warning at sin_table.mem(2108): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2109) " "Verilog HDL assignment warning at sin_table.mem(2109): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2110) " "Verilog HDL assignment warning at sin_table.mem(2110): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2111) " "Verilog HDL assignment warning at sin_table.mem(2111): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2112) " "Verilog HDL assignment warning at sin_table.mem(2112): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2113) " "Verilog HDL assignment warning at sin_table.mem(2113): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2114) " "Verilog HDL assignment warning at sin_table.mem(2114): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2115) " "Verilog HDL assignment warning at sin_table.mem(2115): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2116) " "Verilog HDL assignment warning at sin_table.mem(2116): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2117) " "Verilog HDL assignment warning at sin_table.mem(2117): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2118) " "Verilog HDL assignment warning at sin_table.mem(2118): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2119) " "Verilog HDL assignment warning at sin_table.mem(2119): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2120) " "Verilog HDL assignment warning at sin_table.mem(2120): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2121) " "Verilog HDL assignment warning at sin_table.mem(2121): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2122) " "Verilog HDL assignment warning at sin_table.mem(2122): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2123) " "Verilog HDL assignment warning at sin_table.mem(2123): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2124) " "Verilog HDL assignment warning at sin_table.mem(2124): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2125) " "Verilog HDL assignment warning at sin_table.mem(2125): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2126) " "Verilog HDL assignment warning at sin_table.mem(2126): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2127) " "Verilog HDL assignment warning at sin_table.mem(2127): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2128) " "Verilog HDL assignment warning at sin_table.mem(2128): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2129) " "Verilog HDL assignment warning at sin_table.mem(2129): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2130) " "Verilog HDL assignment warning at sin_table.mem(2130): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2131) " "Verilog HDL assignment warning at sin_table.mem(2131): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2132) " "Verilog HDL assignment warning at sin_table.mem(2132): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2133) " "Verilog HDL assignment warning at sin_table.mem(2133): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2134) " "Verilog HDL assignment warning at sin_table.mem(2134): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2135) " "Verilog HDL assignment warning at sin_table.mem(2135): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2136) " "Verilog HDL assignment warning at sin_table.mem(2136): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2137) " "Verilog HDL assignment warning at sin_table.mem(2137): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2138) " "Verilog HDL assignment warning at sin_table.mem(2138): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2139) " "Verilog HDL assignment warning at sin_table.mem(2139): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2140) " "Verilog HDL assignment warning at sin_table.mem(2140): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2141) " "Verilog HDL assignment warning at sin_table.mem(2141): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2142) " "Verilog HDL assignment warning at sin_table.mem(2142): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2143) " "Verilog HDL assignment warning at sin_table.mem(2143): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2144) " "Verilog HDL assignment warning at sin_table.mem(2144): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2145) " "Verilog HDL assignment warning at sin_table.mem(2145): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2146) " "Verilog HDL assignment warning at sin_table.mem(2146): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2147) " "Verilog HDL assignment warning at sin_table.mem(2147): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2148) " "Verilog HDL assignment warning at sin_table.mem(2148): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2149) " "Verilog HDL assignment warning at sin_table.mem(2149): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2150) " "Verilog HDL assignment warning at sin_table.mem(2150): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2151) " "Verilog HDL assignment warning at sin_table.mem(2151): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2152) " "Verilog HDL assignment warning at sin_table.mem(2152): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2153) " "Verilog HDL assignment warning at sin_table.mem(2153): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2154) " "Verilog HDL assignment warning at sin_table.mem(2154): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2155) " "Verilog HDL assignment warning at sin_table.mem(2155): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2156) " "Verilog HDL assignment warning at sin_table.mem(2156): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2157) " "Verilog HDL assignment warning at sin_table.mem(2157): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2158) " "Verilog HDL assignment warning at sin_table.mem(2158): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2159) " "Verilog HDL assignment warning at sin_table.mem(2159): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2160) " "Verilog HDL assignment warning at sin_table.mem(2160): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2161) " "Verilog HDL assignment warning at sin_table.mem(2161): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2162) " "Verilog HDL assignment warning at sin_table.mem(2162): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2163) " "Verilog HDL assignment warning at sin_table.mem(2163): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2164) " "Verilog HDL assignment warning at sin_table.mem(2164): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2165) " "Verilog HDL assignment warning at sin_table.mem(2165): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2166) " "Verilog HDL assignment warning at sin_table.mem(2166): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2167) " "Verilog HDL assignment warning at sin_table.mem(2167): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2168) " "Verilog HDL assignment warning at sin_table.mem(2168): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2169) " "Verilog HDL assignment warning at sin_table.mem(2169): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2170) " "Verilog HDL assignment warning at sin_table.mem(2170): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2171) " "Verilog HDL assignment warning at sin_table.mem(2171): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2172) " "Verilog HDL assignment warning at sin_table.mem(2172): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2173) " "Verilog HDL assignment warning at sin_table.mem(2173): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2174) " "Verilog HDL assignment warning at sin_table.mem(2174): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2175) " "Verilog HDL assignment warning at sin_table.mem(2175): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2176) " "Verilog HDL assignment warning at sin_table.mem(2176): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2177) " "Verilog HDL assignment warning at sin_table.mem(2177): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2178) " "Verilog HDL assignment warning at sin_table.mem(2178): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2179) " "Verilog HDL assignment warning at sin_table.mem(2179): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2180) " "Verilog HDL assignment warning at sin_table.mem(2180): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2181) " "Verilog HDL assignment warning at sin_table.mem(2181): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2182) " "Verilog HDL assignment warning at sin_table.mem(2182): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2183) " "Verilog HDL assignment warning at sin_table.mem(2183): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2184) " "Verilog HDL assignment warning at sin_table.mem(2184): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2185) " "Verilog HDL assignment warning at sin_table.mem(2185): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2186) " "Verilog HDL assignment warning at sin_table.mem(2186): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2187) " "Verilog HDL assignment warning at sin_table.mem(2187): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2188) " "Verilog HDL assignment warning at sin_table.mem(2188): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2189) " "Verilog HDL assignment warning at sin_table.mem(2189): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2190) " "Verilog HDL assignment warning at sin_table.mem(2190): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2191) " "Verilog HDL assignment warning at sin_table.mem(2191): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2192) " "Verilog HDL assignment warning at sin_table.mem(2192): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2193) " "Verilog HDL assignment warning at sin_table.mem(2193): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2194) " "Verilog HDL assignment warning at sin_table.mem(2194): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2195) " "Verilog HDL assignment warning at sin_table.mem(2195): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2196) " "Verilog HDL assignment warning at sin_table.mem(2196): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2197) " "Verilog HDL assignment warning at sin_table.mem(2197): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2198) " "Verilog HDL assignment warning at sin_table.mem(2198): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2199) " "Verilog HDL assignment warning at sin_table.mem(2199): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2200) " "Verilog HDL assignment warning at sin_table.mem(2200): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2201) " "Verilog HDL assignment warning at sin_table.mem(2201): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2202) " "Verilog HDL assignment warning at sin_table.mem(2202): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2203) " "Verilog HDL assignment warning at sin_table.mem(2203): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2204) " "Verilog HDL assignment warning at sin_table.mem(2204): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2205) " "Verilog HDL assignment warning at sin_table.mem(2205): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2206) " "Verilog HDL assignment warning at sin_table.mem(2206): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2207) " "Verilog HDL assignment warning at sin_table.mem(2207): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2208) " "Verilog HDL assignment warning at sin_table.mem(2208): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2209) " "Verilog HDL assignment warning at sin_table.mem(2209): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2210) " "Verilog HDL assignment warning at sin_table.mem(2210): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2211) " "Verilog HDL assignment warning at sin_table.mem(2211): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2212) " "Verilog HDL assignment warning at sin_table.mem(2212): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2213) " "Verilog HDL assignment warning at sin_table.mem(2213): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2214) " "Verilog HDL assignment warning at sin_table.mem(2214): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2215) " "Verilog HDL assignment warning at sin_table.mem(2215): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2216) " "Verilog HDL assignment warning at sin_table.mem(2216): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2217) " "Verilog HDL assignment warning at sin_table.mem(2217): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2218) " "Verilog HDL assignment warning at sin_table.mem(2218): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2219) " "Verilog HDL assignment warning at sin_table.mem(2219): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2220) " "Verilog HDL assignment warning at sin_table.mem(2220): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2221) " "Verilog HDL assignment warning at sin_table.mem(2221): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2222) " "Verilog HDL assignment warning at sin_table.mem(2222): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2223) " "Verilog HDL assignment warning at sin_table.mem(2223): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2224) " "Verilog HDL assignment warning at sin_table.mem(2224): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2225) " "Verilog HDL assignment warning at sin_table.mem(2225): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2226) " "Verilog HDL assignment warning at sin_table.mem(2226): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2227) " "Verilog HDL assignment warning at sin_table.mem(2227): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2228) " "Verilog HDL assignment warning at sin_table.mem(2228): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2229) " "Verilog HDL assignment warning at sin_table.mem(2229): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2230) " "Verilog HDL assignment warning at sin_table.mem(2230): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2231) " "Verilog HDL assignment warning at sin_table.mem(2231): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2232) " "Verilog HDL assignment warning at sin_table.mem(2232): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2233) " "Verilog HDL assignment warning at sin_table.mem(2233): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2234) " "Verilog HDL assignment warning at sin_table.mem(2234): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2235) " "Verilog HDL assignment warning at sin_table.mem(2235): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2236) " "Verilog HDL assignment warning at sin_table.mem(2236): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2237) " "Verilog HDL assignment warning at sin_table.mem(2237): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2238) " "Verilog HDL assignment warning at sin_table.mem(2238): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2239) " "Verilog HDL assignment warning at sin_table.mem(2239): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2240) " "Verilog HDL assignment warning at sin_table.mem(2240): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2241) " "Verilog HDL assignment warning at sin_table.mem(2241): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2242) " "Verilog HDL assignment warning at sin_table.mem(2242): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2243) " "Verilog HDL assignment warning at sin_table.mem(2243): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2244) " "Verilog HDL assignment warning at sin_table.mem(2244): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2245) " "Verilog HDL assignment warning at sin_table.mem(2245): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2246) " "Verilog HDL assignment warning at sin_table.mem(2246): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2247) " "Verilog HDL assignment warning at sin_table.mem(2247): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2248) " "Verilog HDL assignment warning at sin_table.mem(2248): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2249) " "Verilog HDL assignment warning at sin_table.mem(2249): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2250) " "Verilog HDL assignment warning at sin_table.mem(2250): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2251) " "Verilog HDL assignment warning at sin_table.mem(2251): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2252) " "Verilog HDL assignment warning at sin_table.mem(2252): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2253) " "Verilog HDL assignment warning at sin_table.mem(2253): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2254) " "Verilog HDL assignment warning at sin_table.mem(2254): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2255) " "Verilog HDL assignment warning at sin_table.mem(2255): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2256) " "Verilog HDL assignment warning at sin_table.mem(2256): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2257) " "Verilog HDL assignment warning at sin_table.mem(2257): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2258) " "Verilog HDL assignment warning at sin_table.mem(2258): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2259) " "Verilog HDL assignment warning at sin_table.mem(2259): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2260) " "Verilog HDL assignment warning at sin_table.mem(2260): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2261) " "Verilog HDL assignment warning at sin_table.mem(2261): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2262) " "Verilog HDL assignment warning at sin_table.mem(2262): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2263) " "Verilog HDL assignment warning at sin_table.mem(2263): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2264) " "Verilog HDL assignment warning at sin_table.mem(2264): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2265) " "Verilog HDL assignment warning at sin_table.mem(2265): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2266) " "Verilog HDL assignment warning at sin_table.mem(2266): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2267) " "Verilog HDL assignment warning at sin_table.mem(2267): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2268) " "Verilog HDL assignment warning at sin_table.mem(2268): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2269) " "Verilog HDL assignment warning at sin_table.mem(2269): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2270) " "Verilog HDL assignment warning at sin_table.mem(2270): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2271) " "Verilog HDL assignment warning at sin_table.mem(2271): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2272) " "Verilog HDL assignment warning at sin_table.mem(2272): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2273) " "Verilog HDL assignment warning at sin_table.mem(2273): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2274) " "Verilog HDL assignment warning at sin_table.mem(2274): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2275) " "Verilog HDL assignment warning at sin_table.mem(2275): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2276) " "Verilog HDL assignment warning at sin_table.mem(2276): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2277) " "Verilog HDL assignment warning at sin_table.mem(2277): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2278) " "Verilog HDL assignment warning at sin_table.mem(2278): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2279) " "Verilog HDL assignment warning at sin_table.mem(2279): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2280) " "Verilog HDL assignment warning at sin_table.mem(2280): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2281) " "Verilog HDL assignment warning at sin_table.mem(2281): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2282) " "Verilog HDL assignment warning at sin_table.mem(2282): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2283) " "Verilog HDL assignment warning at sin_table.mem(2283): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2284) " "Verilog HDL assignment warning at sin_table.mem(2284): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2285) " "Verilog HDL assignment warning at sin_table.mem(2285): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2286) " "Verilog HDL assignment warning at sin_table.mem(2286): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2287) " "Verilog HDL assignment warning at sin_table.mem(2287): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2288) " "Verilog HDL assignment warning at sin_table.mem(2288): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2289) " "Verilog HDL assignment warning at sin_table.mem(2289): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2290) " "Verilog HDL assignment warning at sin_table.mem(2290): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2291) " "Verilog HDL assignment warning at sin_table.mem(2291): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2292) " "Verilog HDL assignment warning at sin_table.mem(2292): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2293) " "Verilog HDL assignment warning at sin_table.mem(2293): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2294) " "Verilog HDL assignment warning at sin_table.mem(2294): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2295) " "Verilog HDL assignment warning at sin_table.mem(2295): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2296) " "Verilog HDL assignment warning at sin_table.mem(2296): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2297) " "Verilog HDL assignment warning at sin_table.mem(2297): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2298) " "Verilog HDL assignment warning at sin_table.mem(2298): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2299) " "Verilog HDL assignment warning at sin_table.mem(2299): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2300) " "Verilog HDL assignment warning at sin_table.mem(2300): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2301) " "Verilog HDL assignment warning at sin_table.mem(2301): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2302) " "Verilog HDL assignment warning at sin_table.mem(2302): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2303) " "Verilog HDL assignment warning at sin_table.mem(2303): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2304) " "Verilog HDL assignment warning at sin_table.mem(2304): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2305) " "Verilog HDL assignment warning at sin_table.mem(2305): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2306) " "Verilog HDL assignment warning at sin_table.mem(2306): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2307) " "Verilog HDL assignment warning at sin_table.mem(2307): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2308) " "Verilog HDL assignment warning at sin_table.mem(2308): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2309) " "Verilog HDL assignment warning at sin_table.mem(2309): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2310) " "Verilog HDL assignment warning at sin_table.mem(2310): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2311) " "Verilog HDL assignment warning at sin_table.mem(2311): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2312) " "Verilog HDL assignment warning at sin_table.mem(2312): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2313) " "Verilog HDL assignment warning at sin_table.mem(2313): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2314) " "Verilog HDL assignment warning at sin_table.mem(2314): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2315) " "Verilog HDL assignment warning at sin_table.mem(2315): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2316) " "Verilog HDL assignment warning at sin_table.mem(2316): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2317) " "Verilog HDL assignment warning at sin_table.mem(2317): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2318) " "Verilog HDL assignment warning at sin_table.mem(2318): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2319) " "Verilog HDL assignment warning at sin_table.mem(2319): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2320) " "Verilog HDL assignment warning at sin_table.mem(2320): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2321) " "Verilog HDL assignment warning at sin_table.mem(2321): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2322) " "Verilog HDL assignment warning at sin_table.mem(2322): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2323) " "Verilog HDL assignment warning at sin_table.mem(2323): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2324) " "Verilog HDL assignment warning at sin_table.mem(2324): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2325) " "Verilog HDL assignment warning at sin_table.mem(2325): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2326) " "Verilog HDL assignment warning at sin_table.mem(2326): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2327) " "Verilog HDL assignment warning at sin_table.mem(2327): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2328) " "Verilog HDL assignment warning at sin_table.mem(2328): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2329) " "Verilog HDL assignment warning at sin_table.mem(2329): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2330) " "Verilog HDL assignment warning at sin_table.mem(2330): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2331) " "Verilog HDL assignment warning at sin_table.mem(2331): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2332) " "Verilog HDL assignment warning at sin_table.mem(2332): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2333) " "Verilog HDL assignment warning at sin_table.mem(2333): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2334) " "Verilog HDL assignment warning at sin_table.mem(2334): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2335) " "Verilog HDL assignment warning at sin_table.mem(2335): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2336) " "Verilog HDL assignment warning at sin_table.mem(2336): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2337) " "Verilog HDL assignment warning at sin_table.mem(2337): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2338) " "Verilog HDL assignment warning at sin_table.mem(2338): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2339) " "Verilog HDL assignment warning at sin_table.mem(2339): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2340) " "Verilog HDL assignment warning at sin_table.mem(2340): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2341) " "Verilog HDL assignment warning at sin_table.mem(2341): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2342) " "Verilog HDL assignment warning at sin_table.mem(2342): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2343) " "Verilog HDL assignment warning at sin_table.mem(2343): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2344) " "Verilog HDL assignment warning at sin_table.mem(2344): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2345) " "Verilog HDL assignment warning at sin_table.mem(2345): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2346) " "Verilog HDL assignment warning at sin_table.mem(2346): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2347) " "Verilog HDL assignment warning at sin_table.mem(2347): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2348) " "Verilog HDL assignment warning at sin_table.mem(2348): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2349) " "Verilog HDL assignment warning at sin_table.mem(2349): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2350) " "Verilog HDL assignment warning at sin_table.mem(2350): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2351) " "Verilog HDL assignment warning at sin_table.mem(2351): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2352) " "Verilog HDL assignment warning at sin_table.mem(2352): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2353) " "Verilog HDL assignment warning at sin_table.mem(2353): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2354) " "Verilog HDL assignment warning at sin_table.mem(2354): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2355) " "Verilog HDL assignment warning at sin_table.mem(2355): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2356) " "Verilog HDL assignment warning at sin_table.mem(2356): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2357) " "Verilog HDL assignment warning at sin_table.mem(2357): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2358) " "Verilog HDL assignment warning at sin_table.mem(2358): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2359) " "Verilog HDL assignment warning at sin_table.mem(2359): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2360) " "Verilog HDL assignment warning at sin_table.mem(2360): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2361) " "Verilog HDL assignment warning at sin_table.mem(2361): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2362) " "Verilog HDL assignment warning at sin_table.mem(2362): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2363) " "Verilog HDL assignment warning at sin_table.mem(2363): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2364) " "Verilog HDL assignment warning at sin_table.mem(2364): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2365) " "Verilog HDL assignment warning at sin_table.mem(2365): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2366) " "Verilog HDL assignment warning at sin_table.mem(2366): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2367) " "Verilog HDL assignment warning at sin_table.mem(2367): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2368) " "Verilog HDL assignment warning at sin_table.mem(2368): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2369) " "Verilog HDL assignment warning at sin_table.mem(2369): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2370) " "Verilog HDL assignment warning at sin_table.mem(2370): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2371) " "Verilog HDL assignment warning at sin_table.mem(2371): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2372) " "Verilog HDL assignment warning at sin_table.mem(2372): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2373) " "Verilog HDL assignment warning at sin_table.mem(2373): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2374) " "Verilog HDL assignment warning at sin_table.mem(2374): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2375) " "Verilog HDL assignment warning at sin_table.mem(2375): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2376) " "Verilog HDL assignment warning at sin_table.mem(2376): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2377) " "Verilog HDL assignment warning at sin_table.mem(2377): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2378) " "Verilog HDL assignment warning at sin_table.mem(2378): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2379) " "Verilog HDL assignment warning at sin_table.mem(2379): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2380) " "Verilog HDL assignment warning at sin_table.mem(2380): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2381) " "Verilog HDL assignment warning at sin_table.mem(2381): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2382) " "Verilog HDL assignment warning at sin_table.mem(2382): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2383) " "Verilog HDL assignment warning at sin_table.mem(2383): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2384) " "Verilog HDL assignment warning at sin_table.mem(2384): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2385) " "Verilog HDL assignment warning at sin_table.mem(2385): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2386) " "Verilog HDL assignment warning at sin_table.mem(2386): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2387) " "Verilog HDL assignment warning at sin_table.mem(2387): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2388) " "Verilog HDL assignment warning at sin_table.mem(2388): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2389) " "Verilog HDL assignment warning at sin_table.mem(2389): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2390) " "Verilog HDL assignment warning at sin_table.mem(2390): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2391) " "Verilog HDL assignment warning at sin_table.mem(2391): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2392) " "Verilog HDL assignment warning at sin_table.mem(2392): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2393) " "Verilog HDL assignment warning at sin_table.mem(2393): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2394) " "Verilog HDL assignment warning at sin_table.mem(2394): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2395) " "Verilog HDL assignment warning at sin_table.mem(2395): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2396) " "Verilog HDL assignment warning at sin_table.mem(2396): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2397) " "Verilog HDL assignment warning at sin_table.mem(2397): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2398) " "Verilog HDL assignment warning at sin_table.mem(2398): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2399) " "Verilog HDL assignment warning at sin_table.mem(2399): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2400) " "Verilog HDL assignment warning at sin_table.mem(2400): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2401) " "Verilog HDL assignment warning at sin_table.mem(2401): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2402) " "Verilog HDL assignment warning at sin_table.mem(2402): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2403) " "Verilog HDL assignment warning at sin_table.mem(2403): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2404) " "Verilog HDL assignment warning at sin_table.mem(2404): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2405) " "Verilog HDL assignment warning at sin_table.mem(2405): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2406) " "Verilog HDL assignment warning at sin_table.mem(2406): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2407) " "Verilog HDL assignment warning at sin_table.mem(2407): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2408) " "Verilog HDL assignment warning at sin_table.mem(2408): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2409) " "Verilog HDL assignment warning at sin_table.mem(2409): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2410) " "Verilog HDL assignment warning at sin_table.mem(2410): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2411) " "Verilog HDL assignment warning at sin_table.mem(2411): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2412) " "Verilog HDL assignment warning at sin_table.mem(2412): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2413) " "Verilog HDL assignment warning at sin_table.mem(2413): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2414) " "Verilog HDL assignment warning at sin_table.mem(2414): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2415) " "Verilog HDL assignment warning at sin_table.mem(2415): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2416) " "Verilog HDL assignment warning at sin_table.mem(2416): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2417) " "Verilog HDL assignment warning at sin_table.mem(2417): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2418) " "Verilog HDL assignment warning at sin_table.mem(2418): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2419) " "Verilog HDL assignment warning at sin_table.mem(2419): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2420) " "Verilog HDL assignment warning at sin_table.mem(2420): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2421) " "Verilog HDL assignment warning at sin_table.mem(2421): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2422) " "Verilog HDL assignment warning at sin_table.mem(2422): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2423) " "Verilog HDL assignment warning at sin_table.mem(2423): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2424) " "Verilog HDL assignment warning at sin_table.mem(2424): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2425) " "Verilog HDL assignment warning at sin_table.mem(2425): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2426) " "Verilog HDL assignment warning at sin_table.mem(2426): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2427) " "Verilog HDL assignment warning at sin_table.mem(2427): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2428) " "Verilog HDL assignment warning at sin_table.mem(2428): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2429) " "Verilog HDL assignment warning at sin_table.mem(2429): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2430) " "Verilog HDL assignment warning at sin_table.mem(2430): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2431) " "Verilog HDL assignment warning at sin_table.mem(2431): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2432) " "Verilog HDL assignment warning at sin_table.mem(2432): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2433) " "Verilog HDL assignment warning at sin_table.mem(2433): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2434) " "Verilog HDL assignment warning at sin_table.mem(2434): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2435) " "Verilog HDL assignment warning at sin_table.mem(2435): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2436) " "Verilog HDL assignment warning at sin_table.mem(2436): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2437) " "Verilog HDL assignment warning at sin_table.mem(2437): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2438) " "Verilog HDL assignment warning at sin_table.mem(2438): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2439) " "Verilog HDL assignment warning at sin_table.mem(2439): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2440) " "Verilog HDL assignment warning at sin_table.mem(2440): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2441) " "Verilog HDL assignment warning at sin_table.mem(2441): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2442) " "Verilog HDL assignment warning at sin_table.mem(2442): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2443) " "Verilog HDL assignment warning at sin_table.mem(2443): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2444) " "Verilog HDL assignment warning at sin_table.mem(2444): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2445) " "Verilog HDL assignment warning at sin_table.mem(2445): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2446) " "Verilog HDL assignment warning at sin_table.mem(2446): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2447) " "Verilog HDL assignment warning at sin_table.mem(2447): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2448) " "Verilog HDL assignment warning at sin_table.mem(2448): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2449) " "Verilog HDL assignment warning at sin_table.mem(2449): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2450) " "Verilog HDL assignment warning at sin_table.mem(2450): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2451) " "Verilog HDL assignment warning at sin_table.mem(2451): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2452) " "Verilog HDL assignment warning at sin_table.mem(2452): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2453) " "Verilog HDL assignment warning at sin_table.mem(2453): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2454) " "Verilog HDL assignment warning at sin_table.mem(2454): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2455) " "Verilog HDL assignment warning at sin_table.mem(2455): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2456) " "Verilog HDL assignment warning at sin_table.mem(2456): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2457) " "Verilog HDL assignment warning at sin_table.mem(2457): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2458) " "Verilog HDL assignment warning at sin_table.mem(2458): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2459) " "Verilog HDL assignment warning at sin_table.mem(2459): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2460) " "Verilog HDL assignment warning at sin_table.mem(2460): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2461) " "Verilog HDL assignment warning at sin_table.mem(2461): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2462) " "Verilog HDL assignment warning at sin_table.mem(2462): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2463) " "Verilog HDL assignment warning at sin_table.mem(2463): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2464) " "Verilog HDL assignment warning at sin_table.mem(2464): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2465) " "Verilog HDL assignment warning at sin_table.mem(2465): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2466) " "Verilog HDL assignment warning at sin_table.mem(2466): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2467) " "Verilog HDL assignment warning at sin_table.mem(2467): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2468) " "Verilog HDL assignment warning at sin_table.mem(2468): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2469) " "Verilog HDL assignment warning at sin_table.mem(2469): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2470) " "Verilog HDL assignment warning at sin_table.mem(2470): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2471) " "Verilog HDL assignment warning at sin_table.mem(2471): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2472) " "Verilog HDL assignment warning at sin_table.mem(2472): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2473) " "Verilog HDL assignment warning at sin_table.mem(2473): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2474) " "Verilog HDL assignment warning at sin_table.mem(2474): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2475) " "Verilog HDL assignment warning at sin_table.mem(2475): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2476) " "Verilog HDL assignment warning at sin_table.mem(2476): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2477) " "Verilog HDL assignment warning at sin_table.mem(2477): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2478) " "Verilog HDL assignment warning at sin_table.mem(2478): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2479) " "Verilog HDL assignment warning at sin_table.mem(2479): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2480) " "Verilog HDL assignment warning at sin_table.mem(2480): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2481) " "Verilog HDL assignment warning at sin_table.mem(2481): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2482) " "Verilog HDL assignment warning at sin_table.mem(2482): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2483) " "Verilog HDL assignment warning at sin_table.mem(2483): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2484) " "Verilog HDL assignment warning at sin_table.mem(2484): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2485) " "Verilog HDL assignment warning at sin_table.mem(2485): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2486) " "Verilog HDL assignment warning at sin_table.mem(2486): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2487) " "Verilog HDL assignment warning at sin_table.mem(2487): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2488) " "Verilog HDL assignment warning at sin_table.mem(2488): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2489) " "Verilog HDL assignment warning at sin_table.mem(2489): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2490) " "Verilog HDL assignment warning at sin_table.mem(2490): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2491) " "Verilog HDL assignment warning at sin_table.mem(2491): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2492) " "Verilog HDL assignment warning at sin_table.mem(2492): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2493) " "Verilog HDL assignment warning at sin_table.mem(2493): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2494) " "Verilog HDL assignment warning at sin_table.mem(2494): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2495) " "Verilog HDL assignment warning at sin_table.mem(2495): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2496) " "Verilog HDL assignment warning at sin_table.mem(2496): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2497) " "Verilog HDL assignment warning at sin_table.mem(2497): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2498) " "Verilog HDL assignment warning at sin_table.mem(2498): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2499) " "Verilog HDL assignment warning at sin_table.mem(2499): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2500) " "Verilog HDL assignment warning at sin_table.mem(2500): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2501) " "Verilog HDL assignment warning at sin_table.mem(2501): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2502) " "Verilog HDL assignment warning at sin_table.mem(2502): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2503) " "Verilog HDL assignment warning at sin_table.mem(2503): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2504) " "Verilog HDL assignment warning at sin_table.mem(2504): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2505) " "Verilog HDL assignment warning at sin_table.mem(2505): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2506) " "Verilog HDL assignment warning at sin_table.mem(2506): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2507) " "Verilog HDL assignment warning at sin_table.mem(2507): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2508) " "Verilog HDL assignment warning at sin_table.mem(2508): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2509) " "Verilog HDL assignment warning at sin_table.mem(2509): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2510) " "Verilog HDL assignment warning at sin_table.mem(2510): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2511) " "Verilog HDL assignment warning at sin_table.mem(2511): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2512) " "Verilog HDL assignment warning at sin_table.mem(2512): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2513) " "Verilog HDL assignment warning at sin_table.mem(2513): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2514) " "Verilog HDL assignment warning at sin_table.mem(2514): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2515) " "Verilog HDL assignment warning at sin_table.mem(2515): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2516) " "Verilog HDL assignment warning at sin_table.mem(2516): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2517) " "Verilog HDL assignment warning at sin_table.mem(2517): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2518) " "Verilog HDL assignment warning at sin_table.mem(2518): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2519) " "Verilog HDL assignment warning at sin_table.mem(2519): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2520) " "Verilog HDL assignment warning at sin_table.mem(2520): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2521) " "Verilog HDL assignment warning at sin_table.mem(2521): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2522) " "Verilog HDL assignment warning at sin_table.mem(2522): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2523) " "Verilog HDL assignment warning at sin_table.mem(2523): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2524) " "Verilog HDL assignment warning at sin_table.mem(2524): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2525) " "Verilog HDL assignment warning at sin_table.mem(2525): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2526) " "Verilog HDL assignment warning at sin_table.mem(2526): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2527) " "Verilog HDL assignment warning at sin_table.mem(2527): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2528) " "Verilog HDL assignment warning at sin_table.mem(2528): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2529) " "Verilog HDL assignment warning at sin_table.mem(2529): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2530) " "Verilog HDL assignment warning at sin_table.mem(2530): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2531) " "Verilog HDL assignment warning at sin_table.mem(2531): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2532) " "Verilog HDL assignment warning at sin_table.mem(2532): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2533) " "Verilog HDL assignment warning at sin_table.mem(2533): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2534) " "Verilog HDL assignment warning at sin_table.mem(2534): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2535) " "Verilog HDL assignment warning at sin_table.mem(2535): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2536) " "Verilog HDL assignment warning at sin_table.mem(2536): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2537) " "Verilog HDL assignment warning at sin_table.mem(2537): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2538) " "Verilog HDL assignment warning at sin_table.mem(2538): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2539) " "Verilog HDL assignment warning at sin_table.mem(2539): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2540) " "Verilog HDL assignment warning at sin_table.mem(2540): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2541) " "Verilog HDL assignment warning at sin_table.mem(2541): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2542) " "Verilog HDL assignment warning at sin_table.mem(2542): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2543) " "Verilog HDL assignment warning at sin_table.mem(2543): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2544) " "Verilog HDL assignment warning at sin_table.mem(2544): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2545) " "Verilog HDL assignment warning at sin_table.mem(2545): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2546) " "Verilog HDL assignment warning at sin_table.mem(2546): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2547) " "Verilog HDL assignment warning at sin_table.mem(2547): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2548) " "Verilog HDL assignment warning at sin_table.mem(2548): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2549) " "Verilog HDL assignment warning at sin_table.mem(2549): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2550) " "Verilog HDL assignment warning at sin_table.mem(2550): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2551) " "Verilog HDL assignment warning at sin_table.mem(2551): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2552) " "Verilog HDL assignment warning at sin_table.mem(2552): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2553) " "Verilog HDL assignment warning at sin_table.mem(2553): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2554) " "Verilog HDL assignment warning at sin_table.mem(2554): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2555) " "Verilog HDL assignment warning at sin_table.mem(2555): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2556) " "Verilog HDL assignment warning at sin_table.mem(2556): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2557) " "Verilog HDL assignment warning at sin_table.mem(2557): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2558) " "Verilog HDL assignment warning at sin_table.mem(2558): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2559) " "Verilog HDL assignment warning at sin_table.mem(2559): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2560) " "Verilog HDL assignment warning at sin_table.mem(2560): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2561) " "Verilog HDL assignment warning at sin_table.mem(2561): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2562) " "Verilog HDL assignment warning at sin_table.mem(2562): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2563) " "Verilog HDL assignment warning at sin_table.mem(2563): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2564) " "Verilog HDL assignment warning at sin_table.mem(2564): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2565) " "Verilog HDL assignment warning at sin_table.mem(2565): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2566) " "Verilog HDL assignment warning at sin_table.mem(2566): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2567) " "Verilog HDL assignment warning at sin_table.mem(2567): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2568) " "Verilog HDL assignment warning at sin_table.mem(2568): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2569) " "Verilog HDL assignment warning at sin_table.mem(2569): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2570) " "Verilog HDL assignment warning at sin_table.mem(2570): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2571) " "Verilog HDL assignment warning at sin_table.mem(2571): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2572) " "Verilog HDL assignment warning at sin_table.mem(2572): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2573) " "Verilog HDL assignment warning at sin_table.mem(2573): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2574) " "Verilog HDL assignment warning at sin_table.mem(2574): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2575) " "Verilog HDL assignment warning at sin_table.mem(2575): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2576) " "Verilog HDL assignment warning at sin_table.mem(2576): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2577) " "Verilog HDL assignment warning at sin_table.mem(2577): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2578) " "Verilog HDL assignment warning at sin_table.mem(2578): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2579) " "Verilog HDL assignment warning at sin_table.mem(2579): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2580) " "Verilog HDL assignment warning at sin_table.mem(2580): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2581) " "Verilog HDL assignment warning at sin_table.mem(2581): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2582) " "Verilog HDL assignment warning at sin_table.mem(2582): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2583) " "Verilog HDL assignment warning at sin_table.mem(2583): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899878 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2584) " "Verilog HDL assignment warning at sin_table.mem(2584): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2585) " "Verilog HDL assignment warning at sin_table.mem(2585): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2586) " "Verilog HDL assignment warning at sin_table.mem(2586): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2587) " "Verilog HDL assignment warning at sin_table.mem(2587): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2588) " "Verilog HDL assignment warning at sin_table.mem(2588): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2589) " "Verilog HDL assignment warning at sin_table.mem(2589): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2590) " "Verilog HDL assignment warning at sin_table.mem(2590): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2591) " "Verilog HDL assignment warning at sin_table.mem(2591): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2592) " "Verilog HDL assignment warning at sin_table.mem(2592): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2593) " "Verilog HDL assignment warning at sin_table.mem(2593): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2594) " "Verilog HDL assignment warning at sin_table.mem(2594): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2595) " "Verilog HDL assignment warning at sin_table.mem(2595): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2596) " "Verilog HDL assignment warning at sin_table.mem(2596): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2597) " "Verilog HDL assignment warning at sin_table.mem(2597): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2598) " "Verilog HDL assignment warning at sin_table.mem(2598): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2599) " "Verilog HDL assignment warning at sin_table.mem(2599): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2600) " "Verilog HDL assignment warning at sin_table.mem(2600): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2601) " "Verilog HDL assignment warning at sin_table.mem(2601): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2602) " "Verilog HDL assignment warning at sin_table.mem(2602): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2603) " "Verilog HDL assignment warning at sin_table.mem(2603): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2604) " "Verilog HDL assignment warning at sin_table.mem(2604): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2605) " "Verilog HDL assignment warning at sin_table.mem(2605): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2606) " "Verilog HDL assignment warning at sin_table.mem(2606): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2607) " "Verilog HDL assignment warning at sin_table.mem(2607): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2608) " "Verilog HDL assignment warning at sin_table.mem(2608): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2609) " "Verilog HDL assignment warning at sin_table.mem(2609): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2610) " "Verilog HDL assignment warning at sin_table.mem(2610): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2611) " "Verilog HDL assignment warning at sin_table.mem(2611): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2612) " "Verilog HDL assignment warning at sin_table.mem(2612): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2613) " "Verilog HDL assignment warning at sin_table.mem(2613): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2614) " "Verilog HDL assignment warning at sin_table.mem(2614): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2615) " "Verilog HDL assignment warning at sin_table.mem(2615): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2616) " "Verilog HDL assignment warning at sin_table.mem(2616): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2617) " "Verilog HDL assignment warning at sin_table.mem(2617): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2618) " "Verilog HDL assignment warning at sin_table.mem(2618): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2619) " "Verilog HDL assignment warning at sin_table.mem(2619): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2620) " "Verilog HDL assignment warning at sin_table.mem(2620): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2621) " "Verilog HDL assignment warning at sin_table.mem(2621): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2622) " "Verilog HDL assignment warning at sin_table.mem(2622): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2623) " "Verilog HDL assignment warning at sin_table.mem(2623): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2624) " "Verilog HDL assignment warning at sin_table.mem(2624): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2625) " "Verilog HDL assignment warning at sin_table.mem(2625): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2626) " "Verilog HDL assignment warning at sin_table.mem(2626): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2627) " "Verilog HDL assignment warning at sin_table.mem(2627): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2628) " "Verilog HDL assignment warning at sin_table.mem(2628): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2629) " "Verilog HDL assignment warning at sin_table.mem(2629): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2630) " "Verilog HDL assignment warning at sin_table.mem(2630): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2631) " "Verilog HDL assignment warning at sin_table.mem(2631): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2632) " "Verilog HDL assignment warning at sin_table.mem(2632): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2633) " "Verilog HDL assignment warning at sin_table.mem(2633): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2634) " "Verilog HDL assignment warning at sin_table.mem(2634): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2635) " "Verilog HDL assignment warning at sin_table.mem(2635): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2636) " "Verilog HDL assignment warning at sin_table.mem(2636): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2637) " "Verilog HDL assignment warning at sin_table.mem(2637): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2638) " "Verilog HDL assignment warning at sin_table.mem(2638): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2639) " "Verilog HDL assignment warning at sin_table.mem(2639): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2640) " "Verilog HDL assignment warning at sin_table.mem(2640): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2641) " "Verilog HDL assignment warning at sin_table.mem(2641): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2642) " "Verilog HDL assignment warning at sin_table.mem(2642): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2643) " "Verilog HDL assignment warning at sin_table.mem(2643): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2644) " "Verilog HDL assignment warning at sin_table.mem(2644): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2645) " "Verilog HDL assignment warning at sin_table.mem(2645): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2646) " "Verilog HDL assignment warning at sin_table.mem(2646): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2647) " "Verilog HDL assignment warning at sin_table.mem(2647): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2648) " "Verilog HDL assignment warning at sin_table.mem(2648): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2649) " "Verilog HDL assignment warning at sin_table.mem(2649): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2650) " "Verilog HDL assignment warning at sin_table.mem(2650): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2651) " "Verilog HDL assignment warning at sin_table.mem(2651): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2652) " "Verilog HDL assignment warning at sin_table.mem(2652): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2653) " "Verilog HDL assignment warning at sin_table.mem(2653): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2654) " "Verilog HDL assignment warning at sin_table.mem(2654): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2655) " "Verilog HDL assignment warning at sin_table.mem(2655): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2656) " "Verilog HDL assignment warning at sin_table.mem(2656): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2657) " "Verilog HDL assignment warning at sin_table.mem(2657): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2658) " "Verilog HDL assignment warning at sin_table.mem(2658): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2659) " "Verilog HDL assignment warning at sin_table.mem(2659): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2660) " "Verilog HDL assignment warning at sin_table.mem(2660): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2661) " "Verilog HDL assignment warning at sin_table.mem(2661): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2662) " "Verilog HDL assignment warning at sin_table.mem(2662): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2663) " "Verilog HDL assignment warning at sin_table.mem(2663): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2664) " "Verilog HDL assignment warning at sin_table.mem(2664): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2665) " "Verilog HDL assignment warning at sin_table.mem(2665): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2666) " "Verilog HDL assignment warning at sin_table.mem(2666): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2667) " "Verilog HDL assignment warning at sin_table.mem(2667): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2668) " "Verilog HDL assignment warning at sin_table.mem(2668): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2669) " "Verilog HDL assignment warning at sin_table.mem(2669): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2670) " "Verilog HDL assignment warning at sin_table.mem(2670): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2671) " "Verilog HDL assignment warning at sin_table.mem(2671): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2672) " "Verilog HDL assignment warning at sin_table.mem(2672): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2673) " "Verilog HDL assignment warning at sin_table.mem(2673): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2674) " "Verilog HDL assignment warning at sin_table.mem(2674): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2675) " "Verilog HDL assignment warning at sin_table.mem(2675): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2676) " "Verilog HDL assignment warning at sin_table.mem(2676): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2677) " "Verilog HDL assignment warning at sin_table.mem(2677): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2678) " "Verilog HDL assignment warning at sin_table.mem(2678): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2679) " "Verilog HDL assignment warning at sin_table.mem(2679): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2680) " "Verilog HDL assignment warning at sin_table.mem(2680): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2681) " "Verilog HDL assignment warning at sin_table.mem(2681): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2682) " "Verilog HDL assignment warning at sin_table.mem(2682): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2683) " "Verilog HDL assignment warning at sin_table.mem(2683): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2684) " "Verilog HDL assignment warning at sin_table.mem(2684): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2685) " "Verilog HDL assignment warning at sin_table.mem(2685): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2686) " "Verilog HDL assignment warning at sin_table.mem(2686): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2687) " "Verilog HDL assignment warning at sin_table.mem(2687): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2688) " "Verilog HDL assignment warning at sin_table.mem(2688): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2689) " "Verilog HDL assignment warning at sin_table.mem(2689): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2690) " "Verilog HDL assignment warning at sin_table.mem(2690): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2691) " "Verilog HDL assignment warning at sin_table.mem(2691): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2692) " "Verilog HDL assignment warning at sin_table.mem(2692): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2693) " "Verilog HDL assignment warning at sin_table.mem(2693): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2694) " "Verilog HDL assignment warning at sin_table.mem(2694): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2695) " "Verilog HDL assignment warning at sin_table.mem(2695): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2696) " "Verilog HDL assignment warning at sin_table.mem(2696): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2697) " "Verilog HDL assignment warning at sin_table.mem(2697): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2698) " "Verilog HDL assignment warning at sin_table.mem(2698): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2699) " "Verilog HDL assignment warning at sin_table.mem(2699): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2700) " "Verilog HDL assignment warning at sin_table.mem(2700): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2701) " "Verilog HDL assignment warning at sin_table.mem(2701): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2702) " "Verilog HDL assignment warning at sin_table.mem(2702): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2703) " "Verilog HDL assignment warning at sin_table.mem(2703): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2704) " "Verilog HDL assignment warning at sin_table.mem(2704): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2705) " "Verilog HDL assignment warning at sin_table.mem(2705): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2706) " "Verilog HDL assignment warning at sin_table.mem(2706): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2707) " "Verilog HDL assignment warning at sin_table.mem(2707): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2708) " "Verilog HDL assignment warning at sin_table.mem(2708): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2709) " "Verilog HDL assignment warning at sin_table.mem(2709): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2710) " "Verilog HDL assignment warning at sin_table.mem(2710): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2711) " "Verilog HDL assignment warning at sin_table.mem(2711): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2712) " "Verilog HDL assignment warning at sin_table.mem(2712): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2713) " "Verilog HDL assignment warning at sin_table.mem(2713): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2714) " "Verilog HDL assignment warning at sin_table.mem(2714): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2715) " "Verilog HDL assignment warning at sin_table.mem(2715): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2716) " "Verilog HDL assignment warning at sin_table.mem(2716): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2717) " "Verilog HDL assignment warning at sin_table.mem(2717): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2718) " "Verilog HDL assignment warning at sin_table.mem(2718): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2719) " "Verilog HDL assignment warning at sin_table.mem(2719): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2720) " "Verilog HDL assignment warning at sin_table.mem(2720): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2721) " "Verilog HDL assignment warning at sin_table.mem(2721): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2722) " "Verilog HDL assignment warning at sin_table.mem(2722): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2723) " "Verilog HDL assignment warning at sin_table.mem(2723): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2724) " "Verilog HDL assignment warning at sin_table.mem(2724): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2725) " "Verilog HDL assignment warning at sin_table.mem(2725): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2726) " "Verilog HDL assignment warning at sin_table.mem(2726): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2727) " "Verilog HDL assignment warning at sin_table.mem(2727): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2728) " "Verilog HDL assignment warning at sin_table.mem(2728): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2729) " "Verilog HDL assignment warning at sin_table.mem(2729): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2730) " "Verilog HDL assignment warning at sin_table.mem(2730): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2731) " "Verilog HDL assignment warning at sin_table.mem(2731): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2732) " "Verilog HDL assignment warning at sin_table.mem(2732): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2733) " "Verilog HDL assignment warning at sin_table.mem(2733): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2734) " "Verilog HDL assignment warning at sin_table.mem(2734): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2735) " "Verilog HDL assignment warning at sin_table.mem(2735): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2736) " "Verilog HDL assignment warning at sin_table.mem(2736): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2737) " "Verilog HDL assignment warning at sin_table.mem(2737): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2738) " "Verilog HDL assignment warning at sin_table.mem(2738): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2739) " "Verilog HDL assignment warning at sin_table.mem(2739): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2740) " "Verilog HDL assignment warning at sin_table.mem(2740): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2741) " "Verilog HDL assignment warning at sin_table.mem(2741): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2742) " "Verilog HDL assignment warning at sin_table.mem(2742): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2743) " "Verilog HDL assignment warning at sin_table.mem(2743): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2744) " "Verilog HDL assignment warning at sin_table.mem(2744): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2745) " "Verilog HDL assignment warning at sin_table.mem(2745): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2746) " "Verilog HDL assignment warning at sin_table.mem(2746): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2747) " "Verilog HDL assignment warning at sin_table.mem(2747): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2748) " "Verilog HDL assignment warning at sin_table.mem(2748): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2749) " "Verilog HDL assignment warning at sin_table.mem(2749): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2750) " "Verilog HDL assignment warning at sin_table.mem(2750): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2751) " "Verilog HDL assignment warning at sin_table.mem(2751): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2752) " "Verilog HDL assignment warning at sin_table.mem(2752): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2753) " "Verilog HDL assignment warning at sin_table.mem(2753): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2754) " "Verilog HDL assignment warning at sin_table.mem(2754): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2755) " "Verilog HDL assignment warning at sin_table.mem(2755): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2756) " "Verilog HDL assignment warning at sin_table.mem(2756): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2757) " "Verilog HDL assignment warning at sin_table.mem(2757): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2758) " "Verilog HDL assignment warning at sin_table.mem(2758): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2759) " "Verilog HDL assignment warning at sin_table.mem(2759): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2760) " "Verilog HDL assignment warning at sin_table.mem(2760): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2761) " "Verilog HDL assignment warning at sin_table.mem(2761): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2762) " "Verilog HDL assignment warning at sin_table.mem(2762): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2763) " "Verilog HDL assignment warning at sin_table.mem(2763): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2764) " "Verilog HDL assignment warning at sin_table.mem(2764): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2765) " "Verilog HDL assignment warning at sin_table.mem(2765): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2766) " "Verilog HDL assignment warning at sin_table.mem(2766): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2767) " "Verilog HDL assignment warning at sin_table.mem(2767): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2768) " "Verilog HDL assignment warning at sin_table.mem(2768): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2769) " "Verilog HDL assignment warning at sin_table.mem(2769): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2770) " "Verilog HDL assignment warning at sin_table.mem(2770): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2771) " "Verilog HDL assignment warning at sin_table.mem(2771): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2772) " "Verilog HDL assignment warning at sin_table.mem(2772): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2773) " "Verilog HDL assignment warning at sin_table.mem(2773): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2774) " "Verilog HDL assignment warning at sin_table.mem(2774): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2775) " "Verilog HDL assignment warning at sin_table.mem(2775): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2776) " "Verilog HDL assignment warning at sin_table.mem(2776): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2777) " "Verilog HDL assignment warning at sin_table.mem(2777): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2778) " "Verilog HDL assignment warning at sin_table.mem(2778): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2779) " "Verilog HDL assignment warning at sin_table.mem(2779): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2780) " "Verilog HDL assignment warning at sin_table.mem(2780): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2781) " "Verilog HDL assignment warning at sin_table.mem(2781): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2782) " "Verilog HDL assignment warning at sin_table.mem(2782): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2783) " "Verilog HDL assignment warning at sin_table.mem(2783): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2784) " "Verilog HDL assignment warning at sin_table.mem(2784): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2785) " "Verilog HDL assignment warning at sin_table.mem(2785): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2786) " "Verilog HDL assignment warning at sin_table.mem(2786): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2787) " "Verilog HDL assignment warning at sin_table.mem(2787): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2788) " "Verilog HDL assignment warning at sin_table.mem(2788): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2789) " "Verilog HDL assignment warning at sin_table.mem(2789): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2790) " "Verilog HDL assignment warning at sin_table.mem(2790): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2791) " "Verilog HDL assignment warning at sin_table.mem(2791): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2792) " "Verilog HDL assignment warning at sin_table.mem(2792): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2793) " "Verilog HDL assignment warning at sin_table.mem(2793): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2794) " "Verilog HDL assignment warning at sin_table.mem(2794): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2795) " "Verilog HDL assignment warning at sin_table.mem(2795): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2796) " "Verilog HDL assignment warning at sin_table.mem(2796): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2797) " "Verilog HDL assignment warning at sin_table.mem(2797): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2798) " "Verilog HDL assignment warning at sin_table.mem(2798): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2799) " "Verilog HDL assignment warning at sin_table.mem(2799): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2800) " "Verilog HDL assignment warning at sin_table.mem(2800): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2801) " "Verilog HDL assignment warning at sin_table.mem(2801): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2802) " "Verilog HDL assignment warning at sin_table.mem(2802): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2803) " "Verilog HDL assignment warning at sin_table.mem(2803): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2804) " "Verilog HDL assignment warning at sin_table.mem(2804): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2805) " "Verilog HDL assignment warning at sin_table.mem(2805): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2806) " "Verilog HDL assignment warning at sin_table.mem(2806): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2807) " "Verilog HDL assignment warning at sin_table.mem(2807): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2808) " "Verilog HDL assignment warning at sin_table.mem(2808): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2809) " "Verilog HDL assignment warning at sin_table.mem(2809): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2810) " "Verilog HDL assignment warning at sin_table.mem(2810): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2811) " "Verilog HDL assignment warning at sin_table.mem(2811): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2812) " "Verilog HDL assignment warning at sin_table.mem(2812): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2813) " "Verilog HDL assignment warning at sin_table.mem(2813): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2814) " "Verilog HDL assignment warning at sin_table.mem(2814): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2815) " "Verilog HDL assignment warning at sin_table.mem(2815): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2816) " "Verilog HDL assignment warning at sin_table.mem(2816): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2817) " "Verilog HDL assignment warning at sin_table.mem(2817): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2818) " "Verilog HDL assignment warning at sin_table.mem(2818): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2819) " "Verilog HDL assignment warning at sin_table.mem(2819): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2820) " "Verilog HDL assignment warning at sin_table.mem(2820): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2821) " "Verilog HDL assignment warning at sin_table.mem(2821): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2822) " "Verilog HDL assignment warning at sin_table.mem(2822): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2823) " "Verilog HDL assignment warning at sin_table.mem(2823): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2824) " "Verilog HDL assignment warning at sin_table.mem(2824): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2825) " "Verilog HDL assignment warning at sin_table.mem(2825): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2826) " "Verilog HDL assignment warning at sin_table.mem(2826): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2827) " "Verilog HDL assignment warning at sin_table.mem(2827): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2828) " "Verilog HDL assignment warning at sin_table.mem(2828): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2829) " "Verilog HDL assignment warning at sin_table.mem(2829): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2830) " "Verilog HDL assignment warning at sin_table.mem(2830): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2831) " "Verilog HDL assignment warning at sin_table.mem(2831): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2832) " "Verilog HDL assignment warning at sin_table.mem(2832): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2833) " "Verilog HDL assignment warning at sin_table.mem(2833): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2834) " "Verilog HDL assignment warning at sin_table.mem(2834): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2835) " "Verilog HDL assignment warning at sin_table.mem(2835): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2836) " "Verilog HDL assignment warning at sin_table.mem(2836): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2837) " "Verilog HDL assignment warning at sin_table.mem(2837): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2838) " "Verilog HDL assignment warning at sin_table.mem(2838): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2839) " "Verilog HDL assignment warning at sin_table.mem(2839): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2840) " "Verilog HDL assignment warning at sin_table.mem(2840): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2841) " "Verilog HDL assignment warning at sin_table.mem(2841): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2842) " "Verilog HDL assignment warning at sin_table.mem(2842): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2843) " "Verilog HDL assignment warning at sin_table.mem(2843): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2844) " "Verilog HDL assignment warning at sin_table.mem(2844): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2845) " "Verilog HDL assignment warning at sin_table.mem(2845): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2846) " "Verilog HDL assignment warning at sin_table.mem(2846): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2847) " "Verilog HDL assignment warning at sin_table.mem(2847): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2848) " "Verilog HDL assignment warning at sin_table.mem(2848): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2849) " "Verilog HDL assignment warning at sin_table.mem(2849): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2850) " "Verilog HDL assignment warning at sin_table.mem(2850): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2851) " "Verilog HDL assignment warning at sin_table.mem(2851): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2852) " "Verilog HDL assignment warning at sin_table.mem(2852): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2853) " "Verilog HDL assignment warning at sin_table.mem(2853): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2854) " "Verilog HDL assignment warning at sin_table.mem(2854): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2855) " "Verilog HDL assignment warning at sin_table.mem(2855): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2856) " "Verilog HDL assignment warning at sin_table.mem(2856): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2857) " "Verilog HDL assignment warning at sin_table.mem(2857): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2858) " "Verilog HDL assignment warning at sin_table.mem(2858): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2859) " "Verilog HDL assignment warning at sin_table.mem(2859): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2860) " "Verilog HDL assignment warning at sin_table.mem(2860): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2861) " "Verilog HDL assignment warning at sin_table.mem(2861): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2862) " "Verilog HDL assignment warning at sin_table.mem(2862): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2863) " "Verilog HDL assignment warning at sin_table.mem(2863): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2864) " "Verilog HDL assignment warning at sin_table.mem(2864): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2865) " "Verilog HDL assignment warning at sin_table.mem(2865): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2866) " "Verilog HDL assignment warning at sin_table.mem(2866): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2867) " "Verilog HDL assignment warning at sin_table.mem(2867): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2868) " "Verilog HDL assignment warning at sin_table.mem(2868): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2869) " "Verilog HDL assignment warning at sin_table.mem(2869): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2870) " "Verilog HDL assignment warning at sin_table.mem(2870): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2871) " "Verilog HDL assignment warning at sin_table.mem(2871): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2872) " "Verilog HDL assignment warning at sin_table.mem(2872): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2873) " "Verilog HDL assignment warning at sin_table.mem(2873): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2874) " "Verilog HDL assignment warning at sin_table.mem(2874): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2875) " "Verilog HDL assignment warning at sin_table.mem(2875): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2876) " "Verilog HDL assignment warning at sin_table.mem(2876): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2877) " "Verilog HDL assignment warning at sin_table.mem(2877): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2878) " "Verilog HDL assignment warning at sin_table.mem(2878): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2879) " "Verilog HDL assignment warning at sin_table.mem(2879): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2880) " "Verilog HDL assignment warning at sin_table.mem(2880): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2881) " "Verilog HDL assignment warning at sin_table.mem(2881): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2882) " "Verilog HDL assignment warning at sin_table.mem(2882): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2883) " "Verilog HDL assignment warning at sin_table.mem(2883): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2884) " "Verilog HDL assignment warning at sin_table.mem(2884): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2885) " "Verilog HDL assignment warning at sin_table.mem(2885): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2886) " "Verilog HDL assignment warning at sin_table.mem(2886): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2887) " "Verilog HDL assignment warning at sin_table.mem(2887): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2888) " "Verilog HDL assignment warning at sin_table.mem(2888): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2889) " "Verilog HDL assignment warning at sin_table.mem(2889): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2890) " "Verilog HDL assignment warning at sin_table.mem(2890): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2891) " "Verilog HDL assignment warning at sin_table.mem(2891): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2892) " "Verilog HDL assignment warning at sin_table.mem(2892): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2893) " "Verilog HDL assignment warning at sin_table.mem(2893): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2894) " "Verilog HDL assignment warning at sin_table.mem(2894): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2895) " "Verilog HDL assignment warning at sin_table.mem(2895): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2896) " "Verilog HDL assignment warning at sin_table.mem(2896): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2897) " "Verilog HDL assignment warning at sin_table.mem(2897): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2898) " "Verilog HDL assignment warning at sin_table.mem(2898): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2899) " "Verilog HDL assignment warning at sin_table.mem(2899): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2900) " "Verilog HDL assignment warning at sin_table.mem(2900): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2901) " "Verilog HDL assignment warning at sin_table.mem(2901): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2902) " "Verilog HDL assignment warning at sin_table.mem(2902): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2903) " "Verilog HDL assignment warning at sin_table.mem(2903): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2904) " "Verilog HDL assignment warning at sin_table.mem(2904): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2905) " "Verilog HDL assignment warning at sin_table.mem(2905): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2906) " "Verilog HDL assignment warning at sin_table.mem(2906): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2907) " "Verilog HDL assignment warning at sin_table.mem(2907): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2908) " "Verilog HDL assignment warning at sin_table.mem(2908): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2909) " "Verilog HDL assignment warning at sin_table.mem(2909): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2910) " "Verilog HDL assignment warning at sin_table.mem(2910): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2911) " "Verilog HDL assignment warning at sin_table.mem(2911): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2912) " "Verilog HDL assignment warning at sin_table.mem(2912): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2913) " "Verilog HDL assignment warning at sin_table.mem(2913): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2914) " "Verilog HDL assignment warning at sin_table.mem(2914): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2915) " "Verilog HDL assignment warning at sin_table.mem(2915): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2916) " "Verilog HDL assignment warning at sin_table.mem(2916): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2917) " "Verilog HDL assignment warning at sin_table.mem(2917): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2918) " "Verilog HDL assignment warning at sin_table.mem(2918): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2919) " "Verilog HDL assignment warning at sin_table.mem(2919): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2920) " "Verilog HDL assignment warning at sin_table.mem(2920): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2921) " "Verilog HDL assignment warning at sin_table.mem(2921): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2922) " "Verilog HDL assignment warning at sin_table.mem(2922): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2923) " "Verilog HDL assignment warning at sin_table.mem(2923): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2924) " "Verilog HDL assignment warning at sin_table.mem(2924): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2925) " "Verilog HDL assignment warning at sin_table.mem(2925): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2926) " "Verilog HDL assignment warning at sin_table.mem(2926): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2927) " "Verilog HDL assignment warning at sin_table.mem(2927): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2928) " "Verilog HDL assignment warning at sin_table.mem(2928): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2929) " "Verilog HDL assignment warning at sin_table.mem(2929): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2930) " "Verilog HDL assignment warning at sin_table.mem(2930): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2931) " "Verilog HDL assignment warning at sin_table.mem(2931): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2932) " "Verilog HDL assignment warning at sin_table.mem(2932): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2933) " "Verilog HDL assignment warning at sin_table.mem(2933): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2934) " "Verilog HDL assignment warning at sin_table.mem(2934): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2935) " "Verilog HDL assignment warning at sin_table.mem(2935): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2936) " "Verilog HDL assignment warning at sin_table.mem(2936): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2937) " "Verilog HDL assignment warning at sin_table.mem(2937): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2938) " "Verilog HDL assignment warning at sin_table.mem(2938): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2939) " "Verilog HDL assignment warning at sin_table.mem(2939): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2940) " "Verilog HDL assignment warning at sin_table.mem(2940): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2941) " "Verilog HDL assignment warning at sin_table.mem(2941): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2942) " "Verilog HDL assignment warning at sin_table.mem(2942): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2943) " "Verilog HDL assignment warning at sin_table.mem(2943): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2944) " "Verilog HDL assignment warning at sin_table.mem(2944): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2945) " "Verilog HDL assignment warning at sin_table.mem(2945): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2946) " "Verilog HDL assignment warning at sin_table.mem(2946): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2947) " "Verilog HDL assignment warning at sin_table.mem(2947): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2948) " "Verilog HDL assignment warning at sin_table.mem(2948): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2949) " "Verilog HDL assignment warning at sin_table.mem(2949): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2950) " "Verilog HDL assignment warning at sin_table.mem(2950): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2951) " "Verilog HDL assignment warning at sin_table.mem(2951): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2952) " "Verilog HDL assignment warning at sin_table.mem(2952): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2953) " "Verilog HDL assignment warning at sin_table.mem(2953): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2954) " "Verilog HDL assignment warning at sin_table.mem(2954): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2955) " "Verilog HDL assignment warning at sin_table.mem(2955): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2956) " "Verilog HDL assignment warning at sin_table.mem(2956): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2957) " "Verilog HDL assignment warning at sin_table.mem(2957): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2958) " "Verilog HDL assignment warning at sin_table.mem(2958): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2959) " "Verilog HDL assignment warning at sin_table.mem(2959): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2960) " "Verilog HDL assignment warning at sin_table.mem(2960): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2961) " "Verilog HDL assignment warning at sin_table.mem(2961): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2962) " "Verilog HDL assignment warning at sin_table.mem(2962): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2963) " "Verilog HDL assignment warning at sin_table.mem(2963): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2964) " "Verilog HDL assignment warning at sin_table.mem(2964): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2965) " "Verilog HDL assignment warning at sin_table.mem(2965): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2966) " "Verilog HDL assignment warning at sin_table.mem(2966): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2967) " "Verilog HDL assignment warning at sin_table.mem(2967): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2968) " "Verilog HDL assignment warning at sin_table.mem(2968): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2969) " "Verilog HDL assignment warning at sin_table.mem(2969): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2970) " "Verilog HDL assignment warning at sin_table.mem(2970): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2971) " "Verilog HDL assignment warning at sin_table.mem(2971): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2972) " "Verilog HDL assignment warning at sin_table.mem(2972): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2973) " "Verilog HDL assignment warning at sin_table.mem(2973): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2974) " "Verilog HDL assignment warning at sin_table.mem(2974): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2975) " "Verilog HDL assignment warning at sin_table.mem(2975): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2976) " "Verilog HDL assignment warning at sin_table.mem(2976): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2977) " "Verilog HDL assignment warning at sin_table.mem(2977): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2978) " "Verilog HDL assignment warning at sin_table.mem(2978): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2979) " "Verilog HDL assignment warning at sin_table.mem(2979): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2980) " "Verilog HDL assignment warning at sin_table.mem(2980): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2981) " "Verilog HDL assignment warning at sin_table.mem(2981): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2982) " "Verilog HDL assignment warning at sin_table.mem(2982): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2983) " "Verilog HDL assignment warning at sin_table.mem(2983): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2984) " "Verilog HDL assignment warning at sin_table.mem(2984): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2985) " "Verilog HDL assignment warning at sin_table.mem(2985): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2986) " "Verilog HDL assignment warning at sin_table.mem(2986): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2987) " "Verilog HDL assignment warning at sin_table.mem(2987): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2988) " "Verilog HDL assignment warning at sin_table.mem(2988): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2989) " "Verilog HDL assignment warning at sin_table.mem(2989): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2990) " "Verilog HDL assignment warning at sin_table.mem(2990): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2991) " "Verilog HDL assignment warning at sin_table.mem(2991): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2992) " "Verilog HDL assignment warning at sin_table.mem(2992): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2993) " "Verilog HDL assignment warning at sin_table.mem(2993): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2994) " "Verilog HDL assignment warning at sin_table.mem(2994): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2995) " "Verilog HDL assignment warning at sin_table.mem(2995): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2996) " "Verilog HDL assignment warning at sin_table.mem(2996): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2997) " "Verilog HDL assignment warning at sin_table.mem(2997): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2998) " "Verilog HDL assignment warning at sin_table.mem(2998): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(2999) " "Verilog HDL assignment warning at sin_table.mem(2999): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 2999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3000) " "Verilog HDL assignment warning at sin_table.mem(3000): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3001) " "Verilog HDL assignment warning at sin_table.mem(3001): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3002) " "Verilog HDL assignment warning at sin_table.mem(3002): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3003) " "Verilog HDL assignment warning at sin_table.mem(3003): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3004) " "Verilog HDL assignment warning at sin_table.mem(3004): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3005) " "Verilog HDL assignment warning at sin_table.mem(3005): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3006) " "Verilog HDL assignment warning at sin_table.mem(3006): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3007) " "Verilog HDL assignment warning at sin_table.mem(3007): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3008) " "Verilog HDL assignment warning at sin_table.mem(3008): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3009) " "Verilog HDL assignment warning at sin_table.mem(3009): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3010) " "Verilog HDL assignment warning at sin_table.mem(3010): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3011) " "Verilog HDL assignment warning at sin_table.mem(3011): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3012) " "Verilog HDL assignment warning at sin_table.mem(3012): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3013) " "Verilog HDL assignment warning at sin_table.mem(3013): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3014) " "Verilog HDL assignment warning at sin_table.mem(3014): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3015) " "Verilog HDL assignment warning at sin_table.mem(3015): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3016) " "Verilog HDL assignment warning at sin_table.mem(3016): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3017) " "Verilog HDL assignment warning at sin_table.mem(3017): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3018) " "Verilog HDL assignment warning at sin_table.mem(3018): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3019) " "Verilog HDL assignment warning at sin_table.mem(3019): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3020) " "Verilog HDL assignment warning at sin_table.mem(3020): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3021) " "Verilog HDL assignment warning at sin_table.mem(3021): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3022) " "Verilog HDL assignment warning at sin_table.mem(3022): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3023) " "Verilog HDL assignment warning at sin_table.mem(3023): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3024) " "Verilog HDL assignment warning at sin_table.mem(3024): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3025) " "Verilog HDL assignment warning at sin_table.mem(3025): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3026) " "Verilog HDL assignment warning at sin_table.mem(3026): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3027) " "Verilog HDL assignment warning at sin_table.mem(3027): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3028) " "Verilog HDL assignment warning at sin_table.mem(3028): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3029) " "Verilog HDL assignment warning at sin_table.mem(3029): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3030) " "Verilog HDL assignment warning at sin_table.mem(3030): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3031) " "Verilog HDL assignment warning at sin_table.mem(3031): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3032) " "Verilog HDL assignment warning at sin_table.mem(3032): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3033) " "Verilog HDL assignment warning at sin_table.mem(3033): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3034) " "Verilog HDL assignment warning at sin_table.mem(3034): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3035) " "Verilog HDL assignment warning at sin_table.mem(3035): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3036) " "Verilog HDL assignment warning at sin_table.mem(3036): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3037) " "Verilog HDL assignment warning at sin_table.mem(3037): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3038) " "Verilog HDL assignment warning at sin_table.mem(3038): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3039) " "Verilog HDL assignment warning at sin_table.mem(3039): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3040) " "Verilog HDL assignment warning at sin_table.mem(3040): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3041) " "Verilog HDL assignment warning at sin_table.mem(3041): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3042) " "Verilog HDL assignment warning at sin_table.mem(3042): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3043) " "Verilog HDL assignment warning at sin_table.mem(3043): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3044) " "Verilog HDL assignment warning at sin_table.mem(3044): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3045) " "Verilog HDL assignment warning at sin_table.mem(3045): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3046) " "Verilog HDL assignment warning at sin_table.mem(3046): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3047) " "Verilog HDL assignment warning at sin_table.mem(3047): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3048) " "Verilog HDL assignment warning at sin_table.mem(3048): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3049) " "Verilog HDL assignment warning at sin_table.mem(3049): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3050) " "Verilog HDL assignment warning at sin_table.mem(3050): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3051) " "Verilog HDL assignment warning at sin_table.mem(3051): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3052) " "Verilog HDL assignment warning at sin_table.mem(3052): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3053) " "Verilog HDL assignment warning at sin_table.mem(3053): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3054) " "Verilog HDL assignment warning at sin_table.mem(3054): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3055) " "Verilog HDL assignment warning at sin_table.mem(3055): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3056) " "Verilog HDL assignment warning at sin_table.mem(3056): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3057) " "Verilog HDL assignment warning at sin_table.mem(3057): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3058) " "Verilog HDL assignment warning at sin_table.mem(3058): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3059) " "Verilog HDL assignment warning at sin_table.mem(3059): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3060) " "Verilog HDL assignment warning at sin_table.mem(3060): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3061) " "Verilog HDL assignment warning at sin_table.mem(3061): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3062) " "Verilog HDL assignment warning at sin_table.mem(3062): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3063) " "Verilog HDL assignment warning at sin_table.mem(3063): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3064) " "Verilog HDL assignment warning at sin_table.mem(3064): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3065) " "Verilog HDL assignment warning at sin_table.mem(3065): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3066) " "Verilog HDL assignment warning at sin_table.mem(3066): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3067) " "Verilog HDL assignment warning at sin_table.mem(3067): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3068) " "Verilog HDL assignment warning at sin_table.mem(3068): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3069) " "Verilog HDL assignment warning at sin_table.mem(3069): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3070) " "Verilog HDL assignment warning at sin_table.mem(3070): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3071) " "Verilog HDL assignment warning at sin_table.mem(3071): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3072) " "Verilog HDL assignment warning at sin_table.mem(3072): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3073) " "Verilog HDL assignment warning at sin_table.mem(3073): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3074) " "Verilog HDL assignment warning at sin_table.mem(3074): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3075) " "Verilog HDL assignment warning at sin_table.mem(3075): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3076) " "Verilog HDL assignment warning at sin_table.mem(3076): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3077) " "Verilog HDL assignment warning at sin_table.mem(3077): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3078) " "Verilog HDL assignment warning at sin_table.mem(3078): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3079) " "Verilog HDL assignment warning at sin_table.mem(3079): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3080) " "Verilog HDL assignment warning at sin_table.mem(3080): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3081) " "Verilog HDL assignment warning at sin_table.mem(3081): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3082) " "Verilog HDL assignment warning at sin_table.mem(3082): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3083) " "Verilog HDL assignment warning at sin_table.mem(3083): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3084) " "Verilog HDL assignment warning at sin_table.mem(3084): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3085) " "Verilog HDL assignment warning at sin_table.mem(3085): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3086) " "Verilog HDL assignment warning at sin_table.mem(3086): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3087) " "Verilog HDL assignment warning at sin_table.mem(3087): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3088) " "Verilog HDL assignment warning at sin_table.mem(3088): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3089) " "Verilog HDL assignment warning at sin_table.mem(3089): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3090) " "Verilog HDL assignment warning at sin_table.mem(3090): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3091) " "Verilog HDL assignment warning at sin_table.mem(3091): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3092) " "Verilog HDL assignment warning at sin_table.mem(3092): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3093) " "Verilog HDL assignment warning at sin_table.mem(3093): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3094) " "Verilog HDL assignment warning at sin_table.mem(3094): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3095) " "Verilog HDL assignment warning at sin_table.mem(3095): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3096) " "Verilog HDL assignment warning at sin_table.mem(3096): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3097) " "Verilog HDL assignment warning at sin_table.mem(3097): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3098) " "Verilog HDL assignment warning at sin_table.mem(3098): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3099) " "Verilog HDL assignment warning at sin_table.mem(3099): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3100) " "Verilog HDL assignment warning at sin_table.mem(3100): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3101) " "Verilog HDL assignment warning at sin_table.mem(3101): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3102) " "Verilog HDL assignment warning at sin_table.mem(3102): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3103) " "Verilog HDL assignment warning at sin_table.mem(3103): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3104) " "Verilog HDL assignment warning at sin_table.mem(3104): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3105) " "Verilog HDL assignment warning at sin_table.mem(3105): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3106) " "Verilog HDL assignment warning at sin_table.mem(3106): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3107) " "Verilog HDL assignment warning at sin_table.mem(3107): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3108) " "Verilog HDL assignment warning at sin_table.mem(3108): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3109) " "Verilog HDL assignment warning at sin_table.mem(3109): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3110) " "Verilog HDL assignment warning at sin_table.mem(3110): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3111) " "Verilog HDL assignment warning at sin_table.mem(3111): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3112) " "Verilog HDL assignment warning at sin_table.mem(3112): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3113) " "Verilog HDL assignment warning at sin_table.mem(3113): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3114) " "Verilog HDL assignment warning at sin_table.mem(3114): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3115) " "Verilog HDL assignment warning at sin_table.mem(3115): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3116) " "Verilog HDL assignment warning at sin_table.mem(3116): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3117) " "Verilog HDL assignment warning at sin_table.mem(3117): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3118) " "Verilog HDL assignment warning at sin_table.mem(3118): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3119) " "Verilog HDL assignment warning at sin_table.mem(3119): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3120) " "Verilog HDL assignment warning at sin_table.mem(3120): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3121) " "Verilog HDL assignment warning at sin_table.mem(3121): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3122) " "Verilog HDL assignment warning at sin_table.mem(3122): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3123) " "Verilog HDL assignment warning at sin_table.mem(3123): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3124) " "Verilog HDL assignment warning at sin_table.mem(3124): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3125) " "Verilog HDL assignment warning at sin_table.mem(3125): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3126) " "Verilog HDL assignment warning at sin_table.mem(3126): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3127) " "Verilog HDL assignment warning at sin_table.mem(3127): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3128) " "Verilog HDL assignment warning at sin_table.mem(3128): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3129) " "Verilog HDL assignment warning at sin_table.mem(3129): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3130) " "Verilog HDL assignment warning at sin_table.mem(3130): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3131) " "Verilog HDL assignment warning at sin_table.mem(3131): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3132) " "Verilog HDL assignment warning at sin_table.mem(3132): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3133) " "Verilog HDL assignment warning at sin_table.mem(3133): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3134) " "Verilog HDL assignment warning at sin_table.mem(3134): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3135) " "Verilog HDL assignment warning at sin_table.mem(3135): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3136) " "Verilog HDL assignment warning at sin_table.mem(3136): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3137) " "Verilog HDL assignment warning at sin_table.mem(3137): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3138) " "Verilog HDL assignment warning at sin_table.mem(3138): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3139) " "Verilog HDL assignment warning at sin_table.mem(3139): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3140) " "Verilog HDL assignment warning at sin_table.mem(3140): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3141) " "Verilog HDL assignment warning at sin_table.mem(3141): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3142) " "Verilog HDL assignment warning at sin_table.mem(3142): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3143) " "Verilog HDL assignment warning at sin_table.mem(3143): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3144) " "Verilog HDL assignment warning at sin_table.mem(3144): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3145) " "Verilog HDL assignment warning at sin_table.mem(3145): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3146) " "Verilog HDL assignment warning at sin_table.mem(3146): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3147) " "Verilog HDL assignment warning at sin_table.mem(3147): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899893 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3148) " "Verilog HDL assignment warning at sin_table.mem(3148): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3149) " "Verilog HDL assignment warning at sin_table.mem(3149): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3150) " "Verilog HDL assignment warning at sin_table.mem(3150): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3151) " "Verilog HDL assignment warning at sin_table.mem(3151): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3152) " "Verilog HDL assignment warning at sin_table.mem(3152): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3153) " "Verilog HDL assignment warning at sin_table.mem(3153): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3154) " "Verilog HDL assignment warning at sin_table.mem(3154): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3155) " "Verilog HDL assignment warning at sin_table.mem(3155): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3156) " "Verilog HDL assignment warning at sin_table.mem(3156): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3157) " "Verilog HDL assignment warning at sin_table.mem(3157): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3158) " "Verilog HDL assignment warning at sin_table.mem(3158): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3159) " "Verilog HDL assignment warning at sin_table.mem(3159): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3160) " "Verilog HDL assignment warning at sin_table.mem(3160): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3161) " "Verilog HDL assignment warning at sin_table.mem(3161): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3162) " "Verilog HDL assignment warning at sin_table.mem(3162): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3163) " "Verilog HDL assignment warning at sin_table.mem(3163): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3164) " "Verilog HDL assignment warning at sin_table.mem(3164): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3165) " "Verilog HDL assignment warning at sin_table.mem(3165): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3166) " "Verilog HDL assignment warning at sin_table.mem(3166): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3167) " "Verilog HDL assignment warning at sin_table.mem(3167): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3168) " "Verilog HDL assignment warning at sin_table.mem(3168): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3169) " "Verilog HDL assignment warning at sin_table.mem(3169): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3170) " "Verilog HDL assignment warning at sin_table.mem(3170): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3171) " "Verilog HDL assignment warning at sin_table.mem(3171): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3172) " "Verilog HDL assignment warning at sin_table.mem(3172): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3173) " "Verilog HDL assignment warning at sin_table.mem(3173): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3174) " "Verilog HDL assignment warning at sin_table.mem(3174): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3175) " "Verilog HDL assignment warning at sin_table.mem(3175): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3176) " "Verilog HDL assignment warning at sin_table.mem(3176): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3177) " "Verilog HDL assignment warning at sin_table.mem(3177): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3178) " "Verilog HDL assignment warning at sin_table.mem(3178): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3179) " "Verilog HDL assignment warning at sin_table.mem(3179): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3180) " "Verilog HDL assignment warning at sin_table.mem(3180): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3181) " "Verilog HDL assignment warning at sin_table.mem(3181): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3182) " "Verilog HDL assignment warning at sin_table.mem(3182): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3183) " "Verilog HDL assignment warning at sin_table.mem(3183): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3184) " "Verilog HDL assignment warning at sin_table.mem(3184): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3185) " "Verilog HDL assignment warning at sin_table.mem(3185): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3186) " "Verilog HDL assignment warning at sin_table.mem(3186): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3187) " "Verilog HDL assignment warning at sin_table.mem(3187): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3188) " "Verilog HDL assignment warning at sin_table.mem(3188): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3189) " "Verilog HDL assignment warning at sin_table.mem(3189): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3190) " "Verilog HDL assignment warning at sin_table.mem(3190): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3191) " "Verilog HDL assignment warning at sin_table.mem(3191): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3192) " "Verilog HDL assignment warning at sin_table.mem(3192): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3193) " "Verilog HDL assignment warning at sin_table.mem(3193): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3194) " "Verilog HDL assignment warning at sin_table.mem(3194): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3195) " "Verilog HDL assignment warning at sin_table.mem(3195): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3196) " "Verilog HDL assignment warning at sin_table.mem(3196): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3197) " "Verilog HDL assignment warning at sin_table.mem(3197): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3198) " "Verilog HDL assignment warning at sin_table.mem(3198): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3199) " "Verilog HDL assignment warning at sin_table.mem(3199): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3200) " "Verilog HDL assignment warning at sin_table.mem(3200): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3201) " "Verilog HDL assignment warning at sin_table.mem(3201): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3202) " "Verilog HDL assignment warning at sin_table.mem(3202): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3203) " "Verilog HDL assignment warning at sin_table.mem(3203): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3204) " "Verilog HDL assignment warning at sin_table.mem(3204): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3205) " "Verilog HDL assignment warning at sin_table.mem(3205): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3206) " "Verilog HDL assignment warning at sin_table.mem(3206): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3207) " "Verilog HDL assignment warning at sin_table.mem(3207): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3208) " "Verilog HDL assignment warning at sin_table.mem(3208): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3209) " "Verilog HDL assignment warning at sin_table.mem(3209): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3210) " "Verilog HDL assignment warning at sin_table.mem(3210): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3211) " "Verilog HDL assignment warning at sin_table.mem(3211): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3212) " "Verilog HDL assignment warning at sin_table.mem(3212): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3213) " "Verilog HDL assignment warning at sin_table.mem(3213): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3214) " "Verilog HDL assignment warning at sin_table.mem(3214): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3215) " "Verilog HDL assignment warning at sin_table.mem(3215): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3216) " "Verilog HDL assignment warning at sin_table.mem(3216): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3217) " "Verilog HDL assignment warning at sin_table.mem(3217): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3218) " "Verilog HDL assignment warning at sin_table.mem(3218): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3219) " "Verilog HDL assignment warning at sin_table.mem(3219): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3220) " "Verilog HDL assignment warning at sin_table.mem(3220): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3221) " "Verilog HDL assignment warning at sin_table.mem(3221): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3222) " "Verilog HDL assignment warning at sin_table.mem(3222): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3223) " "Verilog HDL assignment warning at sin_table.mem(3223): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3224) " "Verilog HDL assignment warning at sin_table.mem(3224): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3225) " "Verilog HDL assignment warning at sin_table.mem(3225): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3226) " "Verilog HDL assignment warning at sin_table.mem(3226): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3227) " "Verilog HDL assignment warning at sin_table.mem(3227): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3228) " "Verilog HDL assignment warning at sin_table.mem(3228): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3229) " "Verilog HDL assignment warning at sin_table.mem(3229): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3230) " "Verilog HDL assignment warning at sin_table.mem(3230): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3231) " "Verilog HDL assignment warning at sin_table.mem(3231): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3232) " "Verilog HDL assignment warning at sin_table.mem(3232): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3233) " "Verilog HDL assignment warning at sin_table.mem(3233): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3234) " "Verilog HDL assignment warning at sin_table.mem(3234): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3235) " "Verilog HDL assignment warning at sin_table.mem(3235): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3236) " "Verilog HDL assignment warning at sin_table.mem(3236): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3237) " "Verilog HDL assignment warning at sin_table.mem(3237): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3238) " "Verilog HDL assignment warning at sin_table.mem(3238): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3239) " "Verilog HDL assignment warning at sin_table.mem(3239): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3240) " "Verilog HDL assignment warning at sin_table.mem(3240): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3241) " "Verilog HDL assignment warning at sin_table.mem(3241): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3242) " "Verilog HDL assignment warning at sin_table.mem(3242): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3243) " "Verilog HDL assignment warning at sin_table.mem(3243): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3244) " "Verilog HDL assignment warning at sin_table.mem(3244): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3245) " "Verilog HDL assignment warning at sin_table.mem(3245): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3246) " "Verilog HDL assignment warning at sin_table.mem(3246): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3247) " "Verilog HDL assignment warning at sin_table.mem(3247): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3248) " "Verilog HDL assignment warning at sin_table.mem(3248): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3249) " "Verilog HDL assignment warning at sin_table.mem(3249): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3250) " "Verilog HDL assignment warning at sin_table.mem(3250): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3251) " "Verilog HDL assignment warning at sin_table.mem(3251): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3252) " "Verilog HDL assignment warning at sin_table.mem(3252): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3253) " "Verilog HDL assignment warning at sin_table.mem(3253): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3254) " "Verilog HDL assignment warning at sin_table.mem(3254): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3255) " "Verilog HDL assignment warning at sin_table.mem(3255): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3256) " "Verilog HDL assignment warning at sin_table.mem(3256): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3257) " "Verilog HDL assignment warning at sin_table.mem(3257): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3258) " "Verilog HDL assignment warning at sin_table.mem(3258): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3259) " "Verilog HDL assignment warning at sin_table.mem(3259): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3260) " "Verilog HDL assignment warning at sin_table.mem(3260): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3261) " "Verilog HDL assignment warning at sin_table.mem(3261): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3262) " "Verilog HDL assignment warning at sin_table.mem(3262): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3263) " "Verilog HDL assignment warning at sin_table.mem(3263): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3264) " "Verilog HDL assignment warning at sin_table.mem(3264): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3265) " "Verilog HDL assignment warning at sin_table.mem(3265): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3266) " "Verilog HDL assignment warning at sin_table.mem(3266): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3267) " "Verilog HDL assignment warning at sin_table.mem(3267): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3268) " "Verilog HDL assignment warning at sin_table.mem(3268): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3269) " "Verilog HDL assignment warning at sin_table.mem(3269): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3270) " "Verilog HDL assignment warning at sin_table.mem(3270): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3271) " "Verilog HDL assignment warning at sin_table.mem(3271): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3272) " "Verilog HDL assignment warning at sin_table.mem(3272): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3273) " "Verilog HDL assignment warning at sin_table.mem(3273): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3274) " "Verilog HDL assignment warning at sin_table.mem(3274): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3275) " "Verilog HDL assignment warning at sin_table.mem(3275): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3276) " "Verilog HDL assignment warning at sin_table.mem(3276): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3277) " "Verilog HDL assignment warning at sin_table.mem(3277): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3278) " "Verilog HDL assignment warning at sin_table.mem(3278): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3279) " "Verilog HDL assignment warning at sin_table.mem(3279): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3280) " "Verilog HDL assignment warning at sin_table.mem(3280): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3281) " "Verilog HDL assignment warning at sin_table.mem(3281): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3282) " "Verilog HDL assignment warning at sin_table.mem(3282): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3283) " "Verilog HDL assignment warning at sin_table.mem(3283): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3284) " "Verilog HDL assignment warning at sin_table.mem(3284): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3285) " "Verilog HDL assignment warning at sin_table.mem(3285): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3286) " "Verilog HDL assignment warning at sin_table.mem(3286): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3287) " "Verilog HDL assignment warning at sin_table.mem(3287): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3288) " "Verilog HDL assignment warning at sin_table.mem(3288): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3289) " "Verilog HDL assignment warning at sin_table.mem(3289): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3290) " "Verilog HDL assignment warning at sin_table.mem(3290): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3291) " "Verilog HDL assignment warning at sin_table.mem(3291): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3292) " "Verilog HDL assignment warning at sin_table.mem(3292): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3293) " "Verilog HDL assignment warning at sin_table.mem(3293): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3294) " "Verilog HDL assignment warning at sin_table.mem(3294): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3295) " "Verilog HDL assignment warning at sin_table.mem(3295): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3296) " "Verilog HDL assignment warning at sin_table.mem(3296): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3297) " "Verilog HDL assignment warning at sin_table.mem(3297): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3298) " "Verilog HDL assignment warning at sin_table.mem(3298): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3299) " "Verilog HDL assignment warning at sin_table.mem(3299): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3300) " "Verilog HDL assignment warning at sin_table.mem(3300): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3301) " "Verilog HDL assignment warning at sin_table.mem(3301): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3302) " "Verilog HDL assignment warning at sin_table.mem(3302): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3303) " "Verilog HDL assignment warning at sin_table.mem(3303): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3304) " "Verilog HDL assignment warning at sin_table.mem(3304): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3305) " "Verilog HDL assignment warning at sin_table.mem(3305): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3306) " "Verilog HDL assignment warning at sin_table.mem(3306): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3307) " "Verilog HDL assignment warning at sin_table.mem(3307): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3308) " "Verilog HDL assignment warning at sin_table.mem(3308): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3309) " "Verilog HDL assignment warning at sin_table.mem(3309): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3310) " "Verilog HDL assignment warning at sin_table.mem(3310): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3311) " "Verilog HDL assignment warning at sin_table.mem(3311): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3312) " "Verilog HDL assignment warning at sin_table.mem(3312): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3313) " "Verilog HDL assignment warning at sin_table.mem(3313): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3314) " "Verilog HDL assignment warning at sin_table.mem(3314): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3315) " "Verilog HDL assignment warning at sin_table.mem(3315): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3316) " "Verilog HDL assignment warning at sin_table.mem(3316): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3317) " "Verilog HDL assignment warning at sin_table.mem(3317): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3318) " "Verilog HDL assignment warning at sin_table.mem(3318): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3319) " "Verilog HDL assignment warning at sin_table.mem(3319): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3320) " "Verilog HDL assignment warning at sin_table.mem(3320): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3321) " "Verilog HDL assignment warning at sin_table.mem(3321): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3322) " "Verilog HDL assignment warning at sin_table.mem(3322): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3323) " "Verilog HDL assignment warning at sin_table.mem(3323): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3324) " "Verilog HDL assignment warning at sin_table.mem(3324): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3325) " "Verilog HDL assignment warning at sin_table.mem(3325): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3326) " "Verilog HDL assignment warning at sin_table.mem(3326): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3327) " "Verilog HDL assignment warning at sin_table.mem(3327): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3328) " "Verilog HDL assignment warning at sin_table.mem(3328): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3329) " "Verilog HDL assignment warning at sin_table.mem(3329): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3330) " "Verilog HDL assignment warning at sin_table.mem(3330): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3331) " "Verilog HDL assignment warning at sin_table.mem(3331): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3332) " "Verilog HDL assignment warning at sin_table.mem(3332): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3333) " "Verilog HDL assignment warning at sin_table.mem(3333): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3334) " "Verilog HDL assignment warning at sin_table.mem(3334): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3335) " "Verilog HDL assignment warning at sin_table.mem(3335): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3336) " "Verilog HDL assignment warning at sin_table.mem(3336): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3337) " "Verilog HDL assignment warning at sin_table.mem(3337): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3338) " "Verilog HDL assignment warning at sin_table.mem(3338): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3339) " "Verilog HDL assignment warning at sin_table.mem(3339): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3340) " "Verilog HDL assignment warning at sin_table.mem(3340): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3341) " "Verilog HDL assignment warning at sin_table.mem(3341): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3342) " "Verilog HDL assignment warning at sin_table.mem(3342): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3343) " "Verilog HDL assignment warning at sin_table.mem(3343): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3344) " "Verilog HDL assignment warning at sin_table.mem(3344): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3345) " "Verilog HDL assignment warning at sin_table.mem(3345): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3346) " "Verilog HDL assignment warning at sin_table.mem(3346): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3347) " "Verilog HDL assignment warning at sin_table.mem(3347): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3348) " "Verilog HDL assignment warning at sin_table.mem(3348): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3349) " "Verilog HDL assignment warning at sin_table.mem(3349): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3350) " "Verilog HDL assignment warning at sin_table.mem(3350): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3351) " "Verilog HDL assignment warning at sin_table.mem(3351): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3352) " "Verilog HDL assignment warning at sin_table.mem(3352): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3353) " "Verilog HDL assignment warning at sin_table.mem(3353): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3354) " "Verilog HDL assignment warning at sin_table.mem(3354): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3355) " "Verilog HDL assignment warning at sin_table.mem(3355): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3356) " "Verilog HDL assignment warning at sin_table.mem(3356): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3357) " "Verilog HDL assignment warning at sin_table.mem(3357): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3358) " "Verilog HDL assignment warning at sin_table.mem(3358): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3359) " "Verilog HDL assignment warning at sin_table.mem(3359): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3360) " "Verilog HDL assignment warning at sin_table.mem(3360): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3361) " "Verilog HDL assignment warning at sin_table.mem(3361): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3362) " "Verilog HDL assignment warning at sin_table.mem(3362): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3363) " "Verilog HDL assignment warning at sin_table.mem(3363): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3364) " "Verilog HDL assignment warning at sin_table.mem(3364): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3365) " "Verilog HDL assignment warning at sin_table.mem(3365): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3366) " "Verilog HDL assignment warning at sin_table.mem(3366): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3367) " "Verilog HDL assignment warning at sin_table.mem(3367): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3368) " "Verilog HDL assignment warning at sin_table.mem(3368): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3369) " "Verilog HDL assignment warning at sin_table.mem(3369): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3370) " "Verilog HDL assignment warning at sin_table.mem(3370): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3371) " "Verilog HDL assignment warning at sin_table.mem(3371): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3372) " "Verilog HDL assignment warning at sin_table.mem(3372): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3373) " "Verilog HDL assignment warning at sin_table.mem(3373): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3374) " "Verilog HDL assignment warning at sin_table.mem(3374): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3375) " "Verilog HDL assignment warning at sin_table.mem(3375): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3376) " "Verilog HDL assignment warning at sin_table.mem(3376): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3377) " "Verilog HDL assignment warning at sin_table.mem(3377): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3378) " "Verilog HDL assignment warning at sin_table.mem(3378): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3379) " "Verilog HDL assignment warning at sin_table.mem(3379): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3380) " "Verilog HDL assignment warning at sin_table.mem(3380): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3381) " "Verilog HDL assignment warning at sin_table.mem(3381): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3382) " "Verilog HDL assignment warning at sin_table.mem(3382): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3383) " "Verilog HDL assignment warning at sin_table.mem(3383): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3384) " "Verilog HDL assignment warning at sin_table.mem(3384): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3385) " "Verilog HDL assignment warning at sin_table.mem(3385): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3386) " "Verilog HDL assignment warning at sin_table.mem(3386): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3387) " "Verilog HDL assignment warning at sin_table.mem(3387): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3388) " "Verilog HDL assignment warning at sin_table.mem(3388): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3389) " "Verilog HDL assignment warning at sin_table.mem(3389): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3390) " "Verilog HDL assignment warning at sin_table.mem(3390): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3391) " "Verilog HDL assignment warning at sin_table.mem(3391): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3392) " "Verilog HDL assignment warning at sin_table.mem(3392): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3393) " "Verilog HDL assignment warning at sin_table.mem(3393): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3394) " "Verilog HDL assignment warning at sin_table.mem(3394): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3395) " "Verilog HDL assignment warning at sin_table.mem(3395): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3396) " "Verilog HDL assignment warning at sin_table.mem(3396): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3397) " "Verilog HDL assignment warning at sin_table.mem(3397): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3398) " "Verilog HDL assignment warning at sin_table.mem(3398): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3399) " "Verilog HDL assignment warning at sin_table.mem(3399): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3400) " "Verilog HDL assignment warning at sin_table.mem(3400): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3401) " "Verilog HDL assignment warning at sin_table.mem(3401): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3402) " "Verilog HDL assignment warning at sin_table.mem(3402): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3403) " "Verilog HDL assignment warning at sin_table.mem(3403): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3404) " "Verilog HDL assignment warning at sin_table.mem(3404): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3405) " "Verilog HDL assignment warning at sin_table.mem(3405): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3406) " "Verilog HDL assignment warning at sin_table.mem(3406): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3407) " "Verilog HDL assignment warning at sin_table.mem(3407): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3408) " "Verilog HDL assignment warning at sin_table.mem(3408): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3409) " "Verilog HDL assignment warning at sin_table.mem(3409): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3410) " "Verilog HDL assignment warning at sin_table.mem(3410): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3411) " "Verilog HDL assignment warning at sin_table.mem(3411): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3412) " "Verilog HDL assignment warning at sin_table.mem(3412): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3413) " "Verilog HDL assignment warning at sin_table.mem(3413): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3414) " "Verilog HDL assignment warning at sin_table.mem(3414): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3415) " "Verilog HDL assignment warning at sin_table.mem(3415): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3416) " "Verilog HDL assignment warning at sin_table.mem(3416): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3417) " "Verilog HDL assignment warning at sin_table.mem(3417): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3418) " "Verilog HDL assignment warning at sin_table.mem(3418): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3419) " "Verilog HDL assignment warning at sin_table.mem(3419): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3420) " "Verilog HDL assignment warning at sin_table.mem(3420): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3421) " "Verilog HDL assignment warning at sin_table.mem(3421): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3422) " "Verilog HDL assignment warning at sin_table.mem(3422): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3423) " "Verilog HDL assignment warning at sin_table.mem(3423): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3424) " "Verilog HDL assignment warning at sin_table.mem(3424): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3425) " "Verilog HDL assignment warning at sin_table.mem(3425): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3426) " "Verilog HDL assignment warning at sin_table.mem(3426): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3427) " "Verilog HDL assignment warning at sin_table.mem(3427): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3428) " "Verilog HDL assignment warning at sin_table.mem(3428): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3429) " "Verilog HDL assignment warning at sin_table.mem(3429): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3430) " "Verilog HDL assignment warning at sin_table.mem(3430): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3431) " "Verilog HDL assignment warning at sin_table.mem(3431): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3432) " "Verilog HDL assignment warning at sin_table.mem(3432): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3433) " "Verilog HDL assignment warning at sin_table.mem(3433): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3434) " "Verilog HDL assignment warning at sin_table.mem(3434): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3435) " "Verilog HDL assignment warning at sin_table.mem(3435): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3436) " "Verilog HDL assignment warning at sin_table.mem(3436): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3437) " "Verilog HDL assignment warning at sin_table.mem(3437): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3438) " "Verilog HDL assignment warning at sin_table.mem(3438): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3439) " "Verilog HDL assignment warning at sin_table.mem(3439): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3440) " "Verilog HDL assignment warning at sin_table.mem(3440): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3441) " "Verilog HDL assignment warning at sin_table.mem(3441): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3442) " "Verilog HDL assignment warning at sin_table.mem(3442): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3443) " "Verilog HDL assignment warning at sin_table.mem(3443): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3444) " "Verilog HDL assignment warning at sin_table.mem(3444): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3445) " "Verilog HDL assignment warning at sin_table.mem(3445): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3446) " "Verilog HDL assignment warning at sin_table.mem(3446): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3447) " "Verilog HDL assignment warning at sin_table.mem(3447): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3448) " "Verilog HDL assignment warning at sin_table.mem(3448): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3449) " "Verilog HDL assignment warning at sin_table.mem(3449): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3450) " "Verilog HDL assignment warning at sin_table.mem(3450): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3451) " "Verilog HDL assignment warning at sin_table.mem(3451): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3452) " "Verilog HDL assignment warning at sin_table.mem(3452): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3453) " "Verilog HDL assignment warning at sin_table.mem(3453): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3454) " "Verilog HDL assignment warning at sin_table.mem(3454): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3455) " "Verilog HDL assignment warning at sin_table.mem(3455): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3456) " "Verilog HDL assignment warning at sin_table.mem(3456): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3457) " "Verilog HDL assignment warning at sin_table.mem(3457): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3458) " "Verilog HDL assignment warning at sin_table.mem(3458): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3459) " "Verilog HDL assignment warning at sin_table.mem(3459): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3460) " "Verilog HDL assignment warning at sin_table.mem(3460): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3461) " "Verilog HDL assignment warning at sin_table.mem(3461): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3462) " "Verilog HDL assignment warning at sin_table.mem(3462): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3463) " "Verilog HDL assignment warning at sin_table.mem(3463): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3464) " "Verilog HDL assignment warning at sin_table.mem(3464): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3465) " "Verilog HDL assignment warning at sin_table.mem(3465): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3466) " "Verilog HDL assignment warning at sin_table.mem(3466): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3467) " "Verilog HDL assignment warning at sin_table.mem(3467): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3468) " "Verilog HDL assignment warning at sin_table.mem(3468): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3469) " "Verilog HDL assignment warning at sin_table.mem(3469): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3470) " "Verilog HDL assignment warning at sin_table.mem(3470): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3471) " "Verilog HDL assignment warning at sin_table.mem(3471): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3472) " "Verilog HDL assignment warning at sin_table.mem(3472): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3473) " "Verilog HDL assignment warning at sin_table.mem(3473): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3474) " "Verilog HDL assignment warning at sin_table.mem(3474): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3475) " "Verilog HDL assignment warning at sin_table.mem(3475): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3476) " "Verilog HDL assignment warning at sin_table.mem(3476): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3477) " "Verilog HDL assignment warning at sin_table.mem(3477): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3478) " "Verilog HDL assignment warning at sin_table.mem(3478): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3479) " "Verilog HDL assignment warning at sin_table.mem(3479): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3480) " "Verilog HDL assignment warning at sin_table.mem(3480): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3481) " "Verilog HDL assignment warning at sin_table.mem(3481): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3482) " "Verilog HDL assignment warning at sin_table.mem(3482): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3483) " "Verilog HDL assignment warning at sin_table.mem(3483): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3484) " "Verilog HDL assignment warning at sin_table.mem(3484): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3485) " "Verilog HDL assignment warning at sin_table.mem(3485): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3486) " "Verilog HDL assignment warning at sin_table.mem(3486): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3487) " "Verilog HDL assignment warning at sin_table.mem(3487): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3488) " "Verilog HDL assignment warning at sin_table.mem(3488): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3489) " "Verilog HDL assignment warning at sin_table.mem(3489): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3490) " "Verilog HDL assignment warning at sin_table.mem(3490): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3491) " "Verilog HDL assignment warning at sin_table.mem(3491): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3492) " "Verilog HDL assignment warning at sin_table.mem(3492): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3493) " "Verilog HDL assignment warning at sin_table.mem(3493): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3494) " "Verilog HDL assignment warning at sin_table.mem(3494): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3495) " "Verilog HDL assignment warning at sin_table.mem(3495): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3496) " "Verilog HDL assignment warning at sin_table.mem(3496): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3497) " "Verilog HDL assignment warning at sin_table.mem(3497): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3498) " "Verilog HDL assignment warning at sin_table.mem(3498): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3499) " "Verilog HDL assignment warning at sin_table.mem(3499): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3500) " "Verilog HDL assignment warning at sin_table.mem(3500): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3501) " "Verilog HDL assignment warning at sin_table.mem(3501): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3502) " "Verilog HDL assignment warning at sin_table.mem(3502): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3503) " "Verilog HDL assignment warning at sin_table.mem(3503): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3504) " "Verilog HDL assignment warning at sin_table.mem(3504): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3505) " "Verilog HDL assignment warning at sin_table.mem(3505): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3506) " "Verilog HDL assignment warning at sin_table.mem(3506): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3507) " "Verilog HDL assignment warning at sin_table.mem(3507): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3508) " "Verilog HDL assignment warning at sin_table.mem(3508): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3509) " "Verilog HDL assignment warning at sin_table.mem(3509): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3510) " "Verilog HDL assignment warning at sin_table.mem(3510): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3511) " "Verilog HDL assignment warning at sin_table.mem(3511): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3512) " "Verilog HDL assignment warning at sin_table.mem(3512): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3513) " "Verilog HDL assignment warning at sin_table.mem(3513): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3514) " "Verilog HDL assignment warning at sin_table.mem(3514): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3515) " "Verilog HDL assignment warning at sin_table.mem(3515): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3516) " "Verilog HDL assignment warning at sin_table.mem(3516): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3517) " "Verilog HDL assignment warning at sin_table.mem(3517): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3518) " "Verilog HDL assignment warning at sin_table.mem(3518): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3519) " "Verilog HDL assignment warning at sin_table.mem(3519): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3520) " "Verilog HDL assignment warning at sin_table.mem(3520): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3521) " "Verilog HDL assignment warning at sin_table.mem(3521): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3522) " "Verilog HDL assignment warning at sin_table.mem(3522): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3523) " "Verilog HDL assignment warning at sin_table.mem(3523): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3524) " "Verilog HDL assignment warning at sin_table.mem(3524): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3525) " "Verilog HDL assignment warning at sin_table.mem(3525): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3526) " "Verilog HDL assignment warning at sin_table.mem(3526): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3527) " "Verilog HDL assignment warning at sin_table.mem(3527): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3528) " "Verilog HDL assignment warning at sin_table.mem(3528): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3529) " "Verilog HDL assignment warning at sin_table.mem(3529): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3530) " "Verilog HDL assignment warning at sin_table.mem(3530): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3531) " "Verilog HDL assignment warning at sin_table.mem(3531): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3532) " "Verilog HDL assignment warning at sin_table.mem(3532): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3533) " "Verilog HDL assignment warning at sin_table.mem(3533): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3534) " "Verilog HDL assignment warning at sin_table.mem(3534): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3535) " "Verilog HDL assignment warning at sin_table.mem(3535): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3536) " "Verilog HDL assignment warning at sin_table.mem(3536): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3537) " "Verilog HDL assignment warning at sin_table.mem(3537): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3538) " "Verilog HDL assignment warning at sin_table.mem(3538): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3539) " "Verilog HDL assignment warning at sin_table.mem(3539): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3540) " "Verilog HDL assignment warning at sin_table.mem(3540): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3541) " "Verilog HDL assignment warning at sin_table.mem(3541): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3542) " "Verilog HDL assignment warning at sin_table.mem(3542): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3543) " "Verilog HDL assignment warning at sin_table.mem(3543): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3544) " "Verilog HDL assignment warning at sin_table.mem(3544): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3545) " "Verilog HDL assignment warning at sin_table.mem(3545): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3546) " "Verilog HDL assignment warning at sin_table.mem(3546): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3547) " "Verilog HDL assignment warning at sin_table.mem(3547): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3548) " "Verilog HDL assignment warning at sin_table.mem(3548): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3549) " "Verilog HDL assignment warning at sin_table.mem(3549): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3550) " "Verilog HDL assignment warning at sin_table.mem(3550): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3551) " "Verilog HDL assignment warning at sin_table.mem(3551): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3552) " "Verilog HDL assignment warning at sin_table.mem(3552): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3553) " "Verilog HDL assignment warning at sin_table.mem(3553): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3554) " "Verilog HDL assignment warning at sin_table.mem(3554): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3555) " "Verilog HDL assignment warning at sin_table.mem(3555): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3556) " "Verilog HDL assignment warning at sin_table.mem(3556): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3557) " "Verilog HDL assignment warning at sin_table.mem(3557): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3558) " "Verilog HDL assignment warning at sin_table.mem(3558): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3559) " "Verilog HDL assignment warning at sin_table.mem(3559): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3560) " "Verilog HDL assignment warning at sin_table.mem(3560): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3561) " "Verilog HDL assignment warning at sin_table.mem(3561): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3562) " "Verilog HDL assignment warning at sin_table.mem(3562): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3563) " "Verilog HDL assignment warning at sin_table.mem(3563): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3564) " "Verilog HDL assignment warning at sin_table.mem(3564): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3565) " "Verilog HDL assignment warning at sin_table.mem(3565): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3566) " "Verilog HDL assignment warning at sin_table.mem(3566): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3567) " "Verilog HDL assignment warning at sin_table.mem(3567): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3568) " "Verilog HDL assignment warning at sin_table.mem(3568): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3569) " "Verilog HDL assignment warning at sin_table.mem(3569): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3570) " "Verilog HDL assignment warning at sin_table.mem(3570): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3571) " "Verilog HDL assignment warning at sin_table.mem(3571): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3572) " "Verilog HDL assignment warning at sin_table.mem(3572): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3573) " "Verilog HDL assignment warning at sin_table.mem(3573): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3574) " "Verilog HDL assignment warning at sin_table.mem(3574): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3575) " "Verilog HDL assignment warning at sin_table.mem(3575): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3576) " "Verilog HDL assignment warning at sin_table.mem(3576): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3577) " "Verilog HDL assignment warning at sin_table.mem(3577): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3578) " "Verilog HDL assignment warning at sin_table.mem(3578): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3579) " "Verilog HDL assignment warning at sin_table.mem(3579): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3580) " "Verilog HDL assignment warning at sin_table.mem(3580): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3581) " "Verilog HDL assignment warning at sin_table.mem(3581): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3582) " "Verilog HDL assignment warning at sin_table.mem(3582): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3583) " "Verilog HDL assignment warning at sin_table.mem(3583): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3584) " "Verilog HDL assignment warning at sin_table.mem(3584): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3585) " "Verilog HDL assignment warning at sin_table.mem(3585): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3586) " "Verilog HDL assignment warning at sin_table.mem(3586): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3587) " "Verilog HDL assignment warning at sin_table.mem(3587): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3588) " "Verilog HDL assignment warning at sin_table.mem(3588): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3589) " "Verilog HDL assignment warning at sin_table.mem(3589): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3590) " "Verilog HDL assignment warning at sin_table.mem(3590): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3591) " "Verilog HDL assignment warning at sin_table.mem(3591): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3592) " "Verilog HDL assignment warning at sin_table.mem(3592): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3593) " "Verilog HDL assignment warning at sin_table.mem(3593): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3594) " "Verilog HDL assignment warning at sin_table.mem(3594): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3595) " "Verilog HDL assignment warning at sin_table.mem(3595): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3596) " "Verilog HDL assignment warning at sin_table.mem(3596): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3597) " "Verilog HDL assignment warning at sin_table.mem(3597): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3598) " "Verilog HDL assignment warning at sin_table.mem(3598): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3599) " "Verilog HDL assignment warning at sin_table.mem(3599): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3600) " "Verilog HDL assignment warning at sin_table.mem(3600): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3601) " "Verilog HDL assignment warning at sin_table.mem(3601): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3602) " "Verilog HDL assignment warning at sin_table.mem(3602): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3603) " "Verilog HDL assignment warning at sin_table.mem(3603): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3604) " "Verilog HDL assignment warning at sin_table.mem(3604): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3605) " "Verilog HDL assignment warning at sin_table.mem(3605): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3606) " "Verilog HDL assignment warning at sin_table.mem(3606): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3607) " "Verilog HDL assignment warning at sin_table.mem(3607): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3608) " "Verilog HDL assignment warning at sin_table.mem(3608): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3609) " "Verilog HDL assignment warning at sin_table.mem(3609): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3610) " "Verilog HDL assignment warning at sin_table.mem(3610): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3611) " "Verilog HDL assignment warning at sin_table.mem(3611): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3612) " "Verilog HDL assignment warning at sin_table.mem(3612): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3613) " "Verilog HDL assignment warning at sin_table.mem(3613): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3614) " "Verilog HDL assignment warning at sin_table.mem(3614): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3615) " "Verilog HDL assignment warning at sin_table.mem(3615): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3616) " "Verilog HDL assignment warning at sin_table.mem(3616): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3617) " "Verilog HDL assignment warning at sin_table.mem(3617): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3618) " "Verilog HDL assignment warning at sin_table.mem(3618): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3619) " "Verilog HDL assignment warning at sin_table.mem(3619): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3620) " "Verilog HDL assignment warning at sin_table.mem(3620): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3621) " "Verilog HDL assignment warning at sin_table.mem(3621): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3622) " "Verilog HDL assignment warning at sin_table.mem(3622): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3623) " "Verilog HDL assignment warning at sin_table.mem(3623): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3624) " "Verilog HDL assignment warning at sin_table.mem(3624): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3625) " "Verilog HDL assignment warning at sin_table.mem(3625): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3626) " "Verilog HDL assignment warning at sin_table.mem(3626): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3627) " "Verilog HDL assignment warning at sin_table.mem(3627): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3628) " "Verilog HDL assignment warning at sin_table.mem(3628): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3629) " "Verilog HDL assignment warning at sin_table.mem(3629): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3630) " "Verilog HDL assignment warning at sin_table.mem(3630): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3631) " "Verilog HDL assignment warning at sin_table.mem(3631): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3632) " "Verilog HDL assignment warning at sin_table.mem(3632): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3633) " "Verilog HDL assignment warning at sin_table.mem(3633): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3634) " "Verilog HDL assignment warning at sin_table.mem(3634): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3635) " "Verilog HDL assignment warning at sin_table.mem(3635): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3636) " "Verilog HDL assignment warning at sin_table.mem(3636): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3637) " "Verilog HDL assignment warning at sin_table.mem(3637): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3638) " "Verilog HDL assignment warning at sin_table.mem(3638): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3639) " "Verilog HDL assignment warning at sin_table.mem(3639): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3640) " "Verilog HDL assignment warning at sin_table.mem(3640): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3641) " "Verilog HDL assignment warning at sin_table.mem(3641): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3642) " "Verilog HDL assignment warning at sin_table.mem(3642): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3643) " "Verilog HDL assignment warning at sin_table.mem(3643): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3644) " "Verilog HDL assignment warning at sin_table.mem(3644): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3645) " "Verilog HDL assignment warning at sin_table.mem(3645): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3646) " "Verilog HDL assignment warning at sin_table.mem(3646): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3647) " "Verilog HDL assignment warning at sin_table.mem(3647): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3648) " "Verilog HDL assignment warning at sin_table.mem(3648): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3649) " "Verilog HDL assignment warning at sin_table.mem(3649): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3650) " "Verilog HDL assignment warning at sin_table.mem(3650): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3651) " "Verilog HDL assignment warning at sin_table.mem(3651): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3652) " "Verilog HDL assignment warning at sin_table.mem(3652): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3653) " "Verilog HDL assignment warning at sin_table.mem(3653): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3654) " "Verilog HDL assignment warning at sin_table.mem(3654): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3655) " "Verilog HDL assignment warning at sin_table.mem(3655): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3656) " "Verilog HDL assignment warning at sin_table.mem(3656): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3657) " "Verilog HDL assignment warning at sin_table.mem(3657): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3658) " "Verilog HDL assignment warning at sin_table.mem(3658): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3659) " "Verilog HDL assignment warning at sin_table.mem(3659): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3660) " "Verilog HDL assignment warning at sin_table.mem(3660): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3661) " "Verilog HDL assignment warning at sin_table.mem(3661): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3662) " "Verilog HDL assignment warning at sin_table.mem(3662): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3663) " "Verilog HDL assignment warning at sin_table.mem(3663): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3664) " "Verilog HDL assignment warning at sin_table.mem(3664): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3665) " "Verilog HDL assignment warning at sin_table.mem(3665): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3666) " "Verilog HDL assignment warning at sin_table.mem(3666): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3667) " "Verilog HDL assignment warning at sin_table.mem(3667): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3668) " "Verilog HDL assignment warning at sin_table.mem(3668): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3669) " "Verilog HDL assignment warning at sin_table.mem(3669): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3670) " "Verilog HDL assignment warning at sin_table.mem(3670): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3671) " "Verilog HDL assignment warning at sin_table.mem(3671): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3672) " "Verilog HDL assignment warning at sin_table.mem(3672): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3673) " "Verilog HDL assignment warning at sin_table.mem(3673): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3674) " "Verilog HDL assignment warning at sin_table.mem(3674): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3675) " "Verilog HDL assignment warning at sin_table.mem(3675): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3676) " "Verilog HDL assignment warning at sin_table.mem(3676): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3677) " "Verilog HDL assignment warning at sin_table.mem(3677): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3678) " "Verilog HDL assignment warning at sin_table.mem(3678): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3679) " "Verilog HDL assignment warning at sin_table.mem(3679): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3680) " "Verilog HDL assignment warning at sin_table.mem(3680): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3681) " "Verilog HDL assignment warning at sin_table.mem(3681): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3682) " "Verilog HDL assignment warning at sin_table.mem(3682): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3683) " "Verilog HDL assignment warning at sin_table.mem(3683): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3684) " "Verilog HDL assignment warning at sin_table.mem(3684): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3685) " "Verilog HDL assignment warning at sin_table.mem(3685): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3686) " "Verilog HDL assignment warning at sin_table.mem(3686): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3687) " "Verilog HDL assignment warning at sin_table.mem(3687): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3688) " "Verilog HDL assignment warning at sin_table.mem(3688): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3689) " "Verilog HDL assignment warning at sin_table.mem(3689): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3690) " "Verilog HDL assignment warning at sin_table.mem(3690): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3691) " "Verilog HDL assignment warning at sin_table.mem(3691): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3692) " "Verilog HDL assignment warning at sin_table.mem(3692): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3693) " "Verilog HDL assignment warning at sin_table.mem(3693): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3694) " "Verilog HDL assignment warning at sin_table.mem(3694): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3695) " "Verilog HDL assignment warning at sin_table.mem(3695): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3696) " "Verilog HDL assignment warning at sin_table.mem(3696): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3697) " "Verilog HDL assignment warning at sin_table.mem(3697): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3698) " "Verilog HDL assignment warning at sin_table.mem(3698): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3699) " "Verilog HDL assignment warning at sin_table.mem(3699): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3700) " "Verilog HDL assignment warning at sin_table.mem(3700): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3701) " "Verilog HDL assignment warning at sin_table.mem(3701): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3702) " "Verilog HDL assignment warning at sin_table.mem(3702): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3703) " "Verilog HDL assignment warning at sin_table.mem(3703): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3704) " "Verilog HDL assignment warning at sin_table.mem(3704): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3705) " "Verilog HDL assignment warning at sin_table.mem(3705): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3706) " "Verilog HDL assignment warning at sin_table.mem(3706): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3707) " "Verilog HDL assignment warning at sin_table.mem(3707): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3708) " "Verilog HDL assignment warning at sin_table.mem(3708): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3709) " "Verilog HDL assignment warning at sin_table.mem(3709): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3710) " "Verilog HDL assignment warning at sin_table.mem(3710): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3711) " "Verilog HDL assignment warning at sin_table.mem(3711): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3712) " "Verilog HDL assignment warning at sin_table.mem(3712): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3713) " "Verilog HDL assignment warning at sin_table.mem(3713): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3714) " "Verilog HDL assignment warning at sin_table.mem(3714): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3715) " "Verilog HDL assignment warning at sin_table.mem(3715): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3716) " "Verilog HDL assignment warning at sin_table.mem(3716): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3717) " "Verilog HDL assignment warning at sin_table.mem(3717): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3718) " "Verilog HDL assignment warning at sin_table.mem(3718): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899909 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3719) " "Verilog HDL assignment warning at sin_table.mem(3719): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3720) " "Verilog HDL assignment warning at sin_table.mem(3720): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3721) " "Verilog HDL assignment warning at sin_table.mem(3721): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3722) " "Verilog HDL assignment warning at sin_table.mem(3722): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3723) " "Verilog HDL assignment warning at sin_table.mem(3723): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3724) " "Verilog HDL assignment warning at sin_table.mem(3724): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3725) " "Verilog HDL assignment warning at sin_table.mem(3725): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3726) " "Verilog HDL assignment warning at sin_table.mem(3726): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3727) " "Verilog HDL assignment warning at sin_table.mem(3727): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3728) " "Verilog HDL assignment warning at sin_table.mem(3728): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3729) " "Verilog HDL assignment warning at sin_table.mem(3729): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3730) " "Verilog HDL assignment warning at sin_table.mem(3730): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3731) " "Verilog HDL assignment warning at sin_table.mem(3731): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3732) " "Verilog HDL assignment warning at sin_table.mem(3732): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3733) " "Verilog HDL assignment warning at sin_table.mem(3733): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3734) " "Verilog HDL assignment warning at sin_table.mem(3734): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3735) " "Verilog HDL assignment warning at sin_table.mem(3735): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3736) " "Verilog HDL assignment warning at sin_table.mem(3736): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3737) " "Verilog HDL assignment warning at sin_table.mem(3737): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3738) " "Verilog HDL assignment warning at sin_table.mem(3738): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3739) " "Verilog HDL assignment warning at sin_table.mem(3739): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3740) " "Verilog HDL assignment warning at sin_table.mem(3740): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3741) " "Verilog HDL assignment warning at sin_table.mem(3741): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3742) " "Verilog HDL assignment warning at sin_table.mem(3742): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3743) " "Verilog HDL assignment warning at sin_table.mem(3743): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3744) " "Verilog HDL assignment warning at sin_table.mem(3744): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3745) " "Verilog HDL assignment warning at sin_table.mem(3745): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3746) " "Verilog HDL assignment warning at sin_table.mem(3746): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3747) " "Verilog HDL assignment warning at sin_table.mem(3747): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3748) " "Verilog HDL assignment warning at sin_table.mem(3748): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3749) " "Verilog HDL assignment warning at sin_table.mem(3749): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3750) " "Verilog HDL assignment warning at sin_table.mem(3750): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3751) " "Verilog HDL assignment warning at sin_table.mem(3751): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3752) " "Verilog HDL assignment warning at sin_table.mem(3752): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3753) " "Verilog HDL assignment warning at sin_table.mem(3753): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3754) " "Verilog HDL assignment warning at sin_table.mem(3754): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3755) " "Verilog HDL assignment warning at sin_table.mem(3755): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3756) " "Verilog HDL assignment warning at sin_table.mem(3756): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3757) " "Verilog HDL assignment warning at sin_table.mem(3757): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3758) " "Verilog HDL assignment warning at sin_table.mem(3758): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3759) " "Verilog HDL assignment warning at sin_table.mem(3759): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3760) " "Verilog HDL assignment warning at sin_table.mem(3760): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3761) " "Verilog HDL assignment warning at sin_table.mem(3761): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3762) " "Verilog HDL assignment warning at sin_table.mem(3762): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3763) " "Verilog HDL assignment warning at sin_table.mem(3763): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3764) " "Verilog HDL assignment warning at sin_table.mem(3764): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3765) " "Verilog HDL assignment warning at sin_table.mem(3765): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3766) " "Verilog HDL assignment warning at sin_table.mem(3766): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3767) " "Verilog HDL assignment warning at sin_table.mem(3767): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3768) " "Verilog HDL assignment warning at sin_table.mem(3768): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3769) " "Verilog HDL assignment warning at sin_table.mem(3769): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3770) " "Verilog HDL assignment warning at sin_table.mem(3770): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3771) " "Verilog HDL assignment warning at sin_table.mem(3771): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3772) " "Verilog HDL assignment warning at sin_table.mem(3772): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3773) " "Verilog HDL assignment warning at sin_table.mem(3773): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3774) " "Verilog HDL assignment warning at sin_table.mem(3774): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3775) " "Verilog HDL assignment warning at sin_table.mem(3775): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3776) " "Verilog HDL assignment warning at sin_table.mem(3776): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3777) " "Verilog HDL assignment warning at sin_table.mem(3777): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3778) " "Verilog HDL assignment warning at sin_table.mem(3778): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3779) " "Verilog HDL assignment warning at sin_table.mem(3779): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3780) " "Verilog HDL assignment warning at sin_table.mem(3780): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3781) " "Verilog HDL assignment warning at sin_table.mem(3781): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3782) " "Verilog HDL assignment warning at sin_table.mem(3782): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3783) " "Verilog HDL assignment warning at sin_table.mem(3783): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3784) " "Verilog HDL assignment warning at sin_table.mem(3784): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3785) " "Verilog HDL assignment warning at sin_table.mem(3785): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3786) " "Verilog HDL assignment warning at sin_table.mem(3786): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3787) " "Verilog HDL assignment warning at sin_table.mem(3787): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3788) " "Verilog HDL assignment warning at sin_table.mem(3788): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3789) " "Verilog HDL assignment warning at sin_table.mem(3789): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3790) " "Verilog HDL assignment warning at sin_table.mem(3790): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3791) " "Verilog HDL assignment warning at sin_table.mem(3791): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3792) " "Verilog HDL assignment warning at sin_table.mem(3792): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3793) " "Verilog HDL assignment warning at sin_table.mem(3793): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3794) " "Verilog HDL assignment warning at sin_table.mem(3794): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3795) " "Verilog HDL assignment warning at sin_table.mem(3795): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3796) " "Verilog HDL assignment warning at sin_table.mem(3796): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3797) " "Verilog HDL assignment warning at sin_table.mem(3797): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3798) " "Verilog HDL assignment warning at sin_table.mem(3798): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3799) " "Verilog HDL assignment warning at sin_table.mem(3799): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3800) " "Verilog HDL assignment warning at sin_table.mem(3800): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3801) " "Verilog HDL assignment warning at sin_table.mem(3801): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3802) " "Verilog HDL assignment warning at sin_table.mem(3802): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3803) " "Verilog HDL assignment warning at sin_table.mem(3803): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3804) " "Verilog HDL assignment warning at sin_table.mem(3804): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3805) " "Verilog HDL assignment warning at sin_table.mem(3805): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3806) " "Verilog HDL assignment warning at sin_table.mem(3806): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3807) " "Verilog HDL assignment warning at sin_table.mem(3807): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3808) " "Verilog HDL assignment warning at sin_table.mem(3808): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3809) " "Verilog HDL assignment warning at sin_table.mem(3809): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3810) " "Verilog HDL assignment warning at sin_table.mem(3810): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3811) " "Verilog HDL assignment warning at sin_table.mem(3811): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3812) " "Verilog HDL assignment warning at sin_table.mem(3812): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3813) " "Verilog HDL assignment warning at sin_table.mem(3813): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3814) " "Verilog HDL assignment warning at sin_table.mem(3814): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3815) " "Verilog HDL assignment warning at sin_table.mem(3815): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3816) " "Verilog HDL assignment warning at sin_table.mem(3816): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3817) " "Verilog HDL assignment warning at sin_table.mem(3817): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3818) " "Verilog HDL assignment warning at sin_table.mem(3818): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3819) " "Verilog HDL assignment warning at sin_table.mem(3819): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3820) " "Verilog HDL assignment warning at sin_table.mem(3820): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3821) " "Verilog HDL assignment warning at sin_table.mem(3821): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3822) " "Verilog HDL assignment warning at sin_table.mem(3822): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3823) " "Verilog HDL assignment warning at sin_table.mem(3823): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3824) " "Verilog HDL assignment warning at sin_table.mem(3824): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3825) " "Verilog HDL assignment warning at sin_table.mem(3825): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3826) " "Verilog HDL assignment warning at sin_table.mem(3826): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3827) " "Verilog HDL assignment warning at sin_table.mem(3827): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3828) " "Verilog HDL assignment warning at sin_table.mem(3828): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3829) " "Verilog HDL assignment warning at sin_table.mem(3829): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3830) " "Verilog HDL assignment warning at sin_table.mem(3830): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3831) " "Verilog HDL assignment warning at sin_table.mem(3831): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3832) " "Verilog HDL assignment warning at sin_table.mem(3832): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3833) " "Verilog HDL assignment warning at sin_table.mem(3833): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3834) " "Verilog HDL assignment warning at sin_table.mem(3834): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3835) " "Verilog HDL assignment warning at sin_table.mem(3835): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3836) " "Verilog HDL assignment warning at sin_table.mem(3836): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3837) " "Verilog HDL assignment warning at sin_table.mem(3837): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3838) " "Verilog HDL assignment warning at sin_table.mem(3838): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3839) " "Verilog HDL assignment warning at sin_table.mem(3839): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3840) " "Verilog HDL assignment warning at sin_table.mem(3840): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3841) " "Verilog HDL assignment warning at sin_table.mem(3841): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3842) " "Verilog HDL assignment warning at sin_table.mem(3842): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3843) " "Verilog HDL assignment warning at sin_table.mem(3843): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3844) " "Verilog HDL assignment warning at sin_table.mem(3844): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3845) " "Verilog HDL assignment warning at sin_table.mem(3845): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3846) " "Verilog HDL assignment warning at sin_table.mem(3846): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3847) " "Verilog HDL assignment warning at sin_table.mem(3847): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3848) " "Verilog HDL assignment warning at sin_table.mem(3848): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3849) " "Verilog HDL assignment warning at sin_table.mem(3849): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3850) " "Verilog HDL assignment warning at sin_table.mem(3850): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3851) " "Verilog HDL assignment warning at sin_table.mem(3851): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3852) " "Verilog HDL assignment warning at sin_table.mem(3852): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3853) " "Verilog HDL assignment warning at sin_table.mem(3853): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3854) " "Verilog HDL assignment warning at sin_table.mem(3854): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3855) " "Verilog HDL assignment warning at sin_table.mem(3855): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3856) " "Verilog HDL assignment warning at sin_table.mem(3856): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3857) " "Verilog HDL assignment warning at sin_table.mem(3857): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3858) " "Verilog HDL assignment warning at sin_table.mem(3858): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3859) " "Verilog HDL assignment warning at sin_table.mem(3859): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3860) " "Verilog HDL assignment warning at sin_table.mem(3860): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3861) " "Verilog HDL assignment warning at sin_table.mem(3861): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3862) " "Verilog HDL assignment warning at sin_table.mem(3862): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3863) " "Verilog HDL assignment warning at sin_table.mem(3863): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3864) " "Verilog HDL assignment warning at sin_table.mem(3864): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3865) " "Verilog HDL assignment warning at sin_table.mem(3865): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3866) " "Verilog HDL assignment warning at sin_table.mem(3866): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3867) " "Verilog HDL assignment warning at sin_table.mem(3867): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3868) " "Verilog HDL assignment warning at sin_table.mem(3868): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3869) " "Verilog HDL assignment warning at sin_table.mem(3869): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3870) " "Verilog HDL assignment warning at sin_table.mem(3870): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3871) " "Verilog HDL assignment warning at sin_table.mem(3871): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3872) " "Verilog HDL assignment warning at sin_table.mem(3872): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3873) " "Verilog HDL assignment warning at sin_table.mem(3873): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3874) " "Verilog HDL assignment warning at sin_table.mem(3874): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3875) " "Verilog HDL assignment warning at sin_table.mem(3875): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3876) " "Verilog HDL assignment warning at sin_table.mem(3876): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3877) " "Verilog HDL assignment warning at sin_table.mem(3877): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3878) " "Verilog HDL assignment warning at sin_table.mem(3878): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3879) " "Verilog HDL assignment warning at sin_table.mem(3879): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3880) " "Verilog HDL assignment warning at sin_table.mem(3880): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3881) " "Verilog HDL assignment warning at sin_table.mem(3881): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3882) " "Verilog HDL assignment warning at sin_table.mem(3882): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3883) " "Verilog HDL assignment warning at sin_table.mem(3883): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3884) " "Verilog HDL assignment warning at sin_table.mem(3884): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3885) " "Verilog HDL assignment warning at sin_table.mem(3885): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3886) " "Verilog HDL assignment warning at sin_table.mem(3886): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3887) " "Verilog HDL assignment warning at sin_table.mem(3887): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3888) " "Verilog HDL assignment warning at sin_table.mem(3888): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3889) " "Verilog HDL assignment warning at sin_table.mem(3889): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3890) " "Verilog HDL assignment warning at sin_table.mem(3890): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3891) " "Verilog HDL assignment warning at sin_table.mem(3891): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3892) " "Verilog HDL assignment warning at sin_table.mem(3892): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3893) " "Verilog HDL assignment warning at sin_table.mem(3893): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3894) " "Verilog HDL assignment warning at sin_table.mem(3894): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3895) " "Verilog HDL assignment warning at sin_table.mem(3895): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3896) " "Verilog HDL assignment warning at sin_table.mem(3896): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3897) " "Verilog HDL assignment warning at sin_table.mem(3897): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3898) " "Verilog HDL assignment warning at sin_table.mem(3898): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3899) " "Verilog HDL assignment warning at sin_table.mem(3899): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3900) " "Verilog HDL assignment warning at sin_table.mem(3900): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3901) " "Verilog HDL assignment warning at sin_table.mem(3901): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3902) " "Verilog HDL assignment warning at sin_table.mem(3902): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3903) " "Verilog HDL assignment warning at sin_table.mem(3903): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3904) " "Verilog HDL assignment warning at sin_table.mem(3904): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3905) " "Verilog HDL assignment warning at sin_table.mem(3905): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3906) " "Verilog HDL assignment warning at sin_table.mem(3906): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3907) " "Verilog HDL assignment warning at sin_table.mem(3907): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3908) " "Verilog HDL assignment warning at sin_table.mem(3908): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3909) " "Verilog HDL assignment warning at sin_table.mem(3909): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3910) " "Verilog HDL assignment warning at sin_table.mem(3910): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3911) " "Verilog HDL assignment warning at sin_table.mem(3911): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3912) " "Verilog HDL assignment warning at sin_table.mem(3912): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3913) " "Verilog HDL assignment warning at sin_table.mem(3913): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3914) " "Verilog HDL assignment warning at sin_table.mem(3914): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3915) " "Verilog HDL assignment warning at sin_table.mem(3915): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3916) " "Verilog HDL assignment warning at sin_table.mem(3916): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3917) " "Verilog HDL assignment warning at sin_table.mem(3917): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3918) " "Verilog HDL assignment warning at sin_table.mem(3918): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3919) " "Verilog HDL assignment warning at sin_table.mem(3919): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3920) " "Verilog HDL assignment warning at sin_table.mem(3920): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3921) " "Verilog HDL assignment warning at sin_table.mem(3921): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3922) " "Verilog HDL assignment warning at sin_table.mem(3922): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3923) " "Verilog HDL assignment warning at sin_table.mem(3923): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3924) " "Verilog HDL assignment warning at sin_table.mem(3924): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3925) " "Verilog HDL assignment warning at sin_table.mem(3925): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3926) " "Verilog HDL assignment warning at sin_table.mem(3926): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3927) " "Verilog HDL assignment warning at sin_table.mem(3927): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3928) " "Verilog HDL assignment warning at sin_table.mem(3928): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3929) " "Verilog HDL assignment warning at sin_table.mem(3929): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3930) " "Verilog HDL assignment warning at sin_table.mem(3930): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3931) " "Verilog HDL assignment warning at sin_table.mem(3931): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3932) " "Verilog HDL assignment warning at sin_table.mem(3932): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3933) " "Verilog HDL assignment warning at sin_table.mem(3933): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3934) " "Verilog HDL assignment warning at sin_table.mem(3934): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3935) " "Verilog HDL assignment warning at sin_table.mem(3935): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3936) " "Verilog HDL assignment warning at sin_table.mem(3936): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3937) " "Verilog HDL assignment warning at sin_table.mem(3937): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3938) " "Verilog HDL assignment warning at sin_table.mem(3938): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3939) " "Verilog HDL assignment warning at sin_table.mem(3939): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3940) " "Verilog HDL assignment warning at sin_table.mem(3940): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3941) " "Verilog HDL assignment warning at sin_table.mem(3941): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3942) " "Verilog HDL assignment warning at sin_table.mem(3942): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3943) " "Verilog HDL assignment warning at sin_table.mem(3943): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3944) " "Verilog HDL assignment warning at sin_table.mem(3944): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3945) " "Verilog HDL assignment warning at sin_table.mem(3945): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3946) " "Verilog HDL assignment warning at sin_table.mem(3946): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3947) " "Verilog HDL assignment warning at sin_table.mem(3947): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3948) " "Verilog HDL assignment warning at sin_table.mem(3948): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3949) " "Verilog HDL assignment warning at sin_table.mem(3949): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3950) " "Verilog HDL assignment warning at sin_table.mem(3950): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3951) " "Verilog HDL assignment warning at sin_table.mem(3951): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3952) " "Verilog HDL assignment warning at sin_table.mem(3952): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3953) " "Verilog HDL assignment warning at sin_table.mem(3953): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3954) " "Verilog HDL assignment warning at sin_table.mem(3954): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3955) " "Verilog HDL assignment warning at sin_table.mem(3955): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3956) " "Verilog HDL assignment warning at sin_table.mem(3956): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3957) " "Verilog HDL assignment warning at sin_table.mem(3957): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3958) " "Verilog HDL assignment warning at sin_table.mem(3958): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3959) " "Verilog HDL assignment warning at sin_table.mem(3959): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3960) " "Verilog HDL assignment warning at sin_table.mem(3960): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3961) " "Verilog HDL assignment warning at sin_table.mem(3961): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3962) " "Verilog HDL assignment warning at sin_table.mem(3962): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3963) " "Verilog HDL assignment warning at sin_table.mem(3963): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3964) " "Verilog HDL assignment warning at sin_table.mem(3964): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3965) " "Verilog HDL assignment warning at sin_table.mem(3965): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3966) " "Verilog HDL assignment warning at sin_table.mem(3966): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3967) " "Verilog HDL assignment warning at sin_table.mem(3967): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3968) " "Verilog HDL assignment warning at sin_table.mem(3968): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3969) " "Verilog HDL assignment warning at sin_table.mem(3969): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3970) " "Verilog HDL assignment warning at sin_table.mem(3970): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3971) " "Verilog HDL assignment warning at sin_table.mem(3971): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3972) " "Verilog HDL assignment warning at sin_table.mem(3972): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3973) " "Verilog HDL assignment warning at sin_table.mem(3973): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3974) " "Verilog HDL assignment warning at sin_table.mem(3974): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3975) " "Verilog HDL assignment warning at sin_table.mem(3975): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3976) " "Verilog HDL assignment warning at sin_table.mem(3976): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3977) " "Verilog HDL assignment warning at sin_table.mem(3977): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3978) " "Verilog HDL assignment warning at sin_table.mem(3978): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3979) " "Verilog HDL assignment warning at sin_table.mem(3979): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3980) " "Verilog HDL assignment warning at sin_table.mem(3980): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3981) " "Verilog HDL assignment warning at sin_table.mem(3981): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3982) " "Verilog HDL assignment warning at sin_table.mem(3982): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3983) " "Verilog HDL assignment warning at sin_table.mem(3983): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3984) " "Verilog HDL assignment warning at sin_table.mem(3984): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3985) " "Verilog HDL assignment warning at sin_table.mem(3985): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3986) " "Verilog HDL assignment warning at sin_table.mem(3986): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3987) " "Verilog HDL assignment warning at sin_table.mem(3987): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3988) " "Verilog HDL assignment warning at sin_table.mem(3988): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3989) " "Verilog HDL assignment warning at sin_table.mem(3989): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3990) " "Verilog HDL assignment warning at sin_table.mem(3990): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3991) " "Verilog HDL assignment warning at sin_table.mem(3991): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3992) " "Verilog HDL assignment warning at sin_table.mem(3992): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3993) " "Verilog HDL assignment warning at sin_table.mem(3993): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3994) " "Verilog HDL assignment warning at sin_table.mem(3994): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3995) " "Verilog HDL assignment warning at sin_table.mem(3995): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3996) " "Verilog HDL assignment warning at sin_table.mem(3996): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3997) " "Verilog HDL assignment warning at sin_table.mem(3997): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3998) " "Verilog HDL assignment warning at sin_table.mem(3998): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(3999) " "Verilog HDL assignment warning at sin_table.mem(3999): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 3999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4000) " "Verilog HDL assignment warning at sin_table.mem(4000): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4001) " "Verilog HDL assignment warning at sin_table.mem(4001): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4002) " "Verilog HDL assignment warning at sin_table.mem(4002): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4003) " "Verilog HDL assignment warning at sin_table.mem(4003): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4004) " "Verilog HDL assignment warning at sin_table.mem(4004): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4005) " "Verilog HDL assignment warning at sin_table.mem(4005): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4006) " "Verilog HDL assignment warning at sin_table.mem(4006): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4007) " "Verilog HDL assignment warning at sin_table.mem(4007): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4008) " "Verilog HDL assignment warning at sin_table.mem(4008): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4009) " "Verilog HDL assignment warning at sin_table.mem(4009): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4010) " "Verilog HDL assignment warning at sin_table.mem(4010): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4011) " "Verilog HDL assignment warning at sin_table.mem(4011): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4012) " "Verilog HDL assignment warning at sin_table.mem(4012): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4013) " "Verilog HDL assignment warning at sin_table.mem(4013): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4014) " "Verilog HDL assignment warning at sin_table.mem(4014): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4015) " "Verilog HDL assignment warning at sin_table.mem(4015): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4016) " "Verilog HDL assignment warning at sin_table.mem(4016): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4017) " "Verilog HDL assignment warning at sin_table.mem(4017): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4018) " "Verilog HDL assignment warning at sin_table.mem(4018): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4019) " "Verilog HDL assignment warning at sin_table.mem(4019): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4020) " "Verilog HDL assignment warning at sin_table.mem(4020): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4021) " "Verilog HDL assignment warning at sin_table.mem(4021): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4022) " "Verilog HDL assignment warning at sin_table.mem(4022): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4023) " "Verilog HDL assignment warning at sin_table.mem(4023): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4024) " "Verilog HDL assignment warning at sin_table.mem(4024): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4025) " "Verilog HDL assignment warning at sin_table.mem(4025): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4026) " "Verilog HDL assignment warning at sin_table.mem(4026): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4027) " "Verilog HDL assignment warning at sin_table.mem(4027): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4028) " "Verilog HDL assignment warning at sin_table.mem(4028): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4029) " "Verilog HDL assignment warning at sin_table.mem(4029): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4030) " "Verilog HDL assignment warning at sin_table.mem(4030): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4031) " "Verilog HDL assignment warning at sin_table.mem(4031): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4032) " "Verilog HDL assignment warning at sin_table.mem(4032): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4033) " "Verilog HDL assignment warning at sin_table.mem(4033): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4034) " "Verilog HDL assignment warning at sin_table.mem(4034): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4035) " "Verilog HDL assignment warning at sin_table.mem(4035): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4036) " "Verilog HDL assignment warning at sin_table.mem(4036): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4037) " "Verilog HDL assignment warning at sin_table.mem(4037): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4038) " "Verilog HDL assignment warning at sin_table.mem(4038): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4039) " "Verilog HDL assignment warning at sin_table.mem(4039): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4040) " "Verilog HDL assignment warning at sin_table.mem(4040): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4041) " "Verilog HDL assignment warning at sin_table.mem(4041): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4042) " "Verilog HDL assignment warning at sin_table.mem(4042): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4043) " "Verilog HDL assignment warning at sin_table.mem(4043): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4044) " "Verilog HDL assignment warning at sin_table.mem(4044): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4045) " "Verilog HDL assignment warning at sin_table.mem(4045): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4046) " "Verilog HDL assignment warning at sin_table.mem(4046): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4047) " "Verilog HDL assignment warning at sin_table.mem(4047): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4048) " "Verilog HDL assignment warning at sin_table.mem(4048): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4049) " "Verilog HDL assignment warning at sin_table.mem(4049): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4050) " "Verilog HDL assignment warning at sin_table.mem(4050): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4051) " "Verilog HDL assignment warning at sin_table.mem(4051): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4052) " "Verilog HDL assignment warning at sin_table.mem(4052): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4053) " "Verilog HDL assignment warning at sin_table.mem(4053): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4054) " "Verilog HDL assignment warning at sin_table.mem(4054): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4055) " "Verilog HDL assignment warning at sin_table.mem(4055): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4056) " "Verilog HDL assignment warning at sin_table.mem(4056): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4057) " "Verilog HDL assignment warning at sin_table.mem(4057): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4058) " "Verilog HDL assignment warning at sin_table.mem(4058): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4059) " "Verilog HDL assignment warning at sin_table.mem(4059): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4060) " "Verilog HDL assignment warning at sin_table.mem(4060): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4061) " "Verilog HDL assignment warning at sin_table.mem(4061): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4062) " "Verilog HDL assignment warning at sin_table.mem(4062): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4063) " "Verilog HDL assignment warning at sin_table.mem(4063): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4064) " "Verilog HDL assignment warning at sin_table.mem(4064): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4065) " "Verilog HDL assignment warning at sin_table.mem(4065): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4066) " "Verilog HDL assignment warning at sin_table.mem(4066): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4067) " "Verilog HDL assignment warning at sin_table.mem(4067): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4068) " "Verilog HDL assignment warning at sin_table.mem(4068): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4069) " "Verilog HDL assignment warning at sin_table.mem(4069): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4070) " "Verilog HDL assignment warning at sin_table.mem(4070): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4071) " "Verilog HDL assignment warning at sin_table.mem(4071): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4072) " "Verilog HDL assignment warning at sin_table.mem(4072): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4073) " "Verilog HDL assignment warning at sin_table.mem(4073): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4074) " "Verilog HDL assignment warning at sin_table.mem(4074): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4075) " "Verilog HDL assignment warning at sin_table.mem(4075): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4076) " "Verilog HDL assignment warning at sin_table.mem(4076): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4077) " "Verilog HDL assignment warning at sin_table.mem(4077): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4078) " "Verilog HDL assignment warning at sin_table.mem(4078): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4079) " "Verilog HDL assignment warning at sin_table.mem(4079): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4080) " "Verilog HDL assignment warning at sin_table.mem(4080): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4081) " "Verilog HDL assignment warning at sin_table.mem(4081): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4082) " "Verilog HDL assignment warning at sin_table.mem(4082): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4083) " "Verilog HDL assignment warning at sin_table.mem(4083): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4084) " "Verilog HDL assignment warning at sin_table.mem(4084): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4085) " "Verilog HDL assignment warning at sin_table.mem(4085): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4086) " "Verilog HDL assignment warning at sin_table.mem(4086): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4087) " "Verilog HDL assignment warning at sin_table.mem(4087): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4088) " "Verilog HDL assignment warning at sin_table.mem(4088): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4089) " "Verilog HDL assignment warning at sin_table.mem(4089): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4090) " "Verilog HDL assignment warning at sin_table.mem(4090): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4091) " "Verilog HDL assignment warning at sin_table.mem(4091): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4092) " "Verilog HDL assignment warning at sin_table.mem(4092): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4093) " "Verilog HDL assignment warning at sin_table.mem(4093): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4094) " "Verilog HDL assignment warning at sin_table.mem(4094): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4095) " "Verilog HDL assignment warning at sin_table.mem(4095): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table.mem(4096) " "Verilog HDL assignment warning at sin_table.mem(4096): truncated value with size 8 to match size of target (4)" {  } { { "sin_table.mem" "" { Text "C:/Users/aibah/sin_generater/sin_table.mem" 4096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sin_signal_module.sv(25) " "Verilog HDL assignment warning at sin_signal_module.sv(25): truncated value with size 32 to match size of target (12)" {  } { { "sin_signal_module.sv" "" { Text "C:/Users/aibah/sin_generater/sin_signal_module.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.data_a 0 sin_signal_module.sv(7) " "Net \"sin_table.data_a\" at sin_signal_module.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sin_signal_module.sv" "" { Text "C:/Users/aibah/sin_generater/sin_signal_module.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.waddr_a 0 sin_signal_module.sv(7) " "Net \"sin_table.waddr_a\" at sin_signal_module.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sin_signal_module.sv" "" { Text "C:/Users/aibah/sin_generater/sin_signal_module.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.we_a 0 sin_signal_module.sv(7) " "Net \"sin_table.we_a\" at sin_signal_module.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "sin_signal_module.sv" "" { Text "C:/Users/aibah/sin_generater/sin_signal_module.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 "|TopModule|waveform_generator:wg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog2pwm_module analog2pwm_module:uut " "Elaborating entity \"analog2pwm_module\" for hierarchy \"analog2pwm_module:uut\"" {  } { { "TopModule.sv" "uut" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714104899925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 analog2pwm_module.sv(16) " "Verilog HDL assignment warning at analog2pwm_module.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "analog2pwm_module.sv" "" { Text "C:/Users/aibah/sin_generater/analog2pwm_module.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714104899940 "|TopModule|analog2pwm_module:uut"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "waveform_generator:wg\|sin_table " "RAM logic \"waveform_generator:wg\|sin_table\" is uninferred because MIF is not supported for the selected family" {  } { { "sin_signal_module.sv" "sin_table" { Text "C:/Users/aibah/sin_generater/sin_signal_module.sv" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714104900128 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714104900128 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "low_freq_counter:lfc_switching\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"low_freq_counter:lfc_switching\|Mod0\"" {  } { { "low_freq_counter_module.sv" "Mod0" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104900268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "low_freq_counter:lfc\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"low_freq_counter:lfc\|Mod0\"" {  } { { "low_freq_counter_module.sv" "Mod0" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104900268 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714104900268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "low_freq_counter:lfc_switching\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"low_freq_counter:lfc_switching\|lpm_divide:Mod0\"" {  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714104900362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "low_freq_counter:lfc_switching\|lpm_divide:Mod0 " "Instantiated megafunction \"low_freq_counter:lfc_switching\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714104900362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714104900362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714104900362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714104900362 ""}  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714104900362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkl " "Found entity 1: lpm_divide_gkl" {  } { { "db/lpm_divide_gkl.tdf" "" { Text "C:/Users/aibah/sin_generater/db/lpm_divide_gkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104900409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104900409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/aibah/sin_generater/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104900425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104900425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "C:/Users/aibah/sin_generater/db/alt_u_div_8fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104900456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104900456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/aibah/sin_generater/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104900503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104900503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/aibah/sin_generater/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714104900550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104900550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "low_freq_counter:lfc\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"low_freq_counter:lfc\|lpm_divide:Mod0\"" {  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714104900581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "low_freq_counter:lfc\|lpm_divide:Mod0 " "Instantiated megafunction \"low_freq_counter:lfc\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714104900581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714104900581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714104900581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714104900581 ""}  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714104900581 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714104900753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714104900862 "|TopModule|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714104900862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714104900925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aibah/sin_generater/output_files/TopModule.map.smsg " "Generated suppressed messages file C:/Users/aibah/sin_generater/output_files/TopModule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104901706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714104901815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714104901815 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK2 " "No output dependent on input pin \"CLK2\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|CLK2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[0\] " "No output dependent on input pin \"BTN\[0\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|BTN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714104901847 "|TopModule|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714104901847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714104901847 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714104901847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714104901847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714104901847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714104901971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 13:15:01 2024 " "Processing ended: Fri Apr 26 13:15:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714104901971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714104901971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714104901971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714104901971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714104903237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714104903237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 13:15:02 2024 " "Processing started: Fri Apr 26 13:15:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714104903237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714104903237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off L00_Template -c TopModule " "Command: quartus_fit --read_settings_files=off --write_settings_files=off L00_Template -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714104903237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714104903362 ""}
{ "Info" "0" "" "Project  = L00_Template" {  } {  } 0 0 "Project  = L00_Template" 0 0 "Fitter" 0 0 1714104903362 ""}
{ "Info" "0" "" "Revision = TopModule" {  } {  } 0 0 "Revision = TopModule" 0 0 "Fitter" 0 0 1714104903362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714104903534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714104903534 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopModule 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TopModule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714104903534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714104903580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714104903580 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714104903737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714104903752 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714104904018 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714104904018 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714104904018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714104904018 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714104904018 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714104904018 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714104904018 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714104904018 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714104904018 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714104904018 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopModule.sdc " "Synopsys Design Constraints File file not found: 'TopModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714104904737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714104904737 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714104904737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714104904737 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714104904737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK1~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK1~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714104904752 ""}  } { { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714104904752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "low_freq_counter:lfc\|out_clk  " "Automatically promoted node low_freq_counter:lfc\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714104904752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "low_freq_counter:lfc\|out_clk~4 " "Destination node low_freq_counter:lfc\|out_clk~4" {  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714104904752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714104904752 ""}  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714104904752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "low_freq_counter:lfc_switching\|out_clk  " "Automatically promoted node low_freq_counter:lfc_switching\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714104904752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "low_freq_counter:lfc_switching\|out_clk~0 " "Destination node low_freq_counter:lfc_switching\|out_clk~0" {  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714104904752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714104904752 ""}  } { { "low_freq_counter_module.sv" "" { Text "C:/Users/aibah/sin_generater/low_freq_counter_module.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714104904752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714104905143 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714104905143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714104905143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714104905143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714104905143 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714104905143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714104905143 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714104905143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714104905159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714104905159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714104905159 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714104905237 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714104905237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714104906301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714104906410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714104906426 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714104908811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714104908811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714104909358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714104910514 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714104910514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714104910958 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714104910958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714104910958 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714104911114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714104911114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714104911427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714104911427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714104911974 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714104912646 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK2 3.3-V LVTTL N14 " "Pin CLK2 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK2" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN\[0\] 3.3-V LVTTL B8 " "Pin BTN\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { BTN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN\[0\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN\[1\] 3.3-V LVTTL A7 " "Pin BTN\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { BTN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN\[1\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK1 3.3-V LVTTL P11 " "Pin CLK1 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK1" } } } } { "TopModule.sv" "" { Text "C:/Users/aibah/sin_generater/TopModule.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aibah/sin_generater/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714104912927 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1714104912927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aibah/sin_generater/output_files/TopModule.fit.smsg " "Generated suppressed messages file C:/Users/aibah/sin_generater/output_files/TopModule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714104912974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6605 " "Peak virtual memory: 6605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714104913349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 13:15:13 2024 " "Processing ended: Fri Apr 26 13:15:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714104913349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714104913349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714104913349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714104913349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714104914333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714104914333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 13:15:14 2024 " "Processing started: Fri Apr 26 13:15:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714104914333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714104914333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off L00_Template -c TopModule " "Command: quartus_asm --read_settings_files=off --write_settings_files=off L00_Template -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714104914333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714104914614 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714104916083 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714104916208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714104917005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 13:15:17 2024 " "Processing ended: Fri Apr 26 13:15:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714104917005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714104917005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714104917005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714104917005 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714104917646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714104918162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714104918162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 13:15:17 2024 " "Processing started: Fri Apr 26 13:15:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714104918162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714104918162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta L00_Template -c TopModule " "Command: quartus_sta L00_Template -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714104918162 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714104918302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714104918693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714104918693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104918740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104918740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopModule.sdc " "Synopsys Design Constraints File file not found: 'TopModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714104918958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104918958 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name low_freq_counter:lfc\|out_clk low_freq_counter:lfc\|out_clk " "create_clock -period 1.000 -name low_freq_counter:lfc\|out_clk low_freq_counter:lfc\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714104918974 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1 CLK1 " "create_clock -period 1.000 -name CLK1 CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714104918974 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name low_freq_counter:lfc_switching\|out_clk low_freq_counter:lfc_switching\|out_clk " "create_clock -period 1.000 -name low_freq_counter:lfc_switching\|out_clk low_freq_counter:lfc_switching\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714104918974 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714104918974 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714104918974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714104918974 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714104918974 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714104918974 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714104918990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714104918990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.552 " "Worst-case setup slack is -14.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.552             -30.424 CLK1  " "  -14.552             -30.424 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.598             -28.895 low_freq_counter:lfc\|out_clk  " "   -3.598             -28.895 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196              -2.324 low_freq_counter:lfc_switching\|out_clk  " "   -1.196              -2.324 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104918990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 low_freq_counter:lfc_switching\|out_clk  " "    0.348               0.000 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 CLK1  " "    0.362               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 low_freq_counter:lfc\|out_clk  " "    0.426               0.000 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104918990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104918990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714104918990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714104919005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 CLK1  " "   -3.000             -17.030 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 low_freq_counter:lfc\|out_clk  " "   -1.403             -22.448 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 low_freq_counter:lfc_switching\|out_clk  " "   -1.403              -7.015 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104919005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714104919021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714104919036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714104919615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714104919677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714104919677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.222 " "Worst-case setup slack is -13.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.222             -26.964 CLK1  " "  -13.222             -26.964 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.165             -24.919 low_freq_counter:lfc\|out_clk  " "   -3.165             -24.919 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -1.865 low_freq_counter:lfc_switching\|out_clk  " "   -1.005              -1.865 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104919693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 low_freq_counter:lfc_switching\|out_clk  " "    0.312               0.000 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 CLK1  " "    0.328               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 low_freq_counter:lfc\|out_clk  " "    0.393               0.000 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104919693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714104919708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714104919708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 CLK1  " "   -3.000             -17.030 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 low_freq_counter:lfc\|out_clk  " "   -1.403             -22.448 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 low_freq_counter:lfc_switching\|out_clk  " "   -1.403              -7.015 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104919708 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714104919724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714104919865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714104919865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.311 " "Worst-case setup slack is -5.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.311              -7.787 CLK1  " "   -5.311              -7.787 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928              -3.155 low_freq_counter:lfc\|out_clk  " "   -0.928              -3.155 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 low_freq_counter:lfc_switching\|out_clk  " "    0.058               0.000 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104919865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 low_freq_counter:lfc_switching\|out_clk  " "    0.152               0.000 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 CLK1  " "    0.156               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 low_freq_counter:lfc\|out_clk  " "    0.169               0.000 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104919880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714104919880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714104919893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.691 CLK1  " "   -3.000             -14.691 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 low_freq_counter:lfc\|out_clk  " "   -1.000             -16.000 low_freq_counter:lfc\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 low_freq_counter:lfc_switching\|out_clk  " "   -1.000              -5.000 low_freq_counter:lfc_switching\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714104919896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714104919896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714104920725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714104920725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714104920787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 13:15:20 2024 " "Processing ended: Fri Apr 26 13:15:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714104920787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714104920787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714104920787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714104920787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4187 s " "Quartus Prime Full Compilation was successful. 0 errors, 4187 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714104921491 ""}
