{"vcs1":{"timestamp_begin":1700276647.250359439, "rt":8.90, "ut":8.10, "st":0.59}}
{"vcselab":{"timestamp_begin":1700276656.235049623, "rt":1.17, "ut":0.40, "st":0.18}}
{"link":{"timestamp_begin":1700276657.485929954, "rt":0.39, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700276646.644508072}
{"VCS_COMP_START_TIME": 1700276646.644508072}
{"VCS_COMP_END_TIME": 1700276659.203994989}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370192}}
{"stitch_vcselab": {"peak_mem": 240016}}
