// Seed: 3004015684
module module_0 (
    input  wor  id_0,
    input  wand id_1,
    input  wire id_2,
    output wor  id_3,
    input  tri  id_4,
    input  tri0 id_5,
    input  wire id_6,
    input  wand id_7,
    input  wire id_8
    , id_11,
    output wire id_9
);
  logic id_12;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    input  tri   id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  uwire _id_3,
    output tri   id_4,
    input  wire  id_5,
    output tri0  id_6
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_5,
      id_5,
      id_2,
      id_6
  );
  wire [1 'b0 : id_3] id_8;
  assign id_6 = id_0;
endmodule
