#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d2e3784120 .scope module, "iitk_mini_mips_tb" "iitk_mini_mips_tb" 2 4;
 .timescale -9 -12;
v000001d2e37e29f0_0 .var "clk", 0 0;
v000001d2e37e2db0_0 .var "reset", 0 0;
S_000001d2e3717ac0 .scope module, "uut" "iitk_mini_mips" 2 10, 3 2 0, S_000001d2e3784120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001d2e37625a0 .functor AND 1, v000001d2e37d82d0_0, L_000001d2e37e24f0, C4<1>, C4<1>;
v000001d2e37da240_0 .net *"_ivl_18", 31 0, L_000001d2e37e35d0;  1 drivers
v000001d2e37dab00_0 .net *"_ivl_29", 4 0, L_000001d2e37e3e90;  1 drivers
L_000001d2e37e4380 .functor BUFT 1, C4<11110>, C4<0>, C4<0>, C4<0>;
v000001d2e37daba0_0 .net/2u *"_ivl_30", 4 0, L_000001d2e37e4380;  1 drivers
v000001d2e37dad80_0 .net *"_ivl_32", 0 0, L_000001d2e37e2590;  1 drivers
v000001d2e37da2e0_0 .net *"_ivl_37", 4 0, L_000001d2e37e2c70;  1 drivers
L_000001d2e37e43c8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d2e37db320_0 .net/2u *"_ivl_38", 4 0, L_000001d2e37e43c8;  1 drivers
v000001d2e37db0a0_0 .net *"_ivl_40", 0 0, L_000001d2e37e2770;  1 drivers
v000001d2e37da380_0 .net *"_ivl_44", 31 0, L_000001d2e37e37b0;  1 drivers
v000001d2e37ddfb0_0 .net *"_ivl_49", 0 0, L_000001d2e383de20;  1 drivers
v000001d2e37dc750_0 .net *"_ivl_50", 15 0, L_000001d2e383d240;  1 drivers
v000001d2e37dc6b0_0 .net *"_ivl_53", 15 0, L_000001d2e383d6a0;  1 drivers
v000001d2e37dc1b0_0 .net *"_ivl_57", 4 0, L_000001d2e383e000;  1 drivers
v000001d2e37dc570_0 .net *"_ivl_59", 4 0, L_000001d2e383d740;  1 drivers
v000001d2e37dc610_0 .net *"_ivl_63", 3 0, L_000001d2e383c200;  1 drivers
v000001d2e37dda10_0 .net *"_ivl_65", 25 0, L_000001d2e383c5c0;  1 drivers
L_000001d2e37e4458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2e37dcd90_0 .net/2u *"_ivl_66", 1 0, L_000001d2e37e4458;  1 drivers
v000001d2e37dc7f0_0 .net *"_ivl_68", 31 0, L_000001d2e383c660;  1 drivers
v000001d2e37dddd0_0 .net *"_ivl_70", 0 0, L_000001d2e37625a0;  1 drivers
v000001d2e37dc890_0 .net *"_ivl_72", 31 0, L_000001d2e383dd80;  1 drivers
v000001d2e37dd3d0_0 .net *"_ivl_74", 29 0, L_000001d2e383cca0;  1 drivers
L_000001d2e37e44a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2e37dca70_0 .net *"_ivl_76", 1 0, L_000001d2e37e44a0;  1 drivers
v000001d2e37dcbb0_0 .net *"_ivl_78", 31 0, L_000001d2e383d420;  1 drivers
v000001d2e37dde70_0 .net *"_ivl_8", 31 0, L_000001d2e37e2270;  1 drivers
L_000001d2e37e44e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d2e37dc930_0 .net/2u *"_ivl_80", 31 0, L_000001d2e37e44e8;  1 drivers
v000001d2e37ddf10_0 .net *"_ivl_82", 31 0, L_000001d2e383d9c0;  1 drivers
v000001d2e37dd0b0_0 .net *"_ivl_84", 31 0, L_000001d2e383dec0;  1 drivers
v000001d2e37dc9d0_0 .net "alu_control", 3 0, v000001d2e37784a0_0;  1 drivers
v000001d2e37dc110_0 .net "alu_hi", 31 0, v000001d2e3779120_0;  1 drivers
v000001d2e37dcb10_0 .net "alu_lo", 31 0, v000001d2e37778c0_0;  1 drivers
v000001d2e37dcf70_0 .net "alu_op", 1 0, v000001d2e37d9bd0_0;  1 drivers
v000001d2e37dcc50_0 .net "alu_result", 31 0, v000001d2e37789a0_0;  1 drivers
v000001d2e37dc250_0 .net "alu_src", 0 0, v000001d2e37d9450_0;  1 drivers
v000001d2e37dc2f0_0 .net "branch", 0 0, v000001d2e37d82d0_0;  1 drivers
v000001d2e37dc390_0 .net "clk", 0 0, v000001d2e37e29f0_0;  1 drivers
v000001d2e37dc430_0 .net "fp_compare_result", 0 0, v000001d2e3778400_0;  1 drivers
v000001d2e37dd6f0_0 .net "fp_operation", 0 0, v000001d2e37d8730_0;  1 drivers
v000001d2e37dd010_0 .net "fp_read_data1", 31 0, L_000001d2e3762c30;  1 drivers
v000001d2e37dccf0_0 .net "fp_read_data2", 31 0, L_000001d2e37621b0;  1 drivers
v000001d2e37dd150_0 .net "fp_reg_read", 0 0, v000001d2e37d94f0_0;  1 drivers
v000001d2e37dc4d0_0 .net "fp_reg_write", 0 0, v000001d2e37d9590_0;  1 drivers
RS_000001d2e37a0358 .resolv tri, v000001d2e37db780_0, L_000001d2e37e2630;
v000001d2e37dce30_0 .net8 "hi", 31 0, RS_000001d2e37a0358;  2 drivers
o000001d2e37a1af8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d2e37dced0_0 .net "hi_write", 0 0, o000001d2e37a1af8;  0 drivers
v000001d2e37dd970_0 .net "instruction", 31 0, L_000001d2e3762140;  1 drivers
v000001d2e37dd1f0_0 .net "jump", 0 0, v000001d2e37d8230_0;  1 drivers
RS_000001d2e37a0448 .resolv tri, v000001d2e37db000_0, L_000001d2e37e28b0;
v000001d2e37dd790_0 .net8 "lo", 31 0, RS_000001d2e37a0448;  2 drivers
o000001d2e37a1b58 .functor BUFZ 1, C4<z>; HiZ drive
v000001d2e37dd830_0 .net "lo_write", 0 0, o000001d2e37a1b58;  0 drivers
v000001d2e37dd290_0 .net "mem_data", 31 0, L_000001d2e37e3670;  1 drivers
v000001d2e37dd330_0 .net "mem_read", 0 0, v000001d2e37d8370_0;  1 drivers
v000001d2e37dd8d0_0 .net "mem_to_reg", 0 0, v000001d2e37d9e50_0;  1 drivers
v000001d2e37dd470_0 .net "mem_write", 0 0, v000001d2e37d8e10_0;  1 drivers
v000001d2e37ddb50_0 .net "move_cpu_to_fp", 0 0, v000001d2e37d96d0_0;  1 drivers
v000001d2e37dd510_0 .net "move_fp_to_cpu", 0 0, v000001d2e37d9130_0;  1 drivers
v000001d2e37ddd30_0 .net "pc_in", 31 0, L_000001d2e383df60;  1 drivers
v000001d2e37dd5b0_0 .net "pc_out", 31 0, v000001d2e37db140_0;  1 drivers
v000001d2e37dd650_0 .net "read_data1", 31 0, L_000001d2e37e33f0;  1 drivers
v000001d2e37ddab0_0 .net "read_data2", 31 0, L_000001d2e37e3710;  1 drivers
v000001d2e37ddbf0_0 .net "reg_dst", 0 0, v000001d2e37d9ef0_0;  1 drivers
v000001d2e37ddc90_0 .net "reg_write", 0 0, v000001d2e37d8870_0;  1 drivers
v000001d2e37e32b0_0 .net "reset", 0 0, v000001d2e37e2db0_0;  1 drivers
v000001d2e37e3490_0 .net "sign_ext_imm", 31 0, L_000001d2e383d560;  1 drivers
v000001d2e37e3850_0 .net "write_reg", 4 0, L_000001d2e383c7a0;  1 drivers
v000001d2e37e3cb0_0 .net "zero", 0 0, L_000001d2e37e24f0;  1 drivers
L_000001d2e37e38f0 .part L_000001d2e3762140, 26, 6;
L_000001d2e37e3fd0 .part L_000001d2e3762140, 0, 6;
L_000001d2e37e21d0 .part L_000001d2e3762140, 21, 5;
L_000001d2e37e2e50 .part L_000001d2e3762140, 16, 5;
L_000001d2e37e2270 .functor MUXZ 32, v000001d2e37789a0_0, L_000001d2e37e3670, v000001d2e37d9e50_0, C4<>;
L_000001d2e37e2310 .functor MUXZ 32, L_000001d2e37e2270, L_000001d2e3762c30, v000001d2e37d9130_0, C4<>;
L_000001d2e37e23b0 .part L_000001d2e3762140, 11, 5;
L_000001d2e37e3530 .part L_000001d2e3762140, 16, 5;
L_000001d2e37e3b70 .part L_000001d2e3762140, 6, 5;
L_000001d2e37e35d0 .functor MUXZ 32, v000001d2e37789a0_0, L_000001d2e37e3670, v000001d2e37d9e50_0, C4<>;
L_000001d2e37e3210 .functor MUXZ 32, L_000001d2e37e35d0, L_000001d2e37e33f0, v000001d2e37d96d0_0, C4<>;
L_000001d2e37e2450 .part L_000001d2e3762140, 0, 6;
L_000001d2e37e3030 .functor MUXZ 32, L_000001d2e37e3710, L_000001d2e383d560, v000001d2e37d9450_0, C4<>;
L_000001d2e37e30d0 .part L_000001d2e3762140, 6, 5;
L_000001d2e37e3e90 .part L_000001d2e3762140, 11, 5;
L_000001d2e37e2590 .cmp/eq 5, L_000001d2e37e3e90, L_000001d2e37e4380;
L_000001d2e37e2630 .functor MUXZ 32, RS_000001d2e37a0358, v000001d2e37789a0_0, L_000001d2e37e2590, C4<>;
L_000001d2e37e2c70 .part L_000001d2e3762140, 11, 5;
L_000001d2e37e2770 .cmp/eq 5, L_000001d2e37e2c70, L_000001d2e37e43c8;
L_000001d2e37e28b0 .functor MUXZ 32, RS_000001d2e37a0448, v000001d2e37789a0_0, L_000001d2e37e2770, C4<>;
L_000001d2e37e37b0 .functor MUXZ 32, L_000001d2e37e3710, L_000001d2e37e3710, v000001d2e37d96d0_0, C4<>;
L_000001d2e383c480 .functor MUXZ 32, L_000001d2e37e37b0, L_000001d2e3762c30, v000001d2e37d94f0_0, C4<>;
L_000001d2e383de20 .part L_000001d2e3762140, 15, 1;
LS_000001d2e383d240_0_0 .concat [ 1 1 1 1], L_000001d2e383de20, L_000001d2e383de20, L_000001d2e383de20, L_000001d2e383de20;
LS_000001d2e383d240_0_4 .concat [ 1 1 1 1], L_000001d2e383de20, L_000001d2e383de20, L_000001d2e383de20, L_000001d2e383de20;
LS_000001d2e383d240_0_8 .concat [ 1 1 1 1], L_000001d2e383de20, L_000001d2e383de20, L_000001d2e383de20, L_000001d2e383de20;
LS_000001d2e383d240_0_12 .concat [ 1 1 1 1], L_000001d2e383de20, L_000001d2e383de20, L_000001d2e383de20, L_000001d2e383de20;
L_000001d2e383d240 .concat [ 4 4 4 4], LS_000001d2e383d240_0_0, LS_000001d2e383d240_0_4, LS_000001d2e383d240_0_8, LS_000001d2e383d240_0_12;
L_000001d2e383d6a0 .part L_000001d2e3762140, 0, 16;
L_000001d2e383d560 .concat [ 16 16 0 0], L_000001d2e383d6a0, L_000001d2e383d240;
L_000001d2e383e000 .part L_000001d2e3762140, 11, 5;
L_000001d2e383d740 .part L_000001d2e3762140, 16, 5;
L_000001d2e383c7a0 .functor MUXZ 5, L_000001d2e383d740, L_000001d2e383e000, v000001d2e37d9ef0_0, C4<>;
L_000001d2e383c200 .part v000001d2e37db140_0, 28, 4;
L_000001d2e383c5c0 .part L_000001d2e3762140, 0, 26;
L_000001d2e383c660 .concat [ 2 26 4 0], L_000001d2e37e4458, L_000001d2e383c5c0, L_000001d2e383c200;
L_000001d2e383cca0 .part L_000001d2e383d560, 0, 30;
L_000001d2e383dd80 .concat [ 2 30 0 0], L_000001d2e37e44a0, L_000001d2e383cca0;
L_000001d2e383d420 .arith/sum 32, v000001d2e37db140_0, L_000001d2e383dd80;
L_000001d2e383d9c0 .arith/sum 32, v000001d2e37db140_0, L_000001d2e37e44e8;
L_000001d2e383dec0 .functor MUXZ 32, L_000001d2e383d9c0, L_000001d2e383d420, L_000001d2e37625a0, C4<>;
L_000001d2e383df60 .functor MUXZ 32, L_000001d2e383dec0, L_000001d2e383c660, v000001d2e37d8230_0, C4<>;
S_000001d2e3717c50 .scope module, "alu_ctrl_inst" "alu_control" 3 97, 4 3 0, S_000001d2e3717ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "fp_operation";
    .port_info 3 /OUTPUT 4 "alu_control";
v000001d2e37784a0_0 .var "alu_control", 3 0;
v000001d2e37787c0_0 .net "alu_op", 1 0, v000001d2e37d9bd0_0;  alias, 1 drivers
v000001d2e3777d20_0 .net "fp_operation", 0 0, v000001d2e37d8730_0;  alias, 1 drivers
v000001d2e3779260_0 .net "funct", 5 0, L_000001d2e37e2450;  1 drivers
E_000001d2e376b360 .event anyedge, v000001d2e3777d20_0, v000001d2e3779260_0, v000001d2e37787c0_0;
S_000001d2e36f6f50 .scope module, "alu_inst" "alu" 3 105, 5 1 0, S_000001d2e3717ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /INPUT 32 "hi_in";
    .port_info 5 /INPUT 32 "lo_in";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 32 "hi_out";
    .port_info 8 /OUTPUT 32 "lo_out";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 1 "fp_compare_result";
L_000001d2e37e4338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2e3777780_0 .net/2u *"_ivl_0", 31 0, L_000001d2e37e4338;  1 drivers
v000001d2e37782c0_0 .net "alu_control", 3 0, v000001d2e37784a0_0;  alias, 1 drivers
v000001d2e3777dc0_0 .var "exp1", 7 0;
v000001d2e37780e0_0 .var "exp2", 7 0;
v000001d2e3778220_0 .var "exp_diff", 7 0;
v000001d2e3778360_0 .var "exp_result", 7 0;
v000001d2e3778400_0 .var "fp_compare_result", 0 0;
v000001d2e3778f40_0 .var "hi", 31 0;
v000001d2e3779080_0 .net8 "hi_in", 31 0, RS_000001d2e37a0358;  alias, 2 drivers
v000001d2e3779120_0 .var "hi_out", 31 0;
v000001d2e37791c0_0 .net "input1", 31 0, L_000001d2e37e33f0;  alias, 1 drivers
v000001d2e3777820_0 .net "input2", 31 0, L_000001d2e37e3030;  1 drivers
v000001d2e3778540_0 .var "lo", 31 0;
v000001d2e3777a00_0 .net8 "lo_in", 31 0, RS_000001d2e37a0448;  alias, 2 drivers
v000001d2e37778c0_0 .var "lo_out", 31 0;
v000001d2e3777960_0 .var "mant1", 23 0;
v000001d2e37785e0_0 .var "mant2", 23 0;
v000001d2e3778720_0 .var "mant_product", 47 0;
v000001d2e3778860_0 .var "mant_sum", 24 0;
v000001d2e37789a0_0 .var "result", 31 0;
v000001d2e375dd10_0 .net "shamt", 4 0, L_000001d2e37e30d0;  1 drivers
v000001d2e375de50_0 .var "sign1", 0 0;
v000001d2e37d8d70_0 .var "sign2", 0 0;
v000001d2e37d85f0_0 .var "sign_result", 0 0;
v000001d2e37d9b30_0 .net "zero", 0 0, L_000001d2e37e24f0;  alias, 1 drivers
E_000001d2e376bb60/0 .event anyedge, v000001d2e37784a0_0, v000001d2e37791c0_0, v000001d2e3777820_0, v000001d2e375dd10_0;
E_000001d2e376bb60/1 .event anyedge, v000001d2e3778540_0, v000001d2e3778f40_0, v000001d2e375de50_0, v000001d2e37d8d70_0;
E_000001d2e376bb60/2 .event anyedge, v000001d2e3777dc0_0, v000001d2e37780e0_0, v000001d2e3777960_0, v000001d2e37785e0_0;
E_000001d2e376bb60/3 .event anyedge, v000001d2e3778720_0, v000001d2e3778360_0, v000001d2e37d85f0_0, v000001d2e3778220_0;
E_000001d2e376bb60/4 .event anyedge, v000001d2e3778860_0;
E_000001d2e376bb60 .event/or E_000001d2e376bb60/0, E_000001d2e376bb60/1, E_000001d2e376bb60/2, E_000001d2e376bb60/3, E_000001d2e376bb60/4;
L_000001d2e37e24f0 .cmp/eq 32, v000001d2e37789a0_0, L_000001d2e37e4338;
S_000001d2e36f70e0 .scope module, "cu_inst" "control_unit" 3 39, 6 3 0, S_000001d2e3717ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "alu_op";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "fp_reg_write";
    .port_info 12 /OUTPUT 1 "fp_reg_read";
    .port_info 13 /OUTPUT 1 "fp_operation";
    .port_info 14 /OUTPUT 1 "move_fp_to_cpu";
    .port_info 15 /OUTPUT 1 "move_cpu_to_fp";
    .port_info 16 /OUTPUT 1 "hi_write";
    .port_info 17 /OUTPUT 1 "lo_write";
P_000001d2e36f78d0 .param/l "ADDI" 0 6 38, C4<001000>;
P_000001d2e36f7908 .param/l "ADDIU" 0 6 50, C4<001001>;
P_000001d2e36f7940 .param/l "ANDI" 0 6 39, C4<001100>;
P_000001d2e36f7978 .param/l "BEQ" 0 6 33, C4<000100>;
P_000001d2e36f79b0 .param/l "BGTZ" 0 6 55, C4<000111>;
P_000001d2e36f79e8 .param/l "BLEZ" 0 6 54, C4<000110>;
P_000001d2e36f7a20 .param/l "BNE" 0 6 34, C4<000101>;
P_000001d2e36f7a58 .param/l "CP1" 0 6 47, C4<010001>;
P_000001d2e36f7a90 .param/l "J" 0 6 35, C4<000010>;
P_000001d2e36f7ac8 .param/l "LUI" 0 6 42, C4<001111>;
P_000001d2e36f7b00 .param/l "LW" 0 6 29, C4<100011>;
P_000001d2e36f7b38 .param/l "LWC1" 0 6 45, C4<110001>;
P_000001d2e36f7b70 .param/l "ORI" 0 6 40, C4<001101>;
P_000001d2e36f7ba8 .param/l "R_TYPE" 0 6 26, C4<000000>;
P_000001d2e36f7be0 .param/l "SLTIU" 0 6 51, C4<001011>;
P_000001d2e36f7c18 .param/l "SW" 0 6 30, C4<101011>;
P_000001d2e36f7c50 .param/l "SWC1" 0 6 46, C4<111001>;
P_000001d2e36f7c88 .param/l "XORI" 0 6 41, C4<001110>;
v000001d2e37d9bd0_0 .var "alu_op", 1 0;
v000001d2e37d9450_0 .var "alu_src", 0 0;
v000001d2e37d82d0_0 .var "branch", 0 0;
v000001d2e37d8730_0 .var "fp_operation", 0 0;
v000001d2e37d94f0_0 .var "fp_reg_read", 0 0;
v000001d2e37d9590_0 .var "fp_reg_write", 0 0;
v000001d2e37d9630_0 .net "funct", 5 0, L_000001d2e37e3fd0;  1 drivers
v000001d2e37d8c30_0 .var "hi_write", 0 0;
v000001d2e37d8230_0 .var "jump", 0 0;
v000001d2e37d8f50_0 .var "lo_write", 0 0;
v000001d2e37d8370_0 .var "mem_read", 0 0;
v000001d2e37d9e50_0 .var "mem_to_reg", 0 0;
v000001d2e37d8e10_0 .var "mem_write", 0 0;
v000001d2e37d96d0_0 .var "move_cpu_to_fp", 0 0;
v000001d2e37d9130_0 .var "move_fp_to_cpu", 0 0;
v000001d2e37d99f0_0 .net "opcode", 5 0, L_000001d2e37e38f0;  1 drivers
v000001d2e37d9ef0_0 .var "reg_dst", 0 0;
v000001d2e37d8870_0 .var "reg_write", 0 0;
E_000001d2e376afe0 .event anyedge, v000001d2e37d99f0_0, v000001d2e37d9630_0;
S_000001d2e365e6d0 .scope module, "dm_inst" "data_memory" 3 124, 7 3 0, S_000001d2e3717ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v000001d2e37d98b0_0 .net *"_ivl_0", 31 0, L_000001d2e37e3350;  1 drivers
v000001d2e37d9270_0 .net *"_ivl_3", 9 0, L_000001d2e37e3c10;  1 drivers
v000001d2e37d8ff0_0 .net *"_ivl_4", 10 0, L_000001d2e37e26d0;  1 drivers
L_000001d2e37e4410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d2e37d8910_0 .net *"_ivl_7", 0 0, L_000001d2e37e4410;  1 drivers
o000001d2e37a0fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001d2e37d84b0_0 name=_ivl_8
v000001d2e37d9770_0 .net "address", 31 0, v000001d2e37789a0_0;  alias, 1 drivers
v000001d2e37d9950_0 .net "clk", 0 0, v000001d2e37e29f0_0;  alias, 1 drivers
v000001d2e37d8410_0 .var/i "i", 31 0;
v000001d2e37d9090_0 .net "mem_read", 0 0, v000001d2e37d8370_0;  alias, 1 drivers
v000001d2e37d9a90_0 .net "mem_write", 0 0, v000001d2e37d8e10_0;  alias, 1 drivers
v000001d2e37d91d0 .array "memory", 511 0, 31 0;
v000001d2e37d9310_0 .net "read_data", 31 0, L_000001d2e37e3670;  alias, 1 drivers
v000001d2e37d9c70_0 .net "write_data", 31 0, L_000001d2e383c480;  1 drivers
E_000001d2e376bba0 .event posedge, v000001d2e37d9950_0;
L_000001d2e37e3350 .array/port v000001d2e37d91d0, L_000001d2e37e26d0;
L_000001d2e37e3c10 .part v000001d2e37789a0_0, 2, 10;
L_000001d2e37e26d0 .concat [ 10 1 0 0], L_000001d2e37e3c10, L_000001d2e37e4410;
L_000001d2e37e3670 .functor MUXZ 32, o000001d2e37a0fb8, L_000001d2e37e3350, v000001d2e37d8370_0, C4<>;
S_000001d2e365e860 .scope module, "fp_rf_inst" "fp_register_file" 3 82, 8 6 0, S_000001d2e3717ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fp_reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_000001d2e3762c30 .functor BUFZ 32, L_000001d2e37e3df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2e37621b0 .functor BUFZ 32, L_000001d2e37e3f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d2e37d9d10_0 .net *"_ivl_0", 31 0, L_000001d2e37e3df0;  1 drivers
v000001d2e37d93b0_0 .net *"_ivl_10", 6 0, L_000001d2e37e2d10;  1 drivers
L_000001d2e37e42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2e37d89b0_0 .net *"_ivl_13", 1 0, L_000001d2e37e42f0;  1 drivers
v000001d2e37d8a50_0 .net *"_ivl_2", 6 0, L_000001d2e37e2ef0;  1 drivers
L_000001d2e37e42a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2e37d8af0_0 .net *"_ivl_5", 1 0, L_000001d2e37e42a8;  1 drivers
v000001d2e37d9db0_0 .net *"_ivl_8", 31 0, L_000001d2e37e3f30;  1 drivers
v000001d2e37d9f90_0 .net "clk", 0 0, v000001d2e37e29f0_0;  alias, 1 drivers
v000001d2e37d8b90_0 .net "fp_reg_write", 0 0, v000001d2e37d9590_0;  alias, 1 drivers
v000001d2e37d8cd0 .array "fp_registers", 31 0, 31 0;
v000001d2e37d80f0_0 .var/i "i", 31 0;
v000001d2e37d8eb0_0 .net "read_data1", 31 0, L_000001d2e3762c30;  alias, 1 drivers
v000001d2e37d8190_0 .net "read_data2", 31 0, L_000001d2e37621b0;  alias, 1 drivers
v000001d2e37d8550_0 .net "read_reg1", 4 0, L_000001d2e37e23b0;  1 drivers
v000001d2e37d8690_0 .net "read_reg2", 4 0, L_000001d2e37e3530;  1 drivers
v000001d2e37d87d0_0 .net "write_data", 31 0, L_000001d2e37e3210;  1 drivers
v000001d2e37dba00_0 .net "write_reg", 4 0, L_000001d2e37e3b70;  1 drivers
L_000001d2e37e3df0 .array/port v000001d2e37d8cd0, L_000001d2e37e2ef0;
L_000001d2e37e2ef0 .concat [ 5 2 0 0], L_000001d2e37e23b0, L_000001d2e37e42a8;
L_000001d2e37e3f30 .array/port v000001d2e37d8cd0, L_000001d2e37e2d10;
L_000001d2e37e2d10 .concat [ 5 2 0 0], L_000001d2e37e3530, L_000001d2e37e42f0;
S_000001d2e371de70 .scope module, "im_inst" "instruction_memory" 3 33, 9 1 0, S_000001d2e3717ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000001d2e3762140 .functor BUFZ 32, L_000001d2e37e3990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d2e37dbc80_0 .net *"_ivl_0", 31 0, L_000001d2e37e3990;  1 drivers
v000001d2e37daa60_0 .net *"_ivl_3", 9 0, L_000001d2e37e2810;  1 drivers
v000001d2e37da560_0 .net "address", 31 0, v000001d2e37db140_0;  alias, 1 drivers
v000001d2e37db820_0 .net "instruction", 31 0, L_000001d2e3762140;  alias, 1 drivers
v000001d2e37dbf00 .array "memory", 100 0, 31 0;
L_000001d2e37e3990 .array/port v000001d2e37dbf00, L_000001d2e37e2810;
L_000001d2e37e2810 .part v000001d2e37db140_0, 2, 10;
S_000001d2e371e000 .scope module, "pc_inst" "pc_register" 3 25, 10 4 0, S_000001d2e3717ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001d2e37da7e0_0 .net "clk", 0 0, v000001d2e37e29f0_0;  alias, 1 drivers
v000001d2e37dae20_0 .net "pc_in", 31 0, L_000001d2e383df60;  alias, 1 drivers
v000001d2e37db140_0 .var "pc_out", 31 0;
v000001d2e37da600_0 .net "reset", 0 0, v000001d2e37e2db0_0;  alias, 1 drivers
E_000001d2e376bee0 .event posedge, v000001d2e37da600_0, v000001d2e37d9950_0;
S_000001d2e36fff60 .scope module, "rf_inst" "register_file" 3 61, 11 5 0, S_000001d2e3717ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 32 "hi_in";
    .port_info 7 /INPUT 32 "lo_in";
    .port_info 8 /INPUT 1 "hi_write";
    .port_info 9 /INPUT 1 "lo_write";
    .port_info 10 /OUTPUT 32 "read_data1";
    .port_info 11 /OUTPUT 32 "read_data2";
    .port_info 12 /OUTPUT 32 "hi";
    .port_info 13 /OUTPUT 32 "lo";
L_000001d2e37e40f8 .functor BUFT 1, C4<11110>, C4<0>, C4<0>, C4<0>;
v000001d2e37db5a0_0 .net/2u *"_ivl_0", 4 0, L_000001d2e37e40f8;  1 drivers
v000001d2e37dac40_0 .net *"_ivl_10", 6 0, L_000001d2e37e3d50;  1 drivers
L_000001d2e37e4188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2e37da420_0 .net *"_ivl_13", 1 0, L_000001d2e37e4188;  1 drivers
v000001d2e37dbd20_0 .net *"_ivl_14", 31 0, L_000001d2e37e3170;  1 drivers
L_000001d2e37e41d0 .functor BUFT 1, C4<11110>, C4<0>, C4<0>, C4<0>;
v000001d2e37daec0_0 .net/2u *"_ivl_18", 4 0, L_000001d2e37e41d0;  1 drivers
v000001d2e37db1e0_0 .net *"_ivl_2", 0 0, L_000001d2e37e2a90;  1 drivers
v000001d2e37dbaa0_0 .net *"_ivl_20", 0 0, L_000001d2e37e2130;  1 drivers
L_000001d2e37e4218 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d2e37db500_0 .net/2u *"_ivl_22", 4 0, L_000001d2e37e4218;  1 drivers
v000001d2e37db460_0 .net *"_ivl_24", 0 0, L_000001d2e37e3ad0;  1 drivers
v000001d2e37db8c0_0 .net *"_ivl_26", 31 0, L_000001d2e37e2bd0;  1 drivers
v000001d2e37dbdc0_0 .net *"_ivl_28", 6 0, L_000001d2e37e2950;  1 drivers
L_000001d2e37e4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2e37daf60_0 .net *"_ivl_31", 1 0, L_000001d2e37e4260;  1 drivers
v000001d2e37da4c0_0 .net *"_ivl_32", 31 0, L_000001d2e37e2b30;  1 drivers
L_000001d2e37e4140 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d2e37da6a0_0 .net/2u *"_ivl_4", 4 0, L_000001d2e37e4140;  1 drivers
v000001d2e37dace0_0 .net *"_ivl_6", 0 0, L_000001d2e37e3a30;  1 drivers
v000001d2e37da880_0 .net *"_ivl_8", 31 0, L_000001d2e37e2f90;  1 drivers
v000001d2e37da740_0 .net "clk", 0 0, v000001d2e37e29f0_0;  alias, 1 drivers
v000001d2e37db780_0 .var "hi", 31 0;
v000001d2e37db960_0 .net "hi_in", 31 0, v000001d2e3779120_0;  alias, 1 drivers
v000001d2e37dbfa0_0 .net "hi_write", 0 0, o000001d2e37a1af8;  alias, 0 drivers
v000001d2e37dbb40_0 .var/i "i", 31 0;
v000001d2e37db000_0 .var "lo", 31 0;
v000001d2e37db3c0_0 .net "lo_in", 31 0, v000001d2e37778c0_0;  alias, 1 drivers
v000001d2e37dbbe0_0 .net "lo_write", 0 0, o000001d2e37a1b58;  alias, 0 drivers
v000001d2e37dbe60_0 .net "read_data1", 31 0, L_000001d2e37e33f0;  alias, 1 drivers
v000001d2e37db6e0_0 .net "read_data2", 31 0, L_000001d2e37e3710;  alias, 1 drivers
v000001d2e37db640_0 .net "read_reg1", 4 0, L_000001d2e37e21d0;  1 drivers
v000001d2e37da100_0 .net "read_reg2", 4 0, L_000001d2e37e2e50;  1 drivers
v000001d2e37da920_0 .net "reg_write", 0 0, v000001d2e37d8870_0;  alias, 1 drivers
v000001d2e37da1a0 .array "registers", 31 0, 31 0;
v000001d2e37db280_0 .net "write_data", 31 0, L_000001d2e37e2310;  1 drivers
v000001d2e37da9c0_0 .net "write_reg", 4 0, L_000001d2e383c7a0;  alias, 1 drivers
L_000001d2e37e2a90 .cmp/eq 5, L_000001d2e37e21d0, L_000001d2e37e40f8;
L_000001d2e37e3a30 .cmp/eq 5, L_000001d2e37e21d0, L_000001d2e37e4140;
L_000001d2e37e2f90 .array/port v000001d2e37da1a0, L_000001d2e37e3d50;
L_000001d2e37e3d50 .concat [ 5 2 0 0], L_000001d2e37e21d0, L_000001d2e37e4188;
L_000001d2e37e3170 .functor MUXZ 32, L_000001d2e37e2f90, RS_000001d2e37a0448, L_000001d2e37e3a30, C4<>;
L_000001d2e37e33f0 .functor MUXZ 32, L_000001d2e37e3170, RS_000001d2e37a0358, L_000001d2e37e2a90, C4<>;
L_000001d2e37e2130 .cmp/eq 5, L_000001d2e37e2e50, L_000001d2e37e41d0;
L_000001d2e37e3ad0 .cmp/eq 5, L_000001d2e37e2e50, L_000001d2e37e4218;
L_000001d2e37e2bd0 .array/port v000001d2e37da1a0, L_000001d2e37e2950;
L_000001d2e37e2950 .concat [ 5 2 0 0], L_000001d2e37e2e50, L_000001d2e37e4260;
L_000001d2e37e2b30 .functor MUXZ 32, L_000001d2e37e2bd0, RS_000001d2e37a0448, L_000001d2e37e3ad0, C4<>;
L_000001d2e37e3710 .functor MUXZ 32, L_000001d2e37e2b30, RS_000001d2e37a0358, L_000001d2e37e2130, C4<>;
    .scope S_000001d2e371e000;
T_0 ;
    %wait E_000001d2e376bee0;
    %load/vec4 v000001d2e37da600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2e37db140_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d2e37dae20_0;
    %assign/vec4 v000001d2e37db140_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d2e371de70;
T_1 ;
    %pushi/vec4 537395205, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 537460739, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17387554, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17387556, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17387557, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17387559, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17387563, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17367064, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17367066, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 17367067, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 544768, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 544770, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 544771, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 2349531136, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 285802498, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 352911362, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 134217744, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 1175556096, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 1175691265, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 1175826434, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 1175961604, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %pushi/vec4 1176096774, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37dbf00, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001d2e36f70e0;
T_2 ;
    %wait E_000001d2e376afe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d82d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d2e37d9bd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d94f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d96d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8f50_0, 0, 1;
    %load/vec4 v000001d2e37d99f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.19;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d8e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d82d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d2e37d9bd0_0, 0, 2;
    %load/vec4 v000001d2e37d9630_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %jmp T_2.37;
T_2.20 ;
    %jmp T_2.37;
T_2.21 ;
    %jmp T_2.37;
T_2.22 ;
    %jmp T_2.37;
T_2.23 ;
    %jmp T_2.37;
T_2.24 ;
    %jmp T_2.37;
T_2.25 ;
    %jmp T_2.37;
T_2.26 ;
    %jmp T_2.37;
T_2.27 ;
    %jmp T_2.37;
T_2.28 ;
    %jmp T_2.37;
T_2.29 ;
    %jmp T_2.37;
T_2.30 ;
    %jmp T_2.37;
T_2.31 ;
    %jmp T_2.37;
T_2.32 ;
    %jmp T_2.37;
T_2.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8f50_0, 0, 1;
    %jmp T_2.37;
T_2.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8f50_0, 0, 1;
    %jmp T_2.37;
T_2.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8f50_0, 0, 1;
    %jmp T_2.37;
T_2.37 ;
    %pop/vec4 1;
    %jmp T_2.19;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8370_0, 0, 1;
    %jmp T_2.19;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8e10_0, 0, 1;
    %jmp T_2.19;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d82d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d2e37d9bd0_0, 0, 2;
    %jmp T_2.19;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d82d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d2e37d9bd0_0, 0, 2;
    %jmp T_2.19;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d82d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d2e37d9bd0_0, 0, 2;
    %jmp T_2.19;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d82d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d2e37d9bd0_0, 0, 2;
    %jmp T_2.19;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8230_0, 0, 1;
    %jmp T_2.19;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %jmp T_2.19;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %jmp T_2.19;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d2e37d9bd0_0, 0, 2;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9e50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d2e37d9bd0_0, 0, 2;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9e50_0, 0, 1;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37d9e50_0, 0, 1;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d94f0_0, 0, 1;
    %jmp T_2.19;
T_2.17 ;
    %load/vec4 v000001d2e37d9630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9590_0, 0, 1;
    %jmp T_2.41;
T_2.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d8870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9130_0, 0, 1;
    %jmp T_2.41;
T_2.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d9590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37d96d0_0, 0, 1;
    %jmp T_2.41;
T_2.41 ;
    %pop/vec4 1;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d2e36fff60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2e37dbb40_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001d2e37dbb40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d2e37dbb40_0;
    %store/vec4a v000001d2e37da1a0, 4, 0;
    %load/vec4 v000001d2e37dbb40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2e37dbb40_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2e37db780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2e37db000_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000001d2e36fff60;
T_4 ;
    %wait E_000001d2e376bba0;
    %load/vec4 v000001d2e37da920_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.4, 11;
    %load/vec4 v000001d2e37da9c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v000001d2e37da9c0_0;
    %pushi/vec4 30, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d2e37da9c0_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d2e37db280_0;
    %load/vec4 v000001d2e37da9c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2e37da1a0, 0, 4;
T_4.0 ;
    %load/vec4 v000001d2e37dbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v000001d2e37db960_0;
    %assign/vec4 v000001d2e37db780_0, 0;
T_4.5 ;
    %load/vec4 v000001d2e37dbbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v000001d2e37db3c0_0;
    %assign/vec4 v000001d2e37db000_0, 0;
T_4.7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2e37da1a0, 0, 4;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d2e365e860;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2e37d80f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d2e37d80f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d2e37d80f0_0;
    %store/vec4a v000001d2e37d8cd0, 4, 0;
    %load/vec4 v000001d2e37d80f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2e37d80f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d2e365e860;
T_6 ;
    %wait E_000001d2e376bba0;
    %load/vec4 v000001d2e37d8b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001d2e37d87d0_0;
    %load/vec4 v000001d2e37dba00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2e37d8cd0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d2e3717c50;
T_7 ;
    %wait E_000001d2e376b360;
    %load/vec4 v000001d2e3777d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d2e3779260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d2e37787c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.14;
T_7.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.14;
T_7.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v000001d2e3779260_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.17 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.18 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.20 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.22 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.23 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.24 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.25 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.26 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.27 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.28 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.29 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.30 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.32;
T_7.32 ;
    %pop/vec4 1;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v000001d2e3779260_0;
    %parti/s 3, 3, 3;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.37;
T_7.33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.37;
T_7.34 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.37;
T_7.35 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d2e37784a0_0, 0, 4;
    %jmp T_7.37;
T_7.37 ;
    %pop/vec4 1;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d2e36f6f50;
T_8 ;
    %wait E_000001d2e376bb60;
    %load/vec4 v000001d2e37782c0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001d2e37791c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001d2e375de50_0, 0, 1;
    %load/vec4 v000001d2e3777820_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001d2e37d8d70_0, 0, 1;
    %load/vec4 v000001d2e37791c0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001d2e3777dc0_0, 0, 8;
    %load/vec4 v000001d2e3777820_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001d2e37780e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001d2e37791c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d2e3777960_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001d2e3777820_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d2e37785e0_0, 0, 24;
T_8.0 ;
    %load/vec4 v000001d2e37782c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.2 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %and;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.3 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %or;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.4 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %add;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.5 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %add;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.6 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %sub;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.7 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %sub;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.8 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %xor;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.9 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %or;
    %inv;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.10 ;
    %load/vec4 v000001d2e37791c0_0;
    %ix/getv 4, v000001d2e375dd10_0;
    %shiftl 4;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.11 ;
    %load/vec4 v000001d2e37791c0_0;
    %ix/getv 4, v000001d2e375dd10_0;
    %shiftr 4;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.12 ;
    %load/vec4 v000001d2e37791c0_0;
    %ix/getv 4, v000001d2e375dd10_0;
    %shiftr/s 4;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.13 ;
    %load/vec4 v000001d2e37791c0_0;
    %pad/u 64;
    %load/vec4 v000001d2e3777820_0;
    %pad/u 64;
    %mul;
    %split/vec4 32;
    %store/vec4 v000001d2e3778540_0, 0, 32;
    %store/vec4 v000001d2e3778f40_0, 0, 32;
    %load/vec4 v000001d2e3778540_0;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.14 ;
    %load/vec4 v000001d2e37791c0_0;
    %pad/u 64;
    %load/vec4 v000001d2e3777820_0;
    %pad/u 64;
    %mul;
    %load/vec4 v000001d2e3778f40_0;
    %load/vec4 v000001d2e3778540_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %split/vec4 32;
    %store/vec4 v000001d2e3778540_0, 0, 32;
    %store/vec4 v000001d2e3778f40_0, 0, 32;
    %load/vec4 v000001d2e3778540_0;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.15 ;
    %load/vec4 v000001d2e37791c0_0;
    %pad/u 64;
    %load/vec4 v000001d2e3777820_0;
    %pad/u 64;
    %mul;
    %load/vec4 v000001d2e3778f40_0;
    %load/vec4 v000001d2e3778540_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %split/vec4 32;
    %store/vec4 v000001d2e3778540_0, 0, 32;
    %store/vec4 v000001d2e3778f40_0, 0, 32;
    %load/vec4 v000001d2e3778540_0;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.16 ;
    %load/vec4 v000001d2e375de50_0;
    %load/vec4 v000001d2e37d8d70_0;
    %xor;
    %store/vec4 v000001d2e37d85f0_0, 0, 1;
    %load/vec4 v000001d2e3777dc0_0;
    %load/vec4 v000001d2e37780e0_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v000001d2e3778360_0, 0, 8;
    %load/vec4 v000001d2e3777960_0;
    %pad/u 48;
    %load/vec4 v000001d2e37785e0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001d2e3778720_0, 0, 48;
    %load/vec4 v000001d2e3778720_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v000001d2e3778720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001d2e3778720_0, 0, 48;
    %load/vec4 v000001d2e3778360_0;
    %addi 1, 0, 8;
    %store/vec4 v000001d2e3778360_0, 0, 8;
T_8.22 ;
    %load/vec4 v000001d2e37d85f0_0;
    %load/vec4 v000001d2e3778360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d2e3778720_0;
    %parti/s 23, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.17 ;
    %load/vec4 v000001d2e37780e0_0;
    %load/vec4 v000001d2e3777dc0_0;
    %cmp/u;
    %jmp/0xz  T_8.24, 5;
    %load/vec4 v000001d2e3777dc0_0;
    %load/vec4 v000001d2e37780e0_0;
    %sub;
    %store/vec4 v000001d2e3778220_0, 0, 8;
    %load/vec4 v000001d2e37785e0_0;
    %ix/getv 4, v000001d2e3778220_0;
    %shiftr 4;
    %store/vec4 v000001d2e37785e0_0, 0, 24;
    %load/vec4 v000001d2e3777dc0_0;
    %store/vec4 v000001d2e3778360_0, 0, 8;
    %load/vec4 v000001d2e375de50_0;
    %store/vec4 v000001d2e37d85f0_0, 0, 1;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v000001d2e37780e0_0;
    %load/vec4 v000001d2e3777dc0_0;
    %sub;
    %store/vec4 v000001d2e3778220_0, 0, 8;
    %load/vec4 v000001d2e3777960_0;
    %ix/getv 4, v000001d2e3778220_0;
    %shiftr 4;
    %store/vec4 v000001d2e3777960_0, 0, 24;
    %load/vec4 v000001d2e37780e0_0;
    %store/vec4 v000001d2e3778360_0, 0, 8;
    %load/vec4 v000001d2e37d8d70_0;
    %store/vec4 v000001d2e37d85f0_0, 0, 1;
T_8.25 ;
    %load/vec4 v000001d2e375de50_0;
    %load/vec4 v000001d2e37d8d70_0;
    %cmp/e;
    %jmp/0xz  T_8.26, 4;
    %load/vec4 v000001d2e3777960_0;
    %pad/u 25;
    %load/vec4 v000001d2e37785e0_0;
    %pad/u 25;
    %add;
    %store/vec4 v000001d2e3778860_0, 0, 25;
    %jmp T_8.27;
T_8.26 ;
    %load/vec4 v000001d2e37785e0_0;
    %load/vec4 v000001d2e3777960_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.28, 5;
    %load/vec4 v000001d2e3777960_0;
    %pad/u 25;
    %load/vec4 v000001d2e37785e0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v000001d2e3778860_0, 0, 25;
    %load/vec4 v000001d2e375de50_0;
    %store/vec4 v000001d2e37d85f0_0, 0, 1;
    %jmp T_8.29;
T_8.28 ;
    %load/vec4 v000001d2e37785e0_0;
    %pad/u 25;
    %load/vec4 v000001d2e3777960_0;
    %pad/u 25;
    %sub;
    %store/vec4 v000001d2e3778860_0, 0, 25;
    %load/vec4 v000001d2e37d8d70_0;
    %store/vec4 v000001d2e37d85f0_0, 0, 1;
T_8.29 ;
T_8.27 ;
    %load/vec4 v000001d2e3778860_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.30, 8;
    %load/vec4 v000001d2e3778860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001d2e3778860_0, 0, 25;
    %load/vec4 v000001d2e3778360_0;
    %addi 1, 0, 8;
    %store/vec4 v000001d2e3778360_0, 0, 8;
    %jmp T_8.31;
T_8.30 ;
T_8.32 ;
    %load/vec4 v000001d2e3778860_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.35, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d2e3778360_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_8.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.34, 9;
    %load/vec4 v000001d2e3778860_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.34;
    %flag_set/vec4 8;
    %jmp/0xz T_8.33, 8;
    %load/vec4 v000001d2e3778860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001d2e3778860_0, 0, 25;
    %load/vec4 v000001d2e3778360_0;
    %subi 1, 0, 8;
    %store/vec4 v000001d2e3778360_0, 0, 8;
    %jmp T_8.32;
T_8.33 ;
T_8.31 ;
    %load/vec4 v000001d2e37d85f0_0;
    %load/vec4 v000001d2e3778360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d2e3778860_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.18 ;
    %load/vec4 v000001d2e37791c0_0;
    %load/vec4 v000001d2e3777820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001d2e3778400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.19 ;
    %load/vec4 v000001d2e375de50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.38, 9;
    %load/vec4 v000001d2e37d8d70_0;
    %nor/r;
    %and;
T_8.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e3778400_0, 0, 1;
    %jmp T_8.37;
T_8.36 ;
    %load/vec4 v000001d2e375de50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.41, 9;
    %load/vec4 v000001d2e37d8d70_0;
    %and;
T_8.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.39, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e3778400_0, 0, 1;
    %jmp T_8.40;
T_8.39 ;
    %load/vec4 v000001d2e375de50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.44, 9;
    %load/vec4 v000001d2e37d8d70_0;
    %nor/r;
    %and;
T_8.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.42, 8;
    %load/vec4 v000001d2e3777dc0_0;
    %load/vec4 v000001d2e37780e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_8.45, 5;
    %load/vec4 v000001d2e3777dc0_0;
    %load/vec4 v000001d2e37780e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.46, 4;
    %load/vec4 v000001d2e3777960_0;
    %load/vec4 v000001d2e37785e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_8.46;
    %or;
T_8.45;
    %store/vec4 v000001d2e3778400_0, 0, 1;
    %jmp T_8.43;
T_8.42 ;
    %load/vec4 v000001d2e37780e0_0;
    %load/vec4 v000001d2e3777dc0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_8.47, 5;
    %load/vec4 v000001d2e3777dc0_0;
    %load/vec4 v000001d2e37780e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.48, 4;
    %load/vec4 v000001d2e37785e0_0;
    %load/vec4 v000001d2e3777960_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_8.48;
    %or;
T_8.47;
    %store/vec4 v000001d2e3778400_0, 0, 1;
T_8.43 ;
T_8.40 ;
T_8.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2e37789a0_0, 0, 32;
    %jmp T_8.21;
T_8.21 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d2e365e6d0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2e37d8410_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d2e37d8410_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d2e37d8410_0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %load/vec4 v000001d2e37d8410_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2e37d8410_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 1039921342, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 1049360335, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 1043333120, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 1052022669, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 1041361797, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 1057727971, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 1046155048, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 1064891843, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 1092616192, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001d2e37d8410_0, 0, 32;
T_9.2 ;
    %load/vec4 v000001d2e37d8410_0;
    %cmpi/s 110, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d2e37d8410_0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %load/vec4 v000001d2e37d8410_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2e37d8410_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000001d2e37d8410_0, 0, 32;
T_9.4 ;
    %load/vec4 v000001d2e37d8410_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_9.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d2e37d8410_0;
    %store/vec4a v000001d2e37d91d0, 4, 0;
    %load/vec4 v000001d2e37d8410_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2e37d8410_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %end;
    .thread T_9;
    .scope S_000001d2e365e6d0;
T_10 ;
    %wait E_000001d2e376bba0;
    %load/vec4 v000001d2e37d9a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001d2e37d9c70_0;
    %load/vec4 v000001d2e37d9770_0;
    %parti/s 10, 2, 3;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2e37d91d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d2e3784120;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37e29f0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d2e37e29f0_0;
    %inv;
    %store/vec4 v000001d2e37e29f0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001d2e3784120;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2e37e2db0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2e37e2db0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 31 "$stop" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001d2e3784120;
T_13 ;
    %vpi_call 2 36 "$monitor", "Time=%0t | PC=%h | Instr=%h | HI=%h | LO=%h | t0=%h | t1=%h | t2=%h | t3=%h", $time, v000001d2e37dd5b0_0, v000001d2e37dd970_0, v000001d2e37db780_0, v000001d2e37db000_0, &A<v000001d2e37da1a0, 8>, &A<v000001d2e37da1a0, 9>, &A<v000001d2e37da1a0, 10>, &A<v000001d2e37da1a0, 11> {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001d2e3784120;
T_14 ;
    %vpi_call 2 41 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d2e3784120 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "iitk_mini_mips_tb.v";
    "iitk_mini_mips.v";
    "alu_control.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "fp_register_file.v";
    "instruction_memory.v";
    "pc_register.v";
    "register_file.v";
