WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528613 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 2 min 10 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528614 cumulative IPC: 3.95474 (Simulation time: 0 hr 2 min 10 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528614 (Simulation time: 0 hr 2 min 10 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10132097 heartbeat IPC: 1.31519 cumulative IPC: 1.31519 (Simulation time: 0 hr 5 min 53 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18018176 heartbeat IPC: 1.26806 cumulative IPC: 1.2912 (Simulation time: 0 hr 9 min 22 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 26004866 heartbeat IPC: 1.25209 cumulative IPC: 1.27789 (Simulation time: 0 hr 12 min 59 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 33918119 heartbeat IPC: 1.26371 cumulative IPC: 1.27432 (Simulation time: 0 hr 16 min 30 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 41934388 heartbeat IPC: 1.24747 cumulative IPC: 1.26885 (Simulation time: 0 hr 18 min 51 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 39405775 cumulative IPC: 1.26885 (Simulation time: 0 hr 18 min 51 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 39405775 (Simulation time: 0 hr 18 min 51 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26885 instructions: 50000000 cycles: 39405775
CPU 0 Branch Prediction Accuracy: 87.5016% MPKI: 21.1486 Average ROB Occupancy at Mispredict: 14.8902
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 20.9887
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     148460  HIT:     123308  MISS:      25152
LLC LOAD         ACCESS:      58567  HIT:      40900  MISS:      17667
LLC RFO          ACCESS:      36782  HIT:      29429  MISS:       7353
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      52861  HIT:      52860  MISS:          1
LLC TRANSLATION  ACCESS:        250  HIT:        119  MISS:        131
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.456 cycles
cpu0_DTLB TOTAL       ACCESS:   13612971  HIT:   13560569  MISS:      52402
cpu0_DTLB LOAD         ACCESS:   13612971  HIT:   13560569  MISS:      52402
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.77753 cycles
cpu0_ITLB TOTAL       ACCESS:    2087738  HIT:    2086922  MISS:        816
cpu0_ITLB LOAD         ACCESS:    2087738  HIT:    2086922  MISS:        816
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.3922 cycles
cpu0_L1D TOTAL       ACCESS:   16624786  HIT:   15525431  MISS:    1099355
cpu0_L1D LOAD         ACCESS:    9750859  HIT:    9277080  MISS:     473779
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6873047  HIT:    6248165  MISS:     624882
cpu0_L1D TRANSLATION  ACCESS:        880  HIT:        186  MISS:        694
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.78781 cycles
cpu0_L1I TOTAL       ACCESS:    2356792  HIT:    2335861  MISS:      20931
cpu0_L1I LOAD         ACCESS:    2356792  HIT:    2335861  MISS:      20931
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.8541 cycles
cpu0_L2C TOTAL       ACCESS:     301090  HIT:     205157  MISS:      95933
cpu0_L2C LOAD         ACCESS:     137702  HIT:      79135  MISS:      58567
cpu0_L2C RFO          ACCESS:      66250  HIT:      29468  MISS:      36782
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96773  HIT:      96439  MISS:        334
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:        115  MISS:        250
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 69.3643 cycles
cpu0_STLB TOTAL       ACCESS:      20443  HIT:      19893  MISS:        550
cpu0_STLB LOAD         ACCESS:      20443  HIT:      19893  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 278.906 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19148
  ROW_BUFFER_MISS:       6003
 AVG DBUS CONGESTED CYCLE:    3.95794
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         45  FULL:          0

