// Seed: 698853849
module module_0 (
    input logic id_0
);
  always begin : LABEL_0
    id_2 <= id_2;
    id_2 = id_0;
    $display(id_0);
  end
  wire id_3, id_4;
  assign id_4 = id_4;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input supply0 id_2,
    input uwire id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri0 id_15,
    output tri1 id_16,
    input logic id_17,
    output tri id_18,
    output wor id_19,
    input tri1 id_20
    , id_28 = 1 | id_3,
    output supply1 id_21,
    input tri1 id_22,
    input uwire id_23,
    input supply1 id_24,
    input tri1 id_25,
    input tri1 id_26
);
  genvar id_29;
  always begin : LABEL_0
    @* id_1 <= id_17;
  end
  module_0 modCall_1 (id_17);
  assign modCall_1.id_0 = 0;
endmodule
