
adc_polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003024  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080031ac  080031ac  000041ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031dc  080031dc  00005014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080031dc  080031dc  00005014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080031dc  080031dc  00005014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031dc  080031dc  000041dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031e0  080031e0  000041e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080031e4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  20000014  080031f8  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000008c  080031f8  0000508c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000062d9  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015ed  00000000  00000000  0000b31d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000588  00000000  00000000  0000c910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000040b  00000000  00000000  0000ce98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a4d5  00000000  00000000  0000d2a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008adb  00000000  00000000  00027778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a3e9  00000000  00000000  00030253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca63c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013e0  00000000  00000000  000ca680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000cba60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003194 	.word	0x08003194

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08003194 	.word	0x08003194

080001c8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80001ce:	463b      	mov	r3, r7
 80001d0:	2200      	movs	r2, #0
 80001d2:	601a      	str	r2, [r3, #0]
 80001d4:	605a      	str	r2, [r3, #4]
 80001d6:	609a      	str	r2, [r3, #8]
 80001d8:	60da      	str	r2, [r3, #12]
 80001da:	611a      	str	r2, [r3, #16]
 80001dc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001de:	4b27      	ldr	r3, [pc, #156]	@ (800027c <MX_ADC1_Init+0xb4>)
 80001e0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80001e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80001e6:	4b25      	ldr	r3, [pc, #148]	@ (800027c <MX_ADC1_Init+0xb4>)
 80001e8:	2200      	movs	r2, #0
 80001ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80001ec:	4b23      	ldr	r3, [pc, #140]	@ (800027c <MX_ADC1_Init+0xb4>)
 80001ee:	2200      	movs	r2, #0
 80001f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f2:	4b22      	ldr	r3, [pc, #136]	@ (800027c <MX_ADC1_Init+0xb4>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001f8:	4b20      	ldr	r3, [pc, #128]	@ (800027c <MX_ADC1_Init+0xb4>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001fe:	4b1f      	ldr	r3, [pc, #124]	@ (800027c <MX_ADC1_Init+0xb4>)
 8000200:	2200      	movs	r2, #0
 8000202:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000206:	4b1d      	ldr	r3, [pc, #116]	@ (800027c <MX_ADC1_Init+0xb4>)
 8000208:	2200      	movs	r2, #0
 800020a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800020c:	4b1b      	ldr	r3, [pc, #108]	@ (800027c <MX_ADC1_Init+0xb4>)
 800020e:	2201      	movs	r2, #1
 8000210:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000212:	4b1a      	ldr	r3, [pc, #104]	@ (800027c <MX_ADC1_Init+0xb4>)
 8000214:	2200      	movs	r2, #0
 8000216:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000218:	4b18      	ldr	r3, [pc, #96]	@ (800027c <MX_ADC1_Init+0xb4>)
 800021a:	2201      	movs	r2, #1
 800021c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800021e:	4b17      	ldr	r3, [pc, #92]	@ (800027c <MX_ADC1_Init+0xb4>)
 8000220:	2200      	movs	r2, #0
 8000222:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000226:	4b15      	ldr	r3, [pc, #84]	@ (800027c <MX_ADC1_Init+0xb4>)
 8000228:	2204      	movs	r2, #4
 800022a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800022c:	4b13      	ldr	r3, [pc, #76]	@ (800027c <MX_ADC1_Init+0xb4>)
 800022e:	2200      	movs	r2, #0
 8000230:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000232:	4b12      	ldr	r3, [pc, #72]	@ (800027c <MX_ADC1_Init+0xb4>)
 8000234:	2200      	movs	r2, #0
 8000236:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000238:	4810      	ldr	r0, [pc, #64]	@ (800027c <MX_ADC1_Init+0xb4>)
 800023a:	f000 fa2f 	bl	800069c <HAL_ADC_Init>
 800023e:	4603      	mov	r3, r0
 8000240:	2b00      	cmp	r3, #0
 8000242:	d001      	beq.n	8000248 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8000244:	f000 f92d 	bl	80004a2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000248:	2305      	movs	r3, #5
 800024a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800024c:	2301      	movs	r3, #1
 800024e:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000250:	2300      	movs	r3, #0
 8000252:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000254:	2304      	movs	r3, #4
 8000256:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000258:	2300      	movs	r3, #0
 800025a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800025c:	2300      	movs	r3, #0
 800025e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000260:	463b      	mov	r3, r7
 8000262:	4619      	mov	r1, r3
 8000264:	4805      	ldr	r0, [pc, #20]	@ (800027c <MX_ADC1_Init+0xb4>)
 8000266:	f000 fd7f 	bl	8000d68 <HAL_ADC_ConfigChannel>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000270:	f000 f917 	bl	80004a2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000274:	bf00      	nop
 8000276:	3718      	adds	r7, #24
 8000278:	46bd      	mov	sp, r7
 800027a:	bd80      	pop	{r7, pc}
 800027c:	20000030 	.word	0x20000030

08000280 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b08a      	sub	sp, #40	@ 0x28
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000288:	f107 0314 	add.w	r3, r7, #20
 800028c:	2200      	movs	r2, #0
 800028e:	601a      	str	r2, [r3, #0]
 8000290:	605a      	str	r2, [r3, #4]
 8000292:	609a      	str	r2, [r3, #8]
 8000294:	60da      	str	r2, [r3, #12]
 8000296:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80002a0:	d124      	bne.n	80002ec <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002a2:	4b14      	ldr	r3, [pc, #80]	@ (80002f4 <HAL_ADC_MspInit+0x74>)
 80002a4:	695b      	ldr	r3, [r3, #20]
 80002a6:	4a13      	ldr	r2, [pc, #76]	@ (80002f4 <HAL_ADC_MspInit+0x74>)
 80002a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002ac:	6153      	str	r3, [r2, #20]
 80002ae:	4b11      	ldr	r3, [pc, #68]	@ (80002f4 <HAL_ADC_MspInit+0x74>)
 80002b0:	695b      	ldr	r3, [r3, #20]
 80002b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80002b6:	613b      	str	r3, [r7, #16]
 80002b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ba:	4b0e      	ldr	r3, [pc, #56]	@ (80002f4 <HAL_ADC_MspInit+0x74>)
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	4a0d      	ldr	r2, [pc, #52]	@ (80002f4 <HAL_ADC_MspInit+0x74>)
 80002c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002c4:	6153      	str	r3, [r2, #20]
 80002c6:	4b0b      	ldr	r3, [pc, #44]	@ (80002f4 <HAL_ADC_MspInit+0x74>)
 80002c8:	695b      	ldr	r3, [r3, #20]
 80002ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80002ce:	60fb      	str	r3, [r7, #12]
 80002d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80002d2:	2310      	movs	r3, #16
 80002d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002d6:	2303      	movs	r3, #3
 80002d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002da:	2300      	movs	r3, #0
 80002dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002de:	f107 0314 	add.w	r3, r7, #20
 80002e2:	4619      	mov	r1, r3
 80002e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002e8:	f001 fa56 	bl	8001798 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002ec:	bf00      	nop
 80002ee:	3728      	adds	r7, #40	@ 0x28
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bd80      	pop	{r7, pc}
 80002f4:	40021000 	.word	0x40021000

080002f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b085      	sub	sp, #20
 80002fc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002fe:	4b1b      	ldr	r3, [pc, #108]	@ (800036c <MX_GPIO_Init+0x74>)
 8000300:	695b      	ldr	r3, [r3, #20]
 8000302:	4a1a      	ldr	r2, [pc, #104]	@ (800036c <MX_GPIO_Init+0x74>)
 8000304:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000308:	6153      	str	r3, [r2, #20]
 800030a:	4b18      	ldr	r3, [pc, #96]	@ (800036c <MX_GPIO_Init+0x74>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000312:	60fb      	str	r3, [r7, #12]
 8000314:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000316:	4b15      	ldr	r3, [pc, #84]	@ (800036c <MX_GPIO_Init+0x74>)
 8000318:	695b      	ldr	r3, [r3, #20]
 800031a:	4a14      	ldr	r2, [pc, #80]	@ (800036c <MX_GPIO_Init+0x74>)
 800031c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000320:	6153      	str	r3, [r2, #20]
 8000322:	4b12      	ldr	r3, [pc, #72]	@ (800036c <MX_GPIO_Init+0x74>)
 8000324:	695b      	ldr	r3, [r3, #20]
 8000326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800032a:	60bb      	str	r3, [r7, #8]
 800032c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800032e:	4b0f      	ldr	r3, [pc, #60]	@ (800036c <MX_GPIO_Init+0x74>)
 8000330:	695b      	ldr	r3, [r3, #20]
 8000332:	4a0e      	ldr	r2, [pc, #56]	@ (800036c <MX_GPIO_Init+0x74>)
 8000334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000338:	6153      	str	r3, [r2, #20]
 800033a:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <MX_GPIO_Init+0x74>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000342:	607b      	str	r3, [r7, #4]
 8000344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000346:	4b09      	ldr	r3, [pc, #36]	@ (800036c <MX_GPIO_Init+0x74>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	4a08      	ldr	r2, [pc, #32]	@ (800036c <MX_GPIO_Init+0x74>)
 800034c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000350:	6153      	str	r3, [r2, #20]
 8000352:	4b06      	ldr	r3, [pc, #24]	@ (800036c <MX_GPIO_Init+0x74>)
 8000354:	695b      	ldr	r3, [r3, #20]
 8000356:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800035a:	603b      	str	r3, [r7, #0]
 800035c:	683b      	ldr	r3, [r7, #0]

}
 800035e:	bf00      	nop
 8000360:	3714      	adds	r7, #20
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000

08000370 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000374:	f000 f92c 	bl	80005d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000378:	f000 f838 	bl	80003ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800037c:	f7ff ffbc 	bl	80002f8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000380:	f7ff ff22 	bl	80001c8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000384:	2100      	movs	r1, #0
 8000386:	4814      	ldr	r0, [pc, #80]	@ (80003d8 <main+0x68>)
 8000388:	f000 fc7b 	bl	8000c82 <HAL_ADCEx_Calibration_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_ADC_Start(&hadc1);
 800038c:	4812      	ldr	r0, [pc, #72]	@ (80003d8 <main+0x68>)
 800038e:	f000 fb0b 	bl	80009a8 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000392:	210a      	movs	r1, #10
 8000394:	4810      	ldr	r0, [pc, #64]	@ (80003d8 <main+0x68>)
 8000396:	f000 fba9 	bl	8000aec <HAL_ADC_PollForConversion>
    data = HAL_ADC_GetValue(&hadc1);
 800039a:	480f      	ldr	r0, [pc, #60]	@ (80003d8 <main+0x68>)
 800039c:	f000 fc64 	bl	8000c68 <HAL_ADC_GetValue>
 80003a0:	4603      	mov	r3, r0
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b0d      	ldr	r3, [pc, #52]	@ (80003dc <main+0x6c>)
 80003a6:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(&hadc1);
 80003a8:	480b      	ldr	r0, [pc, #44]	@ (80003d8 <main+0x68>)
 80003aa:	f000 fb6a 	bl	8000a82 <HAL_ADC_Stop>
    data1 = (data/max_val)*vref ;
 80003ae:	4b0b      	ldr	r3, [pc, #44]	@ (80003dc <main+0x6c>)
 80003b0:	881b      	ldrh	r3, [r3, #0]
 80003b2:	ee07 3a90 	vmov	s15, r3
 80003b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80003ba:	4b09      	ldr	r3, [pc, #36]	@ (80003e0 <main+0x70>)
 80003bc:	edd3 7a00 	vldr	s15, [r3]
 80003c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80003c4:	4b07      	ldr	r3, [pc, #28]	@ (80003e4 <main+0x74>)
 80003c6:	edd3 7a00 	vldr	s15, [r3]
 80003ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80003ce:	4b06      	ldr	r3, [pc, #24]	@ (80003e8 <main+0x78>)
 80003d0:	edc3 7a00 	vstr	s15, [r3]
    HAL_ADC_Start(&hadc1);
 80003d4:	bf00      	nop
 80003d6:	e7d9      	b.n	800038c <main+0x1c>
 80003d8:	20000030 	.word	0x20000030
 80003dc:	20000080 	.word	0x20000080
 80003e0:	20000004 	.word	0x20000004
 80003e4:	20000000 	.word	0x20000000
 80003e8:	20000084 	.word	0x20000084

080003ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b09c      	sub	sp, #112	@ 0x70
 80003f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003f2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80003f6:	2228      	movs	r2, #40	@ 0x28
 80003f8:	2100      	movs	r1, #0
 80003fa:	4618      	mov	r0, r3
 80003fc:	f002 fe9e 	bl	800313c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000400:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000404:	2200      	movs	r2, #0
 8000406:	601a      	str	r2, [r3, #0]
 8000408:	605a      	str	r2, [r3, #4]
 800040a:	609a      	str	r2, [r3, #8]
 800040c:	60da      	str	r2, [r3, #12]
 800040e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000410:	463b      	mov	r3, r7
 8000412:	2234      	movs	r2, #52	@ 0x34
 8000414:	2100      	movs	r1, #0
 8000416:	4618      	mov	r0, r3
 8000418:	f002 fe90 	bl	800313c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800041c:	2301      	movs	r3, #1
 800041e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000420:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000424:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000426:	2300      	movs	r3, #0
 8000428:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800042a:	2301      	movs	r3, #1
 800042c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800042e:	2302      	movs	r3, #2
 8000430:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000432:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000436:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000438:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800043c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000442:	4618      	mov	r0, r3
 8000444:	f001 fb1a 	bl	8001a7c <HAL_RCC_OscConfig>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800044e:	f000 f828 	bl	80004a2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000452:	230f      	movs	r3, #15
 8000454:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000456:	2302      	movs	r3, #2
 8000458:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800045a:	2300      	movs	r3, #0
 800045c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800045e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000462:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000464:	2300      	movs	r3, #0
 8000466:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000468:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800046c:	2102      	movs	r1, #2
 800046e:	4618      	mov	r0, r3
 8000470:	f002 fb12 	bl	8002a98 <HAL_RCC_ClockConfig>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d001      	beq.n	800047e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800047a:	f000 f812 	bl	80004a2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC1;
 800047e:	2380      	movs	r3, #128	@ 0x80
 8000480:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV6;
 8000482:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8000486:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000488:	463b      	mov	r3, r7
 800048a:	4618      	mov	r0, r3
 800048c:	f002 fcc6 	bl	8002e1c <HAL_RCCEx_PeriphCLKConfig>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000496:	f000 f804 	bl	80004a2 <Error_Handler>
  }
}
 800049a:	bf00      	nop
 800049c:	3770      	adds	r7, #112	@ 0x70
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a2:	b480      	push	{r7}
 80004a4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a6:	b672      	cpsid	i
}
 80004a8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004aa:	bf00      	nop
 80004ac:	e7fd      	b.n	80004aa <Error_Handler+0x8>
	...

080004b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b6:	4b0f      	ldr	r3, [pc, #60]	@ (80004f4 <HAL_MspInit+0x44>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	4a0e      	ldr	r2, [pc, #56]	@ (80004f4 <HAL_MspInit+0x44>)
 80004bc:	f043 0301 	orr.w	r3, r3, #1
 80004c0:	6193      	str	r3, [r2, #24]
 80004c2:	4b0c      	ldr	r3, [pc, #48]	@ (80004f4 <HAL_MspInit+0x44>)
 80004c4:	699b      	ldr	r3, [r3, #24]
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	607b      	str	r3, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ce:	4b09      	ldr	r3, [pc, #36]	@ (80004f4 <HAL_MspInit+0x44>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	4a08      	ldr	r2, [pc, #32]	@ (80004f4 <HAL_MspInit+0x44>)
 80004d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004d8:	61d3      	str	r3, [r2, #28]
 80004da:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <HAL_MspInit+0x44>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004e2:	603b      	str	r3, [r7, #0]
 80004e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80004e6:	2007      	movs	r0, #7
 80004e8:	f001 f922 	bl	8001730 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ec:	bf00      	nop
 80004ee:	3708      	adds	r7, #8
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	40021000 	.word	0x40021000

080004f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <NMI_Handler+0x4>

08000500 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000504:	bf00      	nop
 8000506:	e7fd      	b.n	8000504 <HardFault_Handler+0x4>

08000508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800050c:	bf00      	nop
 800050e:	e7fd      	b.n	800050c <MemManage_Handler+0x4>

08000510 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <BusFault_Handler+0x4>

08000518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <UsageFault_Handler+0x4>

08000520 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr

0800052e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800052e:	b480      	push	{r7}
 8000530:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000532:	bf00      	nop
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr

0800053c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800054a:	b580      	push	{r7, lr}
 800054c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800054e:	f000 f885 	bl	800065c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
	...

08000558 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800055c:	4b06      	ldr	r3, [pc, #24]	@ (8000578 <SystemInit+0x20>)
 800055e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000562:	4a05      	ldr	r2, [pc, #20]	@ (8000578 <SystemInit+0x20>)
 8000564:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000568:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000ed00 	.word	0xe000ed00

0800057c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800057c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005b4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000580:	f7ff ffea 	bl	8000558 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000584:	480c      	ldr	r0, [pc, #48]	@ (80005b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000586:	490d      	ldr	r1, [pc, #52]	@ (80005bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000588:	4a0d      	ldr	r2, [pc, #52]	@ (80005c0 <LoopForever+0xe>)
  movs r3, #0
 800058a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800058c:	e002      	b.n	8000594 <LoopCopyDataInit>

0800058e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800058e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000590:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000592:	3304      	adds	r3, #4

08000594 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000594:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000596:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000598:	d3f9      	bcc.n	800058e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800059a:	4a0a      	ldr	r2, [pc, #40]	@ (80005c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800059c:	4c0a      	ldr	r4, [pc, #40]	@ (80005c8 <LoopForever+0x16>)
  movs r3, #0
 800059e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005a0:	e001      	b.n	80005a6 <LoopFillZerobss>

080005a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005a4:	3204      	adds	r2, #4

080005a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005a8:	d3fb      	bcc.n	80005a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005aa:	f002 fdcf 	bl	800314c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005ae:	f7ff fedf 	bl	8000370 <main>

080005b2 <LoopForever>:

LoopForever:
    b LoopForever
 80005b2:	e7fe      	b.n	80005b2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005b4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80005b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005bc:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80005c0:	080031e4 	.word	0x080031e4
  ldr r2, =_sbss
 80005c4:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80005c8:	2000008c 	.word	0x2000008c

080005cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005cc:	e7fe      	b.n	80005cc <ADC1_IRQHandler>
	...

080005d0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005d4:	4b08      	ldr	r3, [pc, #32]	@ (80005f8 <HAL_Init+0x28>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a07      	ldr	r2, [pc, #28]	@ (80005f8 <HAL_Init+0x28>)
 80005da:	f043 0310 	orr.w	r3, r3, #16
 80005de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e0:	2003      	movs	r0, #3
 80005e2:	f001 f8a5 	bl	8001730 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 f808 	bl	80005fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005ec:	f7ff ff60 	bl	80004b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40022000 	.word	0x40022000

080005fc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000604:	4b12      	ldr	r3, [pc, #72]	@ (8000650 <HAL_InitTick+0x54>)
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <HAL_InitTick+0x58>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	4619      	mov	r1, r3
 800060e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000612:	fbb3 f3f1 	udiv	r3, r3, r1
 8000616:	fbb2 f3f3 	udiv	r3, r2, r3
 800061a:	4618      	mov	r0, r3
 800061c:	f001 f8af 	bl	800177e <HAL_SYSTICK_Config>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000626:	2301      	movs	r3, #1
 8000628:	e00e      	b.n	8000648 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b0f      	cmp	r3, #15
 800062e:	d80a      	bhi.n	8000646 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000630:	2200      	movs	r2, #0
 8000632:	6879      	ldr	r1, [r7, #4]
 8000634:	f04f 30ff 	mov.w	r0, #4294967295
 8000638:	f001 f885 	bl	8001746 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800063c:	4a06      	ldr	r2, [pc, #24]	@ (8000658 <HAL_InitTick+0x5c>)
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000642:	2300      	movs	r3, #0
 8000644:	e000      	b.n	8000648 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000646:	2301      	movs	r3, #1
}
 8000648:	4618      	mov	r0, r3
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000008 	.word	0x20000008
 8000654:	20000010 	.word	0x20000010
 8000658:	2000000c 	.word	0x2000000c

0800065c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000660:	4b06      	ldr	r3, [pc, #24]	@ (800067c <HAL_IncTick+0x20>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	461a      	mov	r2, r3
 8000666:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <HAL_IncTick+0x24>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4413      	add	r3, r2
 800066c:	4a04      	ldr	r2, [pc, #16]	@ (8000680 <HAL_IncTick+0x24>)
 800066e:	6013      	str	r3, [r2, #0]
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	20000010 	.word	0x20000010
 8000680:	20000088 	.word	0x20000088

08000684 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  return uwTick;  
 8000688:	4b03      	ldr	r3, [pc, #12]	@ (8000698 <HAL_GetTick+0x14>)
 800068a:	681b      	ldr	r3, [r3, #0]
}
 800068c:	4618      	mov	r0, r3
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	20000088 	.word	0x20000088

0800069c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b09a      	sub	sp, #104	@ 0x68
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006a4:	2300      	movs	r3, #0
 80006a6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80006aa:	2300      	movs	r3, #0
 80006ac:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80006ae:	2300      	movs	r3, #0
 80006b0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d101      	bne.n	80006bc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80006b8:	2301      	movs	r3, #1
 80006ba:	e169      	b.n	8000990 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	691b      	ldr	r3, [r3, #16]
 80006c0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c6:	f003 0310 	and.w	r3, r3, #16
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d176      	bne.n	80007bc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d152      	bne.n	800077c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2200      	movs	r2, #0
 80006da:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2200      	movs	r2, #0
 80006e0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2200      	movs	r2, #0
 80006ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f7ff fdc5 	bl	8000280 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	689b      	ldr	r3, [r3, #8]
 80006fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000700:	2b00      	cmp	r3, #0
 8000702:	d13b      	bne.n	800077c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f000 fe45 	bl	8001394 <ADC_Disable>
 800070a:	4603      	mov	r3, r0
 800070c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000714:	f003 0310 	and.w	r3, r3, #16
 8000718:	2b00      	cmp	r3, #0
 800071a:	d12f      	bne.n	800077c <HAL_ADC_Init+0xe0>
 800071c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000720:	2b00      	cmp	r3, #0
 8000722:	d12b      	bne.n	800077c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000728:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800072c:	f023 0302 	bic.w	r3, r3, #2
 8000730:	f043 0202 	orr.w	r2, r3, #2
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	689a      	ldr	r2, [r3, #8]
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000746:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	689a      	ldr	r2, [r3, #8]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000756:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000758:	4b8f      	ldr	r3, [pc, #572]	@ (8000998 <HAL_ADC_Init+0x2fc>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a8f      	ldr	r2, [pc, #572]	@ (800099c <HAL_ADC_Init+0x300>)
 800075e:	fba2 2303 	umull	r2, r3, r2, r3
 8000762:	0c9a      	lsrs	r2, r3, #18
 8000764:	4613      	mov	r3, r2
 8000766:	009b      	lsls	r3, r3, #2
 8000768:	4413      	add	r3, r2
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800076e:	e002      	b.n	8000776 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	3b01      	subs	r3, #1
 8000774:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d1f9      	bne.n	8000770 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	689b      	ldr	r3, [r3, #8]
 8000782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000786:	2b00      	cmp	r3, #0
 8000788:	d007      	beq.n	800079a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000794:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000798:	d110      	bne.n	80007bc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800079e:	f023 0312 	bic.w	r3, r3, #18
 80007a2:	f043 0210 	orr.w	r2, r3, #16
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ae:	f043 0201 	orr.w	r2, r3, #1
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80007b6:	2301      	movs	r3, #1
 80007b8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	f003 0310 	and.w	r3, r3, #16
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	f040 80d6 	bne.w	8000976 <HAL_ADC_Init+0x2da>
 80007ca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	f040 80d1 	bne.w	8000976 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	689b      	ldr	r3, [r3, #8]
 80007da:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80007de:	2b00      	cmp	r3, #0
 80007e0:	f040 80c9 	bne.w	8000976 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80007ec:	f043 0202 	orr.w	r2, r3, #2
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80007f4:	4b6a      	ldr	r3, [pc, #424]	@ (80009a0 <HAL_ADC_Init+0x304>)
 80007f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	689b      	ldr	r3, [r3, #8]
 8000802:	f003 0303 	and.w	r3, r3, #3
 8000806:	2b01      	cmp	r3, #1
 8000808:	d108      	bne.n	800081c <HAL_ADC_Init+0x180>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f003 0301 	and.w	r3, r3, #1
 8000814:	2b01      	cmp	r3, #1
 8000816:	d101      	bne.n	800081c <HAL_ADC_Init+0x180>
 8000818:	2301      	movs	r3, #1
 800081a:	e000      	b.n	800081e <HAL_ADC_Init+0x182>
 800081c:	2300      	movs	r3, #0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d11c      	bne.n	800085c <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000822:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000824:	2b00      	cmp	r3, #0
 8000826:	d010      	beq.n	800084a <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	689b      	ldr	r3, [r3, #8]
 800082c:	f003 0303 	and.w	r3, r3, #3
 8000830:	2b01      	cmp	r3, #1
 8000832:	d107      	bne.n	8000844 <HAL_ADC_Init+0x1a8>
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f003 0301 	and.w	r3, r3, #1
 800083c:	2b01      	cmp	r3, #1
 800083e:	d101      	bne.n	8000844 <HAL_ADC_Init+0x1a8>
 8000840:	2301      	movs	r3, #1
 8000842:	e000      	b.n	8000846 <HAL_ADC_Init+0x1aa>
 8000844:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000846:	2b00      	cmp	r3, #0
 8000848:	d108      	bne.n	800085c <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800084a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	431a      	orrs	r2, r3
 8000858:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800085a:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	7e5b      	ldrb	r3, [r3, #25]
 8000860:	035b      	lsls	r3, r3, #13
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000866:	2a01      	cmp	r2, #1
 8000868:	d002      	beq.n	8000870 <HAL_ADC_Init+0x1d4>
 800086a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800086e:	e000      	b.n	8000872 <HAL_ADC_Init+0x1d6>
 8000870:	2200      	movs	r2, #0
 8000872:	431a      	orrs	r2, r3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	431a      	orrs	r2, r3
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	689b      	ldr	r3, [r3, #8]
 800087e:	4313      	orrs	r3, r2
 8000880:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000882:	4313      	orrs	r3, r2
 8000884:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	f893 3020 	ldrb.w	r3, [r3, #32]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d11b      	bne.n	80008c8 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	7e5b      	ldrb	r3, [r3, #25]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d109      	bne.n	80008ac <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800089c:	3b01      	subs	r3, #1
 800089e:	045a      	lsls	r2, r3, #17
 80008a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80008a2:	4313      	orrs	r3, r2
 80008a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80008a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80008aa:	e00d      	b.n	80008c8 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80008b4:	f043 0220 	orr.w	r2, r3, #32
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008c0:	f043 0201 	orr.w	r2, r3, #1
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d007      	beq.n	80008e0 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008d8:	4313      	orrs	r3, r2
 80008da:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80008dc:	4313      	orrs	r3, r2
 80008de:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	689b      	ldr	r3, [r3, #8]
 80008e6:	f003 030c 	and.w	r3, r3, #12
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d114      	bne.n	8000918 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	6812      	ldr	r2, [r2, #0]
 80008f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80008fc:	f023 0302 	bic.w	r3, r3, #2
 8000900:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	7e1b      	ldrb	r3, [r3, #24]
 8000906:	039a      	lsls	r2, r3, #14
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	4313      	orrs	r3, r2
 8000912:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000914:	4313      	orrs	r3, r2
 8000916:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	68da      	ldr	r2, [r3, #12]
 800091e:	4b21      	ldr	r3, [pc, #132]	@ (80009a4 <HAL_ADC_Init+0x308>)
 8000920:	4013      	ands	r3, r2
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	6812      	ldr	r2, [r2, #0]
 8000926:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000928:	430b      	orrs	r3, r1
 800092a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	691b      	ldr	r3, [r3, #16]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d10c      	bne.n	800094e <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093a:	f023 010f 	bic.w	r1, r3, #15
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	69db      	ldr	r3, [r3, #28]
 8000942:	1e5a      	subs	r2, r3, #1
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	430a      	orrs	r2, r1
 800094a:	631a      	str	r2, [r3, #48]	@ 0x30
 800094c:	e007      	b.n	800095e <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f022 020f 	bic.w	r2, r2, #15
 800095c:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2200      	movs	r2, #0
 8000962:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000968:	f023 0303 	bic.w	r3, r3, #3
 800096c:	f043 0201 	orr.w	r2, r3, #1
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	641a      	str	r2, [r3, #64]	@ 0x40
 8000974:	e00a      	b.n	800098c <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097a:	f023 0312 	bic.w	r3, r3, #18
 800097e:	f043 0210 	orr.w	r2, r3, #16
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000986:	2301      	movs	r3, #1
 8000988:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800098c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000990:	4618      	mov	r0, r3
 8000992:	3768      	adds	r7, #104	@ 0x68
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	20000008 	.word	0x20000008
 800099c:	431bde83 	.word	0x431bde83
 80009a0:	50000300 	.word	0x50000300
 80009a4:	fff0c007 	.word	0xfff0c007

080009a8 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009b0:	2300      	movs	r3, #0
 80009b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	f003 0304 	and.w	r3, r3, #4
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d158      	bne.n	8000a74 <HAL_ADC_Start+0xcc>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d101      	bne.n	80009d0 <HAL_ADC_Start+0x28>
 80009cc:	2302      	movs	r3, #2
 80009ce:	e054      	b.n	8000a7a <HAL_ADC_Start+0xd2>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	2201      	movs	r2, #1
 80009d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f000 fc77 	bl	80012cc <ADC_Enable>
 80009de:	4603      	mov	r3, r0
 80009e0:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d140      	bne.n	8000a6a <HAL_ADC_Start+0xc2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80009f0:	f023 0301 	bic.w	r3, r3, #1
 80009f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	641a      	str	r2, [r3, #64]	@ 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	68db      	ldr	r3, [r3, #12]
 8000a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d007      	beq.n	8000a26 <HAL_ADC_Start+0x7e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000a1e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	641a      	str	r2, [r3, #64]	@ 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000a32:	d106      	bne.n	8000a42 <HAL_ADC_Start+0x9a>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a38:	f023 0206 	bic.w	r2, r3, #6
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000a40:	e002      	b.n	8000a48 <HAL_ADC_Start+0xa0>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2200      	movs	r2, #0
 8000a46:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	221c      	movs	r2, #28
 8000a56:	601a      	str	r2, [r3, #0]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	689a      	ldr	r2, [r3, #8]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f042 0204 	orr.w	r2, r2, #4
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	e006      	b.n	8000a78 <HAL_ADC_Start+0xd0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000a72:	e001      	b.n	8000a78 <HAL_ADC_Start+0xd0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000a74:	2302      	movs	r3, #2
 8000a76:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3710      	adds	r7, #16
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b084      	sub	sp, #16
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d101      	bne.n	8000a9c <HAL_ADC_Stop+0x1a>
 8000a98:	2302      	movs	r3, #2
 8000a9a:	e023      	b.n	8000ae4 <HAL_ADC_Stop+0x62>
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8000aa4:	216c      	movs	r1, #108	@ 0x6c
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f000 fcda 	bl	8001460 <ADC_ConversionStop>
 8000aac:	4603      	mov	r3, r0
 8000aae:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8000ab0:	7bfb      	ldrb	r3, [r7, #15]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d111      	bne.n	8000ada <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f000 fc6c 	bl	8001394 <ADC_Disable>
 8000abc:	4603      	mov	r3, r0
 8000abe:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8000ac0:	7bfb      	ldrb	r3, [r7, #15]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d109      	bne.n	8000ada <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000ace:	f023 0301 	bic.w	r3, r3, #1
 8000ad2:	f043 0201 	orr.w	r2, r3, #1
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3710      	adds	r7, #16
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	695b      	ldr	r3, [r3, #20]
 8000afe:	2b08      	cmp	r3, #8
 8000b00:	d102      	bne.n	8000b08 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000b02:	2308      	movs	r3, #8
 8000b04:	617b      	str	r3, [r7, #20]
 8000b06:	e02e      	b.n	8000b66 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b08:	4b56      	ldr	r3, [pc, #344]	@ (8000c64 <HAL_ADC_PollForConversion+0x178>)
 8000b0a:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	f003 031f 	and.w	r3, r3, #31
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d112      	bne.n	8000b3e <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d11d      	bne.n	8000b62 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2a:	f043 0220 	orr.w	r2, r3, #32
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e08d      	b.n	8000c5a <HAL_ADC_PollForConversion+0x16e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d00b      	beq.n	8000b62 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4e:	f043 0220 	orr.w	r2, r3, #32
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e07b      	b.n	8000c5a <HAL_ADC_PollForConversion+0x16e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000b62:	230c      	movs	r3, #12
 8000b64:	617b      	str	r3, [r7, #20]
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	613b      	str	r3, [r7, #16]
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8000b6e:	f7ff fd89 	bl	8000684 <HAL_GetTick>
 8000b72:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000b74:	e021      	b.n	8000bba <HAL_ADC_PollForConversion+0xce>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b7c:	d01d      	beq.n	8000bba <HAL_ADC_PollForConversion+0xce>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d007      	beq.n	8000b94 <HAL_ADC_PollForConversion+0xa8>
 8000b84:	f7ff fd7e 	bl	8000684 <HAL_GetTick>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	683a      	ldr	r2, [r7, #0]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d212      	bcs.n	8000bba <HAL_ADC_PollForConversion+0xce>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d10b      	bne.n	8000bba <HAL_ADC_PollForConversion+0xce>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba6:	f043 0204 	orr.w	r2, r3, #4
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e04f      	b.n	8000c5a <HAL_ADC_PollForConversion+0x16e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d0d6      	beq.n	8000b76 <HAL_ADC_PollForConversion+0x8a>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bcc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	68db      	ldr	r3, [r3, #12]
 8000bda:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d131      	bne.n	8000c46 <HAL_ADC_PollForConversion+0x15a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d12c      	bne.n	8000c46 <HAL_ADC_PollForConversion+0x15a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f003 0308 	and.w	r3, r3, #8
 8000bf6:	2b08      	cmp	r3, #8
 8000bf8:	d125      	bne.n	8000c46 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	f003 0304 	and.w	r3, r3, #4
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d112      	bne.n	8000c2e <HAL_ADC_PollForConversion+0x142>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d112      	bne.n	8000c46 <HAL_ADC_PollForConversion+0x15a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c24:	f043 0201 	orr.w	r2, r3, #1
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c2c:	e00b      	b.n	8000c46 <HAL_ADC_PollForConversion+0x15a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c32:	f043 0220 	orr.w	r2, r3, #32
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c3e:	f043 0201 	orr.w	r2, r3, #1
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d103      	bne.n	8000c58 <HAL_ADC_PollForConversion+0x16c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	697a      	ldr	r2, [r7, #20]
 8000c56:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3718      	adds	r7, #24
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	50000300 	.word	0x50000300

08000c68 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b084      	sub	sp, #16
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
 8000c8a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d101      	bne.n	8000c9e <HAL_ADCEx_Calibration_Start+0x1c>
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	e05f      	b.n	8000d5e <HAL_ADCEx_Calibration_Start+0xdc>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f000 fb74 	bl	8001394 <ADC_Disable>
 8000cac:	4603      	mov	r3, r0
 8000cae:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000cb0:	7bfb      	ldrb	r3, [r7, #15]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14e      	bne.n	8000d54 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2201      	movs	r2, #1
 8000cba:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	689a      	ldr	r2, [r3, #8]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8000cca:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	d107      	bne.n	8000ce2 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	689a      	ldr	r2, [r3, #8]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8000ce0:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	689a      	ldr	r2, [r3, #8]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8000cf0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8000cf2:	f7ff fcc7 	bl	8000684 <HAL_GetTick>
 8000cf6:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8000cf8:	e01c      	b.n	8000d34 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000cfa:	f7ff fcc3 	bl	8000684 <HAL_GetTick>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	1ad3      	subs	r3, r2, r3
 8000d04:	2b0a      	cmp	r3, #10
 8000d06:	d915      	bls.n	8000d34 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	689b      	ldr	r3, [r3, #8]
 8000d0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000d12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d16:	d10d      	bne.n	8000d34 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1c:	f023 0312 	bic.w	r3, r3, #18
 8000d20:	f043 0210 	orr.w	r2, r3, #16
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	e014      	b.n	8000d5e <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000d3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d42:	d0da      	beq.n	8000cfa <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d48:	f023 0303 	bic.w	r3, r3, #3
 8000d4c:	f043 0201 	orr.w	r2, r3, #1
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2200      	movs	r2, #0
 8000d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
	...

08000d68 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b09b      	sub	sp, #108	@ 0x6c
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d101      	bne.n	8000d8a <HAL_ADC_ConfigChannel+0x22>
 8000d86:	2302      	movs	r3, #2
 8000d88:	e295      	b.n	80012b6 <HAL_ADC_ConfigChannel+0x54e>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	f040 8279 	bne.w	8001294 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	2b04      	cmp	r3, #4
 8000da8:	d81c      	bhi.n	8000de4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685a      	ldr	r2, [r3, #4]
 8000db4:	4613      	mov	r3, r2
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	4413      	add	r3, r2
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	231f      	movs	r3, #31
 8000dc0:	4093      	lsls	r3, r2
 8000dc2:	43db      	mvns	r3, r3
 8000dc4:	4019      	ands	r1, r3
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	6818      	ldr	r0, [r3, #0]
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685a      	ldr	r2, [r3, #4]
 8000dce:	4613      	mov	r3, r2
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	4413      	add	r3, r2
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	fa00 f203 	lsl.w	r2, r0, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	430a      	orrs	r2, r1
 8000de0:	631a      	str	r2, [r3, #48]	@ 0x30
 8000de2:	e063      	b.n	8000eac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	2b09      	cmp	r3, #9
 8000dea:	d81e      	bhi.n	8000e2a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685a      	ldr	r2, [r3, #4]
 8000df6:	4613      	mov	r3, r2
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	4413      	add	r3, r2
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	3b1e      	subs	r3, #30
 8000e00:	221f      	movs	r2, #31
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43db      	mvns	r3, r3
 8000e08:	4019      	ands	r1, r3
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	6818      	ldr	r0, [r3, #0]
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685a      	ldr	r2, [r3, #4]
 8000e12:	4613      	mov	r3, r2
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	4413      	add	r3, r2
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	3b1e      	subs	r3, #30
 8000e1c:	fa00 f203 	lsl.w	r2, r0, r3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	430a      	orrs	r2, r1
 8000e26:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e28:	e040      	b.n	8000eac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	2b0e      	cmp	r3, #14
 8000e30:	d81e      	bhi.n	8000e70 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	4413      	add	r3, r2
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	3b3c      	subs	r3, #60	@ 0x3c
 8000e46:	221f      	movs	r2, #31
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	4019      	ands	r1, r3
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	6818      	ldr	r0, [r3, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685a      	ldr	r2, [r3, #4]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	4413      	add	r3, r2
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	3b3c      	subs	r3, #60	@ 0x3c
 8000e62:	fa00 f203 	lsl.w	r2, r0, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e6e:	e01d      	b.n	8000eac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685a      	ldr	r2, [r3, #4]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	4413      	add	r3, r2
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	3b5a      	subs	r3, #90	@ 0x5a
 8000e84:	221f      	movs	r2, #31
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	4019      	ands	r1, r3
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	6818      	ldr	r0, [r3, #0]
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685a      	ldr	r2, [r3, #4]
 8000e96:	4613      	mov	r3, r2
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	4413      	add	r3, r2
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	3b5a      	subs	r3, #90	@ 0x5a
 8000ea0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	f003 030c 	and.w	r3, r3, #12
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f040 80e5 	bne.w	8001086 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b09      	cmp	r3, #9
 8000ec2:	d91c      	bls.n	8000efe <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	6999      	ldr	r1, [r3, #24]
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	4413      	add	r3, r2
 8000ed4:	3b1e      	subs	r3, #30
 8000ed6:	2207      	movs	r2, #7
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	43db      	mvns	r3, r3
 8000ede:	4019      	ands	r1, r3
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	6898      	ldr	r0, [r3, #8]
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	4413      	add	r3, r2
 8000eee:	3b1e      	subs	r3, #30
 8000ef0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	619a      	str	r2, [r3, #24]
 8000efc:	e019      	b.n	8000f32 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	6959      	ldr	r1, [r3, #20]
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	4613      	mov	r3, r2
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	4413      	add	r3, r2
 8000f0e:	2207      	movs	r2, #7
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	43db      	mvns	r3, r3
 8000f16:	4019      	ands	r1, r3
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	6898      	ldr	r0, [r3, #8]
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4613      	mov	r3, r2
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	4413      	add	r3, r2
 8000f26:	fa00 f203 	lsl.w	r2, r0, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	695a      	ldr	r2, [r3, #20]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	08db      	lsrs	r3, r3, #3
 8000f3e:	f003 0303 	and.w	r3, r3, #3
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	691b      	ldr	r3, [r3, #16]
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	2b03      	cmp	r3, #3
 8000f52:	d84f      	bhi.n	8000ff4 <HAL_ADC_ConfigChannel+0x28c>
 8000f54:	a201      	add	r2, pc, #4	@ (adr r2, 8000f5c <HAL_ADC_ConfigChannel+0x1f4>)
 8000f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f5a:	bf00      	nop
 8000f5c:	08000f6d 	.word	0x08000f6d
 8000f60:	08000f8f 	.word	0x08000f8f
 8000f64:	08000fb1 	.word	0x08000fb1
 8000f68:	08000fd3 	.word	0x08000fd3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f72:	4b97      	ldr	r3, [pc, #604]	@ (80011d0 <HAL_ADC_ConfigChannel+0x468>)
 8000f74:	4013      	ands	r3, r2
 8000f76:	683a      	ldr	r2, [r7, #0]
 8000f78:	6812      	ldr	r2, [r2, #0]
 8000f7a:	0691      	lsls	r1, r2, #26
 8000f7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	431a      	orrs	r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8000f8a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000f8c:	e07b      	b.n	8001086 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000f94:	4b8e      	ldr	r3, [pc, #568]	@ (80011d0 <HAL_ADC_ConfigChannel+0x468>)
 8000f96:	4013      	ands	r3, r2
 8000f98:	683a      	ldr	r2, [r7, #0]
 8000f9a:	6812      	ldr	r2, [r2, #0]
 8000f9c:	0691      	lsls	r1, r2, #26
 8000f9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8000fac:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000fae:	e06a      	b.n	8001086 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8000fb6:	4b86      	ldr	r3, [pc, #536]	@ (80011d0 <HAL_ADC_ConfigChannel+0x468>)
 8000fb8:	4013      	ands	r3, r2
 8000fba:	683a      	ldr	r2, [r7, #0]
 8000fbc:	6812      	ldr	r2, [r2, #0]
 8000fbe:	0691      	lsls	r1, r2, #26
 8000fc0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	431a      	orrs	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8000fce:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000fd0:	e059      	b.n	8001086 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8000fd8:	4b7d      	ldr	r3, [pc, #500]	@ (80011d0 <HAL_ADC_ConfigChannel+0x468>)
 8000fda:	4013      	ands	r3, r2
 8000fdc:	683a      	ldr	r2, [r7, #0]
 8000fde:	6812      	ldr	r2, [r2, #0]
 8000fe0:	0691      	lsls	r1, r2, #26
 8000fe2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	431a      	orrs	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8000ff0:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000ff2:	e048      	b.n	8001086 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ffa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	069b      	lsls	r3, r3, #26
 8001004:	429a      	cmp	r2, r3
 8001006:	d107      	bne.n	8001018 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001016:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800101e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	069b      	lsls	r3, r3, #26
 8001028:	429a      	cmp	r2, r3
 800102a:	d107      	bne.n	800103c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800103a:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001042:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	069b      	lsls	r3, r3, #26
 800104c:	429a      	cmp	r2, r3
 800104e:	d107      	bne.n	8001060 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800105e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001066:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	069b      	lsls	r3, r3, #26
 8001070:	429a      	cmp	r2, r3
 8001072:	d107      	bne.n	8001084 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001082:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001084:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	2b01      	cmp	r3, #1
 8001092:	d108      	bne.n	80010a6 <HAL_ADC_ConfigChannel+0x33e>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d101      	bne.n	80010a6 <HAL_ADC_ConfigChannel+0x33e>
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <HAL_ADC_ConfigChannel+0x340>
 80010a6:	2300      	movs	r3, #0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f040 80fe 	bne.w	80012aa <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d00f      	beq.n	80010d6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	2201      	movs	r2, #1
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43da      	mvns	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	400a      	ands	r2, r1
 80010d0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80010d4:	e049      	b.n	800116a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2201      	movs	r2, #1
 80010e4:	409a      	lsls	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	430a      	orrs	r2, r1
 80010ec:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b09      	cmp	r3, #9
 80010f6:	d91c      	bls.n	8001132 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	6999      	ldr	r1, [r3, #24]
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	4613      	mov	r3, r2
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	4413      	add	r3, r2
 8001108:	3b1b      	subs	r3, #27
 800110a:	2207      	movs	r2, #7
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	4019      	ands	r1, r3
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	6898      	ldr	r0, [r3, #8]
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4613      	mov	r3, r2
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	4413      	add	r3, r2
 8001122:	3b1b      	subs	r3, #27
 8001124:	fa00 f203 	lsl.w	r2, r0, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	430a      	orrs	r2, r1
 800112e:	619a      	str	r2, [r3, #24]
 8001130:	e01b      	b.n	800116a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	6959      	ldr	r1, [r3, #20]
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	1c5a      	adds	r2, r3, #1
 800113e:	4613      	mov	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	4413      	add	r3, r2
 8001144:	2207      	movs	r2, #7
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	4019      	ands	r1, r3
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	6898      	ldr	r0, [r3, #8]
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	1c5a      	adds	r2, r3, #1
 8001158:	4613      	mov	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	4413      	add	r3, r2
 800115e:	fa00 f203 	lsl.w	r2, r0, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	430a      	orrs	r2, r1
 8001168:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800116a:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <HAL_ADC_ConfigChannel+0x46c>)
 800116c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2b10      	cmp	r3, #16
 8001174:	d105      	bne.n	8001182 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800117e:	2b00      	cmp	r3, #0
 8001180:	d014      	beq.n	80011ac <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001186:	2b11      	cmp	r3, #17
 8001188:	d105      	bne.n	8001196 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800118a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001192:	2b00      	cmp	r3, #0
 8001194:	d00a      	beq.n	80011ac <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800119a:	2b12      	cmp	r3, #18
 800119c:	f040 8085 	bne.w	80012aa <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80011a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d17e      	bne.n	80012aa <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f003 0303 	and.w	r3, r3, #3
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d10c      	bne.n	80011d8 <HAL_ADC_ConfigChannel+0x470>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 0301 	and.w	r3, r3, #1
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d105      	bne.n	80011d8 <HAL_ADC_ConfigChannel+0x470>
 80011cc:	2301      	movs	r3, #1
 80011ce:	e004      	b.n	80011da <HAL_ADC_ConfigChannel+0x472>
 80011d0:	83fff000 	.word	0x83fff000
 80011d4:	50000300 	.word	0x50000300
 80011d8:	2300      	movs	r3, #0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d150      	bne.n	8001280 <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80011de:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d010      	beq.n	8001206 <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f003 0303 	and.w	r3, r3, #3
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d107      	bne.n	8001200 <HAL_ADC_ConfigChannel+0x498>
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0301 	and.w	r3, r3, #1
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d101      	bne.n	8001200 <HAL_ADC_ConfigChannel+0x498>
 80011fc:	2301      	movs	r3, #1
 80011fe:	e000      	b.n	8001202 <HAL_ADC_ConfigChannel+0x49a>
 8001200:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001202:	2b00      	cmp	r3, #0
 8001204:	d13c      	bne.n	8001280 <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b10      	cmp	r3, #16
 800120c:	d11d      	bne.n	800124a <HAL_ADC_ConfigChannel+0x4e2>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001216:	d118      	bne.n	800124a <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001220:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001222:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001224:	4b27      	ldr	r3, [pc, #156]	@ (80012c4 <HAL_ADC_ConfigChannel+0x55c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a27      	ldr	r2, [pc, #156]	@ (80012c8 <HAL_ADC_ConfigChannel+0x560>)
 800122a:	fba2 2303 	umull	r2, r3, r2, r3
 800122e:	0c9a      	lsrs	r2, r3, #18
 8001230:	4613      	mov	r3, r2
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	4413      	add	r3, r2
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800123a:	e002      	b.n	8001242 <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	3b01      	subs	r3, #1
 8001240:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d1f9      	bne.n	800123c <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001248:	e02e      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2b11      	cmp	r3, #17
 8001250:	d10b      	bne.n	800126a <HAL_ADC_ConfigChannel+0x502>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800125a:	d106      	bne.n	800126a <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800125c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8001264:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001266:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001268:	e01e      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b12      	cmp	r3, #18
 8001270:	d11a      	bne.n	80012a8 <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001272:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800127a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800127c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800127e:	e013      	b.n	80012a8 <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001284:	f043 0220 	orr.w	r2, r3, #32
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001292:	e00a      	b.n	80012aa <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001298:	f043 0220 	orr.w	r2, r3, #32
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80012a6:	e000      	b.n	80012aa <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80012a8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2200      	movs	r2, #0
 80012ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80012b2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	376c      	adds	r7, #108	@ 0x6c
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	20000008 	.word	0x20000008
 80012c8:	431bde83 	.word	0x431bde83

080012cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012d4:	2300      	movs	r3, #0
 80012d6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f003 0303 	and.w	r3, r3, #3
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d108      	bne.n	80012f8 <ADC_Enable+0x2c>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d101      	bne.n	80012f8 <ADC_Enable+0x2c>
 80012f4:	2301      	movs	r3, #1
 80012f6:	e000      	b.n	80012fa <ADC_Enable+0x2e>
 80012f8:	2300      	movs	r3, #0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d143      	bne.n	8001386 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	689a      	ldr	r2, [r3, #8]
 8001304:	4b22      	ldr	r3, [pc, #136]	@ (8001390 <ADC_Enable+0xc4>)
 8001306:	4013      	ands	r3, r2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d00d      	beq.n	8001328 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001310:	f043 0210 	orr.w	r2, r3, #16
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800131c:	f043 0201 	orr.w	r2, r3, #1
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e02f      	b.n	8001388 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f042 0201 	orr.w	r2, r2, #1
 8001336:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001338:	f7ff f9a4 	bl	8000684 <HAL_GetTick>
 800133c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800133e:	e01b      	b.n	8001378 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001340:	f7ff f9a0 	bl	8000684 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d914      	bls.n	8001378 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	2b01      	cmp	r3, #1
 800135a:	d00d      	beq.n	8001378 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001360:	f043 0210 	orr.w	r2, r3, #16
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136c:	f043 0201 	orr.w	r2, r3, #1
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	e007      	b.n	8001388 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	2b01      	cmp	r3, #1
 8001384:	d1dc      	bne.n	8001340 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	8000003f 	.word	0x8000003f

08001394 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 0303 	and.w	r3, r3, #3
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d108      	bne.n	80013c0 <ADC_Disable+0x2c>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0301 	and.w	r3, r3, #1
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d101      	bne.n	80013c0 <ADC_Disable+0x2c>
 80013bc:	2301      	movs	r3, #1
 80013be:	e000      	b.n	80013c2 <ADC_Disable+0x2e>
 80013c0:	2300      	movs	r3, #0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d047      	beq.n	8001456 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	f003 030d 	and.w	r3, r3, #13
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d10f      	bne.n	80013f4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f042 0202 	orr.w	r2, r2, #2
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2203      	movs	r2, #3
 80013ea:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80013ec:	f7ff f94a 	bl	8000684 <HAL_GetTick>
 80013f0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80013f2:	e029      	b.n	8001448 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f8:	f043 0210 	orr.w	r2, r3, #16
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001404:	f043 0201 	orr.w	r2, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e023      	b.n	8001458 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001410:	f7ff f938 	bl	8000684 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d914      	bls.n	8001448 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	2b01      	cmp	r3, #1
 800142a:	d10d      	bne.n	8001448 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001430:	f043 0210 	orr.w	r2, r3, #16
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800143c:	f043 0201 	orr.w	r2, r3, #1
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e007      	b.n	8001458 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	2b01      	cmp	r3, #1
 8001454:	d0dc      	beq.n	8001410 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001456:	2300      	movs	r3, #0
}
 8001458:	4618      	mov	r0, r3
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 030c 	and.w	r3, r3, #12
 8001480:	2b00      	cmp	r3, #0
 8001482:	f000 809b 	beq.w	80015bc <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001490:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001494:	d12a      	bne.n	80014ec <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800149a:	2b01      	cmp	r3, #1
 800149c:	d126      	bne.n	80014ec <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d122      	bne.n	80014ec <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 80014a6:	230c      	movs	r3, #12
 80014a8:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80014aa:	e014      	b.n	80014d6 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	4a46      	ldr	r2, [pc, #280]	@ (80015c8 <ADC_ConversionStop+0x168>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d90d      	bls.n	80014d0 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b8:	f043 0210 	orr.w	r2, r3, #16
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c4:	f043 0201 	orr.w	r2, r3, #1
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	645a      	str	r2, [r3, #68]	@ 0x44
          
          return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e076      	b.n	80015be <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	3301      	adds	r3, #1
 80014d4:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014e0:	2b40      	cmp	r3, #64	@ 0x40
 80014e2:	d1e3      	bne.n	80014ac <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2240      	movs	r2, #64	@ 0x40
 80014ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	2b60      	cmp	r3, #96	@ 0x60
 80014f0:	d015      	beq.n	800151e <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	2b04      	cmp	r3, #4
 80014fe:	d10e      	bne.n	800151e <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800150a:	2b00      	cmp	r3, #0
 800150c:	d107      	bne.n	800151e <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	689a      	ldr	r2, [r3, #8]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f042 0210 	orr.w	r2, r2, #16
 800151c:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	2b0c      	cmp	r3, #12
 8001522:	d015      	beq.n	8001550 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f003 0308 	and.w	r3, r3, #8
 800152e:	2b08      	cmp	r3, #8
 8001530:	d10e      	bne.n	8001550 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800153c:	2b00      	cmp	r3, #0
 800153e:	d107      	bne.n	8001550 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f042 0220 	orr.w	r2, r2, #32
 800154e:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	2b60      	cmp	r3, #96	@ 0x60
 8001554:	d005      	beq.n	8001562 <ADC_ConversionStop+0x102>
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	2b6c      	cmp	r3, #108	@ 0x6c
 800155a:	d105      	bne.n	8001568 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800155c:	230c      	movs	r3, #12
 800155e:	617b      	str	r3, [r7, #20]
        break;
 8001560:	e005      	b.n	800156e <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001562:	2308      	movs	r3, #8
 8001564:	617b      	str	r3, [r7, #20]
        break;
 8001566:	e002      	b.n	800156e <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001568:	2304      	movs	r3, #4
 800156a:	617b      	str	r3, [r7, #20]
        break;
 800156c:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800156e:	f7ff f889 	bl	8000684 <HAL_GetTick>
 8001572:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001574:	e01b      	b.n	80015ae <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001576:	f7ff f885 	bl	8000684 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b0b      	cmp	r3, #11
 8001582:	d914      	bls.n	80015ae <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	4013      	ands	r3, r2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00d      	beq.n	80015ae <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	f043 0210 	orr.w	r2, r3, #16
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a2:	f043 0201 	orr.w	r2, r3, #1
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	645a      	str	r2, [r3, #68]	@ 0x44
        
        return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e007      	b.n	80015be <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	689a      	ldr	r2, [r3, #8]
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	4013      	ands	r3, r2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1dc      	bne.n	8001576 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3718      	adds	r7, #24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	000993ff 	.word	0x000993ff

080015cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001610 <__NVIC_SetPriorityGrouping+0x44>)
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015e2:	68ba      	ldr	r2, [r7, #8]
 80015e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015e8:	4013      	ands	r3, r2
 80015ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015fe:	4a04      	ldr	r2, [pc, #16]	@ (8001610 <__NVIC_SetPriorityGrouping+0x44>)
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	60d3      	str	r3, [r2, #12]
}
 8001604:	bf00      	nop
 8001606:	3714      	adds	r7, #20
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001618:	4b04      	ldr	r3, [pc, #16]	@ (800162c <__NVIC_GetPriorityGrouping+0x18>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	0a1b      	lsrs	r3, r3, #8
 800161e:	f003 0307 	and.w	r3, r3, #7
}
 8001622:	4618      	mov	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	6039      	str	r1, [r7, #0]
 800163a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	db0a      	blt.n	800165a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	b2da      	uxtb	r2, r3
 8001648:	490c      	ldr	r1, [pc, #48]	@ (800167c <__NVIC_SetPriority+0x4c>)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	0112      	lsls	r2, r2, #4
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	440b      	add	r3, r1
 8001654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001658:	e00a      	b.n	8001670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4908      	ldr	r1, [pc, #32]	@ (8001680 <__NVIC_SetPriority+0x50>)
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	3b04      	subs	r3, #4
 8001668:	0112      	lsls	r2, r2, #4
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	440b      	add	r3, r1
 800166e:	761a      	strb	r2, [r3, #24]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	e000e100 	.word	0xe000e100
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	@ 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	f1c3 0307 	rsb	r3, r3, #7
 800169e:	2b04      	cmp	r3, #4
 80016a0:	bf28      	it	cs
 80016a2:	2304      	movcs	r3, #4
 80016a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	3304      	adds	r3, #4
 80016aa:	2b06      	cmp	r3, #6
 80016ac:	d902      	bls.n	80016b4 <NVIC_EncodePriority+0x30>
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3b03      	subs	r3, #3
 80016b2:	e000      	b.n	80016b6 <NVIC_EncodePriority+0x32>
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43da      	mvns	r2, r3
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	401a      	ands	r2, r3
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016cc:	f04f 31ff 	mov.w	r1, #4294967295
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	fa01 f303 	lsl.w	r3, r1, r3
 80016d6:	43d9      	mvns	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	4313      	orrs	r3, r2
         );
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3724      	adds	r7, #36	@ 0x24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
	...

080016ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016fc:	d301      	bcc.n	8001702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016fe:	2301      	movs	r3, #1
 8001700:	e00f      	b.n	8001722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001702:	4a0a      	ldr	r2, [pc, #40]	@ (800172c <SysTick_Config+0x40>)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3b01      	subs	r3, #1
 8001708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800170a:	210f      	movs	r1, #15
 800170c:	f04f 30ff 	mov.w	r0, #4294967295
 8001710:	f7ff ff8e 	bl	8001630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001714:	4b05      	ldr	r3, [pc, #20]	@ (800172c <SysTick_Config+0x40>)
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800171a:	4b04      	ldr	r3, [pc, #16]	@ (800172c <SysTick_Config+0x40>)
 800171c:	2207      	movs	r2, #7
 800171e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	e000e010 	.word	0xe000e010

08001730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ff47 	bl	80015cc <__NVIC_SetPriorityGrouping>
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b086      	sub	sp, #24
 800174a:	af00      	add	r7, sp, #0
 800174c:	4603      	mov	r3, r0
 800174e:	60b9      	str	r1, [r7, #8]
 8001750:	607a      	str	r2, [r7, #4]
 8001752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001758:	f7ff ff5c 	bl	8001614 <__NVIC_GetPriorityGrouping>
 800175c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	6978      	ldr	r0, [r7, #20]
 8001764:	f7ff ff8e 	bl	8001684 <NVIC_EncodePriority>
 8001768:	4602      	mov	r2, r0
 800176a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176e:	4611      	mov	r1, r2
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff ff5d 	bl	8001630 <__NVIC_SetPriority>
}
 8001776:	bf00      	nop
 8001778:	3718      	adds	r7, #24
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b082      	sub	sp, #8
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f7ff ffb0 	bl	80016ec <SysTick_Config>
 800178c:	4603      	mov	r3, r0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001798:	b480      	push	{r7}
 800179a:	b087      	sub	sp, #28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a6:	e14e      	b.n	8001a46 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	2101      	movs	r1, #1
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	fa01 f303 	lsl.w	r3, r1, r3
 80017b4:	4013      	ands	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	f000 8140 	beq.w	8001a40 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f003 0303 	and.w	r3, r3, #3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d005      	beq.n	80017d8 <HAL_GPIO_Init+0x40>
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 0303 	and.w	r3, r3, #3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d130      	bne.n	800183a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	2203      	movs	r2, #3
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	43db      	mvns	r3, r3
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	4013      	ands	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	68da      	ldr	r2, [r3, #12]
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	4313      	orrs	r3, r2
 8001800:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800180e:	2201      	movs	r2, #1
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	43db      	mvns	r3, r3
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	4013      	ands	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	091b      	lsrs	r3, r3, #4
 8001824:	f003 0201 	and.w	r2, r3, #1
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	4313      	orrs	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f003 0303 	and.w	r3, r3, #3
 8001842:	2b03      	cmp	r3, #3
 8001844:	d017      	beq.n	8001876 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	2203      	movs	r2, #3
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4013      	ands	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	689a      	ldr	r2, [r3, #8]
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	4313      	orrs	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d123      	bne.n	80018ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	08da      	lsrs	r2, r3, #3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	3208      	adds	r2, #8
 800188a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800188e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	f003 0307 	and.w	r3, r3, #7
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	220f      	movs	r2, #15
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43db      	mvns	r3, r3
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	4013      	ands	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	691a      	ldr	r2, [r3, #16]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	f003 0307 	and.w	r3, r3, #7
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	08da      	lsrs	r2, r3, #3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3208      	adds	r2, #8
 80018c4:	6939      	ldr	r1, [r7, #16]
 80018c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	2203      	movs	r2, #3
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	43db      	mvns	r3, r3
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	4013      	ands	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f003 0203 	and.w	r2, r3, #3
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001906:	2b00      	cmp	r3, #0
 8001908:	f000 809a 	beq.w	8001a40 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800190c:	4b55      	ldr	r3, [pc, #340]	@ (8001a64 <HAL_GPIO_Init+0x2cc>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	4a54      	ldr	r2, [pc, #336]	@ (8001a64 <HAL_GPIO_Init+0x2cc>)
 8001912:	f043 0301 	orr.w	r3, r3, #1
 8001916:	6193      	str	r3, [r2, #24]
 8001918:	4b52      	ldr	r3, [pc, #328]	@ (8001a64 <HAL_GPIO_Init+0x2cc>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001924:	4a50      	ldr	r2, [pc, #320]	@ (8001a68 <HAL_GPIO_Init+0x2d0>)
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	089b      	lsrs	r3, r3, #2
 800192a:	3302      	adds	r3, #2
 800192c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001930:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	f003 0303 	and.w	r3, r3, #3
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	220f      	movs	r2, #15
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4013      	ands	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800194e:	d013      	beq.n	8001978 <HAL_GPIO_Init+0x1e0>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a46      	ldr	r2, [pc, #280]	@ (8001a6c <HAL_GPIO_Init+0x2d4>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d00d      	beq.n	8001974 <HAL_GPIO_Init+0x1dc>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a45      	ldr	r2, [pc, #276]	@ (8001a70 <HAL_GPIO_Init+0x2d8>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d007      	beq.n	8001970 <HAL_GPIO_Init+0x1d8>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a44      	ldr	r2, [pc, #272]	@ (8001a74 <HAL_GPIO_Init+0x2dc>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d101      	bne.n	800196c <HAL_GPIO_Init+0x1d4>
 8001968:	2303      	movs	r3, #3
 800196a:	e006      	b.n	800197a <HAL_GPIO_Init+0x1e2>
 800196c:	2305      	movs	r3, #5
 800196e:	e004      	b.n	800197a <HAL_GPIO_Init+0x1e2>
 8001970:	2302      	movs	r3, #2
 8001972:	e002      	b.n	800197a <HAL_GPIO_Init+0x1e2>
 8001974:	2301      	movs	r3, #1
 8001976:	e000      	b.n	800197a <HAL_GPIO_Init+0x1e2>
 8001978:	2300      	movs	r3, #0
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	f002 0203 	and.w	r2, r2, #3
 8001980:	0092      	lsls	r2, r2, #2
 8001982:	4093      	lsls	r3, r2
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	4313      	orrs	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800198a:	4937      	ldr	r1, [pc, #220]	@ (8001a68 <HAL_GPIO_Init+0x2d0>)
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	089b      	lsrs	r3, r3, #2
 8001990:	3302      	adds	r3, #2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001998:	4b37      	ldr	r3, [pc, #220]	@ (8001a78 <HAL_GPIO_Init+0x2e0>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	43db      	mvns	r3, r3
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	4013      	ands	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d003      	beq.n	80019bc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019bc:	4a2e      	ldr	r2, [pc, #184]	@ (8001a78 <HAL_GPIO_Init+0x2e0>)
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a78 <HAL_GPIO_Init+0x2e0>)
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	43db      	mvns	r3, r3
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d003      	beq.n	80019e6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019e6:	4a24      	ldr	r2, [pc, #144]	@ (8001a78 <HAL_GPIO_Init+0x2e0>)
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019ec:	4b22      	ldr	r3, [pc, #136]	@ (8001a78 <HAL_GPIO_Init+0x2e0>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	43db      	mvns	r3, r3
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a10:	4a19      	ldr	r2, [pc, #100]	@ (8001a78 <HAL_GPIO_Init+0x2e0>)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a16:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <HAL_GPIO_Init+0x2e0>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4013      	ands	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a78 <HAL_GPIO_Init+0x2e0>)
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3301      	adds	r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f47f aea9 	bne.w	80017a8 <HAL_GPIO_Init+0x10>
  }
}
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
 8001a5a:	371c      	adds	r7, #28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40010000 	.word	0x40010000
 8001a6c:	48000400 	.word	0x48000400
 8001a70:	48000800 	.word	0x48000800
 8001a74:	48000c00 	.word	0x48000c00
 8001a78:	40010400 	.word	0x40010400

08001a7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a8c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a92:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d102      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	f000 bff4 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aa6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	f000 816d 	beq.w	8001d92 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ab8:	4bb4      	ldr	r3, [pc, #720]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 030c 	and.w	r3, r3, #12
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d00c      	beq.n	8001ade <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ac4:	4bb1      	ldr	r3, [pc, #708]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f003 030c 	and.w	r3, r3, #12
 8001acc:	2b08      	cmp	r3, #8
 8001ace:	d157      	bne.n	8001b80 <HAL_RCC_OscConfig+0x104>
 8001ad0:	4bae      	ldr	r3, [pc, #696]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001adc:	d150      	bne.n	8001b80 <HAL_RCC_OscConfig+0x104>
 8001ade:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ae2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001aea:	fa93 f3a3 	rbit	r3, r3
 8001aee:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001af2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af6:	fab3 f383 	clz	r3, r3
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001afe:	d802      	bhi.n	8001b06 <HAL_RCC_OscConfig+0x8a>
 8001b00:	4ba2      	ldr	r3, [pc, #648]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	e015      	b.n	8001b32 <HAL_RCC_OscConfig+0xb6>
 8001b06:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b0a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001b12:	fa93 f3a3 	rbit	r3, r3
 8001b16:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001b1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b1e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001b22:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001b26:	fa93 f3a3 	rbit	r3, r3
 8001b2a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001b2e:	4b97      	ldr	r3, [pc, #604]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b32:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b36:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001b3a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001b3e:	fa92 f2a2 	rbit	r2, r2
 8001b42:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001b46:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001b4a:	fab2 f282 	clz	r2, r2
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	f042 0220 	orr.w	r2, r2, #32
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	f002 021f 	and.w	r2, r2, #31
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b60:	4013      	ands	r3, r2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 8114 	beq.w	8001d90 <HAL_RCC_OscConfig+0x314>
 8001b68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	f040 810b 	bne.w	8001d90 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	f000 bf85 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b84:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b90:	d106      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x124>
 8001b92:	4b7e      	ldr	r3, [pc, #504]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a7d      	ldr	r2, [pc, #500]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e036      	b.n	8001c0e <HAL_RCC_OscConfig+0x192>
 8001ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ba4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d10c      	bne.n	8001bca <HAL_RCC_OscConfig+0x14e>
 8001bb0:	4b76      	ldr	r3, [pc, #472]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a75      	ldr	r2, [pc, #468]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bba:	6013      	str	r3, [r2, #0]
 8001bbc:	4b73      	ldr	r3, [pc, #460]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a72      	ldr	r2, [pc, #456]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	e021      	b.n	8001c0e <HAL_RCC_OscConfig+0x192>
 8001bca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bda:	d10c      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x17a>
 8001bdc:	4b6b      	ldr	r3, [pc, #428]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a6a      	ldr	r2, [pc, #424]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001be2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001be6:	6013      	str	r3, [r2, #0]
 8001be8:	4b68      	ldr	r3, [pc, #416]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a67      	ldr	r2, [pc, #412]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf2:	6013      	str	r3, [r2, #0]
 8001bf4:	e00b      	b.n	8001c0e <HAL_RCC_OscConfig+0x192>
 8001bf6:	4b65      	ldr	r3, [pc, #404]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a64      	ldr	r2, [pc, #400]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001bfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	4b62      	ldr	r3, [pc, #392]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a61      	ldr	r2, [pc, #388]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001c08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c0c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c0e:	4b5f      	ldr	r3, [pc, #380]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c12:	f023 020f 	bic.w	r2, r3, #15
 8001c16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	495a      	ldr	r1, [pc, #360]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d054      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c38:	f7fe fd24 	bl	8000684 <HAL_GetTick>
 8001c3c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c40:	e00a      	b.n	8001c58 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c42:	f7fe fd1f 	bl	8000684 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b64      	cmp	r3, #100	@ 0x64
 8001c50:	d902      	bls.n	8001c58 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	f000 bf19 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>
 8001c58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c5c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c60:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001c64:	fa93 f3a3 	rbit	r3, r3
 8001c68:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001c6c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c70:	fab3 f383 	clz	r3, r3
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c78:	d802      	bhi.n	8001c80 <HAL_RCC_OscConfig+0x204>
 8001c7a:	4b44      	ldr	r3, [pc, #272]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	e015      	b.n	8001cac <HAL_RCC_OscConfig+0x230>
 8001c80:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c84:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c88:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001c8c:	fa93 f3a3 	rbit	r3, r3
 8001c90:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001c94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c98:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001c9c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001ca0:	fa93 f3a3 	rbit	r3, r3
 8001ca4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001ca8:	4b38      	ldr	r3, [pc, #224]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001cb0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001cb4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001cb8:	fa92 f2a2 	rbit	r2, r2
 8001cbc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001cc0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001cc4:	fab2 f282 	clz	r2, r2
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	f042 0220 	orr.w	r2, r2, #32
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	f002 021f 	and.w	r2, r2, #31
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d0b0      	beq.n	8001c42 <HAL_RCC_OscConfig+0x1c6>
 8001ce0:	e057      	b.n	8001d92 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce2:	f7fe fccf 	bl	8000684 <HAL_GetTick>
 8001ce6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cea:	e00a      	b.n	8001d02 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cec:	f7fe fcca 	bl	8000684 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b64      	cmp	r3, #100	@ 0x64
 8001cfa:	d902      	bls.n	8001d02 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	f000 bec4 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>
 8001d02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d06:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001d0e:	fa93 f3a3 	rbit	r3, r3
 8001d12:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001d16:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d1a:	fab3 f383 	clz	r3, r3
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d22:	d802      	bhi.n	8001d2a <HAL_RCC_OscConfig+0x2ae>
 8001d24:	4b19      	ldr	r3, [pc, #100]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	e015      	b.n	8001d56 <HAL_RCC_OscConfig+0x2da>
 8001d2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d2e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d32:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001d36:	fa93 f3a3 	rbit	r3, r3
 8001d3a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001d3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d42:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001d46:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001d4a:	fa93 f3a3 	rbit	r3, r3
 8001d4e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001d52:	4b0e      	ldr	r3, [pc, #56]	@ (8001d8c <HAL_RCC_OscConfig+0x310>)
 8001d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d56:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d5a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001d5e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001d62:	fa92 f2a2 	rbit	r2, r2
 8001d66:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001d6a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001d6e:	fab2 f282 	clz	r2, r2
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	f042 0220 	orr.w	r2, r2, #32
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	f002 021f 	and.w	r2, r2, #31
 8001d7e:	2101      	movs	r1, #1
 8001d80:	fa01 f202 	lsl.w	r2, r1, r2
 8001d84:	4013      	ands	r3, r2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1b0      	bne.n	8001cec <HAL_RCC_OscConfig+0x270>
 8001d8a:	e002      	b.n	8001d92 <HAL_RCC_OscConfig+0x316>
 8001d8c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 816c 	beq.w	8002080 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001da8:	4bcc      	ldr	r3, [pc, #816]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 030c 	and.w	r3, r3, #12
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d00b      	beq.n	8001dcc <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001db4:	4bc9      	ldr	r3, [pc, #804]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f003 030c 	and.w	r3, r3, #12
 8001dbc:	2b08      	cmp	r3, #8
 8001dbe:	d16d      	bne.n	8001e9c <HAL_RCC_OscConfig+0x420>
 8001dc0:	4bc6      	ldr	r3, [pc, #792]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d167      	bne.n	8001e9c <HAL_RCC_OscConfig+0x420>
 8001dcc:	2302      	movs	r3, #2
 8001dce:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001dd6:	fa93 f3a3 	rbit	r3, r3
 8001dda:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001dde:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001de2:	fab3 f383 	clz	r3, r3
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001dea:	d802      	bhi.n	8001df2 <HAL_RCC_OscConfig+0x376>
 8001dec:	4bbb      	ldr	r3, [pc, #748]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	e013      	b.n	8001e1a <HAL_RCC_OscConfig+0x39e>
 8001df2:	2302      	movs	r3, #2
 8001df4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001dfc:	fa93 f3a3 	rbit	r3, r3
 8001e00:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001e04:	2302      	movs	r3, #2
 8001e06:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001e0a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001e0e:	fa93 f3a3 	rbit	r3, r3
 8001e12:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001e16:	4bb1      	ldr	r3, [pc, #708]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001e20:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001e24:	fa92 f2a2 	rbit	r2, r2
 8001e28:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001e2c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e30:	fab2 f282 	clz	r2, r2
 8001e34:	b2d2      	uxtb	r2, r2
 8001e36:	f042 0220 	orr.w	r2, r2, #32
 8001e3a:	b2d2      	uxtb	r2, r2
 8001e3c:	f002 021f 	and.w	r2, r2, #31
 8001e40:	2101      	movs	r1, #1
 8001e42:	fa01 f202 	lsl.w	r2, r1, r2
 8001e46:	4013      	ands	r3, r2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d00a      	beq.n	8001e62 <HAL_RCC_OscConfig+0x3e6>
 8001e4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d002      	beq.n	8001e62 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	f000 be14 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e62:	4b9e      	ldr	r3, [pc, #632]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	21f8      	movs	r1, #248	@ 0xf8
 8001e78:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001e80:	fa91 f1a1 	rbit	r1, r1
 8001e84:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001e88:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001e8c:	fab1 f181 	clz	r1, r1
 8001e90:	b2c9      	uxtb	r1, r1
 8001e92:	408b      	lsls	r3, r1
 8001e94:	4991      	ldr	r1, [pc, #580]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e9a:	e0f1      	b.n	8002080 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f000 8083 	beq.w	8001fb4 <HAL_RCC_OscConfig+0x538>
 8001eae:	2301      	movs	r3, #1
 8001eb0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001eb8:	fa93 f3a3 	rbit	r3, r3
 8001ebc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001ec0:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ec4:	fab3 f383 	clz	r3, r3
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ece:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eda:	f7fe fbd3 	bl	8000684 <HAL_GetTick>
 8001ede:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee2:	e00a      	b.n	8001efa <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ee4:	f7fe fbce 	bl	8000684 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d902      	bls.n	8001efa <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	f000 bdc8 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>
 8001efa:	2302      	movs	r3, #2
 8001efc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f00:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001f04:	fa93 f3a3 	rbit	r3, r3
 8001f08:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001f0c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f10:	fab3 f383 	clz	r3, r3
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f18:	d802      	bhi.n	8001f20 <HAL_RCC_OscConfig+0x4a4>
 8001f1a:	4b70      	ldr	r3, [pc, #448]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	e013      	b.n	8001f48 <HAL_RCC_OscConfig+0x4cc>
 8001f20:	2302      	movs	r3, #2
 8001f22:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f26:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001f2a:	fa93 f3a3 	rbit	r3, r3
 8001f2e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001f32:	2302      	movs	r3, #2
 8001f34:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001f38:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001f3c:	fa93 f3a3 	rbit	r3, r3
 8001f40:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001f44:	4b65      	ldr	r3, [pc, #404]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f48:	2202      	movs	r2, #2
 8001f4a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001f4e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001f52:	fa92 f2a2 	rbit	r2, r2
 8001f56:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001f5a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001f5e:	fab2 f282 	clz	r2, r2
 8001f62:	b2d2      	uxtb	r2, r2
 8001f64:	f042 0220 	orr.w	r2, r2, #32
 8001f68:	b2d2      	uxtb	r2, r2
 8001f6a:	f002 021f 	and.w	r2, r2, #31
 8001f6e:	2101      	movs	r1, #1
 8001f70:	fa01 f202 	lsl.w	r2, r1, r2
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d0b4      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f7a:	4b58      	ldr	r3, [pc, #352]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	21f8      	movs	r1, #248	@ 0xf8
 8001f90:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f94:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001f98:	fa91 f1a1 	rbit	r1, r1
 8001f9c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001fa0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001fa4:	fab1 f181 	clz	r1, r1
 8001fa8:	b2c9      	uxtb	r1, r1
 8001faa:	408b      	lsls	r3, r1
 8001fac:	494b      	ldr	r1, [pc, #300]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	600b      	str	r3, [r1, #0]
 8001fb2:	e065      	b.n	8002080 <HAL_RCC_OscConfig+0x604>
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fba:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001fbe:	fa93 f3a3 	rbit	r3, r3
 8001fc2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001fc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fca:	fab3 f383 	clz	r3, r3
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001fd4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	461a      	mov	r2, r3
 8001fdc:	2300      	movs	r3, #0
 8001fde:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7fe fb50 	bl	8000684 <HAL_GetTick>
 8001fe4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fe8:	e00a      	b.n	8002000 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fea:	f7fe fb4b 	bl	8000684 <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d902      	bls.n	8002000 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	f000 bd45 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>
 8002000:	2302      	movs	r3, #2
 8002002:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002006:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800200a:	fa93 f3a3 	rbit	r3, r3
 800200e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002012:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002016:	fab3 f383 	clz	r3, r3
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b3f      	cmp	r3, #63	@ 0x3f
 800201e:	d802      	bhi.n	8002026 <HAL_RCC_OscConfig+0x5aa>
 8002020:	4b2e      	ldr	r3, [pc, #184]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	e013      	b.n	800204e <HAL_RCC_OscConfig+0x5d2>
 8002026:	2302      	movs	r3, #2
 8002028:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002030:	fa93 f3a3 	rbit	r3, r3
 8002034:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002038:	2302      	movs	r3, #2
 800203a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800203e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002042:	fa93 f3a3 	rbit	r3, r3
 8002046:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800204a:	4b24      	ldr	r3, [pc, #144]	@ (80020dc <HAL_RCC_OscConfig+0x660>)
 800204c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204e:	2202      	movs	r2, #2
 8002050:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002054:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002058:	fa92 f2a2 	rbit	r2, r2
 800205c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002060:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002064:	fab2 f282 	clz	r2, r2
 8002068:	b2d2      	uxtb	r2, r2
 800206a:	f042 0220 	orr.w	r2, r2, #32
 800206e:	b2d2      	uxtb	r2, r2
 8002070:	f002 021f 	and.w	r2, r2, #31
 8002074:	2101      	movs	r1, #1
 8002076:	fa01 f202 	lsl.w	r2, r1, r2
 800207a:	4013      	ands	r3, r2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d1b4      	bne.n	8001fea <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002080:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002084:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0308 	and.w	r3, r3, #8
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 8115 	beq.w	80022c0 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002096:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800209a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	699b      	ldr	r3, [r3, #24]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d07e      	beq.n	80021a4 <HAL_RCC_OscConfig+0x728>
 80020a6:	2301      	movs	r3, #1
 80020a8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80020b0:	fa93 f3a3 	rbit	r3, r3
 80020b4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80020b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020bc:	fab3 f383 	clz	r3, r3
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	461a      	mov	r2, r3
 80020c4:	4b06      	ldr	r3, [pc, #24]	@ (80020e0 <HAL_RCC_OscConfig+0x664>)
 80020c6:	4413      	add	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	461a      	mov	r2, r3
 80020cc:	2301      	movs	r3, #1
 80020ce:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d0:	f7fe fad8 	bl	8000684 <HAL_GetTick>
 80020d4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d8:	e00f      	b.n	80020fa <HAL_RCC_OscConfig+0x67e>
 80020da:	bf00      	nop
 80020dc:	40021000 	.word	0x40021000
 80020e0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020e4:	f7fe face 	bl	8000684 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d902      	bls.n	80020fa <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	f000 bcc8 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>
 80020fa:	2302      	movs	r3, #2
 80020fc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002100:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002104:	fa93 f3a3 	rbit	r3, r3
 8002108:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800210c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002110:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002114:	2202      	movs	r2, #2
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800211c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	fa93 f2a3 	rbit	r2, r3
 8002126:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800212a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002134:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002138:	2202      	movs	r2, #2
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002140:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	fa93 f2a3 	rbit	r2, r3
 800214a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800214e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002152:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002154:	4bb0      	ldr	r3, [pc, #704]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 8002156:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800215c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002160:	2102      	movs	r1, #2
 8002162:	6019      	str	r1, [r3, #0]
 8002164:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002168:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	fa93 f1a3 	rbit	r1, r3
 8002172:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002176:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800217a:	6019      	str	r1, [r3, #0]
  return result;
 800217c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002180:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	fab3 f383 	clz	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002190:	b2db      	uxtb	r3, r3
 8002192:	f003 031f 	and.w	r3, r3, #31
 8002196:	2101      	movs	r1, #1
 8002198:	fa01 f303 	lsl.w	r3, r1, r3
 800219c:	4013      	ands	r3, r2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d0a0      	beq.n	80020e4 <HAL_RCC_OscConfig+0x668>
 80021a2:	e08d      	b.n	80022c0 <HAL_RCC_OscConfig+0x844>
 80021a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80021ac:	2201      	movs	r2, #1
 80021ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	fa93 f2a3 	rbit	r2, r3
 80021be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80021c6:	601a      	str	r2, [r3, #0]
  return result;
 80021c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021cc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80021d0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021d2:	fab3 f383 	clz	r3, r3
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	461a      	mov	r2, r3
 80021da:	4b90      	ldr	r3, [pc, #576]	@ (800241c <HAL_RCC_OscConfig+0x9a0>)
 80021dc:	4413      	add	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	461a      	mov	r2, r3
 80021e2:	2300      	movs	r3, #0
 80021e4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e6:	f7fe fa4d 	bl	8000684 <HAL_GetTick>
 80021ea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021ee:	e00a      	b.n	8002206 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021f0:	f7fe fa48 	bl	8000684 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d902      	bls.n	8002206 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	f000 bc42 	b.w	8002a8a <HAL_RCC_OscConfig+0x100e>
 8002206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800220a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800220e:	2202      	movs	r2, #2
 8002210:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002216:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	fa93 f2a3 	rbit	r2, r3
 8002220:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002224:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800222e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002232:	2202      	movs	r2, #2
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800223a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	fa93 f2a3 	rbit	r2, r3
 8002244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002248:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002252:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002256:	2202      	movs	r2, #2
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800225e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	fa93 f2a3 	rbit	r2, r3
 8002268:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800226c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002270:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002272:	4b69      	ldr	r3, [pc, #420]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 8002274:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002276:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800227a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800227e:	2102      	movs	r1, #2
 8002280:	6019      	str	r1, [r3, #0]
 8002282:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002286:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	fa93 f1a3 	rbit	r1, r3
 8002290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002294:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002298:	6019      	str	r1, [r3, #0]
  return result;
 800229a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800229e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	fab3 f383 	clz	r3, r3
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	f003 031f 	and.w	r3, r3, #31
 80022b4:	2101      	movs	r1, #1
 80022b6:	fa01 f303 	lsl.w	r3, r1, r3
 80022ba:	4013      	ands	r3, r2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d197      	bne.n	80021f0 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 819e 	beq.w	8002612 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022d6:	2300      	movs	r3, #0
 80022d8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022dc:	4b4e      	ldr	r3, [pc, #312]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80022de:	69db      	ldr	r3, [r3, #28]
 80022e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d116      	bne.n	8002316 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80022ea:	69db      	ldr	r3, [r3, #28]
 80022ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80022ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022f2:	61d3      	str	r3, [r2, #28]
 80022f4:	4b48      	ldr	r3, [pc, #288]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80022fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002300:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800230a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800230e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002310:	2301      	movs	r3, #1
 8002312:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002316:	4b42      	ldr	r3, [pc, #264]	@ (8002420 <HAL_RCC_OscConfig+0x9a4>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800231e:	2b00      	cmp	r3, #0
 8002320:	d11a      	bne.n	8002358 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002322:	4b3f      	ldr	r3, [pc, #252]	@ (8002420 <HAL_RCC_OscConfig+0x9a4>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a3e      	ldr	r2, [pc, #248]	@ (8002420 <HAL_RCC_OscConfig+0x9a4>)
 8002328:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800232e:	f7fe f9a9 	bl	8000684 <HAL_GetTick>
 8002332:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002336:	e009      	b.n	800234c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002338:	f7fe f9a4 	bl	8000684 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b64      	cmp	r3, #100	@ 0x64
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e39e      	b.n	8002a8a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800234c:	4b34      	ldr	r3, [pc, #208]	@ (8002420 <HAL_RCC_OscConfig+0x9a4>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002354:	2b00      	cmp	r3, #0
 8002356:	d0ef      	beq.n	8002338 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002358:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800235c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d106      	bne.n	8002376 <HAL_RCC_OscConfig+0x8fa>
 8002368:	4b2b      	ldr	r3, [pc, #172]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4a2a      	ldr	r2, [pc, #168]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6213      	str	r3, [r2, #32]
 8002374:	e035      	b.n	80023e2 <HAL_RCC_OscConfig+0x966>
 8002376:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800237a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10c      	bne.n	80023a0 <HAL_RCC_OscConfig+0x924>
 8002386:	4b24      	ldr	r3, [pc, #144]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	4a23      	ldr	r2, [pc, #140]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 800238c:	f023 0301 	bic.w	r3, r3, #1
 8002390:	6213      	str	r3, [r2, #32]
 8002392:	4b21      	ldr	r3, [pc, #132]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	4a20      	ldr	r2, [pc, #128]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 8002398:	f023 0304 	bic.w	r3, r3, #4
 800239c:	6213      	str	r3, [r2, #32]
 800239e:	e020      	b.n	80023e2 <HAL_RCC_OscConfig+0x966>
 80023a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	2b05      	cmp	r3, #5
 80023ae:	d10c      	bne.n	80023ca <HAL_RCC_OscConfig+0x94e>
 80023b0:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	4a18      	ldr	r2, [pc, #96]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80023b6:	f043 0304 	orr.w	r3, r3, #4
 80023ba:	6213      	str	r3, [r2, #32]
 80023bc:	4b16      	ldr	r3, [pc, #88]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	4a15      	ldr	r2, [pc, #84]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	6213      	str	r3, [r2, #32]
 80023c8:	e00b      	b.n	80023e2 <HAL_RCC_OscConfig+0x966>
 80023ca:	4b13      	ldr	r3, [pc, #76]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	4a12      	ldr	r2, [pc, #72]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80023d0:	f023 0301 	bic.w	r3, r3, #1
 80023d4:	6213      	str	r3, [r2, #32]
 80023d6:	4b10      	ldr	r3, [pc, #64]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80023d8:	6a1b      	ldr	r3, [r3, #32]
 80023da:	4a0f      	ldr	r2, [pc, #60]	@ (8002418 <HAL_RCC_OscConfig+0x99c>)
 80023dc:	f023 0304 	bic.w	r3, r3, #4
 80023e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 8087 	beq.w	8002502 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f4:	f7fe f946 	bl	8000684 <HAL_GetTick>
 80023f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023fc:	e012      	b.n	8002424 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023fe:	f7fe f941 	bl	8000684 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800240e:	4293      	cmp	r3, r2
 8002410:	d908      	bls.n	8002424 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e339      	b.n	8002a8a <HAL_RCC_OscConfig+0x100e>
 8002416:	bf00      	nop
 8002418:	40021000 	.word	0x40021000
 800241c:	10908120 	.word	0x10908120
 8002420:	40007000 	.word	0x40007000
 8002424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002428:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800242c:	2202      	movs	r2, #2
 800242e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002434:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	fa93 f2a3 	rbit	r2, r3
 800243e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002442:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002450:	2202      	movs	r2, #2
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002458:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	fa93 f2a3 	rbit	r2, r3
 8002462:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002466:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800246a:	601a      	str	r2, [r3, #0]
  return result;
 800246c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002470:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002474:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002476:	fab3 f383 	clz	r3, r3
 800247a:	b2db      	uxtb	r3, r3
 800247c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d102      	bne.n	800248c <HAL_RCC_OscConfig+0xa10>
 8002486:	4b98      	ldr	r3, [pc, #608]	@ (80026e8 <HAL_RCC_OscConfig+0xc6c>)
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	e013      	b.n	80024b4 <HAL_RCC_OscConfig+0xa38>
 800248c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002490:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002494:	2202      	movs	r2, #2
 8002496:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002498:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800249c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	fa93 f2a3 	rbit	r2, r3
 80024a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024aa:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	4b8d      	ldr	r3, [pc, #564]	@ (80026e8 <HAL_RCC_OscConfig+0xc6c>)
 80024b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024b8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80024bc:	2102      	movs	r1, #2
 80024be:	6011      	str	r1, [r2, #0]
 80024c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024c4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80024c8:	6812      	ldr	r2, [r2, #0]
 80024ca:	fa92 f1a2 	rbit	r1, r2
 80024ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024d2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80024d6:	6011      	str	r1, [r2, #0]
  return result;
 80024d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80024dc:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80024e0:	6812      	ldr	r2, [r2, #0]
 80024e2:	fab2 f282 	clz	r2, r2
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024ec:	b2d2      	uxtb	r2, r2
 80024ee:	f002 021f 	and.w	r2, r2, #31
 80024f2:	2101      	movs	r1, #1
 80024f4:	fa01 f202 	lsl.w	r2, r1, r2
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f43f af7f 	beq.w	80023fe <HAL_RCC_OscConfig+0x982>
 8002500:	e07d      	b.n	80025fe <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002502:	f7fe f8bf 	bl	8000684 <HAL_GetTick>
 8002506:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800250a:	e00b      	b.n	8002524 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800250c:	f7fe f8ba 	bl	8000684 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800251c:	4293      	cmp	r3, r2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e2b2      	b.n	8002a8a <HAL_RCC_OscConfig+0x100e>
 8002524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002528:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800252c:	2202      	movs	r2, #2
 800252e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002530:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002534:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	fa93 f2a3 	rbit	r2, r3
 800253e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002542:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800254c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002550:	2202      	movs	r2, #2
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002558:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	fa93 f2a3 	rbit	r2, r3
 8002562:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002566:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800256a:	601a      	str	r2, [r3, #0]
  return result;
 800256c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002570:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002574:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	b2db      	uxtb	r3, r3
 800257c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d102      	bne.n	800258c <HAL_RCC_OscConfig+0xb10>
 8002586:	4b58      	ldr	r3, [pc, #352]	@ (80026e8 <HAL_RCC_OscConfig+0xc6c>)
 8002588:	6a1b      	ldr	r3, [r3, #32]
 800258a:	e013      	b.n	80025b4 <HAL_RCC_OscConfig+0xb38>
 800258c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002590:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002594:	2202      	movs	r2, #2
 8002596:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	fa93 f2a3 	rbit	r2, r3
 80025a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025aa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	4b4d      	ldr	r3, [pc, #308]	@ (80026e8 <HAL_RCC_OscConfig+0xc6c>)
 80025b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025b8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80025bc:	2102      	movs	r1, #2
 80025be:	6011      	str	r1, [r2, #0]
 80025c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025c4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80025c8:	6812      	ldr	r2, [r2, #0]
 80025ca:	fa92 f1a2 	rbit	r1, r2
 80025ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025d2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80025d6:	6011      	str	r1, [r2, #0]
  return result;
 80025d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80025dc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80025e0:	6812      	ldr	r2, [r2, #0]
 80025e2:	fab2 f282 	clz	r2, r2
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	f002 021f 	and.w	r2, r2, #31
 80025f2:	2101      	movs	r1, #1
 80025f4:	fa01 f202 	lsl.w	r2, r1, r2
 80025f8:	4013      	ands	r3, r2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d186      	bne.n	800250c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80025fe:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002602:	2b01      	cmp	r3, #1
 8002604:	d105      	bne.n	8002612 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002606:	4b38      	ldr	r3, [pc, #224]	@ (80026e8 <HAL_RCC_OscConfig+0xc6c>)
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	4a37      	ldr	r2, [pc, #220]	@ (80026e8 <HAL_RCC_OscConfig+0xc6c>)
 800260c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002610:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002612:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002616:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 8232 	beq.w	8002a88 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002624:	4b30      	ldr	r3, [pc, #192]	@ (80026e8 <HAL_RCC_OscConfig+0xc6c>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 030c 	and.w	r3, r3, #12
 800262c:	2b08      	cmp	r3, #8
 800262e:	f000 8201 	beq.w	8002a34 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002632:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002636:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	2b02      	cmp	r3, #2
 8002640:	f040 8157 	bne.w	80028f2 <HAL_RCC_OscConfig+0xe76>
 8002644:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002648:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800264c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002650:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002652:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002656:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	fa93 f2a3 	rbit	r2, r3
 8002660:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002664:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002668:	601a      	str	r2, [r3, #0]
  return result;
 800266a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002672:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002674:	fab3 f383 	clz	r3, r3
 8002678:	b2db      	uxtb	r3, r3
 800267a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800267e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	461a      	mov	r2, r3
 8002686:	2300      	movs	r3, #0
 8002688:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268a:	f7fd fffb 	bl	8000684 <HAL_GetTick>
 800268e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002692:	e009      	b.n	80026a8 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002694:	f7fd fff6 	bl	8000684 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e1f0      	b.n	8002a8a <HAL_RCC_OscConfig+0x100e>
 80026a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ac:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80026b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ba:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	fa93 f2a3 	rbit	r2, r3
 80026c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80026cc:	601a      	str	r2, [r3, #0]
  return result;
 80026ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80026d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d8:	fab3 f383 	clz	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b3f      	cmp	r3, #63	@ 0x3f
 80026e0:	d804      	bhi.n	80026ec <HAL_RCC_OscConfig+0xc70>
 80026e2:	4b01      	ldr	r3, [pc, #4]	@ (80026e8 <HAL_RCC_OscConfig+0xc6c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	e029      	b.n	800273c <HAL_RCC_OscConfig+0xcc0>
 80026e8:	40021000 	.word	0x40021000
 80026ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80026f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026fe:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	fa93 f2a3 	rbit	r2, r3
 8002708:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002716:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800271a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002724:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	fa93 f2a3 	rbit	r2, r3
 800272e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002732:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	4bc3      	ldr	r3, [pc, #780]	@ (8002a48 <HAL_RCC_OscConfig+0xfcc>)
 800273a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002740:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002744:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002748:	6011      	str	r1, [r2, #0]
 800274a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800274e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	fa92 f1a2 	rbit	r1, r2
 8002758:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800275c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002760:	6011      	str	r1, [r2, #0]
  return result;
 8002762:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002766:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	fab2 f282 	clz	r2, r2
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	f042 0220 	orr.w	r2, r2, #32
 8002776:	b2d2      	uxtb	r2, r2
 8002778:	f002 021f 	and.w	r2, r2, #31
 800277c:	2101      	movs	r1, #1
 800277e:	fa01 f202 	lsl.w	r2, r1, r2
 8002782:	4013      	ands	r3, r2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d185      	bne.n	8002694 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002788:	4baf      	ldr	r3, [pc, #700]	@ (8002a48 <HAL_RCC_OscConfig+0xfcc>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002794:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800279c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	430b      	orrs	r3, r1
 80027aa:	49a7      	ldr	r1, [pc, #668]	@ (8002a48 <HAL_RCC_OscConfig+0xfcc>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	604b      	str	r3, [r1, #4]
 80027b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80027b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80027bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027c2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	fa93 f2a3 	rbit	r2, r3
 80027cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80027d4:	601a      	str	r2, [r3, #0]
  return result;
 80027d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027da:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80027de:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e0:	fab3 f383 	clz	r3, r3
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80027ea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	461a      	mov	r2, r3
 80027f2:	2301      	movs	r3, #1
 80027f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f6:	f7fd ff45 	bl	8000684 <HAL_GetTick>
 80027fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027fe:	e009      	b.n	8002814 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002800:	f7fd ff40 	bl	8000684 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e13a      	b.n	8002a8a <HAL_RCC_OscConfig+0x100e>
 8002814:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002818:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800281c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002820:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002822:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002826:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	fa93 f2a3 	rbit	r2, r3
 8002830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002834:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002838:	601a      	str	r2, [r3, #0]
  return result;
 800283a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800283e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002842:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002844:	fab3 f383 	clz	r3, r3
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b3f      	cmp	r3, #63	@ 0x3f
 800284c:	d802      	bhi.n	8002854 <HAL_RCC_OscConfig+0xdd8>
 800284e:	4b7e      	ldr	r3, [pc, #504]	@ (8002a48 <HAL_RCC_OscConfig+0xfcc>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	e027      	b.n	80028a4 <HAL_RCC_OscConfig+0xe28>
 8002854:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002858:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800285c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002860:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002866:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	fa93 f2a3 	rbit	r2, r3
 8002870:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002874:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002882:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800288c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	fa93 f2a3 	rbit	r2, r3
 8002896:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800289a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	4b69      	ldr	r3, [pc, #420]	@ (8002a48 <HAL_RCC_OscConfig+0xfcc>)
 80028a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028a8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80028ac:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80028b0:	6011      	str	r1, [r2, #0]
 80028b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028b6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80028ba:	6812      	ldr	r2, [r2, #0]
 80028bc:	fa92 f1a2 	rbit	r1, r2
 80028c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028c4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80028c8:	6011      	str	r1, [r2, #0]
  return result;
 80028ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028ce:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80028d2:	6812      	ldr	r2, [r2, #0]
 80028d4:	fab2 f282 	clz	r2, r2
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	f042 0220 	orr.w	r2, r2, #32
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	f002 021f 	and.w	r2, r2, #31
 80028e4:	2101      	movs	r1, #1
 80028e6:	fa01 f202 	lsl.w	r2, r1, r2
 80028ea:	4013      	ands	r3, r2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d087      	beq.n	8002800 <HAL_RCC_OscConfig+0xd84>
 80028f0:	e0ca      	b.n	8002a88 <HAL_RCC_OscConfig+0x100c>
 80028f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80028fa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80028fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002900:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002904:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	fa93 f2a3 	rbit	r2, r3
 800290e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002912:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002916:	601a      	str	r2, [r3, #0]
  return result;
 8002918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800291c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002920:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002922:	fab3 f383 	clz	r3, r3
 8002926:	b2db      	uxtb	r3, r3
 8002928:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800292c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	461a      	mov	r2, r3
 8002934:	2300      	movs	r3, #0
 8002936:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002938:	f7fd fea4 	bl	8000684 <HAL_GetTick>
 800293c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002940:	e009      	b.n	8002956 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002942:	f7fd fe9f 	bl	8000684 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b02      	cmp	r3, #2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e099      	b.n	8002a8a <HAL_RCC_OscConfig+0x100e>
 8002956:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800295e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002962:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002968:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	fa93 f2a3 	rbit	r2, r3
 8002972:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002976:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800297a:	601a      	str	r2, [r3, #0]
  return result;
 800297c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002980:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002984:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002986:	fab3 f383 	clz	r3, r3
 800298a:	b2db      	uxtb	r3, r3
 800298c:	2b3f      	cmp	r3, #63	@ 0x3f
 800298e:	d802      	bhi.n	8002996 <HAL_RCC_OscConfig+0xf1a>
 8002990:	4b2d      	ldr	r3, [pc, #180]	@ (8002a48 <HAL_RCC_OscConfig+0xfcc>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	e027      	b.n	80029e6 <HAL_RCC_OscConfig+0xf6a>
 8002996:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800299a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800299e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	fa93 f2a3 	rbit	r2, r3
 80029b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c0:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80029c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029c8:	601a      	str	r2, [r3, #0]
 80029ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ce:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	fa93 f2a3 	rbit	r2, r3
 80029d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029dc:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80029e0:	601a      	str	r2, [r3, #0]
 80029e2:	4b19      	ldr	r3, [pc, #100]	@ (8002a48 <HAL_RCC_OscConfig+0xfcc>)
 80029e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029ea:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80029ee:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80029f2:	6011      	str	r1, [r2, #0]
 80029f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029f8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80029fc:	6812      	ldr	r2, [r2, #0]
 80029fe:	fa92 f1a2 	rbit	r1, r2
 8002a02:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a06:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002a0a:	6011      	str	r1, [r2, #0]
  return result;
 8002a0c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a10:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	fab2 f282 	clz	r2, r2
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	f042 0220 	orr.w	r2, r2, #32
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	f002 021f 	and.w	r2, r2, #31
 8002a26:	2101      	movs	r1, #1
 8002a28:	fa01 f202 	lsl.w	r2, r1, r2
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d187      	bne.n	8002942 <HAL_RCC_OscConfig+0xec6>
 8002a32:	e029      	b.n	8002a88 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d103      	bne.n	8002a4c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e020      	b.n	8002a8a <HAL_RCC_OscConfig+0x100e>
 8002a48:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a4c:	4b11      	ldr	r3, [pc, #68]	@ (8002a94 <HAL_RCC_OscConfig+0x1018>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a54:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002a58:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d10b      	bne.n	8002a84 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002a6c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002a70:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d001      	beq.n	8002a88 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e000      	b.n	8002a8a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40021000 	.word	0x40021000

08002a98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b09e      	sub	sp, #120	@ 0x78
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d101      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e154      	b.n	8002d5a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ab0:	4b89      	ldr	r3, [pc, #548]	@ (8002cd8 <HAL_RCC_ClockConfig+0x240>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d910      	bls.n	8002ae0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002abe:	4b86      	ldr	r3, [pc, #536]	@ (8002cd8 <HAL_RCC_ClockConfig+0x240>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f023 0207 	bic.w	r2, r3, #7
 8002ac6:	4984      	ldr	r1, [pc, #528]	@ (8002cd8 <HAL_RCC_ClockConfig+0x240>)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ace:	4b82      	ldr	r3, [pc, #520]	@ (8002cd8 <HAL_RCC_ClockConfig+0x240>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d001      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e13c      	b.n	8002d5a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d008      	beq.n	8002afe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aec:	4b7b      	ldr	r3, [pc, #492]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	4978      	ldr	r1, [pc, #480]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 80cd 	beq.w	8002ca6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d137      	bne.n	8002b84 <HAL_RCC_ClockConfig+0xec>
 8002b14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b18:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b1c:	fa93 f3a3 	rbit	r3, r3
 8002b20:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002b22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b24:	fab3 f383 	clz	r3, r3
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b2c:	d802      	bhi.n	8002b34 <HAL_RCC_ClockConfig+0x9c>
 8002b2e:	4b6b      	ldr	r3, [pc, #428]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	e00f      	b.n	8002b54 <HAL_RCC_ClockConfig+0xbc>
 8002b34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b3c:	fa93 f3a3 	rbit	r3, r3
 8002b40:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b42:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b46:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b4a:	fa93 f3a3 	rbit	r3, r3
 8002b4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b50:	4b62      	ldr	r3, [pc, #392]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b58:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002b5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b5c:	fa92 f2a2 	rbit	r2, r2
 8002b60:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002b62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002b64:	fab2 f282 	clz	r2, r2
 8002b68:	b2d2      	uxtb	r2, r2
 8002b6a:	f042 0220 	orr.w	r2, r2, #32
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	f002 021f 	and.w	r2, r2, #31
 8002b74:	2101      	movs	r1, #1
 8002b76:	fa01 f202 	lsl.w	r2, r1, r2
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d171      	bne.n	8002c64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e0ea      	b.n	8002d5a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d137      	bne.n	8002bfc <HAL_RCC_ClockConfig+0x164>
 8002b8c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b90:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b94:	fa93 f3a3 	rbit	r3, r3
 8002b98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b9c:	fab3 f383 	clz	r3, r3
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ba4:	d802      	bhi.n	8002bac <HAL_RCC_ClockConfig+0x114>
 8002ba6:	4b4d      	ldr	r3, [pc, #308]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	e00f      	b.n	8002bcc <HAL_RCC_ClockConfig+0x134>
 8002bac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bb4:	fa93 f3a3 	rbit	r3, r3
 8002bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bbe:	643b      	str	r3, [r7, #64]	@ 0x40
 8002bc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bc2:	fa93 f3a3 	rbit	r3, r3
 8002bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002bc8:	4b44      	ldr	r3, [pc, #272]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bcc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bd0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002bd2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002bd4:	fa92 f2a2 	rbit	r2, r2
 8002bd8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002bda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bdc:	fab2 f282 	clz	r2, r2
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	f042 0220 	orr.w	r2, r2, #32
 8002be6:	b2d2      	uxtb	r2, r2
 8002be8:	f002 021f 	and.w	r2, r2, #31
 8002bec:	2101      	movs	r1, #1
 8002bee:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d135      	bne.n	8002c64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e0ae      	b.n	8002d5a <HAL_RCC_ClockConfig+0x2c2>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c02:	fa93 f3a3 	rbit	r3, r3
 8002c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0a:	fab3 f383 	clz	r3, r3
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c12:	d802      	bhi.n	8002c1a <HAL_RCC_ClockConfig+0x182>
 8002c14:	4b31      	ldr	r3, [pc, #196]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	e00d      	b.n	8002c36 <HAL_RCC_ClockConfig+0x19e>
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c20:	fa93 f3a3 	rbit	r3, r3
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c26:	2302      	movs	r3, #2
 8002c28:	623b      	str	r3, [r7, #32]
 8002c2a:	6a3b      	ldr	r3, [r7, #32]
 8002c2c:	fa93 f3a3 	rbit	r3, r3
 8002c30:	61fb      	str	r3, [r7, #28]
 8002c32:	4b2a      	ldr	r3, [pc, #168]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c36:	2202      	movs	r2, #2
 8002c38:	61ba      	str	r2, [r7, #24]
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	fa92 f2a2 	rbit	r2, r2
 8002c40:	617a      	str	r2, [r7, #20]
  return result;
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	fab2 f282 	clz	r2, r2
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	f042 0220 	orr.w	r2, r2, #32
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	f002 021f 	and.w	r2, r2, #31
 8002c54:	2101      	movs	r1, #1
 8002c56:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e07a      	b.n	8002d5a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c64:	4b1d      	ldr	r3, [pc, #116]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f023 0203 	bic.w	r2, r3, #3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	491a      	ldr	r1, [pc, #104]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c76:	f7fd fd05 	bl	8000684 <HAL_GetTick>
 8002c7a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7c:	e00a      	b.n	8002c94 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c7e:	f7fd fd01 	bl	8000684 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e062      	b.n	8002d5a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c94:	4b11      	ldr	r3, [pc, #68]	@ (8002cdc <HAL_RCC_ClockConfig+0x244>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 020c 	and.w	r2, r3, #12
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d1eb      	bne.n	8002c7e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd8 <HAL_RCC_ClockConfig+0x240>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d215      	bcs.n	8002ce0 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cb4:	4b08      	ldr	r3, [pc, #32]	@ (8002cd8 <HAL_RCC_ClockConfig+0x240>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f023 0207 	bic.w	r2, r3, #7
 8002cbc:	4906      	ldr	r1, [pc, #24]	@ (8002cd8 <HAL_RCC_ClockConfig+0x240>)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc4:	4b04      	ldr	r3, [pc, #16]	@ (8002cd8 <HAL_RCC_ClockConfig+0x240>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d006      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e041      	b.n	8002d5a <HAL_RCC_ClockConfig+0x2c2>
 8002cd6:	bf00      	nop
 8002cd8:	40022000 	.word	0x40022000
 8002cdc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d008      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cec:	4b1d      	ldr	r3, [pc, #116]	@ (8002d64 <HAL_RCC_ClockConfig+0x2cc>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	491a      	ldr	r1, [pc, #104]	@ (8002d64 <HAL_RCC_ClockConfig+0x2cc>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0308 	and.w	r3, r3, #8
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d009      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d0a:	4b16      	ldr	r3, [pc, #88]	@ (8002d64 <HAL_RCC_ClockConfig+0x2cc>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	4912      	ldr	r1, [pc, #72]	@ (8002d64 <HAL_RCC_ClockConfig+0x2cc>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d1e:	f000 f829 	bl	8002d74 <HAL_RCC_GetSysClockFreq>
 8002d22:	4601      	mov	r1, r0
 8002d24:	4b0f      	ldr	r3, [pc, #60]	@ (8002d64 <HAL_RCC_ClockConfig+0x2cc>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d2c:	22f0      	movs	r2, #240	@ 0xf0
 8002d2e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	fa92 f2a2 	rbit	r2, r2
 8002d36:	60fa      	str	r2, [r7, #12]
  return result;
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	fab2 f282 	clz	r2, r2
 8002d3e:	b2d2      	uxtb	r2, r2
 8002d40:	40d3      	lsrs	r3, r2
 8002d42:	4a09      	ldr	r2, [pc, #36]	@ (8002d68 <HAL_RCC_ClockConfig+0x2d0>)
 8002d44:	5cd3      	ldrb	r3, [r2, r3]
 8002d46:	fa21 f303 	lsr.w	r3, r1, r3
 8002d4a:	4a08      	ldr	r2, [pc, #32]	@ (8002d6c <HAL_RCC_ClockConfig+0x2d4>)
 8002d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002d4e:	4b08      	ldr	r3, [pc, #32]	@ (8002d70 <HAL_RCC_ClockConfig+0x2d8>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fd fc52 	bl	80005fc <HAL_InitTick>
  
  return HAL_OK;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3778      	adds	r7, #120	@ 0x78
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	40021000 	.word	0x40021000
 8002d68:	080031ac 	.word	0x080031ac
 8002d6c:	20000008 	.word	0x20000008
 8002d70:	2000000c 	.word	0x2000000c

08002d74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b087      	sub	sp, #28
 8002d78:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	60fb      	str	r3, [r7, #12]
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	2300      	movs	r3, #0
 8002d84:	617b      	str	r3, [r7, #20]
 8002d86:	2300      	movs	r3, #0
 8002d88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f003 030c 	and.w	r3, r3, #12
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d002      	beq.n	8002da4 <HAL_RCC_GetSysClockFreq+0x30>
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d003      	beq.n	8002daa <HAL_RCC_GetSysClockFreq+0x36>
 8002da2:	e026      	b.n	8002df2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002da4:	4b19      	ldr	r3, [pc, #100]	@ (8002e0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002da6:	613b      	str	r3, [r7, #16]
      break;
 8002da8:	e026      	b.n	8002df8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	0c9b      	lsrs	r3, r3, #18
 8002dae:	f003 030f 	and.w	r3, r3, #15
 8002db2:	4a17      	ldr	r2, [pc, #92]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002db4:	5cd3      	ldrb	r3, [r2, r3]
 8002db6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002db8:	4b13      	ldr	r3, [pc, #76]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x94>)
 8002dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dbc:	f003 030f 	and.w	r3, r3, #15
 8002dc0:	4a14      	ldr	r2, [pc, #80]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002dc2:	5cd3      	ldrb	r3, [r2, r3]
 8002dc4:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d008      	beq.n	8002de2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dd0:	4a0e      	ldr	r2, [pc, #56]	@ (8002e0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	fb02 f303 	mul.w	r3, r2, r3
 8002dde:	617b      	str	r3, [r7, #20]
 8002de0:	e004      	b.n	8002dec <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a0c      	ldr	r2, [pc, #48]	@ (8002e18 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002de6:	fb02 f303 	mul.w	r3, r2, r3
 8002dea:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	613b      	str	r3, [r7, #16]
      break;
 8002df0:	e002      	b.n	8002df8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002df2:	4b06      	ldr	r3, [pc, #24]	@ (8002e0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002df4:	613b      	str	r3, [r7, #16]
      break;
 8002df6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002df8:	693b      	ldr	r3, [r7, #16]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	371c      	adds	r7, #28
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	007a1200 	.word	0x007a1200
 8002e10:	080031bc 	.word	0x080031bc
 8002e14:	080031cc 	.word	0x080031cc
 8002e18:	003d0900 	.word	0x003d0900

08002e1c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b092      	sub	sp, #72	@ 0x48
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 80d2 	beq.w	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e40:	4b4d      	ldr	r3, [pc, #308]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10e      	bne.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e4c:	4b4a      	ldr	r3, [pc, #296]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002e4e:	69db      	ldr	r3, [r3, #28]
 8002e50:	4a49      	ldr	r2, [pc, #292]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002e52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e56:	61d3      	str	r3, [r2, #28]
 8002e58:	4b47      	ldr	r3, [pc, #284]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002e5a:	69db      	ldr	r3, [r3, #28]
 8002e5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e60:	60bb      	str	r3, [r7, #8]
 8002e62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e64:	2301      	movs	r3, #1
 8002e66:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e6a:	4b44      	ldr	r3, [pc, #272]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d118      	bne.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e76:	4b41      	ldr	r3, [pc, #260]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a40      	ldr	r2, [pc, #256]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e80:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e82:	f7fd fbff 	bl	8000684 <HAL_GetTick>
 8002e86:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e88:	e008      	b.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e8a:	f7fd fbfb 	bl	8000684 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b64      	cmp	r3, #100	@ 0x64
 8002e96:	d901      	bls.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e149      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x314>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e9c:	4b37      	ldr	r3, [pc, #220]	@ (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0f0      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ea8:	4b33      	ldr	r3, [pc, #204]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002eaa:	6a1b      	ldr	r3, [r3, #32]
 8002eac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 8082 	beq.w	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ec2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d07a      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ec8:	4b2b      	ldr	r3, [pc, #172]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ed2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ed6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eda:	fa93 f3a3 	rbit	r3, r3
 8002ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ee2:	fab3 f383 	clz	r3, r3
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	461a      	mov	r2, r3
 8002eea:	4b25      	ldr	r3, [pc, #148]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002eec:	4413      	add	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002efa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002efe:	fa93 f3a3 	rbit	r3, r3
 8002f02:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f06:	fab3 f383 	clz	r3, r3
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f10:	4413      	add	r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	461a      	mov	r2, r3
 8002f16:	2300      	movs	r3, #0
 8002f18:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f1a:	4a17      	ldr	r2, [pc, #92]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002f1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f1e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d049      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2a:	f7fd fbab 	bl	8000684 <HAL_GetTick>
 8002f2e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f30:	e00a      	b.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f32:	f7fd fba7 	bl	8000684 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e0f3      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f4e:	fa93 f3a3 	rbit	r3, r3
 8002f52:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f54:	2302      	movs	r3, #2
 8002f56:	623b      	str	r3, [r7, #32]
 8002f58:	6a3b      	ldr	r3, [r7, #32]
 8002f5a:	fa93 f3a3 	rbit	r3, r3
 8002f5e:	61fb      	str	r3, [r7, #28]
  return result;
 8002f60:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f62:	fab3 f383 	clz	r3, r3
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d108      	bne.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002f72:	4b01      	ldr	r3, [pc, #4]	@ (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	e00d      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	40007000 	.word	0x40007000
 8002f80:	10908100 	.word	0x10908100
 8002f84:	2302      	movs	r3, #2
 8002f86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	fa93 f3a3 	rbit	r3, r3
 8002f8e:	617b      	str	r3, [r7, #20]
 8002f90:	4b69      	ldr	r3, [pc, #420]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f94:	2202      	movs	r2, #2
 8002f96:	613a      	str	r2, [r7, #16]
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	fa92 f2a2 	rbit	r2, r2
 8002f9e:	60fa      	str	r2, [r7, #12]
  return result;
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	fab2 f282 	clz	r2, r2
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	f002 021f 	and.w	r2, r2, #31
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb8:	4013      	ands	r3, r2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0b9      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002fbe:	4b5e      	ldr	r3, [pc, #376]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	495b      	ldr	r1, [pc, #364]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fd0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d105      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd8:	4b57      	ldr	r3, [pc, #348]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002fda:	69db      	ldr	r3, [r3, #28]
 8002fdc:	4a56      	ldr	r2, [pc, #344]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002fde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fe2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ff0:	4b51      	ldr	r3, [pc, #324]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff4:	f023 0203 	bic.w	r2, r3, #3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	494e      	ldr	r1, [pc, #312]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0320 	and.w	r3, r3, #32
 800300a:	2b00      	cmp	r3, #0
 800300c:	d008      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800300e:	4b4a      	ldr	r3, [pc, #296]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	f023 0210 	bic.w	r2, r3, #16
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	4947      	ldr	r1, [pc, #284]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800301c:	4313      	orrs	r3, r2
 800301e:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d008      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800302c:	4b42      	ldr	r3, [pc, #264]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003038:	493f      	ldr	r1, [pc, #252]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800303a:	4313      	orrs	r3, r2
 800303c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003046:	2b00      	cmp	r3, #0
 8003048:	d008      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800304a:	4b3b      	ldr	r3, [pc, #236]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304e:	f023 0220 	bic.w	r2, r3, #32
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	4938      	ldr	r1, [pc, #224]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003058:	4313      	orrs	r3, r2
 800305a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d008      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003068:	4b33      	ldr	r3, [pc, #204]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800306a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	4930      	ldr	r1, [pc, #192]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003076:	4313      	orrs	r3, r2
 8003078:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003082:	2b00      	cmp	r3, #0
 8003084:	d008      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003086:	4b2c      	ldr	r3, [pc, #176]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	4929      	ldr	r1, [pc, #164]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003094:	4313      	orrs	r3, r2
 8003096:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d008      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80030a4:	4b24      	ldr	r3, [pc, #144]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a8:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	4921      	ldr	r1, [pc, #132]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d008      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80030c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	491a      	ldr	r1, [pc, #104]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d008      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80030e0:	4b15      	ldr	r3, [pc, #84]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ec:	4912      	ldr	r1, [pc, #72]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d008      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80030fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003102:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800310a:	490b      	ldr	r1, [pc, #44]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800310c:	4313      	orrs	r3, r2
 800310e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d008      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800311c:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800311e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003120:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	4903      	ldr	r1, [pc, #12]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800312a:	4313      	orrs	r3, r2
 800312c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3748      	adds	r7, #72	@ 0x48
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40021000 	.word	0x40021000

0800313c <memset>:
 800313c:	4402      	add	r2, r0
 800313e:	4603      	mov	r3, r0
 8003140:	4293      	cmp	r3, r2
 8003142:	d100      	bne.n	8003146 <memset+0xa>
 8003144:	4770      	bx	lr
 8003146:	f803 1b01 	strb.w	r1, [r3], #1
 800314a:	e7f9      	b.n	8003140 <memset+0x4>

0800314c <__libc_init_array>:
 800314c:	b570      	push	{r4, r5, r6, lr}
 800314e:	4d0d      	ldr	r5, [pc, #52]	@ (8003184 <__libc_init_array+0x38>)
 8003150:	4c0d      	ldr	r4, [pc, #52]	@ (8003188 <__libc_init_array+0x3c>)
 8003152:	1b64      	subs	r4, r4, r5
 8003154:	10a4      	asrs	r4, r4, #2
 8003156:	2600      	movs	r6, #0
 8003158:	42a6      	cmp	r6, r4
 800315a:	d109      	bne.n	8003170 <__libc_init_array+0x24>
 800315c:	4d0b      	ldr	r5, [pc, #44]	@ (800318c <__libc_init_array+0x40>)
 800315e:	4c0c      	ldr	r4, [pc, #48]	@ (8003190 <__libc_init_array+0x44>)
 8003160:	f000 f818 	bl	8003194 <_init>
 8003164:	1b64      	subs	r4, r4, r5
 8003166:	10a4      	asrs	r4, r4, #2
 8003168:	2600      	movs	r6, #0
 800316a:	42a6      	cmp	r6, r4
 800316c:	d105      	bne.n	800317a <__libc_init_array+0x2e>
 800316e:	bd70      	pop	{r4, r5, r6, pc}
 8003170:	f855 3b04 	ldr.w	r3, [r5], #4
 8003174:	4798      	blx	r3
 8003176:	3601      	adds	r6, #1
 8003178:	e7ee      	b.n	8003158 <__libc_init_array+0xc>
 800317a:	f855 3b04 	ldr.w	r3, [r5], #4
 800317e:	4798      	blx	r3
 8003180:	3601      	adds	r6, #1
 8003182:	e7f2      	b.n	800316a <__libc_init_array+0x1e>
 8003184:	080031dc 	.word	0x080031dc
 8003188:	080031dc 	.word	0x080031dc
 800318c:	080031dc 	.word	0x080031dc
 8003190:	080031e0 	.word	0x080031e0

08003194 <_init>:
 8003194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003196:	bf00      	nop
 8003198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319a:	bc08      	pop	{r3}
 800319c:	469e      	mov	lr, r3
 800319e:	4770      	bx	lr

080031a0 <_fini>:
 80031a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a2:	bf00      	nop
 80031a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031a6:	bc08      	pop	{r3}
 80031a8:	469e      	mov	lr, r3
 80031aa:	4770      	bx	lr
