{
    "settings": [ 
        {
            "symbol":"GCLK_INST_NUM0", 
            "value":"True", 
            "componentId":"core", 
             "name":"Select GCLK1"
        },{
            "symbol":"GCLK_0_SRC", 
            "value":"1", 
            "componentId":"core", 
             "name":"Select 16MHz OSC as main clock"
        },{
            "symbol":"GCLK_0_DIV", 
            "value":"1", 
            "componentId":"core", 
             "name":"Div GCLK0 by 16"
        },{
            "symbol":"GCLK_INST_NUM1", 
            "value":"True", 
            "componentId":"core", 
             "name":"Select GCLK2"
        },{
            "symbol":"GCLK_1_SRC", 
            "value":"1", 
            "componentId":"core", 
             "name":"Select 16MHz OSC for GCLK1"
        },{
            "symbol":"GCLK_1_DIV", 
            "value":"2", 
            "componentId":"core", 
             "name":"Prescale 16MHz by 4 for PT"
        },{
            "symbol":"NVM_RWS", 
            "value":"2", 
            "componentId":"nvmctrl", 
             "name":"Wait state -2"
        },{
            "symbol":"CONFIG_CLOCK_OSC16M_ENABLE", 
            "value":"True", 
            "componentId":"core", 
             "name":"Enable OSC16M"
        },{
            "symbol":"CONFIG_CLOCK_OSC16M_FREQSEL", 
            "value":"3", 
            "componentId":"core", 
             "name":"Enable 8MHz output"
        },{
            "symbol":"CONFIG_CLOCK_OSC16M_ONDEMAND", 
            "value":"1", 
            "componentId":"core", 
             "name":"OSC16 ondemand"
        },{
            "symbol":"CONFIG_CLOCK_OSC16M_FREQSEL", 
            "value":"1", 
            "componentId":"core", 
             "name":"OSC16 - 8MHz"
        },{
            "symbol":"CONFIG_CLOCK_DFLL_ENABLE", 
            "value":"False", 
            "componentId":"core", 
             "name":"Disable DFLL"
        },{
            "symbol":"CONFIG_CLOCK_DPLL_ENABLE", 
            "value":"False", 
            "componentId":"core", 
             "name":"Disable DPLL"
        },{
            "symbol":"GCLK_ID_6_CHEN", 
            "value":"True", 
            "componentId":"core", 
             "name":"Enable evsys clock"
        },{
            "symbol":"GCLK_ID_6_GENSEL", 
            "value":"1", 
            "componentId":"core", 
             "name":"evsys - GCLK1"
        }
    ],
    "descriptions":[
            "{Oscillator| Prescaler Divisor | Frequency},{OSC8M|1|8MHz}",
            "{Generic clock(Peripherals)| Source | Frequency},{GCLK0(CPU)|OSC8M|8MHz},{GCLK1(Timer)|OSCULP32K|2.048KHz},{GCLK2(PTC)|OSC8M|4MHz}",
			"{Wait states}, {NVM states| 2}"
    ]
}