Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: usb1_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "usb1_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "usb1_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : usb1_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_fifo2.v" into library work
Parsing verilog file "timescale.v" included at line 57.
Parsing module <usb1_fifo2>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_crc5.v" into library work
Parsing verilog file "usb1_defines.v" included at line 59.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_crc5>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_crc16.v" into library work
Parsing verilog file "usb1_defines.v" included at line 59.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_crc16>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\generic_dpram.v" into library work
Parsing module <generic_dpram>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb_tx_phy.v" into library work
Parsing verilog file "timescale.v" included at line 72.
Parsing module <usb_tx_phy>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb_rx_phy.v" into library work
Parsing verilog file "timescale.v" included at line 74.
Parsing module <usb_rx_phy>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_rom1.v" into library work
Parsing verilog file "usb1_defines.v" included at line 57.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_rom1>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" into library work
Parsing verilog file "usb1_defines.v" included at line 58.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_pe>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pd.v" into library work
Parsing verilog file "usb1_defines.v" included at line 59.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_pd>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pa.v" into library work
Parsing verilog file "usb1_defines.v" included at line 58.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_pa>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_idma.v" into library work
Parsing verilog file "usb1_defines.v" included at line 57.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_idma>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_fifo.v" into library work
Parsing module <usb1_fifo>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb_phy.v" into library work
Parsing verilog file "timescale.v" included at line 70.
Parsing module <usb_phy>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_utmi_if.v" into library work
Parsing verilog file "usb1_defines.v" included at line 59.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_utmi_if>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pl.v" into library work
Parsing verilog file "usb1_defines.v" included at line 61.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_pl>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep_out.v" into library work
Parsing verilog file "usb1_defines.v" included at line 57.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_ep_out>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep_in.v" into library work
Parsing verilog file "usb1_defines.v" included at line 57.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_ep_in>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep.v" into library work
Parsing verilog file "usb1_defines.v" included at line 57.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_ep>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ctrl.v" into library work
Parsing verilog file "usb1_defines.v" included at line 57.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_ctrl>.
Analyzing Verilog file "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" into library work
Parsing verilog file "usb1_defines.v" included at line 57.
Parsing verilog file "timescale.v" included at line 59.
Parsing module <usb1_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <usb1_top>.

Elaborating module <usb_phy>.

Elaborating module <usb_tx_phy>.
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb_tx_phy.v" Line 424: Found full_case directive in module usb_tx_phy. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <usb_rx_phy>.
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 258: Assignment to LineState ignored, since the identifier is never used

Elaborating module <usb1_utmi_if>.

Elaborating module <usb1_pl>.

Elaborating module <usb1_pd>.
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pd.v" Line 195: Assignment to pid_RES ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pd.v" Line 213: Assignment to token_valid_str2 ignored, since the identifier is never used

Elaborating module <usb1_crc5>.

Elaborating module <usb1_crc16>.
WARNING:HDLCompiler:1309 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pd.v" Line 318: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pl.v" Line 301: Assignment to rx_seq_err ignored, since the identifier is never used

Elaborating module <usb1_pa>.
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pa.v" Line 267: Found full_case directive in module usb1_pa. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <usb1_idma>.
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_idma.v" Line 244: Assignment to rx_data_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_idma.v" Line 260: Assignment to tx_dma_en_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_idma.v" Line 317: Assignment to tx_valid_e ignored, since the identifier is never used

Elaborating module <usb1_fifo2>.

Elaborating module <usb1_pe>.
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 243: Assignment to txfr_bulk ignored, since the identifier is never used
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 344: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 352: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 359: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 366: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 385: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 330: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 399: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 438: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 407: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v" Line 625: Found full_case directive in module usb1_pe. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pl.v" Line 377: Assignment to abort ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pl.v" Line 385: Assignment to int_upid_set ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 296: Assignment to token_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 300: Assignment to int_to_set ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 301: Assignment to int_seqerr_set ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 303: Assignment to pid_cs_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 304: Assignment to nse_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 305: Assignment to crc5_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 306: Assignment to rx_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 307: Assignment to rx_done ignored, since the identifier is never used

Elaborating module <usb1_ctrl>.
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ctrl.v" Line 183: Assignment to addressed ignored, since the identifier is never used

Elaborating module <usb1_rom1>.
WARNING:HDLCompiler:1308 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_rom1.v" Line 67: Found full_case directive in module usb1_rom1. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ctrl.v" Line 274: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1309 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ctrl.v" Line 353: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ctrl.v" Line 402: Assignment to bm_req_dir ignored, since the identifier is never used
WARNING:HDLCompiler:1309 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ctrl.v" Line 516: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 353: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 364: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 373: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" Line 383: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <usb1_ep(MY_EP_ID=0,aw=6)>.

Elaborating module <usb1_fifo(dw=8,aw=6)>.

Elaborating module <generic_dpram(aw=6,dw=8)>.

Elaborating module <usb1_ep_in(MY_EP_ID=1,aw=9,n=32)>.

Elaborating module <usb1_fifo(dw=8,aw=9,n=32)>.

Elaborating module <generic_dpram(aw=9,dw=8)>.

Elaborating module <usb1_ep_out(MY_EP_ID=2,aw=9,n=32)>.

Elaborating module <usb1_ep_in(MY_EP_ID=3,aw=8,n=2)>.

Elaborating module <usb1_fifo(dw=8,aw=8,n=2)>.

Elaborating module <generic_dpram(aw=8,dw=8)>.

Elaborating module <usb1_ep_out(MY_EP_ID=4,aw=8,n=2)>.

Elaborating module <usb1_ep_in(MY_EP_ID=5,aw=6)>.

Elaborating module <usb1_fifo(dw=8,aw=6,n=32)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <usb1_top>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v".
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 236: Output port <LineState_o> of the instance <phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 284: Output port <rx_size> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 284: Output port <token_valid> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 284: Output port <int_to_set> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 284: Output port <int_seqerr_set> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 284: Output port <pid_cs_err> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 284: Output port <nse_err> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 284: Output port <crc5_err> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 284: Output port <rx_done> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 323: Output port <configured> of the instance <u4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_top.v" line 323: Output port <halt> of the instance <u4> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <iso_idle>.
    Found 1-bit register for signal <bulk_idle>.
    Found 8-bit register for signal <tx_data_st>.
    Found 1-bit register for signal <ep_empty>.
    Found 1-bit register for signal <rst_local>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <usb1_top> synthesized.

Synthesizing Unit <usb_phy>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb_phy.v".
    Found 1-bit register for signal <usb_rst>.
    Found 5-bit register for signal <rst_cnt>.
    Found 5-bit adder for signal <rst_cnt[4]_GND_2_o_add_2_OUT> created at line 173.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <usb_phy> synthesized.

Synthesizing Unit <usb_tx_phy>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb_tx_phy.v".
        IDLE = 3'b000
        SOP = 3'b001
        DATA = 3'b010
        EOP1 = 3'b011
        EOP2 = 3'b100
        WAIT = 3'b101
    Found 1-bit register for signal <ld_data>.
    Found 1-bit register for signal <tx_ip>.
    Found 1-bit register for signal <tx_ip_sync>.
    Found 1-bit register for signal <data_done>.
    Found 3-bit register for signal <bit_cnt>.
    Found 1-bit register for signal <sd_raw_o>.
    Found 1-bit register for signal <sft_done>.
    Found 1-bit register for signal <sft_done_r>.
    Found 8-bit register for signal <hold_reg>.
    Found 8-bit register for signal <hold_reg_d>.
    Found 3-bit register for signal <one_cnt>.
    Found 1-bit register for signal <sd_bs_o>.
    Found 1-bit register for signal <sd_nrzi_o>.
    Found 1-bit register for signal <append_eop>.
    Found 1-bit register for signal <append_eop_sync1>.
    Found 1-bit register for signal <append_eop_sync2>.
    Found 1-bit register for signal <append_eop_sync3>.
    Found 1-bit register for signal <append_eop_sync4>.
    Found 1-bit register for signal <txoe_r1>.
    Found 1-bit register for signal <txoe_r2>.
    Found 1-bit register for signal <txoe>.
    Found 1-bit register for signal <txdp>.
    Found 1-bit register for signal <txdn>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <TxReady_o>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_INV_10_o (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_3_o_add_6_OUT> created at line 207.
    Found 3-bit adder for signal <one_cnt[2]_GND_3_o_add_23_OUT> created at line 258.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_hold_reg_d[7]_Mux_12_o> created at line 214.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb_tx_phy> synthesized.

Synthesizing Unit <usb_rx_phy>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb_rx_phy.v".
        FS_IDLE = 3'b000
        K1 = 3'b001
        J1 = 3'b010
        K2 = 3'b011
        J2 = 3'b100
        K3 = 3'b101
        J3 = 3'b110
        K4 = 3'b111
    Found 1-bit register for signal <sync_err>.
    Found 1-bit register for signal <rxd_s0>.
    Found 1-bit register for signal <rxd_s1>.
    Found 1-bit register for signal <rxd_s>.
    Found 1-bit register for signal <rxdp_s0>.
    Found 1-bit register for signal <rxdp_s1>.
    Found 1-bit register for signal <rxdp_s_r>.
    Found 1-bit register for signal <rxdp_s>.
    Found 1-bit register for signal <rxdn_s0>.
    Found 1-bit register for signal <rxdn_s1>.
    Found 1-bit register for signal <rxdn_s_r>.
    Found 1-bit register for signal <rxdn_s>.
    Found 1-bit register for signal <se0_s>.
    Found 1-bit register for signal <rxd_r>.
    Found 2-bit register for signal <dpll_state>.
    Found 1-bit register for signal <fs_ce_r1>.
    Found 1-bit register for signal <fs_ce_r2>.
    Found 1-bit register for signal <fs_ce>.
    Found 3-bit register for signal <fs_state>.
    Found 1-bit register for signal <rx_active>.
    Found 1-bit register for signal <rx_valid_r>.
    Found 1-bit register for signal <sd_r>.
    Found 1-bit register for signal <sd_nrzi>.
    Found 3-bit register for signal <one_cnt>.
    Found 1-bit register for signal <bit_stuff_err>.
    Found 1-bit register for signal <shift_en>.
    Found 8-bit register for signal <hold_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 1-bit register for signal <rx_valid1>.
    Found 1-bit register for signal <rx_valid>.
    Found 1-bit register for signal <se0_r>.
    Found 1-bit register for signal <byte_err>.
    Found 1-bit register for signal <rx_en>.
    Found finite state machine <FSM_1> for signal <dpll_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <fs_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 55                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_INV_53_o (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <one_cnt[2]_GND_4_o_add_48_OUT> created at line 396.
    Found 3-bit adder for signal <bit_cnt[2]_GND_4_o_add_61_OUT> created at line 429.
    Found 1-bit comparator equal for signal <n0040> created at line 197
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <usb_rx_phy> synthesized.

Synthesizing Unit <usb1_utmi_if>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_utmi_if.v".
    Found 1-bit register for signal <rx_active>.
    Found 1-bit register for signal <rx_err>.
    Found 1-bit register for signal <TxValid>.
    Found 1-bit register for signal <rx_valid>.
    Found 8-bit register for signal <rx_data>.
    Found 8-bit register for signal <DataOut>.
    Found 1-bit register for signal <tx_ready>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <usb1_utmi_if> synthesized.

Synthesizing Unit <usb1_pl>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pl.v".
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pl.v" line 268: Output port <seq_err> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pl.v" line 354: Output port <abort> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pl.v" line 354: Output port <int_upid_set> of the instance <u3> is unconnected or connected to loadless signal.
    Register <clr_sof_time> equivalent to <frame_no_we_r> has been removed
    Found 11-bit register for signal <frame_no_r>.
    Found 5-bit register for signal <hms_cnt>.
    Found 1-bit register for signal <ctrl_in>.
    Found 1-bit register for signal <ctrl_out>.
    Found 1-bit register for signal <frame_no_we_r>.
    Found 12-bit register for signal <sof_time>.
    Found 1-bit register for signal <hms_clk>.
    Found 8-bit register for signal <rx_data_st>.
    Found 1-bit register for signal <ctrl_setup>.
    Found 12-bit adder for signal <sof_time[11]_GND_6_o_add_11_OUT> created at line 236.
    Found 5-bit adder for signal <hms_cnt[4]_GND_6_o_add_16_OUT> created at line 245.
    Found 7-bit comparator equal for signal <fsel> created at line 256
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <usb1_pl> synthesized.

Synthesizing Unit <usb1_pd>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pd.v".
        IDLE = 4'b0001
        ACTIVE = 4'b0010
        TOKEN = 4'b0100
        DATA = 4'b1000
WARNING:Xst:37 - Detected unknown constraint/property "enum". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "enum". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state_vector". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <pid>.
    Found 1-bit register for signal <rxv1>.
    Found 1-bit register for signal <rxv2>.
    Found 8-bit register for signal <token0>.
    Found 8-bit register for signal <token1>.
    Found 1-bit register for signal <token_valid_r1>.
    Found 1-bit register for signal <token_valid_str1>.
    Found 1-bit register for signal <data_valid0>.
    Found 8-bit register for signal <d0>.
    Found 8-bit register for signal <d1>.
    Found 8-bit register for signal <d2>.
    Found 1-bit register for signal <rx_active_r>.
    Found 16-bit register for signal <crc16_sum>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit comparator not equal for signal <n0005> created at line 177
    Found 5-bit comparator not equal for signal <n0037> created at line 220
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb1_pd> synthesized.

Synthesizing Unit <usb1_crc5>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_crc5.v".
    Summary:
Unit <usb1_crc5> synthesized.

Synthesizing Unit <usb1_crc16>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_crc16.v".
    Summary:
Unit <usb1_crc16> synthesized.

Synthesizing Unit <usb1_pa>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pa.v".
        IDLE = 4'b0001
        DATA = 4'b0010
        CRC1 = 4'b0100
        CRC2 = 4'b1000
WARNING:Xst:37 - Detected unknown constraint/property "enum". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "enum". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state_vector". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <send_token_r>.
    Found 1-bit register for signal <zero_length_r>.
    Found 1-bit register for signal <tx_valid_r1>.
    Found 1-bit register for signal <tx_valid_r>.
    Found 1-bit register for signal <tx_first_r>.
    Found 1-bit register for signal <send_data_r>.
    Found 1-bit register for signal <send_data_r2>.
    Found 1-bit register for signal <crc16_add>.
    Found 16-bit register for signal <crc16>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb1_pa> synthesized.

Synthesizing Unit <usb1_idma>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_idma.v".
    Found 9-bit register for signal <sizd_c>.
    Found 8-bit register for signal <rx_cnt_r>.
    Found 8-bit register for signal <rx_cnt>.
    Found 1-bit register for signal <ep_empty_r>.
    Found 1-bit register for signal <send_data_r>.
    Found 1-bit register for signal <ep_empty_latched>.
    Found 6-bit register for signal <rc_cnt>.
    Found 1-bit register for signal <ep_full_latched>.
    Found 1-bit register for signal <dropped_frame>.
    Found 1-bit register for signal <misaligned_frame>.
    Found 1-bit register for signal <mwe_r>.
    Found 1-bit register for signal <rx_data_done_r>.
    Found 1-bit register for signal <tx_dma_en_r>.
    Found 1-bit register for signal <tx_dma_en_r1>.
    Found 1-bit register for signal <tx_dma_en_r2>.
    Found 1-bit register for signal <idma_done>.
    Found 1-bit register for signal <sizd_is_zero>.
    Found 1-bit register for signal <ff_we1>.
    Found 1-bit register for signal <ff_we>.
    Found 6-bit register for signal <ec>.
    Found 9-bit subtractor for signal <sizd_c[8]_GND_13_o_sub_36_OUT> created at line 297.
    Found 6-bit adder for signal <ec[5]_GND_13_o_add_2_OUT> created at line 177.
    Found 6-bit adder for signal <rc_cnt[5]_GND_13_o_add_11_OUT> created at line 199.
    Found 8-bit adder for signal <rx_cnt_r[7]_GND_13_o_add_29_OUT> created at line 277.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <usb1_idma> synthesized.

Synthesizing Unit <usb1_fifo2>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_fifo2.v".
    Found 2x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <rp>.
    Found 1-bit register for signal <wp>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <usb1_fifo2> synthesized.

Synthesizing Unit <usb1_pe>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_pe.v".
        ACK = 0
        NACK = 1
        STALL = 2
        NYET = 3
        IDLE = 10'b0000000001
        TOKEN = 10'b0000000010
        IN = 10'b0000000100
        IN2 = 10'b0000001000
        OUT = 10'b0000010000
        OUT2A = 10'b0000100000
        OUT2B = 10'b0001000000
        UPDATEW = 10'b0010000000
        UPDATE = 10'b0100000000
        UPDATE2 = 10'b1000000000
WARNING:Xst:37 - Detected unknown constraint/property "enum". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "enum". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state_vector". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "state". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <csr<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <ep0_dpid>.
    Found 2-bit register for signal <ep1_dpid>.
    Found 2-bit register for signal <ep2_dpid>.
    Found 2-bit register for signal <ep3_dpid>.
    Found 2-bit register for signal <ep4_dpid>.
    Found 2-bit register for signal <ep5_dpid>.
    Found 2-bit register for signal <ep6_dpid>.
    Found 2-bit register for signal <ep7_dpid>.
    Found 10-bit register for signal <state>.
    Found 1-bit register for signal <in_token>.
    Found 1-bit register for signal <out_token>.
    Found 1-bit register for signal <setup_token>.
    Found 1-bit register for signal <send_stall_r>.
    Found 1-bit register for signal <nse_err>.
    Found 1-bit register for signal <send_token>.
    Found 2-bit register for signal <token_pid_sel>.
    Found 2-bit register for signal <uc_dpd>.
    Found 2-bit register for signal <next_dpid>.
    Found 2-bit register for signal <this_dpid>.
    Found 1-bit register for signal <pid_seq_err>.
    Found 1-bit register for signal <uc_dpd_set>.
    Found 1-bit register for signal <abort>.
    Found 1-bit register for signal <rx_ack_to_clr>.
    Found 8-bit register for signal <rx_ack_to_cnt>.
    Found 1-bit register for signal <rx_ack_to>.
    Found 8-bit register for signal <tx_data_to_cnt>.
    Found 1-bit register for signal <tx_data_to>.
    Found 1-bit register for signal <pid_OUT_r>.
    Found 1-bit register for signal <pid_IN_r>.
    Found 1-bit register for signal <pid_PING_r>.
    Found 1-bit register for signal <pid_SETUP_r>.
    Found 1-bit register for signal <int_upid_set>.
    Found 1-bit register for signal <int_seqerr_set>.
    Found 1-bit register for signal <match_r>.
INFO:Xst:1799 - State 0001000000 is never reached in FSM <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 33                                             |
    | Inputs             | 18                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000001                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <rx_ack_to_cnt[7]_GND_16_o_add_132_OUT> created at line 530.
    Found 8-bit adder for signal <tx_data_to_cnt[7]_GND_16_o_add_139_OUT> created at line 547.
    Found 2-bit 8-to-1 multiplexer for signal <_n0676> created at line 311.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb1_pe> synthesized.

Synthesizing Unit <usb1_ctrl>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ctrl.v".
        IDLE = 20'b00000000000000000001
        GET_HDR = 20'b00000000000000000010
        GET_STATUS_S = 20'b00000000000000000100
        CLEAR_FEATURE_S = 20'b00000000000000001000
        SET_FEATURE_S = 20'b00000000000000010000
        SET_ADDRESS_S = 20'b00000000000000100000
        GET_DESCRIPTOR_S = 20'b00000000000001000000
        SET_DESCRIPTOR_S = 20'b00000000000010000000
        GET_CONFIG_S = 20'b00000000000100000000
        SET_CONFIG_S = 20'b00000000001000000000
        GET_INTERFACE_S = 20'b00000000010000000000
        SET_INTERFACE_S = 20'b00000000100000000000
        SYNCH_FRAME_S = 20'b00000001000000000000
        WAIT_IN_DATA = 20'b00000010000000000000
        STATUS_IN = 20'b00000100000000000000
        STATUS_OUT = 20'b00001000000000000000
        V_SET_INT_S = 20'b00010000000000000000
        V_GET_STATUS_S = 20'b00100000000000000000
        ROM_SIZE0 = 7'b0010010
        ROM_SIZE1 = 7'b0110101
        ROM_SIZE2A = 7'b0000100
        ROM_SIZE2B = 7'b0001010
        ROM_SIZE2C = 7'b0001010
        ROM_SIZE2D = 7'b0001010
        ROM_START0 = 7'b0000000
        ROM_START1 = 7'b0010010
        ROM_START2A = 7'b1000111
        ROM_START2B = 7'b1010000
        ROM_START2C = 7'b1100000
        ROM_START2D = 7'b1110000
        ZERO_DATA = 5'b00001
        ZERO_ONE_DATA = 5'b00010
        CONFIG_DATA = 5'b00100
        SYNC_FRAME_DATA = 5'b01000
        VEND_DATA = 5'b10000
        GET_STATUS = 8'b00000000
        CLEAR_FEATURE = 8'b00000001
        SET_FEATURE = 8'b00000011
        SET_ADDRESS = 8'b00000101
        GET_DESCRIPTOR = 8'b00000110
        SET_DESCRIPTOR = 8'b00000111
        GET_CONFIG = 8'b00001000
        SET_CONFIG = 8'b00001001
        GET_INTERFACE = 8'b00001010
        SET_INTERFACE = 8'b00001011
        SYNCH_FRAME = 8'b00001100
        V_SET_INT = 8'b00001111
WARNING:Xst:647 - Input <ep0_stat<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ep0_stat<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <fifo_we_rom_r> equivalent to <rom_sel_r> has been removed
    Found 1-bit register for signal <configured>.
    Found 1-bit register for signal <halt>.
    Found 1-bit register for signal <rom_sel_r>.
    Found 7-bit register for signal <rom_adr>.
    Found 7-bit register for signal <rom_size>.
    Found 1-bit register for signal <fifo_we_rom_r2>.
    Found 1-bit register for signal <adv>.
    Found 8-bit register for signal <le>.
    Found 8-bit register for signal <hdr0>.
    Found 8-bit register for signal <hdr1>.
    Found 8-bit register for signal <hdr2>.
    Found 8-bit register for signal <hdr3>.
    Found 8-bit register for signal <hdr4>.
    Found 8-bit register for signal <hdr5>.
    Found 8-bit register for signal <hdr6>.
    Found 8-bit register for signal <ep0_dout>.
    Found 1-bit register for signal <ep0_we>.
    Found 8-bit register for signal <ep0_size>.
    Found 1-bit register for signal <write_done_r>.
    Found 1-bit register for signal <write_done>.
    Found 1-bit register for signal <hdr_done_r>.
    Found 1-bit register for signal <get_status>.
    Found 1-bit register for signal <clear_feature>.
    Found 1-bit register for signal <set_feature>.
    Found 1-bit register for signal <set_address>.
    Found 1-bit register for signal <get_descriptor>.
    Found 1-bit register for signal <set_descriptor>.
    Found 1-bit register for signal <get_config>.
    Found 1-bit register for signal <set_config>.
    Found 1-bit register for signal <get_interface>.
    Found 1-bit register for signal <set_interface>.
    Found 1-bit register for signal <synch_frame>.
    Found 1-bit register for signal <v_set_int>.
    Found 1-bit register for signal <v_set_feature>.
    Found 1-bit register for signal <v_get_status>.
    Found 1-bit register for signal <config_err>.
    Found 1-bit register for signal <send_stall>.
    Found 1-bit register for signal <set_adr_pending>.
    Found 7-bit register for signal <funct_adr_tmp>.
    Found 7-bit register for signal <funct_adr>.
    Found 20-bit register for signal <state>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 67                                             |
    | Inputs             | 26                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000001                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <rom_size[6]_GND_18_o_sub_36_OUT> created at line 283.
    Found 7-bit adder for signal <rom_adr[6]_GND_18_o_add_29_OUT> created at line 276.
    Found 4x8-bit Read Only RAM for signal <_n0408>
    Found 7-bit comparator greater for signal <wLength[6]_rom_size_dd[6]_LessThan_26_o> created at line 266
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usb1_ctrl> synthesized.

Synthesizing Unit <usb1_rom1>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_rom1.v".
    Found 8-bit register for signal <dout>.
    Found 128x8-bit Read Only RAM for signal <adr[6]_X_15_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <usb1_rom1> synthesized.

Synthesizing Unit <usb1_ep>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep.v".
        MY_EP_ID = 0
        aw = 6
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep.v" line 107: Output port <full_n> of the instance <f0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep.v" line 107: Output port <empty_n> of the instance <f0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep.v" line 122: Output port <full_n> of the instance <f1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep.v" line 122: Output port <empty_n> of the instance <f1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <usb1_ep> synthesized.

Synthesizing Unit <usb1_fifo_1>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_fifo.v".
        dw = 8
        aw = 6
        n = 32
        max_size = 64
    Found 6-bit register for signal <rp>.
    Found 1-bit register for signal <gb>.
    Found 7-bit register for signal <cnt>.
    Found 6-bit register for signal <wp>.
    Found 6-bit adder for signal <wp_pl1> created at line 138.
    Found 6-bit adder for signal <rp_pl1> created at line 147.
    Found 7-bit adder for signal <cnt[6]_PWR_19_o_add_18_OUT> created at line 168.
    Found 7-bit adder for signal <cnt[6]_GND_21_o_add_19_OUT> created at line 170.
    Found 6-bit comparator equal for signal <wp[5]_rp[5]_equal_15_o> created at line 151
    Found 6-bit comparator equal for signal <wp_pl1[5]_rp[5]_equal_17_o> created at line 159
    Found 7-bit comparator greater for signal <empty_n> created at line 172
    Found 7-bit comparator lessequal for signal <cnt[6]_GND_21_o_LessThan_27_o> created at line 173
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <usb1_fifo_1> synthesized.

Synthesizing Unit <generic_dpram_1>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\generic_dpram.v".
        aw = 6
        dw = 8
    Set property "syn_ramstyle = block_ram" for signal <mem>.
WARNING:Xst:647 - Input <rrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <generic_dpram_1> synthesized.

Synthesizing Unit <usb1_ep_in_1>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep_in.v".
        MY_EP_ID = 1
        aw = 9
        n = 32
    Summary:
	no macro.
Unit <usb1_ep_in_1> synthesized.

Synthesizing Unit <usb1_fifo_2>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_fifo.v".
        dw = 8
        aw = 9
        n = 32
        max_size = 512
    Found 9-bit register for signal <rp>.
    Found 1-bit register for signal <gb>.
    Found 10-bit register for signal <cnt>.
    Found 9-bit register for signal <wp>.
    Found 9-bit adder for signal <wp_pl1> created at line 138.
    Found 9-bit adder for signal <rp_pl1> created at line 147.
    Found 10-bit adder for signal <cnt[9]_PWR_22_o_add_18_OUT> created at line 168.
    Found 10-bit adder for signal <cnt[9]_GND_24_o_add_19_OUT> created at line 170.
    Found 9-bit comparator equal for signal <wp[8]_rp[8]_equal_15_o> created at line 151
    Found 9-bit comparator equal for signal <wp_pl1[8]_rp[8]_equal_17_o> created at line 159
    Found 10-bit comparator greater for signal <empty_n> created at line 172
    Found 10-bit comparator lessequal for signal <cnt[9]_GND_24_o_LessThan_27_o> created at line 173
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <usb1_fifo_2> synthesized.

Synthesizing Unit <generic_dpram_2>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\generic_dpram.v".
        aw = 9
        dw = 8
    Set property "syn_ramstyle = block_ram" for signal <mem>.
WARNING:Xst:647 - Input <rrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 512x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <generic_dpram_2> synthesized.

Synthesizing Unit <usb1_ep_out_1>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep_out.v".
        MY_EP_ID = 2
        aw = 9
        n = 32
    Summary:
	no macro.
Unit <usb1_ep_out_1> synthesized.

Synthesizing Unit <usb1_ep_in_2>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep_in.v".
        MY_EP_ID = 3
        aw = 8
        n = 2
    Summary:
	no macro.
Unit <usb1_ep_in_2> synthesized.

Synthesizing Unit <usb1_fifo_3>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_fifo.v".
        dw = 8
        aw = 8
        n = 2
        max_size = 256
    Found 8-bit register for signal <rp>.
    Found 1-bit register for signal <gb>.
    Found 9-bit register for signal <cnt>.
    Found 8-bit register for signal <wp>.
    Found 8-bit adder for signal <wp_pl1> created at line 138.
    Found 8-bit adder for signal <rp_pl1> created at line 147.
    Found 9-bit adder for signal <cnt[8]_PWR_26_o_add_18_OUT> created at line 168.
    Found 9-bit adder for signal <cnt[8]_GND_28_o_add_19_OUT> created at line 170.
    Found 8-bit comparator equal for signal <wp[7]_rp[7]_equal_15_o> created at line 151
    Found 8-bit comparator equal for signal <wp_pl1[7]_rp[7]_equal_17_o> created at line 159
    Found 9-bit comparator greater for signal <empty_n> created at line 172
    Found 9-bit comparator lessequal for signal <cnt[8]_GND_28_o_LessThan_27_o> created at line 173
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <usb1_fifo_3> synthesized.

Synthesizing Unit <generic_dpram_3>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\generic_dpram.v".
        aw = 8
        dw = 8
    Set property "syn_ramstyle = block_ram" for signal <mem>.
WARNING:Xst:647 - Input <rrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <generic_dpram_3> synthesized.

Synthesizing Unit <usb1_ep_out_2>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep_out.v".
        MY_EP_ID = 4
        aw = 8
        n = 2
    Summary:
	no macro.
Unit <usb1_ep_out_2> synthesized.

Synthesizing Unit <usb1_ep_in_3>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_ep_in.v".
        MY_EP_ID = 5
        aw = 6
        n = 32
    Summary:
	no macro.
Unit <usb1_ep_in_3> synthesized.

Synthesizing Unit <usb1_fifo_4>.
    Related source file is "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\usb1.1\usb1_fifo.v".
        dw = 8
        aw = 6
        n = 32
        max_size = 64
    Found 6-bit register for signal <rp>.
    Found 1-bit register for signal <gb>.
    Found 7-bit register for signal <cnt>.
    Found 6-bit register for signal <wp>.
    Found 6-bit adder for signal <wp_pl1> created at line 138.
    Found 6-bit adder for signal <rp_pl1> created at line 147.
    Found 7-bit adder for signal <cnt[6]_PWR_30_o_add_18_OUT> created at line 168.
    Found 7-bit adder for signal <cnt[6]_GND_32_o_add_19_OUT> created at line 170.
    Found 6-bit comparator equal for signal <wp[5]_rp[5]_equal_15_o> created at line 151
    Found 6-bit comparator equal for signal <wp_pl1[5]_rp[5]_equal_17_o> created at line 159
    Found 7-bit comparator greater for signal <empty_n> created at line 172
    Found 7-bit comparator lessequal for signal <cnt[6]_GND_32_o_LessThan_27_o> created at line 173
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <usb1_fifo_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 128x8-bit single-port Read Only RAM                   : 1
 256x8-bit dual-port RAM                               : 2
 2x8-bit dual-port RAM                                 : 1
 4x8-bit single-port Read Only RAM                     : 1
 512x8-bit dual-port RAM                               : 2
 64x8-bit dual-port RAM                                : 3
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 3-bit adder                                           : 4
 5-bit adder                                           : 2
 6-bit adder                                           : 8
 7-bit adder                                           : 4
 7-bit subtractor                                      : 1
 8-bit adder                                           : 7
 9-bit adder                                           : 6
 9-bit subtractor                                      : 1
# Registers                                            : 229
 1-bit register                                        : 143
 10-bit register                                       : 2
 11-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 13
 3-bit register                                        : 4
 5-bit register                                        : 2
 6-bit register                                        : 11
 7-bit register                                        : 7
 8-bit register                                        : 34
 9-bit register                                        : 9
# Comparators                                          : 33
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 4-bit comparator not equal                            : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 4
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 124
 1-bit 2-to-1 multiplexer                              : 61
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 22
 9-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 7
# Xors                                                 : 56
 1-bit xor2                                            : 27
 1-bit xor3                                            : 16
 1-bit xor4                                            : 9
 1-bit xor5                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <hdr0_7> of sequential type is unconnected in block <u4>.
WARNING:Xst:2677 - Node <hdr6_7> of sequential type is unconnected in block <u4>.
WARNING:Xst:2677 - Node <pid_4> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <pid_5> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <pid_6> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <pid_7> of sequential type is unconnected in block <u0>.

Synthesizing (advanced) Unit <generic_dpram_1>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <wp> prevents it from being combined with the RAM <Mram_mem> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <di>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     addrB          | connected to signal <ra>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_1> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_ctrl>.
The following registers are absorbed into counter <rom_adr>: 1 register on signal <rom_adr>.
The following registers are absorbed into counter <rom_size>: 1 register on signal <rom_size>.
INFO:Xst:3231 - The small RAM <Mram__n0408> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdr2<1:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <usb1_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_fifo2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 8-bit                      |          |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <usb1_fifo2> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_fifo_1>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <rp>: 1 register on signal <rp>.
INFO:Xst:3226 - The RAM <u0/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <u0/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <usb1_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_fifo_2>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <rp>: 1 register on signal <rp>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <wp> prevents it from being combined with the RAM <u0/Mram_mem> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <u0/ra>         |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <u0/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <u0/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <usb1_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_fifo_3>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <rp>: 1 register on signal <rp>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <wp> prevents it from being combined with the RAM <u0/Mram_mem> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <u0/ra>         |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <u0/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <u0/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <usb1_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_fifo_4>.
The following registers are absorbed into counter <rp>: 1 register on signal <rp>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <wp>: 1 register on signal <wp>.
INFO:Xst:3226 - The RAM <u0/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <u0/ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <usb1_fifo_4> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_idma>.
The following registers are absorbed into counter <sizd_c>: 1 register on signal <sizd_c>.
The following registers are absorbed into counter <rx_cnt_r>: 1 register on signal <rx_cnt_r>.
The following registers are absorbed into counter <rc_cnt>: 1 register on signal <rc_cnt>.
The following registers are absorbed into counter <ec>: 1 register on signal <ec>.
Unit <usb1_idma> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_pe>.
The following registers are absorbed into counter <rx_ack_to_cnt>: 1 register on signal <rx_ack_to_cnt>.
The following registers are absorbed into counter <tx_data_to_cnt>: 1 register on signal <tx_data_to_cnt>.
Unit <usb1_pe> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_pl>.
The following registers are absorbed into counter <hms_cnt>: 1 register on signal <hms_cnt>.
The following registers are absorbed into counter <sof_time>: 1 register on signal <sof_time>.
Unit <usb1_pl> synthesized (advanced).

Synthesizing (advanced) Unit <usb1_rom1>.
INFO:Xst:3226 - The RAM <Mram_adr[6]_X_15_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <usb1_rom1> synthesized (advanced).

Synthesizing (advanced) Unit <usb_phy>.
The following registers are absorbed into counter <rst_cnt>: 1 register on signal <rst_cnt>.
Unit <usb_phy> synthesized (advanced).

Synthesizing (advanced) Unit <usb_rx_phy>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <usb_rx_phy> synthesized (advanced).

Synthesizing (advanced) Unit <usb_tx_phy>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
The following registers are absorbed into counter <one_cnt>: 1 register on signal <one_cnt>.
Unit <usb_tx_phy> synthesized (advanced).
WARNING:Xst:2677 - Node <hdr0_7> of sequential type is unconnected in block <usb1_ctrl>.
WARNING:Xst:2677 - Node <hdr6_7> of sequential type is unconnected in block <usb1_ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 128x8-bit single-port block Read Only RAM             : 1
 256x8-bit dual-port block RAM                         : 2
 2x8-bit dual-port distributed RAM                     : 1
 4x8-bit single-port distributed Read Only RAM         : 1
 512x8-bit dual-port block RAM                         : 2
 64x8-bit dual-port block RAM                          : 3
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 1
 6-bit adder                                           : 3
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Counters                                             : 22
 12-bit up counter                                     : 1
 3-bit up counter                                      : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 6
 7-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 5
 9-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 7
 10-bit up loadable accumulator                        : 2
 7-bit up accumulator                                  : 1
 7-bit up loadable accumulator                         : 2
 9-bit up loadable accumulator                         : 2
# Registers                                            : 465
 Flip-Flops                                            : 465
# Comparators                                          : 33
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 4-bit comparator not equal                            : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 4
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 99
 1-bit 2-to-1 multiplexer                              : 58
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 19
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 7
# Xors                                                 : 56
 1-bit xor2                                            : 27
 1-bit xor3                                            : 16
 1-bit xor4                                            : 9
 1-bit xor5                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u4/FSM_6> on signal <state[1:18]> with one-hot encoding.
--------------------------------------------
 State                | Encoding
--------------------------------------------
 00000000000000000001 | 000000000000000001
 00000000000000000010 | 000000000000000010
 00000000000000000100 | 000000000000000100
 00100000000000000000 | 000000000000001000
 00000000000000001000 | 000000000000010000
 00000000000000010000 | 000000000000100000
 00000000000000100000 | 000000000001000000
 00000000000001000000 | 000000000010000000
 00000000000010000000 | 000000000100000000
 00000000000100000000 | 000000001000000000
 00000000001000000000 | 000000010000000000
 00000000010000000000 | 000000100000000000
 00000000100000000000 | 000001000000000000
 00000001000000000000 | 000010000000000000
 00010000000000000000 | 000100000000000000
 00000010000000000000 | 001000000000000000
 00000100000000000000 | 010000000000000000
 00001000000000000000 | 100000000000000000
--------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <phy/i_tx_phy/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <phy/i_rx_phy/FSM_2> on signal <fs_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <phy/i_rx_phy/FSM_1> on signal <dpll_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 00    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u0/FSM_3> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u3/FSM_5> on signal <state[1:3]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 0000000001 | 000
 0000000010 | 001
 0000000100 | 010
 0000001000 | 011
 0000010000 | 100
 0001000000 | unreached
 0000100000 | 101
 0010000000 | 110
 0100000000 | 111
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u1/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
WARNING:Xst:1710 - FF/Latch <ep0_size_7> (without init value) has a constant value of 0 in block <usb1_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <usb1_top> ...

Optimizing unit <usb1_ctrl> ...
WARNING:Xst:1710 - FF/Latch <ep0_size_6> (without init value) has a constant value of 0 in block <usb1_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ep0_size_6> (without init value) has a constant value of 0 in block <usb1_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <usb1_fifo_4> ...

Optimizing unit <usb_tx_phy> ...

Optimizing unit <usb_rx_phy> ...

Optimizing unit <usb1_utmi_if> ...

Optimizing unit <usb1_pl> ...

Optimizing unit <usb1_pd> ...

Optimizing unit <usb1_pe> ...

Optimizing unit <usb1_idma> ...

Optimizing unit <usb1_fifo2> ...

Optimizing unit <usb1_pa> ...

Optimizing unit <usb1_fifo_1> ...

Optimizing unit <usb1_fifo_2> ...

Optimizing unit <usb1_fifo_3> ...
WARNING:Xst:2677 - Node <u1/hms_cnt_4> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/hms_cnt_3> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/hms_cnt_2> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/hms_cnt_1> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/hms_cnt_0> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_11> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_10> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_9> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_8> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_7> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_6> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_5> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_4> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_3> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_2> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_1> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/sof_time_0> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/hms_clk> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u0/pid_7> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u0/pid_6> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u0/pid_5> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u0/pid_4> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u3/int_seqerr_set> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u3/int_upid_set> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u3/pid_PING_r> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u3/pid_IN_r> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u3/pid_SETUP_r> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u3/pid_OUT_r> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u3/nse_err> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_r_7> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_r_6> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_r_5> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_r_4> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_r_3> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_r_2> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_r_1> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_r_0> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_7> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_6> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_5> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_4> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_3> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_2> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_1> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u1/u2/rx_cnt_0> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f0/cnt_6> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f0/cnt_5> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f0/cnt_4> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f0/cnt_3> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f0/cnt_2> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f0/cnt_1> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f0/cnt_0> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f1/cnt_6> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f1/cnt_5> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f1/cnt_4> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f1/cnt_3> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f1/cnt_2> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f1/cnt_1> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:2677 - Node <u10/f1/cnt_0> of sequential type is unconnected in block <usb1_top>.
WARNING:Xst:1710 - FF/Latch <u1/u2/rc_cnt_5> (without init value) has a constant value of 0 in block <usb1_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block usb1_top, actual ratio is 12.
FlipFlop u0/tx_ready has been replicated 2 time(s)
FlipFlop u1/u0/token0_7 has been replicated 5 time(s)
FlipFlop u1/u0/token1_0 has been replicated 4 time(s)
FlipFlop u1/u0/token1_1 has been replicated 5 time(s)
FlipFlop u1/u0/token1_2 has been replicated 5 time(s)
FlipFlop u1/u1/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop u1/u1/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <usb1_top> :
	Found 2-bit shift register for signal <phy/i_rx_phy/fs_ce>.
	Found 3-bit shift register for signal <u1/u0/d2_7>.
	Found 3-bit shift register for signal <u1/u0/d2_6>.
	Found 3-bit shift register for signal <u1/u0/d2_5>.
	Found 3-bit shift register for signal <u1/u0/d2_4>.
	Found 3-bit shift register for signal <u1/u0/d2_3>.
	Found 3-bit shift register for signal <u1/u0/d2_2>.
	Found 3-bit shift register for signal <u1/u0/d2_1>.
	Found 3-bit shift register for signal <u1/u0/d2_0>.
	Found 2-bit shift register for signal <u1/u2/ff_we>.
Unit <usb1_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 638
 Flip-Flops                                            : 638
# Shift Registers                                      : 10
 2-bit shift register                                  : 2
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : usb1_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1267
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 14
#      LUT2                        : 121
#      LUT3                        : 152
#      LUT4                        : 147
#      LUT5                        : 170
#      LUT6                        : 431
#      MUXCY                       : 86
#      MUXF7                       : 33
#      VCC                         : 1
#      XORCY                       : 97
# FlipFlops/Latches                : 640
#      FD                          : 150
#      FDC                         : 22
#      FDCE                        : 34
#      FDE                         : 112
#      FDPE                        : 9
#      FDR                         : 113
#      FDRE                        : 179
#      FDS                         : 2
#      FDSE                        : 19
# RAMS                             : 11
#      RAM16X1D                    : 2
#      RAM32M                      : 1
#      RAMB8BWER                   : 8
# Shift Registers                  : 10
#      SRLC16E                     : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 132
#      IBUF                        : 53
#      OBUF                        : 79

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             640  out of  18224     3%  
 Number of Slice LUTs:                 1067  out of   9112    11%  
    Number used as Logic:              1049  out of   9112    11%  
    Number used as Memory:               18  out of   2176     0%  
       Number used as RAM:                8
       Number used as SRL:               10

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1233
   Number with an unused Flip Flop:     593  out of   1233    48%  
   Number with an unused LUT:           166  out of   1233    13%  
   Number of fully used LUT-FF pairs:   474  out of   1233    38%  
   Number of unique control sets:        64

IO Utilization: 
 Number of IOs:                         133
 Number of bonded IOBs:                 133  out of    232    57%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 661   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.289ns (Maximum Frequency: 137.193MHz)
   Minimum input arrival time before clock: 7.555ns
   Maximum output required time after clock: 8.360ns
   Maximum combinational path delay: 7.351ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 7.289ns (frequency: 137.193MHz)
  Total number of paths / destination ports: 43069 / 1539
-------------------------------------------------------------------------
Delay:               7.289ns (Levels of Logic = 4)
  Source:            u4/funct_adr_5 (FF)
  Destination:       u13/f1/cnt_8 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: u4/funct_adr_5 to u13/f1/cnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   1.137  u4/funct_adr_5 (u4/funct_adr_5)
     LUT6:I0->O            9   0.254   1.204  u1/idma_we31 (u1/idma_we3)
     LUT6:I3->O           12   0.235   1.069  u1/idma_we1_SW0 (N132)
     LUT5:I4->O           10   0.254   1.116  Mmux_ep3_we_int11_SW2 (N202)
     LUT5:I3->O            8   0.250   0.943  u13/f1/_n0079_inv1 (u13/f1/_n0079_inv)
     FDRE:CE                   0.302          u13/f1/cnt_1
    ----------------------------------------
    Total                      7.289ns (1.820ns logic, 5.469ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 1776 / 304
-------------------------------------------------------------------------
Offset:              7.555ns (Levels of Logic = 13)
  Source:            clr_iso (PAD)
  Destination:       u11/f1/rp_8 (FF)
  Destination Clock: clk_i rising

  Data Path: clr_iso to u11/f1/rp_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.328   2.230  clr_iso_IBUF (clr_iso_IBUF)
     INV:I->O              1   0.255   0.681  u11/f1/Eqn_011_INV_0 (u11/f1/Eqn_0_mand)
     MUXCY:CI->O           1   0.023   0.000  u11/f1/Mcount_rp_cy<0> (u11/f1/Mcount_rp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u11/f1/Mcount_rp_cy<1> (u11/f1/Mcount_rp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u11/f1/Mcount_rp_cy<2> (u11/f1/Mcount_rp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u11/f1/Mcount_rp_cy<3> (u11/f1/Mcount_rp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u11/f1/Mcount_rp_cy<4> (u11/f1/Mcount_rp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  u11/f1/Mcount_rp_cy<5> (u11/f1/Mcount_rp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  u11/f1/Mcount_rp_cy<6> (u11/f1/Mcount_rp_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  u11/f1/Mcount_rp_cy<7> (u11/f1/Mcount_rp_cy<7>)
     XORCY:CI->O           3   0.206   1.196  u11/f1/Mcount_rp_xor<8> (u11/f1/Mcount_rp8)
     LUT5:I0->O            1   0.254   0.910  u11/f1/_n0074_inv1_SW1 (N429)
     LUT6:I3->O            1   0.235   0.000  u11/f1/rp_8_rstpot (u11/f1/rp_8_rstpot)
     FDR:D                     0.074          u11/f1/rp_8
    ----------------------------------------
    Total                      7.555ns (2.538ns logic, 5.017ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 425 / 79
-------------------------------------------------------------------------
Offset:              8.360ns (Levels of Logic = 4)
  Source:            u13/f1/rp_4 (FF)
  Destination:       ep4_stat<1> (PAD)
  Source Clock:      clk_i rising

  Data Path: u13/f1/rp_4 to ep4_stat<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.525   1.259  u13/f1/rp_4 (u13/f1/rp_4)
     LUT6:I0->O            2   0.254   0.834  u13/f1/_n007432 (u13/f1/_n007432)
     LUT6:I4->O           16   0.250   1.410  u13/f1/_n007433 (u13/f1/_n00743)
     LUT5:I2->O            1   0.235   0.681  Mmux_ep4_stat21 (ep4_stat_1_OBUF)
     OBUF:I->O                 2.912          ep4_stat_1_OBUF (ep4_stat<1>)
    ----------------------------------------
    Total                      8.360ns (4.176ns logic, 4.184ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.351ns (Levels of Logic = 3)
  Source:            loop (PAD)
  Destination:       ep4_stat<2> (PAD)

  Data Path: loop to ep4_stat<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   1.328   2.176  loop_IBUF (loop_IBUF)
     LUT6:I0->O            1   0.254   0.681  Mmux_ep4_stat3 (ep4_stat_2_OBUF)
     OBUF:I->O                 2.912          ep4_stat_2_OBUF (ep4_stat<2>)
    ----------------------------------------
    Total                      7.351ns (4.494ns logic, 2.857ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    7.289|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.62 secs
 
--> 

Total memory usage is 266048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  142 (   0 filtered)
Number of infos    :   30 (   0 filtered)

