# Clock-Tree-Synthesis-for-Multi-Core-Processor
Optimized high-speed Clock Tree Synthesis (CTS) for a multi-core processor at 7nm using OpenROAD and OpenSTA. Achieved sub-100ps skew, integrated clock gating for 25% power savings, and ensured CDC safety. Includes scripts, RTL, STA reports, and clock tree visualizations.
