Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  3 10:46:21 2021
| Host         : DESKTOP-K1L16CN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_code/FSM_onehot_s_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.959        0.000                      0                  351        0.175        0.000                      0                  351        4.500        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.959        0.000                      0                  351        0.175        0.000                      0                  351        4.500        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 keyboard_decoder0/decoder_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.614ns (27.782%)  route 4.195ns (72.217%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.105    keyboard_decoder0/CLK
    SLICE_X10Y26         FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.583 r  keyboard_decoder0/decoder_out_reg[2]/Q
                         net (fo=11, routed)          1.733     7.315    keyboard_decoder0/Q[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.323     7.638 f  keyboard_decoder0/set_new_password_i_2/O
                         net (fo=3, routed)           0.983     8.622    door_lock_code/set_new_password_reg_0
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.362     8.984 f  door_lock_code/current_password[15]_i_2/O
                         net (fo=2, routed)           0.561     9.545    door_lock_code/current_password[15]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.327     9.872 r  door_lock_code/FSM_onehot_s_state[6]_i_5/O
                         net (fo=1, routed)           0.151    10.023    door_lock_code/FSM_onehot_s_state[6]_i_5_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.147 r  door_lock_code/FSM_onehot_s_state[6]_i_1/O
                         net (fo=7, routed)           0.767    10.914    door_lock_code/FSM_onehot_s_state[6]_i_1_n_0
    SLICE_X12Y34         FDSE                                         r  door_lock_code/FSM_onehot_s_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.447    14.819    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y34         FDSE                                         r  door_lock_code/FSM_onehot_s_state_reg[0]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X12Y34         FDSE (Setup_fdse_C_CE)      -0.169    14.873    door_lock_code/FSM_onehot_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 keyboard_decoder0/decoder_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/s_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.409ns (25.218%)  route 4.178ns (74.782%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.105    keyboard_decoder0/CLK
    SLICE_X10Y26         FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.583 r  keyboard_decoder0/decoder_out_reg[2]/Q
                         net (fo=11, routed)          1.733     7.315    keyboard_decoder0/Q[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.323     7.638 r  keyboard_decoder0/set_new_password_i_2/O
                         net (fo=3, routed)           0.336     7.975    door_lock_code/set_new_password_reg_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.332     8.307 r  door_lock_code/s_cnt[7]_i_7/O
                         net (fo=1, routed)           0.607     8.914    door_lock_code/s_cnt[7]_i_7_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.038 r  door_lock_code/s_cnt[7]_i_4/O
                         net (fo=8, routed)           1.028    10.065    door_lock_code/s_cnt[7]_i_4_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.152    10.217 r  door_lock_code/s_cnt[3]_i_1/O
                         net (fo=1, routed)           0.475    10.692    door_lock_code/s_cnt[3]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  door_lock_code/s_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.448    14.820    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  door_lock_code/s_cnt_reg[3]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X9Y36          FDRE (Setup_fdre_C_D)       -0.255    14.788    door_lock_code/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 keyboard_decoder0/decoder_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.614ns (28.594%)  route 4.031ns (71.406%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.105    keyboard_decoder0/CLK
    SLICE_X10Y26         FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.583 r  keyboard_decoder0/decoder_out_reg[2]/Q
                         net (fo=11, routed)          1.733     7.315    keyboard_decoder0/Q[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.323     7.638 f  keyboard_decoder0/set_new_password_i_2/O
                         net (fo=3, routed)           0.983     8.622    door_lock_code/set_new_password_reg_0
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.362     8.984 f  door_lock_code/current_password[15]_i_2/O
                         net (fo=2, routed)           0.561     9.545    door_lock_code/current_password[15]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.327     9.872 r  door_lock_code/FSM_onehot_s_state[6]_i_5/O
                         net (fo=1, routed)           0.151    10.023    door_lock_code/FSM_onehot_s_state[6]_i_5_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.147 r  door_lock_code/FSM_onehot_s_state[6]_i_1/O
                         net (fo=7, routed)           0.603    10.749    door_lock_code/FSM_onehot_s_state[6]_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.448    14.820    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[1]/C
                         clock pessimism              0.272    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X10Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.887    door_lock_code/FSM_onehot_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 keyboard_decoder0/decoder_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.614ns (28.594%)  route 4.031ns (71.406%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.105    keyboard_decoder0/CLK
    SLICE_X10Y26         FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.583 r  keyboard_decoder0/decoder_out_reg[2]/Q
                         net (fo=11, routed)          1.733     7.315    keyboard_decoder0/Q[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.323     7.638 f  keyboard_decoder0/set_new_password_i_2/O
                         net (fo=3, routed)           0.983     8.622    door_lock_code/set_new_password_reg_0
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.362     8.984 f  door_lock_code/current_password[15]_i_2/O
                         net (fo=2, routed)           0.561     9.545    door_lock_code/current_password[15]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.327     9.872 r  door_lock_code/FSM_onehot_s_state[6]_i_5/O
                         net (fo=1, routed)           0.151    10.023    door_lock_code/FSM_onehot_s_state[6]_i_5_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.147 r  door_lock_code/FSM_onehot_s_state[6]_i_1/O
                         net (fo=7, routed)           0.603    10.749    door_lock_code/FSM_onehot_s_state[6]_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.448    14.820    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[3]/C
                         clock pessimism              0.272    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X10Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.887    door_lock_code/FSM_onehot_s_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 keyboard_decoder0/decoder_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.614ns (28.594%)  route 4.031ns (71.406%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.105    keyboard_decoder0/CLK
    SLICE_X10Y26         FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.583 r  keyboard_decoder0/decoder_out_reg[2]/Q
                         net (fo=11, routed)          1.733     7.315    keyboard_decoder0/Q[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.323     7.638 f  keyboard_decoder0/set_new_password_i_2/O
                         net (fo=3, routed)           0.983     8.622    door_lock_code/set_new_password_reg_0
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.362     8.984 f  door_lock_code/current_password[15]_i_2/O
                         net (fo=2, routed)           0.561     9.545    door_lock_code/current_password[15]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.327     9.872 r  door_lock_code/FSM_onehot_s_state[6]_i_5/O
                         net (fo=1, routed)           0.151    10.023    door_lock_code/FSM_onehot_s_state[6]_i_5_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.147 r  door_lock_code/FSM_onehot_s_state[6]_i_1/O
                         net (fo=7, routed)           0.603    10.749    door_lock_code/FSM_onehot_s_state[6]_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.448    14.820    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[4]/C
                         clock pessimism              0.272    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X10Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.887    door_lock_code/FSM_onehot_s_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 3.196ns (55.574%)  route 2.555ns (44.426%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.559     5.111    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.629 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.436    door_lock_code/counter_reg[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.560 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.560    door_lock_code/i__carry_i_7_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.110 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.110    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.224    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.338    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.748     9.200    door_lock_code/load
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.324    door_lock_code/counter[0]_i_7_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.837    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.188    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.305    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.422 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.862 r  door_lock_code/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.862    door_lock_code/counter_reg[28]_i_1_n_6
    SLICE_X8Y37          FDRE                                         r  door_lock_code/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449    14.821    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  door_lock_code/counter_reg[29]/C
                         clock pessimism              0.273    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.109    15.167    door_lock_code/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 3.188ns (55.513%)  route 2.555ns (44.487%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.559     5.111    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.629 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.436    door_lock_code/counter_reg[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.560 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.560    door_lock_code/i__carry_i_7_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.110 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.110    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.224    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.338    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.748     9.200    door_lock_code/load
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.324    door_lock_code/counter[0]_i_7_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.837    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.188    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.305    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.422 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.854 r  door_lock_code/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.854    door_lock_code/counter_reg[28]_i_1_n_4
    SLICE_X8Y37          FDRE                                         r  door_lock_code/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449    14.821    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  door_lock_code/counter_reg[31]/C
                         clock pessimism              0.273    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.109    15.167    door_lock_code/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 door_lock_code/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 3.112ns (54.916%)  route 2.555ns (45.084%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.559     5.111    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  door_lock_code/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.629 f  door_lock_code/counter_reg[3]/Q
                         net (fo=3, routed)           0.807     6.436    door_lock_code/counter_reg[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124     6.560 r  door_lock_code/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.560    door_lock_code/i__carry_i_7_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.110 r  door_lock_code/s_state1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.110    door_lock_code/s_state1_inferred__5/i__carry_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  door_lock_code/s_state1_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.224    door_lock_code/s_state1_inferred__5/i__carry__0_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  door_lock_code/s_state1_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.338    door_lock_code/s_state1_inferred__5/i__carry__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 f  door_lock_code/s_state1_inferred__5/i__carry__2/CO[3]
                         net (fo=36, routed)          1.748     9.200    door_lock_code/load
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.324 r  door_lock_code/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.324    door_lock_code/counter[0]_i_7_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.837 r  door_lock_code/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.837    door_lock_code/counter_reg[0]_i_2_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  door_lock_code/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    door_lock_code/counter_reg[4]_i_1_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  door_lock_code/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    door_lock_code/counter_reg[8]_i_1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  door_lock_code/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.188    door_lock_code/counter_reg[12]_i_1_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  door_lock_code/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.305    door_lock_code/counter_reg[16]_i_1_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.422 r  door_lock_code/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    door_lock_code/counter_reg[20]_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  door_lock_code/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.539    door_lock_code/counter_reg[24]_i_1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.778 r  door_lock_code/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.778    door_lock_code/counter_reg[28]_i_1_n_5
    SLICE_X8Y37          FDRE                                         r  door_lock_code/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449    14.821    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  door_lock_code/counter_reg[30]/C
                         clock pessimism              0.273    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.109    15.167    door_lock_code/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 keyboard_decoder0/decoder_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 1.614ns (29.700%)  route 3.820ns (70.300%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.105    keyboard_decoder0/CLK
    SLICE_X10Y26         FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.583 r  keyboard_decoder0/decoder_out_reg[2]/Q
                         net (fo=11, routed)          1.733     7.315    keyboard_decoder0/Q[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.323     7.638 f  keyboard_decoder0/set_new_password_i_2/O
                         net (fo=3, routed)           0.983     8.622    door_lock_code/set_new_password_reg_0
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.362     8.984 f  door_lock_code/current_password[15]_i_2/O
                         net (fo=2, routed)           0.561     9.545    door_lock_code/current_password[15]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.327     9.872 r  door_lock_code/FSM_onehot_s_state[6]_i_5/O
                         net (fo=1, routed)           0.151    10.023    door_lock_code/FSM_onehot_s_state[6]_i_5_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.147 r  door_lock_code/FSM_onehot_s_state[6]_i_1/O
                         net (fo=7, routed)           0.392    10.539    door_lock_code/FSM_onehot_s_state[6]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.886    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[2]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169    14.940    door_lock_code/FSM_onehot_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 keyboard_decoder0/decoder_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 1.614ns (29.700%)  route 3.820ns (70.300%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.105    keyboard_decoder0/CLK
    SLICE_X10Y26         FDRE                                         r  keyboard_decoder0/decoder_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.478     5.583 r  keyboard_decoder0/decoder_out_reg[2]/Q
                         net (fo=11, routed)          1.733     7.315    keyboard_decoder0/Q[2]
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.323     7.638 f  keyboard_decoder0/set_new_password_i_2/O
                         net (fo=3, routed)           0.983     8.622    door_lock_code/set_new_password_reg_0
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.362     8.984 f  door_lock_code/current_password[15]_i_2/O
                         net (fo=2, routed)           0.561     9.545    door_lock_code/current_password[15]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.327     9.872 r  door_lock_code/FSM_onehot_s_state[6]_i_5/O
                         net (fo=1, routed)           0.151    10.023    door_lock_code/FSM_onehot_s_state[6]_i_5_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.147 r  door_lock_code/FSM_onehot_s_state[6]_i_1/O
                         net (fo=7, routed)           0.392    10.539    door_lock_code/FSM_onehot_s_state[6]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.886    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[5]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169    14.940    door_lock_code/FSM_onehot_s_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 keyboard_decoder0/decoder_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.458%)  route 0.138ns (49.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.558     1.471    keyboard_decoder0/CLK
    SLICE_X11Y27         FDRE                                         r  keyboard_decoder0/decoder_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  keyboard_decoder0/decoder_out_reg[0]/Q
                         net (fo=11, routed)          0.138     1.751    door_lock_code/entered_password_reg[15]_0[0]
    SLICE_X9Y28          FDRE                                         r  door_lock_code/current_password_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.826     1.984    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  door_lock_code/current_password_reg[0]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.070     1.575    door_lock_code/current_password_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.561     1.474    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  door_lock_code/entered_password_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  door_lock_code/entered_password_reg[15]/Q
                         net (fo=3, routed)           0.122     1.738    door_lock_code/entered_password[15]
    SLICE_X11Y30         FDRE                                         r  door_lock_code/current_password_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.828     1.986    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  door_lock_code/current_password_reg[15]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.072     1.559    door_lock_code/current_password_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 door_lock_code/set_new_password_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/FSM_onehot_s_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.591%)  route 0.137ns (42.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  door_lock_code/set_new_password_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  door_lock_code/set_new_password_reg/Q
                         net (fo=3, routed)           0.137     1.755    door_lock_code/set_new_password
    SLICE_X10Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.800 r  door_lock_code/FSM_onehot_s_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    door_lock_code/FSM_onehot_s_state[4]_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.832     1.990    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  door_lock_code/FSM_onehot_s_state_reg[4]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.121     1.611    door_lock_code/FSM_onehot_s_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.561     1.474    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  door_lock_code/entered_password_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  door_lock_code/entered_password_reg[14]/Q
                         net (fo=3, routed)           0.132     1.747    door_lock_code/entered_password[14]
    SLICE_X11Y30         FDRE                                         r  door_lock_code/current_password_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.828     1.986    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  door_lock_code/current_password_reg[14]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.070     1.557    door_lock_code/current_password_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.561     1.474    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  door_lock_code/entered_password_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  door_lock_code/entered_password_reg[13]/Q
                         net (fo=3, routed)           0.119     1.735    door_lock_code/entered_password[13]
    SLICE_X11Y30         FDRE                                         r  door_lock_code/current_password_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.828     1.986    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  door_lock_code/current_password_reg[13]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.047     1.534    door_lock_code/current_password_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 keyboard_decoder0/s_btn_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder0/decoder_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.494%)  route 0.162ns (46.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.555     1.468    keyboard_decoder0/CLK
    SLICE_X11Y25         FDRE                                         r  keyboard_decoder0/s_btn_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  keyboard_decoder0/s_btn_in_reg[0]/Q
                         net (fo=4, routed)           0.162     1.771    keyboard_decoder0/s_btn_in[0]
    SLICE_X11Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  keyboard_decoder0/decoder_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    keyboard_decoder0/decoder_out[0]
    SLICE_X11Y27         FDRE                                         r  keyboard_decoder0/decoder_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.825     1.983    keyboard_decoder0/CLK
    SLICE_X11Y27         FDRE                                         r  keyboard_decoder0/decoder_out_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.091     1.575    keyboard_decoder0/decoder_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.485%)  route 0.181ns (52.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.560     1.473    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  door_lock_code/entered_password_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  door_lock_code/entered_password_reg[7]/Q
                         net (fo=3, routed)           0.181     1.819    door_lock_code/entered_password[7]
    SLICE_X9Y28          FDRE                                         r  door_lock_code/current_password_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.826     1.984    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  door_lock_code/current_password_reg[7]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.072     1.577    door_lock_code/current_password_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.485%)  route 0.181ns (52.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.560     1.473    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  door_lock_code/entered_password_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  door_lock_code/entered_password_reg[5]/Q
                         net (fo=3, routed)           0.181     1.819    door_lock_code/entered_password[5]
    SLICE_X9Y28          FDRE                                         r  door_lock_code/current_password_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.826     1.984    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  door_lock_code/current_password_reg[5]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.066     1.571    door_lock_code/current_password_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.614%)  route 0.190ns (57.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.562     1.475    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y32         FDRE                                         r  door_lock_code/entered_password_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  door_lock_code/entered_password_reg[9]/Q
                         net (fo=3, routed)           0.190     1.806    door_lock_code/entered_password[9]
    SLICE_X11Y30         FDRE                                         r  door_lock_code/current_password_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.828     1.986    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  door_lock_code/current_password_reg[9]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.071     1.558    door_lock_code/current_password_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 door_lock_code/entered_password_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_code/current_password_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.165%)  route 0.191ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.560     1.473    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  door_lock_code/entered_password_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  door_lock_code/entered_password_reg[6]/Q
                         net (fo=3, routed)           0.191     1.829    door_lock_code/entered_password[6]
    SLICE_X9Y28          FDRE                                         r  door_lock_code/current_password_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.826     1.984    door_lock_code/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  door_lock_code/current_password_reg[6]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.070     1.575    door_lock_code/current_password_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y33    door_lock_code/FSM_onehot_display_pos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y33    door_lock_code/FSM_onehot_display_pos_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y33    door_lock_code/FSM_onehot_display_pos_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32     door_lock_code/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32     door_lock_code/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33     door_lock_code/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33     door_lock_code/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33     door_lock_code/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33     door_lock_code/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28     door_lock_code/current_password_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29    door_lock_code/current_password_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29    door_lock_code/current_password_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29    door_lock_code/current_password_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    door_lock_code/current_password_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    door_lock_code/current_password_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29    door_lock_code/current_password_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28     door_lock_code/current_password_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28     door_lock_code/current_password_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28     door_lock_code/current_password_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     door_lock_code/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37     door_lock_code/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37     door_lock_code/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     door_lock_code/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37     door_lock_code/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37     door_lock_code/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30     door_lock_code/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y28     door_lock_code/current_password_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29    door_lock_code/current_password_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29    door_lock_code/current_password_reg[11]/C



