(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : DCPOWER2303.brd                               )
(    Software Version : 16.6P004                                      )
(    Date/Time        : Mon Apr 19 11:25:18 2021                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'D:\DCPOWER2303\allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'D:/DCPOWER2303/allegro/DCPOWER2303.brd';
NEW_BOARD_NAME 'D:/DCPOWER2303/allegro/DCPOWER2303.brd';

CmdLine: netrev.exe -y 1 -i D:\DCPOWER2303\allegro D:\DCPOWER2303\allegro\DCPOWER2303.brd D:\DCPOWER2303\allegro\DCPOWER2303.brd

------ Preparing to read pst files ------

Starting to read D:/DCPOWER2303/allegro/pstchip.dat 
   Finished reading D:/DCPOWER2303/allegro/pstchip.dat (00:00:00.03)
Starting to read D:/DCPOWER2303/allegro/pstxprt.dat 
   Finished reading D:/DCPOWER2303/allegro/pstxprt.dat (00:00:00.00)
Starting to read D:/DCPOWER2303/allegro/pstxnet.dat 
   Finished reading D:/DCPOWER2303/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/symbols 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Apr 19 11:25:18 2021
   DESIGN NAME : 'DCPOWER2303'
   PACKAGING ON Sep 10 2012 04:46:09

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:41
elapsed time  0:00:00

