nohup: ignoring input


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in d5741f25a62e1423286a000f2bff518b5  /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
Extracting PTX file and ptxas options    1: hybridsort.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: hybridsort.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: hybridsort.3.sm_70.ptx -arch=sm_70
ifferent banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
Running md5sum using "md5sum /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort "
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
Extracting specific PTX file named hybridsort.1.sm_70.ptx 
Extracting specific PTX file named hybridsort.2.sm_70.ptx 
Extracting specific PTX file named hybridsort.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z19histogram1024KernelPjPfffi : hostFun 0x0x403be9, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hybridsort.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "texPivot" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11bucketcountPfPiPjiE8s_offset" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bucketcountPfPiPji'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z18bucketprefixoffsetPjS_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10bucketsortPfPiS_iPjS1_E8s_offset" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10bucketsortPfPiS_iPjS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19histogram1024KernelPjPfffiE6s_Hist" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19histogram1024KernelPjPfffi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.1.sm_70.ptx
GPGPU-Sim PTX: Parsing hybridsort.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "txt" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating constant region for "constStartAddr" from 0x180 to 0x1184 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "finalStartAddr" from 0x1200 to 0x2204 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "nullElems" from 0x2280 to 0x3280 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z14mergeSortFirstP6float4i'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z13mergeSortPassP6float4ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9mergepackPfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.2.sm_70.ptx
GPGPU-Sim PTX: Parsing hybridsort.3.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z19histogram1024KernelPjPfffi' : regs=21, lmem=0, smem=12288, cmem=380
GPGPU-Sim PTX: Kernel '_Z10bucketsortPfPiS_iPjS1_' : regs=14, lmem=0, smem=4096, cmem=400
GPGPU-Sim PTX: Kernel '_Z18bucketprefixoffsetPjS_i' : regs=32, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z11bucketcountPfPiPji' : regs=15, lmem=0, smem=4096, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=12296
GPGPU-Sim PTX: Kernel '_Z9mergepackPfS_' : regs=12, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z13mergeSortPassP6float4ii' : regs=32, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z14mergeSortFirstP6float4i' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.3.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bucketsortPfPiS_iPjS1_ : hostFun 0x0x403a48, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18bucketprefixoffsetPjS_i : hostFun 0x0x403893, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bucketcountPfPiPji : hostFun 0x0x403736, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z9mergepackPfS_ : hostFun 0x0x40496e, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13mergeSortPassP6float4ii : hostFun 0x0x40482e, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14mergeSortFirstP6float4i : hostFun 0x0x4046e0, fat_cubin_handle = 2
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x416520; deviceAddress = constStartAddr; deviceName = constStartAddr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4100 bytes
GPGPU-Sim PTX registering constant constStartAddr (4100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x417540; deviceAddress = finalStartAddr; deviceName = finalStartAddr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4100 bytes
GPGPU-Sim PTX registering constant finalStartAddr (4100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x418560; deviceAddress = nullElems; deviceName = nullElems
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4096 bytes
GPGPU-Sim PTX registering constant nullElems (4096 bytes) to name mapping
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
Sorting list of 4194304 floats
Sorting on GPU...GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcc0eda28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcc0eda20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcc0eda1c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcc0eda18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcc0eda14..

GPGPU-Sim PTX: cudaLaunch for 0x0x403be9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding dominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: reconvergence points for _Z19histogram1024KernelPjPfffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7d0 (hybridsort.1.sm_70.ptx:374) @%p1 bra $L__BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (hybridsort.1.sm_70.ptx:389) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x818 (hybridsort.1.sm_70.ptx:386) @%p2 bra $L__BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (hybridsort.1.sm_70.ptx:389) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (hybridsort.1.sm_70.ptx:391) @%p3 bra $L__BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (hybridsort.1.sm_70.ptx:432) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x918 (hybridsort.1.sm_70.ptx:425) @%p4 bra $L__BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x920 (hybridsort.1.sm_70.ptx:427) add.s32 %r51, %r51, %r7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x930 (hybridsort.1.sm_70.ptx:429) @%p5 bra $L__BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (hybridsort.1.sm_70.ptx:432) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x948 (hybridsort.1.sm_70.ptx:434) @%p6 bra $L__BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (hybridsort.1.sm_70.ptx:458) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9d8 (hybridsort.1.sm_70.ptx:455) @%p7 bra $L__BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (hybridsort.1.sm_70.ptx:458) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19histogram1024KernelPjPfffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19histogram1024KernelPjPfffi'.
GPGPU-Sim PTX: pushing kernel '_Z19histogram1024KernelPjPfffi' to stream 0, gridDim= (64,1,1) blockDim = (96,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
GPGPU-Sim uArch: CTA/core = 5, limited by: shmem
GPGPU-Sim: Reconfigure L1 cache to 32KB
Destroy streams for kernel 1: size 0
kernel_name = _Z19histogram1024KernelPjPfffi 
kernel_launch_uid = 1 
gpu_sim_cycle = 5848348
gpu_sim_insn = 95574392
gpu_ipc =      16.3421
gpu_tot_sim_cycle = 5848348
gpu_tot_sim_insn = 95574392
gpu_tot_ipc =      16.3421
gpu_tot_issued_cta = 64
gpu_occupancy = 46.1273% 
gpu_tot_occupancy = 46.1273% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0910
partiton_level_parallism_total  =       0.0910
partiton_level_parallism_util =       1.0006
partiton_level_parallism_util_total  =       1.0006
L2_BW  =       3.9770 GB/Sec
L2_BW_total  =       3.9770 GB/Sec
gpu_total_sim_rate=233678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 524288, Miss = 524288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_total_cache_accesses = 524288
	L1D_total_cache_misses = 524288
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 33
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 393216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 
distro:
237935, 237615, 238487, 237760, 237736, 237320, 237839, 236951, 237912, 219808, 219648, 220024, 237879, 238407, 237591, 
gpgpu_n_tot_thrd_icount = 112413184
gpgpu_n_tot_w_icount = 3512912
gpgpu_n_stall_shd_mem = 965571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 532480
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4259840
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 13165965
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 959427
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2495	W0_Idle:18959	W0_Scoreboard:19839022	W1:325288	W2:73720	W3:9760	W4:984	W5:48	W6:8	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3103104
single_issue_nums: WS0:951462	WS1:933150	WS2:933565	WS3:694735	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4194304 {8:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20971520 {40:524288,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
maxmflatency = 384 
max_icnt2mem_latency = 57 
maxmrqlatency = 24 
max_icnt2sh_latency = 16 
averagemflatency = 351 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:258761 	64851 	570 	571 	194259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13290 	519190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8177 	15 	0 	0 	524288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	530550 	1866 	63 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	149 	11531 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[1]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[2]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[4]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[5]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[6]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[7]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[8]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[9]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[10]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[11]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
maximum service time to same row:
dram[0]:    462932    464999    463037    464992    463128    464881    463138    464901    463229    465017    467965    467256    473605    475586    473612    475584 
dram[1]:    462031    464257    462026    464400    462133    464402    462128    464312    462127    464124    465554    468278    472778    474829    472794    474798 
dram[2]:    460517    463347    460330    463358    460234    463139    460353    463134    460557    463230    466641    468044    470825    473727    470929    473718 
dram[3]:    491633    494613    491647    494623    481852    484631    481046    484046    491642    494217    491544    494207    470923    472334    491646    494427 
dram[4]:    490432    492115    490431    492143    480653    482348    490505    492439    490713    492235    490719    492142    469577    474873    491031    492259 
dram[5]:    490777    491614    490668    491632    480798    481428    490770    491511    490768    491494    490660    491499    474033    476405    490889    491411 
dram[6]:    496364    493862    496400    493871    486839    484031    496627    493985    496713    493896    496704    493723    472677    472831    496925    493628 
dram[7]:    494778    462577    494777    463904    484920    465225    494780    466553    494782    467763    494701    469092    473449    470998    495007    471535 
dram[8]:    462813    462357    463747    463784    465166    465216    466380    466534    467596    467751    468909    469078    473427    471968    473542    471871 
dram[9]:    464391    464084    464418    463874    465325    464949    466654    466174    467877    467592    469191    470068    475116    474404    475038    474407 
dram[10]:    465104    498407    465098    488091    465264    488602    466683    498408    467898    498616    469969    498720    475270    498813    475268    498838 
dram[11]:    497495    498000    487228    487287    487724    487989    497487    498040    497404    498058    497317    498165    497543    498067    497551    498082 
average row accesses per activate:
dram[0]:  8.023599  8.023599  8.023599  8.023599  8.023529  8.023529  8.011765  8.011765  8.023599  8.023599  7.964392  7.964392  8.024024  8.024024  8.024096  8.024096 
dram[1]:  8.023599  8.023599  8.023599  8.023599  8.023529  8.023529  8.011765  8.011765  8.023599  8.023599  7.964392  7.964392  8.024024  8.024024  8.024096  8.024096 
dram[2]:  8.023599  8.023599  8.023599  8.023599  8.023529  8.023529  8.011765  8.011765  8.023599  8.023599  7.964392  7.964392  8.024024  8.024024  8.024096  8.024096 
dram[3]:  8.023599  8.023599  8.023599  8.023599  8.023529  8.023529  8.011765  8.011765  8.023599  8.023599  7.964392  7.964392  8.024024  8.024024  8.024096  8.024096 
dram[4]:  8.023599  8.023599  8.023599  8.023599  8.023529  8.023529  8.023599  8.023599  8.023599  8.023599  7.976191  7.976191  8.012012  8.012012  8.024096  8.024096 
dram[5]:  8.023599  8.023599  8.023599  8.023599  8.023529  8.023529  8.023599  8.023599  8.023599  8.023599  7.976191  7.976191  8.012012  8.012012  8.024096  8.024096 
dram[6]:  8.023599  8.023599  8.023599  8.023599  8.023529  8.023529  8.023599  8.023599  8.023599  8.023599  7.976191  7.976191  8.012012  8.012012  8.024096  8.024096 
dram[7]:  8.023599  8.023599  8.023599  8.011765  8.023529  8.023529  8.023599  8.023599  8.023599  8.023599  7.976191  7.976191  8.012012  7.988024  8.024096  8.024096 
dram[8]:  8.023599  8.023599  8.011765  8.011765  8.023529  8.023529  8.023599  8.023599  8.023599  8.023599  7.976191  7.976191  7.988024  7.988024  8.024096  8.024096 
dram[9]:  8.023599  8.023599  8.011765  8.011765  8.023529  8.023529  8.023599  8.023599  8.023599  8.023599  7.976191  7.976191  7.988024  7.988024  8.024096  8.024096 
dram[10]:  8.023599  8.023599  8.011765  8.011765  8.023529  8.023529  8.023599  8.023599  8.023599  8.023599  7.976191  7.976191  7.988024  7.988024  8.024096  8.024096 
dram[11]:  8.023599  8.023599  8.011765  8.011765  8.023529  8.023529  8.023599  8.023599  8.023599  8.023599  7.976191  7.976191  7.988024  7.988024  8.024096  8.024096 
average row locality = 519012/64762 = 8.014144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2720      2720      2720      2720      2728      2728      2724      2724      2720      2720      2684      2684      2672      2672      2664      2664 
dram[1]:      2720      2720      2720      2720      2728      2728      2724      2724      2720      2720      2684      2684      2672      2672      2664      2664 
dram[2]:      2720      2720      2720      2720      2728      2728      2724      2724      2720      2720      2684      2684      2672      2672      2664      2664 
dram[3]:      2720      2720      2720      2720      2728      2728      2724      2724      2720      2720      2684      2684      2672      2672      2664      2664 
dram[4]:      2720      2720      2720      2720      2728      2728      2720      2720      2720      2720      2680      2680      2668      2668      2664      2664 
dram[5]:      2720      2720      2720      2720      2728      2728      2720      2720      2720      2720      2680      2680      2668      2668      2664      2664 
dram[6]:      2720      2720      2720      2720      2728      2728      2720      2720      2720      2720      2680      2680      2668      2668      2664      2664 
dram[7]:      2720      2720      2720      2724      2728      2728      2720      2720      2720      2720      2680      2680      2668      2668      2664      2664 
dram[8]:      2720      2720      2724      2724      2728      2728      2720      2720      2720      2720      2680      2680      2668      2668      2664      2664 
dram[9]:      2720      2720      2724      2724      2728      2728      2720      2720      2720      2720      2680      2680      2668      2668      2664      2664 
dram[10]:      2720      2720      2724      2724      2728      2728      2720      2720      2720      2720      2680      2680      2668      2668      2664      2664 
dram[11]:      2720      2720      2724      2724      2728      2728      2720      2720      2720      2720      2680      2680      2668      2668      2664      2664 
total dram reads = 519012
bank skew: 2728/2664 = 1.02
chip skew: 43264/43240 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        357       357       357       357       357       356       357       357       357       357       357       357       395       395       356       357
dram[1]:        357       357       357       357       356       356       357       357       357       357       357       357       395       395       357       356
dram[2]:        357       357       357       357       356       356       357       357       357       357       357       357       395       395       356       357
dram[3]:        357       357       357       357       356       356       357       357       357       357       357       357       395       395       357       357
dram[4]:        357       357       357       357       356       356       357       357       357       357       357       357       376       376       357       356
dram[5]:        357       357       357       357       356       356       357       357       357       357       357       357       376       376       356       357
dram[6]:        357       357       357       357       357       356       357       357       357       357       357       357       376       376       357       357
dram[7]:        357       357       357       357       356       356       357       357       357       357       357       357       376       376       356       357
dram[8]:        357       357       357       357       356       356       357       357       357       357       357       357       376       376       357       357
dram[9]:        357       357       357       357       356       356       357       357       357       357       357       357       376       376       356       356
dram[10]:        357       357       357       357       356       356       357       357       357       357       357       357       376       376       356       357
dram[11]:        357       357       357       357       357       356       357       357       357       357       357       357       376       376       357       356
maximum mf latency per bank:
dram[0]:        376       377       372       372       372       373       373       373       372       373       371       373       374       373       371       384
dram[1]:        376       374       371       372       375       372       374       372       373       372       372       372       371       372       372       372
dram[2]:        382       377       372       373       371       372       374       377       372       374       372       374       376       373       371       374
dram[3]:        376       374       374       373       371       374       372       373       373       374       372       372       379       373       372       373
dram[4]:        374       375       371       374       372       373       371       374       371       371       371       373       374       373       371       372
dram[5]:        379       377       373       371       373       374       372       371       373       373       371       373       373       373       371       374
dram[6]:        374       381       374       374       372       371       371       373       372       372       374       372       373       373       374       371
dram[7]:        374       373       374       373       374       371       374       373       374       371       371       371       371       371       371       374
dram[8]:        374       377       374       371       374       373       371       374       373       372       371       374       372       371       373       372
dram[9]:        378       375       371       373       374       375       371       371       372       374       373       371       374       371       372       371
dram[10]:        374       379       373       372       374       372       372       375       374       373       372       371       374       371       371       372
dram[11]:        379       383       371       371       372       373       373       373       374       371       374       371       373       373       371       373
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943828 n_act=5414 n_pre=5398 n_ref_event=0 n_req=43264 n_rd=43264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01154
n_activity=754280 dram_eff=0.2294
bk0: 2720a 14971563i bk1: 2720a 14971512i bk2: 2720a 14971546i bk3: 2720a 14971588i bk4: 2728a 14971459i bk5: 2728a 14971433i bk6: 2724a 14971457i bk7: 2724a 14971473i bk8: 2720a 14971542i bk9: 2720a 14971535i bk10: 2684a 14971746i bk11: 2684a 14971733i bk12: 2672a 14971997i bk13: 2672a 14971999i bk14: 2664a 14972076i bk15: 2664a 14972093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875231
Row_Buffer_Locality_read = 0.875231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010876
Bank_Level_Parallism_Col = 1.008160
Bank_Level_Parallism_Ready = 1.000578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008160 

BW Util details:
bwutil = 0.011539 
total_CMD = 14997904 
util_bw = 173056 
Wasted_Col = 192317 
Wasted_Row = 127158 
Idle = 14505373 

BW Util Bottlenecks: 
RCDc_limit = 128764 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64292 
rwq = 0 
CCDLc_limit_alone = 64292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943828 
Read = 43264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5414 
n_pre = 5398 
n_ref = 0 
n_req = 43264 
total_req = 43264 

Dual Bus Interface Util: 
issued_total_row = 10812 
issued_total_col = 43264 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.003606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0566014
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943830 n_act=5414 n_pre=5398 n_ref_event=0 n_req=43264 n_rd=43264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01154
n_activity=756456 dram_eff=0.2288
bk0: 2720a 14971550i bk1: 2720a 14971540i bk2: 2720a 14971526i bk3: 2720a 14971515i bk4: 2728a 14971470i bk5: 2728a 14971441i bk6: 2724a 14971491i bk7: 2724a 14971506i bk8: 2720a 14971509i bk9: 2720a 14971539i bk10: 2684a 14971737i bk11: 2684a 14971743i bk12: 2672a 14972008i bk13: 2672a 14971981i bk14: 2664a 14972081i bk15: 2664a 14972064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875231
Row_Buffer_Locality_read = 0.875231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009385
Bank_Level_Parallism_Col = 1.008079
Bank_Level_Parallism_Ready = 1.000948
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008079 

BW Util details:
bwutil = 0.011539 
total_CMD = 14997904 
util_bw = 173056 
Wasted_Col = 192500 
Wasted_Row = 127814 
Idle = 14504534 

BW Util Bottlenecks: 
RCDc_limit = 128922 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64214 
rwq = 0 
CCDLc_limit_alone = 64214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943830 
Read = 43264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5414 
n_pre = 5398 
n_ref = 0 
n_req = 43264 
total_req = 43264 

Dual Bus Interface Util: 
issued_total_row = 10812 
issued_total_col = 43264 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.003605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000037 
queue_avg = 0.056615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0566151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943828 n_act=5414 n_pre=5398 n_ref_event=0 n_req=43264 n_rd=43264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01154
n_activity=750238 dram_eff=0.2307
bk0: 2720a 14971521i bk1: 2720a 14971492i bk2: 2720a 14971550i bk3: 2720a 14971573i bk4: 2728a 14971459i bk5: 2728a 14971474i bk6: 2724a 14971413i bk7: 2724a 14971425i bk8: 2720a 14971558i bk9: 2720a 14971563i bk10: 2684a 14971759i bk11: 2684a 14971742i bk12: 2672a 14971977i bk13: 2672a 14971964i bk14: 2664a 14972036i bk15: 2664a 14972039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875231
Row_Buffer_Locality_read = 0.875231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014534
Bank_Level_Parallism_Col = 1.010674
Bank_Level_Parallism_Ready = 1.000901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010674 

BW Util details:
bwutil = 0.011539 
total_CMD = 14997904 
util_bw = 173056 
Wasted_Col = 191551 
Wasted_Row = 126282 
Idle = 14507015 

BW Util Bottlenecks: 
RCDc_limit = 128383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64156 
rwq = 0 
CCDLc_limit_alone = 64156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943828 
Read = 43264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5414 
n_pre = 5398 
n_ref = 0 
n_req = 43264 
total_req = 43264 

Dual Bus Interface Util: 
issued_total_row = 10812 
issued_total_col = 43264 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.003606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0566292
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943828 n_act=5414 n_pre=5398 n_ref_event=0 n_req=43264 n_rd=43264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01154
n_activity=751676 dram_eff=0.2302
bk0: 2720a 14971533i bk1: 2720a 14971510i bk2: 2720a 14971489i bk3: 2720a 14971517i bk4: 2728a 14971455i bk5: 2728a 14971474i bk6: 2724a 14971481i bk7: 2724a 14971463i bk8: 2720a 14971531i bk9: 2720a 14971526i bk10: 2684a 14971724i bk11: 2684a 14971730i bk12: 2672a 14971946i bk13: 2672a 14971970i bk14: 2664a 14972092i bk15: 2664a 14972084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875231
Row_Buffer_Locality_read = 0.875231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013918
Bank_Level_Parallism_Col = 1.010314
Bank_Level_Parallism_Ready = 1.000901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010314 

BW Util details:
bwutil = 0.011539 
total_CMD = 14997904 
util_bw = 173056 
Wasted_Col = 191627 
Wasted_Row = 126460 
Idle = 14506761 

BW Util Bottlenecks: 
RCDc_limit = 128371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64187 
rwq = 0 
CCDLc_limit_alone = 64187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943828 
Read = 43264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5414 
n_pre = 5398 
n_ref = 0 
n_req = 43264 
total_req = 43264 

Dual Bus Interface Util: 
issued_total_row = 10812 
issued_total_col = 43264 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.003606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0566288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943862 n_act=5410 n_pre=5394 n_ref_event=0 n_req=43240 n_rd=43240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01153
n_activity=754864 dram_eff=0.2291
bk0: 2720a 14971604i bk1: 2720a 14971601i bk2: 2720a 14971615i bk3: 2720a 14971576i bk4: 2728a 14971519i bk5: 2728a 14971495i bk6: 2720a 14971535i bk7: 2720a 14971527i bk8: 2720a 14971502i bk9: 2720a 14971551i bk10: 2680a 14971811i bk11: 2680a 14971821i bk12: 2668a 14971991i bk13: 2668a 14971983i bk14: 2664a 14972095i bk15: 2664a 14972079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875254
Row_Buffer_Locality_read = 0.875254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009614
Bank_Level_Parallism_Col = 1.006904
Bank_Level_Parallism_Ready = 1.000578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006904 

BW Util details:
bwutil = 0.011532 
total_CMD = 14997904 
util_bw = 172960 
Wasted_Col = 192544 
Wasted_Row = 127196 
Idle = 14505204 

BW Util Bottlenecks: 
RCDc_limit = 128795 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64375 
rwq = 0 
CCDLc_limit_alone = 64375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943862 
Read = 43240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5410 
n_pre = 5394 
n_ref = 0 
n_req = 43240 
total_req = 43240 

Dual Bus Interface Util: 
issued_total_row = 10804 
issued_total_col = 43240 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.002883 
Either_Row_CoL_Bus_Util = 0.003603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000037 
queue_avg = 0.056548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0565482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943860 n_act=5410 n_pre=5394 n_ref_event=0 n_req=43240 n_rd=43240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01153
n_activity=753250 dram_eff=0.2296
bk0: 2720a 14971560i bk1: 2720a 14971569i bk2: 2720a 14971581i bk3: 2720a 14971583i bk4: 2728a 14971491i bk5: 2728a 14971514i bk6: 2720a 14971551i bk7: 2720a 14971515i bk8: 2720a 14971516i bk9: 2720a 14971484i bk10: 2680a 14971803i bk11: 2680a 14971756i bk12: 2668a 14971969i bk13: 2668a 14971984i bk14: 2664a 14972093i bk15: 2664a 14972110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875254
Row_Buffer_Locality_read = 0.875254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011085
Bank_Level_Parallism_Col = 1.008749
Bank_Level_Parallism_Ready = 1.000694
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008749 

BW Util details:
bwutil = 0.011532 
total_CMD = 14997904 
util_bw = 172960 
Wasted_Col = 191935 
Wasted_Row = 127185 
Idle = 14505824 

BW Util Bottlenecks: 
RCDc_limit = 128480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64269 
rwq = 0 
CCDLc_limit_alone = 64269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943860 
Read = 43240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5410 
n_pre = 5394 
n_ref = 0 
n_req = 43240 
total_req = 43240 

Dual Bus Interface Util: 
issued_total_row = 10804 
issued_total_col = 43240 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.002883 
Either_Row_CoL_Bus_Util = 0.003603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0565704
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943862 n_act=5410 n_pre=5394 n_ref_event=0 n_req=43240 n_rd=43240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01153
n_activity=750880 dram_eff=0.2303
bk0: 2720a 14971543i bk1: 2720a 14971553i bk2: 2720a 14971606i bk3: 2720a 14971625i bk4: 2728a 14971518i bk5: 2728a 14971517i bk6: 2720a 14971589i bk7: 2720a 14971551i bk8: 2720a 14971564i bk9: 2720a 14971538i bk10: 2680a 14971768i bk11: 2680a 14971743i bk12: 2668a 14971929i bk13: 2668a 14971950i bk14: 2664a 14972020i bk15: 2664a 14972092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875254
Row_Buffer_Locality_read = 0.875254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012690
Bank_Level_Parallism_Col = 1.008403
Bank_Level_Parallism_Ready = 1.000671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008403 

BW Util details:
bwutil = 0.011532 
total_CMD = 14997904 
util_bw = 172960 
Wasted_Col = 192083 
Wasted_Row = 126274 
Idle = 14506587 

BW Util Bottlenecks: 
RCDc_limit = 128626 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64242 
rwq = 0 
CCDLc_limit_alone = 64242 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943862 
Read = 43240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5410 
n_pre = 5394 
n_ref = 0 
n_req = 43240 
total_req = 43240 

Dual Bus Interface Util: 
issued_total_row = 10804 
issued_total_col = 43240 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.002883 
Either_Row_CoL_Bus_Util = 0.003603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000037 
queue_avg = 0.056552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0565524
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943860 n_act=5411 n_pre=5395 n_ref_event=0 n_req=43244 n_rd=43244 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01153
n_activity=755667 dram_eff=0.2289
bk0: 2720a 14971586i bk1: 2720a 14971561i bk2: 2720a 14971560i bk3: 2724a 14971508i bk4: 2728a 14971502i bk5: 2728a 14971443i bk6: 2720a 14971546i bk7: 2720a 14971504i bk8: 2720a 14971529i bk9: 2720a 14971531i bk10: 2680a 14971828i bk11: 2680a 14971825i bk12: 2668a 14971985i bk13: 2668a 14972072i bk14: 2664a 14972119i bk15: 2664a 14972088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875220
Row_Buffer_Locality_read = 0.875220
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009250
Bank_Level_Parallism_Col = 1.006835
Bank_Level_Parallism_Ready = 1.000439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006835 

BW Util details:
bwutil = 0.011533 
total_CMD = 14997904 
util_bw = 172976 
Wasted_Col = 192559 
Wasted_Row = 127364 
Idle = 14505005 

BW Util Bottlenecks: 
RCDc_limit = 128757 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64396 
rwq = 0 
CCDLc_limit_alone = 64396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943860 
Read = 43244 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5411 
n_pre = 5395 
n_ref = 0 
n_req = 43244 
total_req = 43244 

Dual Bus Interface Util: 
issued_total_row = 10806 
issued_total_col = 43244 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002883 
Either_Row_CoL_Bus_Util = 0.003603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000111 
queue_avg = 0.056555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0565551
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943850 n_act=5412 n_pre=5396 n_ref_event=0 n_req=43248 n_rd=43248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01153
n_activity=750823 dram_eff=0.2304
bk0: 2720a 14971532i bk1: 2720a 14971442i bk2: 2724a 14971498i bk3: 2724a 14971524i bk4: 2728a 14971460i bk5: 2728a 14971479i bk6: 2720a 14971547i bk7: 2720a 14971525i bk8: 2720a 14971557i bk9: 2720a 14971512i bk10: 2680a 14971788i bk11: 2680a 14971829i bk12: 2668a 14971976i bk13: 2668a 14971981i bk14: 2664a 14971990i bk15: 2664a 14972008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875185
Row_Buffer_Locality_read = 0.875185
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013965
Bank_Level_Parallism_Col = 1.010810
Bank_Level_Parallism_Ready = 1.001248
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010810 

BW Util details:
bwutil = 0.011534 
total_CMD = 14997904 
util_bw = 172992 
Wasted_Col = 191513 
Wasted_Row = 126553 
Idle = 14506846 

BW Util Bottlenecks: 
RCDc_limit = 128385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64103 
rwq = 0 
CCDLc_limit_alone = 64103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943850 
Read = 43248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5412 
n_pre = 5396 
n_ref = 0 
n_req = 43248 
total_req = 43248 

Dual Bus Interface Util: 
issued_total_row = 10808 
issued_total_col = 43248 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002884 
Either_Row_CoL_Bus_Util = 0.003604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000037 
queue_avg = 0.056602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0566022
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943852 n_act=5412 n_pre=5396 n_ref_event=0 n_req=43248 n_rd=43248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01153
n_activity=752691 dram_eff=0.2298
bk0: 2720a 14971574i bk1: 2720a 14971551i bk2: 2724a 14971476i bk3: 2724a 14971477i bk4: 2728a 14971485i bk5: 2728a 14971481i bk6: 2720a 14971521i bk7: 2720a 14971523i bk8: 2720a 14971524i bk9: 2720a 14971524i bk10: 2680a 14971809i bk11: 2680a 14971784i bk12: 2668a 14971967i bk13: 2668a 14972027i bk14: 2664a 14972087i bk15: 2664a 14972061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875185
Row_Buffer_Locality_read = 0.875185
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012966
Bank_Level_Parallism_Col = 1.009766
Bank_Level_Parallism_Ready = 1.000786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009766 

BW Util details:
bwutil = 0.011534 
total_CMD = 14997904 
util_bw = 172992 
Wasted_Col = 191757 
Wasted_Row = 126676 
Idle = 14506479 

BW Util Bottlenecks: 
RCDc_limit = 128443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64234 
rwq = 0 
CCDLc_limit_alone = 64234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943852 
Read = 43248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5412 
n_pre = 5396 
n_ref = 0 
n_req = 43248 
total_req = 43248 

Dual Bus Interface Util: 
issued_total_row = 10808 
issued_total_col = 43248 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002884 
Either_Row_CoL_Bus_Util = 0.003604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000074 
queue_avg = 0.056585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.056585
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943849 n_act=5412 n_pre=5396 n_ref_event=0 n_req=43248 n_rd=43248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01153
n_activity=756434 dram_eff=0.2287
bk0: 2720a 14971607i bk1: 2720a 14971594i bk2: 2724a 14971517i bk3: 2724a 14971510i bk4: 2728a 14971491i bk5: 2728a 14971504i bk6: 2720a 14971551i bk7: 2720a 14971536i bk8: 2720a 14971516i bk9: 2720a 14971542i bk10: 2680a 14971787i bk11: 2680a 14971788i bk12: 2668a 14971983i bk13: 2668a 14972034i bk14: 2664a 14972106i bk15: 2664a 14972130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875185
Row_Buffer_Locality_read = 0.875185
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008568
Bank_Level_Parallism_Col = 1.005830
Bank_Level_Parallism_Ready = 1.000532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005830 

BW Util details:
bwutil = 0.011534 
total_CMD = 14997904 
util_bw = 172992 
Wasted_Col = 192885 
Wasted_Row = 127450 
Idle = 14504577 

BW Util Bottlenecks: 
RCDc_limit = 128973 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64490 
rwq = 0 
CCDLc_limit_alone = 64490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943849 
Read = 43248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5412 
n_pre = 5396 
n_ref = 0 
n_req = 43248 
total_req = 43248 

Dual Bus Interface Util: 
issued_total_row = 10808 
issued_total_col = 43248 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002884 
Either_Row_CoL_Bus_Util = 0.003604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000018 
queue_avg = 0.056564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.056564
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14997904 n_nop=14943851 n_act=5412 n_pre=5396 n_ref_event=0 n_req=43248 n_rd=43248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01153
n_activity=751722 dram_eff=0.2301
bk0: 2720a 14971519i bk1: 2720a 14971522i bk2: 2724a 14971494i bk3: 2724a 14971443i bk4: 2728a 14971406i bk5: 2728a 14971419i bk6: 2720a 14971502i bk7: 2720a 14971477i bk8: 2720a 14971507i bk9: 2720a 14971516i bk10: 2680a 14971817i bk11: 2680a 14971802i bk12: 2668a 14972005i bk13: 2668a 14972010i bk14: 2664a 14972084i bk15: 2664a 14972085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875185
Row_Buffer_Locality_read = 0.875185
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013726
Bank_Level_Parallism_Col = 1.010835
Bank_Level_Parallism_Ready = 1.001179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010835 

BW Util details:
bwutil = 0.011534 
total_CMD = 14997904 
util_bw = 172992 
Wasted_Col = 191543 
Wasted_Row = 126668 
Idle = 14506701 

BW Util Bottlenecks: 
RCDc_limit = 128468 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64072 
rwq = 0 
CCDLc_limit_alone = 64072 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14997904 
n_nop = 14943851 
Read = 43248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5412 
n_pre = 5396 
n_ref = 0 
n_req = 43248 
total_req = 43248 

Dual Bus Interface Util: 
issued_total_row = 10808 
issued_total_col = 43248 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.002884 
Either_Row_CoL_Bus_Util = 0.003604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000056 
queue_avg = 0.056605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0566052

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22360, Miss = 21632, Miss_rate = 0.967, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 22360, Miss = 21632, Miss_rate = 0.967, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 22360, Miss = 21632, Miss_rate = 0.967, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 22360, Miss = 21632, Miss_rate = 0.967, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 22360, Miss = 21632, Miss_rate = 0.967, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 22360, Miss = 21632, Miss_rate = 0.967, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[6]: Access = 22360, Miss = 21632, Miss_rate = 0.967, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 22360, Miss = 21632, Miss_rate = 0.967, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 22100, Miss = 21620, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 22100, Miss = 21620, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 22100, Miss = 21620, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 22100, Miss = 21620, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 22100, Miss = 21620, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 22100, Miss = 21620, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 22100, Miss = 21620, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[19]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[22]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 22100, Miss = 21624, Miss_rate = 0.978, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 532480
L2_total_cache_misses = 519012
L2_total_cache_miss_rate = 0.9747
L2_total_cache_pending_hits = 180
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 389259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 180
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 532480
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=532480
icnt_total_pkts_simt_to_mem=532480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 532480
Req_Network_cycles = 5848348
Req_Network_injected_packets_per_cycle =       0.0910 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0006
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0038

Reply_Network_injected_packets_num = 532480
Reply_Network_cycles = 5848348
Reply_Network_injected_packets_per_cycle =        0.0910
Reply_Network_conflicts_per_cycle =        0.0035
Reply_Network_conflicts_per_cycle_util =       0.0389
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0910
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 49 sec (409 sec)
gpgpu_simulation_rate = 233678 (inst/sec)
gpgpu_simulation_rate = 14299 (cycle/sec)
gpgpu_silicon_slowdown = 95461x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
