Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/TEMP.CS152A-01.000/Desktop/project/lab1/signitest_isim_beh.exe -prj C:/Users/TEMP.CS152A-01.000/Desktop/project/lab1/signitest_beh.prj work.signitest work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/TEMP.CS152A-01.000/Desktop/project/lab1/signi.v" into library work
Analyzing Verilog file "C:/Users/TEMP.CS152A-01.000/Desktop/project/lab1/signitest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module priority_encoder
Compiling module signi
Compiling module signitest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/TEMP.CS152A-01.000/Desktop/project/lab1/signitest_isim_beh.exe
Fuse Memory Usage: 26960 KB
Fuse CPU Usage: 561 ms
