

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 17:56:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       simple_optimizada_parada
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.090|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    6|  3076|    6|  3076|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    3|  2049|         2|          2|          1| 1 ~ 1024 |    yes   |
        |- Loop 2  |    5|  3074|         3|          3|          1| 1 ~ 1024 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    108|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|      93|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      93|    218|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_178_p2                   |     +    |      0|  0|  13|          11|           1|
    |i_fu_244_p2                     |     +    |      0|  0|  13|          11|           1|
    |and_ln23_fu_269_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_213_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op38_write_state4  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln18_fu_238_p2             |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln28_fu_172_p2             |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln879_1_fu_203_p2          |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_2_fu_264_p2          |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_3_fu_208_p2          |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_fu_259_p2            |   icmp   |      0|  0|  13|          11|          11|
    |or_ln37_fu_233_p2               |    or    |      0|  0|   2|           1|           1|
    |xor_ln37_fu_227_p2              |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 108|          77|          60|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |i1_0_reg_135      |   9|          2|   11|         22|
    |i_0_reg_146       |   9|          2|   11|         22|
    |result_V_V_blk_n  |   9|          2|    1|          2|
    |result_V_V_din    |  21|          4|   11|         44|
    |tree_V_address0   |  15|          3|   10|         30|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         23|   45|        130|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |and_ln33_reg_327      |   1|   0|    1|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |flag_0_fu_84          |   1|   0|    1|          0|
    |i1_0_reg_135          |  11|   0|   11|          0|
    |i_0_reg_146           |  11|   0|   11|          0|
    |i_1_reg_312           |  11|   0|   11|          0|
    |i_reg_343             |  11|   0|   11|          0|
    |icmp_ln18_reg_339     |   1|   0|    1|          0|
    |icmp_ln28_reg_308     |   1|   0|    1|          0|
    |icmp_ln879_1_reg_322  |   1|   0|    1|          0|
    |tmp_V_1_reg_331       |  11|   0|   11|          0|
    |valor_V_reg_353       |  24|   0|   24|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  93|   0|   93|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|tree_V_address0    | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce0         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_q0          |  in |   24|  ap_memory |     tree_V     |     array    |
|nodo_V             |  in |   11|   ap_none  |     nodo_V     |    scalar    |
|relationship_V     |  in |    2|   ap_none  | relationship_V |    scalar    |
|fatherSearch       |  in |    1|   ap_none  |  fatherSearch  |    scalar    |
|result_V_V_din     | out |   11|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |   result_V_V   |    pointer   |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 2, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 
6 --> 7 
7 --> 8 9 6 
8 --> 5 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str20, [1 x i8]* @p_str21, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str22, [1 x i8]* @p_str23)"   --->   Operation 10 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 11 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 12 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 13 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %.preheader223.preheader, label %.preheader.preheader" [cam_simple/cam.cpp:17]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%flag_0 = alloca i1"   --->   Operation 15 'alloca' 'flag_0' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_0" [cam_simple/cam.cpp:28]   --->   Operation 16 'store' <Predicate = (!fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:28]   --->   Operation 17 'br' <Predicate = (!fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader223" [cam_simple/cam.cpp:18]   --->   Operation 18 'br' <Predicate = (fatherSearch_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ %i_1, %hls_label_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 19 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln28 = icmp eq i11 %i1_0, -1024" [cam_simple/cam.cpp:28]   --->   Operation 20 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1024, i64 512)"   --->   Operation 21 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i1_0, 1" [cam_simple/cam.cpp:28]   --->   Operation 22 'add' 'i_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.loopexit, label %hls_label_1_begin" [cam_simple/cam.cpp:28]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i11 %i1_0 to i64" [cam_simple/cam.cpp:30]   --->   Operation 24 'zext' 'zext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln30" [cam_simple/cam.cpp:30]   --->   Operation 25 'getelementptr' 'tree_V_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:30]   --->   Operation 26 'load' 'valor_V_1' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [cam_simple/cam.cpp:28]   --->   Operation 27 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cam_simple/cam.cpp:29]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:30]   --->   Operation 29 'load' 'valor_V_1' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%node_relation_V_1 = trunc i24 %valor_V_1 to i2" [cam_simple/cam.cpp:31]   --->   Operation 30 'trunc' 'node_relation_V_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%compare_node_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:32]   --->   Operation 31 'partselect' 'compare_node_V_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %compare_node_V_1, %nodo_V_read" [cam_simple/cam.cpp:33]   --->   Operation 32 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln28)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.95ns)   --->   "%icmp_ln879_3 = icmp eq i2 %node_relation_V_1, %relationship_V_read" [cam_simple/cam.cpp:33]   --->   Operation 33 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln28)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.97ns)   --->   "%and_ln33 = and i1 %icmp_ln879_1, %icmp_ln879_3" [cam_simple/cam.cpp:33]   --->   Operation 34 'and' 'and_ln33' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %and_ln33, label %2, label %._crit_edge225" [cam_simple/cam.cpp:33]   --->   Operation 35 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:34]   --->   Operation 36 'partselect' 'tmp_V_1' <Predicate = (!icmp_ln28 & and_ln33)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "store i1 true, i1* %flag_0" [cam_simple/cam.cpp:36]   --->   Operation 37 'store' <Predicate = (!icmp_ln28 & and_ln33)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_simple/cam.cpp:34]   --->   Operation 38 'write' <Predicate = (!icmp_ln28 & and_ln33)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge225" [cam_simple/cam.cpp:36]   --->   Operation 39 'br' <Predicate = (!icmp_ln28 & and_ln33)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%flag_0_load = load i1* %flag_0" [cam_simple/cam.cpp:37]   --->   Operation 40 'load' 'flag_0_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln37)   --->   "%xor_ln37 = xor i1 %flag_0_load, true" [cam_simple/cam.cpp:37]   --->   Operation 41 'xor' 'xor_ln37' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln37 = or i1 %icmp_ln879_1, %xor_ln37" [cam_simple/cam.cpp:37]   --->   Operation 42 'or' 'or_ln37' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %or_ln37, label %hls_label_1_end, label %.loopexit" [cam_simple/cam.cpp:37]   --->   Operation 43 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)" [cam_simple/cam.cpp:38]   --->   Operation 44 'specregionend' 'empty_8' <Predicate = (!icmp_ln28 & or_ln37)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:28]   --->   Operation 45 'br' <Predicate = (!icmp_ln28 & or_ln37)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 46 'br' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:40]   --->   Operation 47 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [cam_simple/cam.cpp:41]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 3.25>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ %i, %hls_label_0_end ], [ 0, %.preheader223.preheader ]"   --->   Operation 49 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.88ns)   --->   "%icmp_ln18 = icmp eq i11 %i_0, -1024" [cam_simple/cam.cpp:18]   --->   Operation 50 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1024, i64 512)"   --->   Operation 51 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [cam_simple/cam.cpp:18]   --->   Operation 52 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.loopexit222.loopexit, label %hls_label_0_begin" [cam_simple/cam.cpp:18]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i11 %i_0 to i64" [cam_simple/cam.cpp:20]   --->   Operation 54 'zext' 'zext_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln20" [cam_simple/cam.cpp:20]   --->   Operation 55 'getelementptr' 'tree_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:20]   --->   Operation 56 'load' 'valor_V' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 7 <SV = 2> <Delay = 6.11>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [cam_simple/cam.cpp:18]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cam_simple/cam.cpp:19]   --->   Operation 58 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 59 [1/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:20]   --->   Operation 59 'load' 'valor_V' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%node_relation_V = trunc i24 %valor_V to i2" [cam_simple/cam.cpp:21]   --->   Operation 60 'trunc' 'node_relation_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%compare_node_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 2, i32 12)" [cam_simple/cam.cpp:22]   --->   Operation 61 'partselect' 'compare_node_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %compare_node_V, %nodo_V_read" [cam_simple/cam.cpp:23]   --->   Operation 62 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln18)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.95ns)   --->   "%icmp_ln879_2 = icmp eq i2 %node_relation_V, %relationship_V_read" [cam_simple/cam.cpp:23]   --->   Operation 63 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln18)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln23 = and i1 %icmp_ln879, %icmp_ln879_2" [cam_simple/cam.cpp:23]   --->   Operation 64 'and' 'and_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %and_ln23, label %1, label %hls_label_0_end" [cam_simple/cam.cpp:23]   --->   Operation 65 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [cam_simple/cam.cpp:26]   --->   Operation 66 'specregionend' 'empty_6' <Predicate = (!icmp_ln18 & !and_ln23)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader223" [cam_simple/cam.cpp:18]   --->   Operation 67 'br' <Predicate = (!icmp_ln18 & !and_ln23)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.63>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 13, i32 23)" [cam_simple/cam.cpp:23]   --->   Operation 68 'partselect' 'tmp_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_simple/cam.cpp:23]   --->   Operation 69 'write' <Predicate = (!icmp_ln18)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit222" [cam_simple/cam.cpp:24]   --->   Operation 70 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [cam_simple/cam.cpp:27]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit222"   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relationship_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fatherSearch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 0000000000]
fatherSearch_read   (read             ) [ 0111111111]
relationship_V_read (read             ) [ 0011101100]
nodo_V_read         (read             ) [ 0011101100]
br_ln17             (br               ) [ 0000000000]
flag_0              (alloca           ) [ 0111100000]
store_ln28          (store            ) [ 0000000000]
br_ln28             (br               ) [ 0111100000]
br_ln18             (br               ) [ 0100001100]
i1_0                (phi              ) [ 0010000000]
icmp_ln28           (icmp             ) [ 0011100000]
empty_7             (speclooptripcount) [ 0000000000]
i_1                 (add              ) [ 0111100000]
br_ln28             (br               ) [ 0000000000]
zext_ln30           (zext             ) [ 0000000000]
tree_V_addr_1       (getelementptr    ) [ 0001000000]
tmp_1               (specregionbegin  ) [ 0000100000]
specpipeline_ln29   (specpipeline     ) [ 0000000000]
valor_V_1           (load             ) [ 0000000000]
node_relation_V_1   (trunc            ) [ 0000000000]
compare_node_V_1    (partselect       ) [ 0000000000]
icmp_ln879_1        (icmp             ) [ 0000100000]
icmp_ln879_3        (icmp             ) [ 0000000000]
and_ln33            (and              ) [ 0011100000]
br_ln33             (br               ) [ 0000000000]
tmp_V_1             (partselect       ) [ 0000100000]
store_ln36          (store            ) [ 0000000000]
write_ln34          (write            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
flag_0_load         (load             ) [ 0000000000]
xor_ln37            (xor              ) [ 0000000000]
or_ln37             (or               ) [ 0011100000]
br_ln37             (br               ) [ 0000000000]
empty_8             (specregionend    ) [ 0000000000]
br_ln28             (br               ) [ 0111100000]
br_ln0              (br               ) [ 0000000000]
write_ln40          (write            ) [ 0000000000]
ret_ln41            (ret              ) [ 0000000000]
i_0                 (phi              ) [ 0000001000]
icmp_ln18           (icmp             ) [ 0000001111]
empty_5             (speclooptripcount) [ 0000000000]
i                   (add              ) [ 0100001100]
br_ln18             (br               ) [ 0000000000]
zext_ln20           (zext             ) [ 0000000000]
tree_V_addr         (getelementptr    ) [ 0000000100]
tmp                 (specregionbegin  ) [ 0000000000]
specpipeline_ln19   (specpipeline     ) [ 0000000000]
valor_V             (load             ) [ 0000000011]
node_relation_V     (trunc            ) [ 0000000000]
compare_node_V      (partselect       ) [ 0000000000]
icmp_ln879          (icmp             ) [ 0000000000]
icmp_ln879_2        (icmp             ) [ 0000000000]
and_ln23            (and              ) [ 0000001100]
br_ln23             (br               ) [ 0000000000]
empty_6             (specregionend    ) [ 0000000000]
br_ln18             (br               ) [ 0100001100]
tmp_V               (partselect       ) [ 0000000000]
write_ln23          (write            ) [ 0000000000]
br_ln24             (br               ) [ 0000000000]
br_ln27             (br               ) [ 0000000000]
br_ln0              (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="relationship_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fatherSearch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="flag_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flag_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="fatherSearch_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="relationship_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="nodo_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/4 write_ln40/5 write_ln23/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tree_V_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valor_V_1/2 valor_V/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tree_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="24" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/6 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i1_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="1"/>
<pin id="137" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i1_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="1"/>
<pin id="148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="24" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="5" slack="0"/>
<pin id="162" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/3 compare_node_V/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln28_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln28_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln30_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="node_relation_V_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="node_relation_V_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="compare_node_V_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_V_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln879_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="11" slack="2"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln879_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="2"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln33_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln36_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="2"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="flag_0_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="3"/>
<pin id="226" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flag_0_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xor_ln37_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln37_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln18_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln20_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="node_relation_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="24" slack="0"/>
<pin id="257" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="node_relation_V/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln879_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="11" slack="2"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln879_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="2"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln23_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="24" slack="1"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="285" class="1005" name="fatherSearch_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fatherSearch_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="relationship_V_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="2"/>
<pin id="291" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="relationship_V_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="nodo_V_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="2"/>
<pin id="297" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="nodo_V_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="flag_0_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="flag_0 "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln28_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tree_V_addr_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="1"/>
<pin id="319" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln879_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="and_ln33_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln33 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_V_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln18_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="348" class="1005" name="tree_V_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="valor_V_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="1"/>
<pin id="355" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="valor_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="78" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="121" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="74" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="139" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="139" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="139" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="192"><net_src comp="121" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="121" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="72" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="189" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="203" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="76" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="150" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="150" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="150" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="258"><net_src comp="121" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="157" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="259" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="284"><net_src comp="275" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="288"><net_src comp="88" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="94" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="298"><net_src comp="100" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="304"><net_src comp="84" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="311"><net_src comp="172" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="178" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="320"><net_src comp="114" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="325"><net_src comp="203" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="330"><net_src comp="213" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="157" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="342"><net_src comp="238" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="244" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="351"><net_src comp="127" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="356"><net_src comp="121" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="275" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tree_V | {}
	Port: result_V_V | {4 5 8 }
 - Input state : 
	Port: busqueda_cam : tree_V | {2 3 6 7 }
	Port: busqueda_cam : nodo_V | {1 }
	Port: busqueda_cam : relationship_V | {1 }
	Port: busqueda_cam : fatherSearch | {1 }
	Port: busqueda_cam : result_V_V | {}
  - Chain level:
	State 1
		store_ln28 : 1
	State 2
		icmp_ln28 : 1
		i_1 : 1
		br_ln28 : 2
		zext_ln30 : 1
		tree_V_addr_1 : 2
		valor_V_1 : 3
	State 3
		node_relation_V_1 : 1
		compare_node_V_1 : 1
		icmp_ln879_1 : 2
		icmp_ln879_3 : 2
		and_ln33 : 3
		br_ln33 : 3
		tmp_V_1 : 1
	State 4
		xor_ln37 : 1
		or_ln37 : 1
		br_ln37 : 1
	State 5
	State 6
		icmp_ln18 : 1
		i : 1
		br_ln18 : 2
		zext_ln20 : 1
		tree_V_addr : 2
		valor_V : 3
	State 7
		node_relation_V : 1
		compare_node_V : 1
		icmp_ln879 : 2
		icmp_ln879_2 : 2
		and_ln23 : 3
		br_ln23 : 3
		empty_6 : 1
	State 8
		write_ln23 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln28_fu_172        |    0    |    13   |
|          |       icmp_ln879_1_fu_203      |    0    |    13   |
|   icmp   |       icmp_ln879_3_fu_208      |    0    |    8    |
|          |        icmp_ln18_fu_238        |    0    |    13   |
|          |        icmp_ln879_fu_259       |    0    |    13   |
|          |       icmp_ln879_2_fu_264      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    add   |           i_1_fu_178           |    0    |    13   |
|          |            i_fu_244            |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln33_fu_213        |    0    |    2    |
|          |         and_ln23_fu_269        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln37_fu_227        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln37_fu_233         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  fatherSearch_read_read_fu_88  |    0    |    0    |
|   read   | relationship_V_read_read_fu_94 |    0    |    0    |
|          |     nodo_V_read_read_fu_100    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |        grp_write_fu_106        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_157           |    0    |    0    |
|partselect|     compare_node_V_1_fu_193    |    0    |    0    |
|          |          tmp_V_fu_275          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln30_fu_184        |    0    |    0    |
|          |        zext_ln20_fu_250        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |    node_relation_V_1_fu_189    |    0    |    0    |
|          |     node_relation_V_fu_255     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   102   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      and_ln33_reg_327     |    1   |
| fatherSearch_read_reg_285 |    1   |
|       flag_0_reg_301      |    1   |
|        i1_0_reg_135       |   11   |
|        i_0_reg_146        |   11   |
|        i_1_reg_312        |   11   |
|         i_reg_343         |   11   |
|     icmp_ln18_reg_339     |    1   |
|     icmp_ln28_reg_308     |    1   |
|    icmp_ln879_1_reg_322   |    1   |
|    nodo_V_read_reg_295    |   11   |
|relationship_V_read_reg_289|    2   |
|      tmp_V_1_reg_331      |   11   |
|   tree_V_addr_1_reg_317   |   10   |
|    tree_V_addr_reg_348    |   10   |
|      valor_V_reg_353      |   24   |
+---------------------------+--------+
|           Total           |   118  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_106 |  p2  |   3  |  11  |   33   ||    15   |
| grp_access_fu_121 |  p0  |   4  |  10  |   40   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   73   || 3.67525 ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   102  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   118  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   118  |   138  |
+-----------+--------+--------+--------+
