<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/ProcAltCtrl.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab2_proc</a> - ProcAltCtrl.v<span style="font-size: 80%;"> (source / <a href="ProcAltCtrl.v.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">89.9&nbsp;%</td>
            <td class="headerCovTableEntry">296</td>
            <td class="headerCovTableEntry">266</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-10-17 14:36:14</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : `ifndef LAB2_PROC_PROC_ALT_CTRL_V</span>
<span id="L2"><span class="lineNum">       2</span>              : `define LAB2_PROC_PROC_ALT_CTRL_V</span>
<span id="L3"><span class="lineNum">       3</span>              : </span>
<span id="L4"><span class="lineNum">       4</span>              : `include &quot;vc/trace.v&quot;</span>
<span id="L5"><span class="lineNum">       5</span>              : `include &quot;tinyrv2_encoding.v&quot;</span>
<span id="L6"><span class="lineNum">       6</span>              : </span>
<span id="L7"><span class="lineNum">       7</span>              : </span>
<span id="L8"><span class="lineNum">       8</span>              : module lab2_proc_ProcAltCtrl</span>
<span id="L9"><span class="lineNum">       9</span>              : (</span>
<span id="L10"><span class="lineNum">      10</span> <span class="tlaGNC tlaBgGNC">       29302 :   input  logic        clk,</span></span>
<span id="L11"><span class="lineNum">      11</span> <span class="tlaGNC">          42 :   input  logic        reset,</span></span>
<span id="L12"><span class="lineNum">      12</span>              : </span>
<span id="L13"><span class="lineNum">      13</span>              :   // Instruction Memory Port</span>
<span id="L14"><span class="lineNum">      14</span> <span class="tlaGNC">       10574 :   output logic        imem_reqstream_val,                         // Request Message to Instruction Memory Valid Signal</span></span>
<span id="L15"><span class="lineNum">      15</span> <span class="tlaUNC tlaBgUNC">           0 :   input  logic        imem_reqstream_rdy,                         // Instruction Memory Ready Signal</span></span>
<span id="L16"><span class="lineNum">      16</span> <span class="tlaGNC tlaBgGNC">        9220 :   input  logic        imem_respstream_val,                        // Instruction Memory Response Message Valid Signal</span></span>
<span id="L17"><span class="lineNum">      17</span> <span class="tlaGNC">       10532 :   output logic        imem_respstream_rdy,                        // Processor Ready to Receive Instruction Signal</span></span>
<span id="L18"><span class="lineNum">      18</span> <span class="tlaGNC">        1862 :   output logic        imem_respstream_drop,                       // Drop Instruction Signal</span></span>
<span id="L19"><span class="lineNum">      19</span>              : </span>
<span id="L20"><span class="lineNum">      20</span>              :   // Data Memory Port</span>
<span id="L21"><span class="lineNum">      21</span> <span class="tlaGNC">        1148 :   output logic        dmem_reqstream_val,                         // Request Message to Data Memory Valid Signal         </span></span>
<span id="L22"><span class="lineNum">      22</span> <span class="tlaGNC">         628 :   input  logic        dmem_reqstream_rdy,                         // Data Memory Ready Signal</span></span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaGNC">        1132 :   input  logic        dmem_respstream_val,                        // Data Memory Response Message Valid Signal</span></span>
<span id="L24"><span class="lineNum">      24</span> <span class="tlaGNC">        1132 :   output logic        dmem_respstream_rdy,                        // Processor Ready to Receive Data Signal</span></span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaUNC tlaBgUNC">           0 :   output logic [2:0]  dmem_reqstream_msg_type,                    // Data Operation Type of Request Message</span></span>
<span id="L26"><span class="lineNum">      26</span>              : </span>
<span id="L27"><span class="lineNum">      27</span>              :   // mngr communication port</span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaGNC tlaBgGNC">         196 :   input  logic        mngr2proc_val,                              // Mngr2Proc Message Valid Signal</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC">         196 :   output logic        mngr2proc_rdy,                              // Processor Ready to Receive Mngr Message Signal</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC">          80 :   output logic        proc2mngr_val,                              // Proc2mngr Message Valid Signal</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaGNC">          60 :   input  logic        proc2mngr_rdy,                              // Mngr Ready to Receive Proc Message Signal </span></span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              :   // multiplier communication port</span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaGNC">           2 :   output logic        IntMulAlt_reqstream_val,                    // Request Message to Multiplier Valid Signal</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC">           2 :   input  logic        IntMulAlt_reqstream_rdy,                    // Multiplier Ready Signal</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC">           2 :   input  logic        IntMulAlt_respstream_val,                   // Multiplier Response Message Valid Signal</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">         306 :   output logic        IntMulAlt_respstream_rdy,                   // Processor Ready to Receive Multiplier Message Signal</span></span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span>              :   // control signals (ctrl-&gt;dpath)</span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC">       10532 :   output logic        reg_en_F,                                   // Register Enable of F Stage</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC">           8 :   output logic [1:0]  pc_sel_F,                                   // PC redirection Select Mux Signal</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">         624 :   output logic        reg_en_D,                                   // Register Enable of D Stage</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC">        1842 :   output logic [1:0]  op1_byp_sel_D,                              // Operand 1 Bypass Mux Signal</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaGNC">         490 :   output logic [1:0]  op2_byp_sel_D,                              // Operand 2 Bypass Mux Signal</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC">           2 :   output logic        op1_sel_D,                                  // Operand 1 Select Mux Signal</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC">         188 :   output logic [1:0]  op2_sel_D,                                  // Operand 2 Select Mux Signal</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaUNC tlaBgUNC">           0 :   output logic [1:0]  csrr_sel_D,                                 // CSRR Select Signal</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC tlaBgGNC">          10 :   output logic [2:0]  imm_type_D,                                 // Immediate Type</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC">         306 :   output logic        reg_en_X,                                   // Register Enable of X Stage</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC">         230 :   output logic [3:0]  alu_fn_X,                                   // Alu Function Signal</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">           2 :   output logic [1:0]  ex_result_sel_X,                            // Execuation Result Select Mux Signal </span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaGNC">         918 :   output logic        reg_en_M,                                   // Register Enable of M Stage</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaGNC">         362 :   output logic        wb_result_sel_M,                            // Register File Write Result Select</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaUNC tlaBgUNC">           0 :   output logic        reg_en_W,                                   // Register Enable of W Stage</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaGNC tlaBgGNC">         732 :   output logic [4:0]  rf_waddr_W,                                 // Register File Write Address</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC">        5212 :   output logic        rf_wen_W,                                   // Register File Write Enable</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC tlaBgUNC">           0 :   output logic        stats_en_wen_W,                             // Execuation Result Select Mux Signal</span></span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span>              :   // status signals (dpath-&gt;ctrl)</span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC tlaBgGNC">           4 :   input  logic [31:0] inst_D,                                     // Instruction to Decode</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaGNC">        7750 :   input  logic        br_cond_eq_X,                               // Branch conition equal signal</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">        2234 :   input  logic        br_cond_lt_X,                               // Branch conition less than signal</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">        2486 :   input  logic        br_cond_ltu_X,                              // Branch conition less than unsigned int signal</span></span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              :   // extra ports</span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC">        9133 :   output logic        commit_inst</span></span>
<span id="L67"><span class="lineNum">      67</span>              : );</span>
<span id="L68"><span class="lineNum">      68</span>              : </span>
<span id="L69"><span class="lineNum">      69</span>              : //------------- val, stall, and squash variable -------------</span>
<span id="L70"><span class="lineNum">      70</span>              : </span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaGNC">          42 :   logic val_F;                                                  // Valid Signal for Instruction in F stage</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaGNC">        8787 :   logic val_D;                                                  // Valid Signal for Instruction in D stage</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaGNC">        8863 :   logic val_X;                                                  // Valid Signal for Instruction in X stage</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaGNC">        8836 :   logic val_M;                                                  // Valid Signal for Instruction in M stage</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC">        9133 :   logic val_W;                                                  // Valid Signal for Instruction in W stage</span></span>
<span id="L76"><span class="lineNum">      76</span>              : </span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaGNC">        9262 :   logic ostall_F;                                               // ostall due to imem_respstream_val</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC">         122 :   logic ostall_D;                                               // ostall due to mngr2proc_val or other hazards or IntMulAlt_respstream_rdy</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC">         166 :   logic ostall_X;                                               // ostall due to dmem_reqstream_rdy</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaGNC">         918 :   logic ostall_M;                                               // ostall due to dmem_respstream_val</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC tlaBgUNC">           0 :   logic ostall_W;                                               // ostall due to proc2mngr_rdy</span></span>
<span id="L82"><span class="lineNum">      82</span>              : </span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaGNC tlaBgGNC">        9414 :   logic stall_F;                                                // Final stall signal of F stage</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC">         624 :   logic stall_D;                                                // Final stall signal of D stage</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaGNC">         306 :   logic stall_X;                                                // Final stall signal of X stage</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaGNC">         918 :   logic stall_M;                                                // Final stall signal of M stage</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaUNC tlaBgUNC">           0 :   logic stall_W;                                                // Final stall signal of W stage</span></span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaGNC tlaBgGNC">           4 :   logic osquash_D;                                              // osquash due to unconditional jumps</span></span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaGNC">        1858 :   logic osquash_X;                                              // osquash due to taken branches</span></span>
<span id="L91"><span class="lineNum">      91</span>              : </span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaGNC">        1862 :   logic squash_F;                                               // Final squash signal of F stage</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaGNC">         448 :   logic squash_D;                                               // Final squash signal of D stage</span></span>
<span id="L94"><span class="lineNum">      94</span>              : </span>
<span id="L95"><span class="lineNum">      95</span>              : </span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span>              : //----------------------------------------------------------------------</span>
<span id="L98"><span class="lineNum">      98</span>              : // F stage</span>
<span id="L99"><span class="lineNum">      99</span>              : //----------------------------------------------------------------------</span>
<span id="L100"><span class="lineNum">     100</span>              : </span>
<span id="L101"><span class="lineNum">     101</span>              : // ------------- Register enable and Mux Select logic -------------</span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span>              :   // Enable Registers if no stall or if there is a squash happens in F stage</span>
<span id="L104"><span class="lineNum">     104</span>              :   assign reg_en_F = !stall_F || squash_F;</span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span>              :   // Valid Signal for Instruction in F stage should be true if it's not resetting</span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaGNC">       14630 :   always_ff @( posedge clk ) begin</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaGNC">         546 :     if ( reset )</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaGNC">         546 :       val_F &lt;= 1'b0;</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaGNC">        6937 :     else if ( reg_en_F )</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC">        6937 :       val_F &lt;= 1'b1;</span></span>
<span id="L112"><span class="lineNum">     112</span>              :   end</span>
<span id="L113"><span class="lineNum">     113</span>              : </span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaGNC">           4 :   logic       pc_redirect_D;                                    // PC Redirection Signal Generated in D stage                  </span></span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaGNC">        1858 :   logic       pc_redirect_X;                                    // PC Redirection Signal Generated in X stage</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaGNC">           4 :   logic [1:0] pc_sel_D;                                         // PC redirection Select Mux Signal Generated in D stage  </span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC">           4 :   logic [1:0] pc_sel_X;                                         // PC redirection Select Mux Signal Generated in X stage  </span></span>
<span id="L119"><span class="lineNum">     119</span>              : </span>
<span id="L120"><span class="lineNum">     120</span>              :   // PC Select Logic</span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaUNC tlaBgUNC">           0 :   always_comb begin</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC tlaBgGNC">         929 :     if ( pc_redirect_X )                                        // If PC Jumps in X stage or a branch is taken in X stage</span></span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaGNC">         929 :       pc_sel_F = pc_sel_X;                                      // Use PC Address Calculated in X stage</span></span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaGNC">           2 :     else if ( pc_redirect_D )                                   // If PC Jumps in D stage</span></span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaGNC">           2 :       pc_sel_F = pc_sel_D;                                      // Use PC Address Calculated in D stage</span></span>
<span id="L126"><span class="lineNum">     126</span>              :     else</span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaGNC">       13699 :       pc_sel_F = 2'b0;                                          // Use PC + 4</span></span>
<span id="L128"><span class="lineNum">     128</span>              :   end;;</span>
<span id="L129"><span class="lineNum">     129</span>              : </span>
<span id="L130"><span class="lineNum">     130</span>              : </span>
<span id="L131"><span class="lineNum">     131</span>              : // ------------- ostall and osquash in F -------------</span>
<span id="L132"><span class="lineNum">     132</span>              : </span>
<span id="L133"><span class="lineNum">     133</span>              :   // ostall due to the imem response not valid.</span>
<span id="L134"><span class="lineNum">     134</span>              :   assign ostall_F = val_F &amp;&amp; !imem_respstream_val;</span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span>              :   // Final stall signal of F stage</span>
<span id="L137"><span class="lineNum">     137</span>              :   assign stall_F  = val_F &amp;&amp; ( ostall_F  || ostall_D || ostall_X || ostall_M || ostall_W );</span>
<span id="L138"><span class="lineNum">     138</span>              : </span>
<span id="L139"><span class="lineNum">     139</span>              :   // Final squash signal of F stage</span>
<span id="L140"><span class="lineNum">     140</span>              :   assign squash_F = val_F &amp;&amp; ( osquash_D || osquash_X );</span>
<span id="L141"><span class="lineNum">     141</span>              : </span>
<span id="L142"><span class="lineNum">     142</span>              :   // Drop instruction if squash</span>
<span id="L143"><span class="lineNum">     143</span>              :   assign imem_respstream_drop = squash_F;</span>
<span id="L144"><span class="lineNum">     144</span>              : </span>
<span id="L145"><span class="lineNum">     145</span>              :   // Set Request to Instruction Memory Valid if no stall or if there is a squash happens when not resetting</span>
<span id="L146"><span class="lineNum">     146</span>              :   assign imem_reqstream_val  = ( !stall_F || squash_F ) &amp;&amp; !reset;</span>
<span id="L147"><span class="lineNum">     147</span>              : </span>
<span id="L148"><span class="lineNum">     148</span>              :   // Set Processor Ready to Receive Instruction Signal if no stall or if there is a squash happens</span>
<span id="L149"><span class="lineNum">     149</span>              :   assign imem_respstream_rdy = !stall_F || squash_F;</span>
<span id="L150"><span class="lineNum">     150</span>              : </span>
<span id="L151"><span class="lineNum">     151</span>              : </span>
<span id="L152"><span class="lineNum">     152</span>              : // ------------- Valid signal for the next stage (stage D) -------------</span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaGNC">        9372 :   logic  next_val_F;</span></span>
<span id="L154"><span class="lineNum">     154</span>              :   assign next_val_F = val_F &amp;&amp; !stall_F &amp;&amp; !squash_F;</span>
<span id="L155"><span class="lineNum">     155</span>              : </span>
<span id="L156"><span class="lineNum">     156</span>              : </span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span>              : //----------------------------------------------------------------------</span>
<span id="L159"><span class="lineNum">     159</span>              : // D stage</span>
<span id="L160"><span class="lineNum">     160</span>              : //----------------------------------------------------------------------</span>
<span id="L161"><span class="lineNum">     161</span>              : </span>
<span id="L162"><span class="lineNum">     162</span>              : // ------------- Register enable and Mux Select logic -------------</span>
<span id="L163"><span class="lineNum">     163</span>              : </span>
<span id="L164"><span class="lineNum">     164</span>              :   // Enable Registers if no stall or if there is a squash happens in D stage</span>
<span id="L165"><span class="lineNum">     165</span>              :   assign reg_en_D = !stall_D || squash_D;</span>
<span id="L166"><span class="lineNum">     166</span>              : </span>
<span id="L167"><span class="lineNum">     167</span>              :   // Valid Signal for Instruction in D stage forwarded from F stage</span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC">       14630 :   always_ff @( posedge clk ) begin</span></span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaGNC">         546 :     if ( reset )</span></span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaGNC">         546 :       val_D &lt;= 1'b0;</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC">         544 :     else if ( reg_en_D )</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC">       13540 :       val_D &lt;= next_val_F;</span></span>
<span id="L173"><span class="lineNum">     173</span>              :   end</span>
<span id="L174"><span class="lineNum">     174</span>              : </span>
<span id="L175"><span class="lineNum">     175</span>              :   // Parse Instruction Fields</span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaGNC">         732 :   logic   [4:0] inst_rd_D;                                        // Destination Register Address</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaGNC">        1542 :   logic   [4:0] inst_rs1_D;                                       // Read Register 1 Address</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaGNC">         950 :   logic   [4:0] inst_rs2_D;                                       // Read Register 2 Address</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaGNC">         950 :   logic   [11:0] inst_csr_D;                                      // CSR Address</span></span>
<span id="L180"><span class="lineNum">     180</span>              : </span>
<span id="L181"><span class="lineNum">     181</span>              :   // Instruction unpack module</span>
<span id="L182"><span class="lineNum">     182</span>              :   lab2_proc_tinyrv2_encoding_InstUnpack inst_unpack</span>
<span id="L183"><span class="lineNum">     183</span>              :   (</span>
<span id="L184"><span class="lineNum">     184</span>              :     .inst     (inst_D),</span>
<span id="L185"><span class="lineNum">     185</span>              :     .opcode   (),</span>
<span id="L186"><span class="lineNum">     186</span>              :     .rd       (inst_rd_D),</span>
<span id="L187"><span class="lineNum">     187</span>              :     .rs1      (inst_rs1_D),</span>
<span id="L188"><span class="lineNum">     188</span>              :     .rs2      (inst_rs2_D),</span>
<span id="L189"><span class="lineNum">     189</span>              :     .funct3   (),</span>
<span id="L190"><span class="lineNum">     190</span>              :     .funct7   (),</span>
<span id="L191"><span class="lineNum">     191</span>              :     .csr      (inst_csr_D)</span>
<span id="L192"><span class="lineNum">     192</span>              :   );</span>
<span id="L193"><span class="lineNum">     193</span>              : </span>
<span id="L194"><span class="lineNum">     194</span>              :   // Generic Parameters -- yes or no</span>
<span id="L195"><span class="lineNum">     195</span>              :   localparam n = 1'd0;</span>
<span id="L196"><span class="lineNum">     196</span>              :   localparam y = 1'd1;</span>
<span id="L197"><span class="lineNum">     197</span>              : </span>
<span id="L198"><span class="lineNum">     198</span>              :   // Register specifiers</span>
<span id="L199"><span class="lineNum">     199</span>              :   localparam rx = 5'bx;                                         // Don't care</span>
<span id="L200"><span class="lineNum">     200</span>              :   localparam r0 = 5'd0;                                         // Zero</span>
<span id="L201"><span class="lineNum">     201</span>              :   localparam rL = 5'd31;                                        // for jal</span>
<span id="L202"><span class="lineNum">     202</span>              : </span>
<span id="L203"><span class="lineNum">     203</span>              :   // Branch type</span>
<span id="L204"><span class="lineNum">     204</span>              :   localparam br_x      = 4'bx;                                  // Don't care</span>
<span id="L205"><span class="lineNum">     205</span>              :   localparam br_na     = 4'b0;                                  // No branch</span>
<span id="L206"><span class="lineNum">     206</span>              :   localparam br_bne    = 4'b1;                                  // bne</span>
<span id="L207"><span class="lineNum">     207</span>              :   localparam br_beq    = 4'd2;                                  // beq</span>
<span id="L208"><span class="lineNum">     208</span>              :   localparam br_blt    = 4'd3;                                  // blt</span>
<span id="L209"><span class="lineNum">     209</span>              :   localparam br_bltu   = 4'd4;                                  // bltu</span>
<span id="L210"><span class="lineNum">     210</span>              :   localparam br_bge    = 4'd5;                                  // bge</span>
<span id="L211"><span class="lineNum">     211</span>              :   localparam br_bgeu   = 4'd6;                                  // bgeu</span>
<span id="L212"><span class="lineNum">     212</span>              :   localparam jal       = 4'd7;                                  // jal</span>
<span id="L213"><span class="lineNum">     213</span>              :   localparam jalr      = 4'd8;                                  // jalr</span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span>              :   // Operand 0 Mux Select Signal</span>
<span id="L216"><span class="lineNum">     216</span>              :   localparam am_x     = 1'bx;                                   // Don't care</span>
<span id="L217"><span class="lineNum">     217</span>              :   localparam am_rf    = 1'd0;                                   // Use Data from Register File</span>
<span id="L218"><span class="lineNum">     218</span>              :   localparam am_pc    = 1'd1;                                   // Use Data from PC</span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span>              :   // Operand 1 Mux Select Signal</span>
<span id="L221"><span class="lineNum">     221</span>              :   localparam bm_x     = 2'bx;                                   // Don't care</span>
<span id="L222"><span class="lineNum">     222</span>              :   localparam bm_rf    = 2'd0;                                   // Use Data from Register File</span>
<span id="L223"><span class="lineNum">     223</span>              :   localparam bm_imm   = 2'd1;                                   // Use Sign-Extended Immediate</span>
<span id="L224"><span class="lineNum">     224</span>              :   localparam bm_csr   = 2'd2;                                   // Use from Mngr Data</span>
<span id="L225"><span class="lineNum">     225</span>              : </span>
<span id="L226"><span class="lineNum">     226</span>              :   // ALU Function</span>
<span id="L227"><span class="lineNum">     227</span>              :   localparam alu_x        = 4'bx;                               // Don't care</span>
<span id="L228"><span class="lineNum">     228</span>              :   localparam alu_add      = 4'd0;                               // Add</span>
<span id="L229"><span class="lineNum">     229</span>              :   localparam alu_sub      = 4'd1;                               // Sub</span>
<span id="L230"><span class="lineNum">     230</span>              :   localparam alu_and      = 4'd2;                               // And</span>
<span id="L231"><span class="lineNum">     231</span>              :   localparam alu_or       = 4'd3;                               // Or</span>
<span id="L232"><span class="lineNum">     232</span>              :   localparam alu_xor      = 4'd4;                               // Xor</span>
<span id="L233"><span class="lineNum">     233</span>              :   localparam alu_slt      = 4'd5;                               // Less than</span>
<span id="L234"><span class="lineNum">     234</span>              :   localparam alu_sltu     = 4'd6;                               // Unsigned Less than</span>
<span id="L235"><span class="lineNum">     235</span>              :   localparam alu_sra      = 4'd7;                               // Right Arithmatic Shift</span>
<span id="L236"><span class="lineNum">     236</span>              :   localparam alu_srl      = 4'd8;                               // Right Logic Shift</span>
<span id="L237"><span class="lineNum">     237</span>              :   localparam alu_sll      = 4'd9;                               // Left Logic Shift</span>
<span id="L238"><span class="lineNum">     238</span>              :   localparam alu_pc_add   = 4'd10;                              // PC Address Add with &amp; 32'hfffffffe</span>
<span id="L239"><span class="lineNum">     239</span>              :   localparam alu_cp0      = 4'd11;                              // Copy Operand 0</span>
<span id="L240"><span class="lineNum">     240</span>              :   localparam alu_cp1      = 4'd12;                              // Copy Operand 1</span>
<span id="L241"><span class="lineNum">     241</span>              : </span>
<span id="L242"><span class="lineNum">     242</span>              :   // Immediate Type</span>
<span id="L243"><span class="lineNum">     243</span>              :   localparam imm_x    = 3'bx;                                   // Don't care</span>
<span id="L244"><span class="lineNum">     244</span>              :   localparam imm_i    = 3'd0;                                   // I type immediate</span>
<span id="L245"><span class="lineNum">     245</span>              :   localparam imm_s    = 3'd1;                                   // S type immediate</span>
<span id="L246"><span class="lineNum">     246</span>              :   localparam imm_b    = 3'd2;                                   // B type immediate</span>
<span id="L247"><span class="lineNum">     247</span>              :   localparam imm_u    = 3'd3;                                   // U type immediate</span>
<span id="L248"><span class="lineNum">     248</span>              :   localparam imm_j    = 3'd4;                                   // J type immediate</span>
<span id="L249"><span class="lineNum">     249</span>              :   localparam imm_iv    = 3'd5;                                  // I type Variant immediate </span>
<span id="L250"><span class="lineNum">     250</span>              :   </span>
<span id="L251"><span class="lineNum">     251</span>              :   // Ex_Result Mux Select Signal</span>
<span id="L252"><span class="lineNum">     252</span>              :   localparam a_alu    = 2'd0;                                   // Use Result from Alu</span>
<span id="L253"><span class="lineNum">     253</span>              :   localparam a_mul    = 2'd1;                                   // Use Result from Multiplier</span>
<span id="L254"><span class="lineNum">     254</span>              :   localparam a_pc     = 2'd2;                                   // Use Result from Current PC + 4</span>
<span id="L255"><span class="lineNum">     255</span>              : </span>
<span id="L256"><span class="lineNum">     256</span>              :   // Memory Request Type</span>
<span id="L257"><span class="lineNum">     257</span>              :   localparam nr       = 2'd0;                                   // No request</span>
<span id="L258"><span class="lineNum">     258</span>              :   localparam ld       = 2'd1;                                   // Load</span>
<span id="L259"><span class="lineNum">     259</span>              :   localparam st       = 2'd2;                                   // Store</span>
<span id="L260"><span class="lineNum">     260</span>              : </span>
<span id="L261"><span class="lineNum">     261</span>              :   // Writeback Mux Select</span>
<span id="L262"><span class="lineNum">     262</span>              :   localparam wm_x     = 1'bx;                                   // Don't care</span>
<span id="L263"><span class="lineNum">     263</span>              :   localparam wm_a     = 1'b0;                                   // Use ALU output</span>
<span id="L264"><span class="lineNum">     264</span>              :   localparam wm_m     = 1'b1;                                   // Use Data memory Response</span>
<span id="L265"><span class="lineNum">     265</span>              : </span>
<span id="L266"><span class="lineNum">     266</span>              :   // Instruction Decode</span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaGNC">        9594 :   logic       inst_val_D;                                        // Instruction Valid Signal</span></span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaGNC">           4 :   logic [3:0] br_type_D;                                         // Branch Type and Jump Type</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaGNC">        7686 :   logic       rs1_en_D;                                          // Read Register 1 Enable</span></span>
<span id="L270"><span class="lineNum">     270</span> <span class="tlaGNC">        5378 :   logic       rs2_en_D;                                          // Read Register 2 Enable</span></span>
<span id="L271"><span class="lineNum">     271</span> <span class="tlaGNC">         230 :   logic [3:0] alu_fn_D;                                          // Alu Function Signal</span></span>
<span id="L272"><span class="lineNum">     272</span> <span class="tlaGNC">           2 :   logic [1:0] ex_result_sel_D;                                   // Execuation Result Signal</span></span>
<span id="L273"><span class="lineNum">     273</span> <span class="tlaGNC">         346 :   logic [1:0] dmem_reqstream_type_D;                             // Data Memory Operation Type</span></span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaGNC">         582 :   logic       wb_result_sel_D;                                   // Write Result Select Signal</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaGNC">        5416 :   logic       rf_wen_D;                                          // Register File Write Enable</span></span>
<span id="L276"><span class="lineNum">     276</span> <span class="tlaGNC">         188 :   logic       csrr_D;                                            // CSRR Signal</span></span>
<span id="L277"><span class="lineNum">     277</span> <span class="tlaGNC">        1322 :   logic       csrw_D;                                            // CSRR Signal</span></span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaGNC">        1322 :   logic       proc2mngr_val_D;                                   // Proc2mngr Message Valid Signal</span></span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaGNC">         188 :   logic       mngr2proc_rdy_D;                                   // Mngr Ready to Receive Proc Message Signal</span></span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaUNC tlaBgUNC">           0 :   logic       stats_en_wen_D;                                    // State Register Enable Signal</span></span>
<span id="L281"><span class="lineNum">     281</span>              : </span>
<span id="L282"><span class="lineNum">     282</span>              : </span>
<span id="L283"><span class="lineNum">     283</span>              :   //  Control Signal Decode Block</span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaGNC tlaBgGNC">       14630 :   task cs</span></span>
<span id="L285"><span class="lineNum">     285</span>              :   (</span>
<span id="L286"><span class="lineNum">     286</span>              :     input logic       cs_inst_val,                                // Instruction Valid Signal </span>
<span id="L287"><span class="lineNum">     287</span>              :     input logic [3:0] cs_br_type,                                 // Branch Type and Jump Type</span>
<span id="L288"><span class="lineNum">     288</span>              :     input logic [2:0] cs_imm_type,                                // Immediate Type</span>
<span id="L289"><span class="lineNum">     289</span>              :     input logic       cs_op1_sel,                                 // Operand 1 Select Signal</span>
<span id="L290"><span class="lineNum">     290</span>              :     input logic       cs_rs1_en,                                  // Read Register 1 Enable</span>
<span id="L291"><span class="lineNum">     291</span>              :     input logic [1:0] cs_op2_sel,                                 // Operand 2 Select Signal</span>
<span id="L292"><span class="lineNum">     292</span>              :     input logic       cs_rs2_en,                                  // Read Register 2 Enable</span>
<span id="L293"><span class="lineNum">     293</span>              :     input logic [3:0] cs_alu_fn,                                  // Alu Function Signal</span>
<span id="L294"><span class="lineNum">     294</span>              :     input logic [1:0] cs_ex_result_sel,                           // Execuation Result Signal</span>
<span id="L295"><span class="lineNum">     295</span>              :     input logic [1:0] cs_dmem_reqstream_type,                     // Data Memory Operation Type</span>
<span id="L296"><span class="lineNum">     296</span>              :     input logic       cs_wb_result_sel,                           // Write Result Select Signal</span>
<span id="L297"><span class="lineNum">     297</span>              :     input logic       cs_rf_wen,                                  // Register File Write Enable</span>
<span id="L298"><span class="lineNum">     298</span>              :     input logic       cs_csrr,                                    // CSRR Signal</span>
<span id="L299"><span class="lineNum">     299</span>              :     input logic       cs_csrw                                     // CSRW Signal</span>
<span id="L300"><span class="lineNum">     300</span>              :   );</span>
<span id="L301"><span class="lineNum">     301</span>              :   // Receive Decode Result from Control Signal Table</span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaGNC">       14630 :   begin</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaGNC">       14630 :     inst_val_D            = cs_inst_val;</span></span>
<span id="L304"><span class="lineNum">     304</span> <span class="tlaGNC">       14630 :     br_type_D             = cs_br_type;</span></span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaGNC">       14630 :     imm_type_D            = cs_imm_type;</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaGNC">       14630 :     rs1_en_D              = cs_rs1_en;</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaGNC">       14630 :     op1_sel_D             = cs_op1_sel;</span></span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaGNC">       14630 :     op2_sel_D             = cs_op2_sel;</span></span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaGNC">       14630 :     rs2_en_D              = cs_rs2_en;</span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">       14630 :     alu_fn_D              = cs_alu_fn;</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaGNC">       14630 :     ex_result_sel_D       = cs_ex_result_sel;</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaGNC">       14630 :     dmem_reqstream_type_D = cs_dmem_reqstream_type;</span></span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaGNC">       14630 :     wb_result_sel_D       = cs_wb_result_sel;</span></span>
<span id="L314"><span class="lineNum">     314</span> <span class="tlaGNC">       14630 :     rf_wen_D              = cs_rf_wen;</span></span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaGNC">       14630 :     csrr_D                = cs_csrr;</span></span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaGNC">       14630 :     csrw_D                = cs_csrw;</span></span>
<span id="L317"><span class="lineNum">     317</span>              :   end</span>
<span id="L318"><span class="lineNum">     318</span>              :   endtask</span>
<span id="L319"><span class="lineNum">     319</span>              : </span>
<span id="L320"><span class="lineNum">     320</span>              :   // Control Signal Table</span>
<span id="L321"><span class="lineNum">     321</span> <span class="tlaUNC tlaBgUNC">           0 :   always_comb begin</span></span>
<span id="L322"><span class="lineNum">     322</span> <span class="tlaUNC">           0 :     casez ( inst_D )</span></span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span>              :       //                            br      imm     op1     rs1 op2    rs2 alu       ex_result dmm wbmux rf</span>
<span id="L325"><span class="lineNum">     325</span>              :       //                       val  type    type    muxsel   en muxsel  en fn        muxsel    typ sel   wen csrr csrw</span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaGNC tlaBgGNC">        1203 :       `TINYRV2_INST_NOP     :cs( y, br_na,  imm_x,  am_x,    n, bm_x,   n, alu_x,    a_alu,    nr, wm_a, n,  n,   n    );</span></span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaGNC">         178 :       `TINYRV2_INST_CSRR    :cs( y, br_na,  imm_i,  am_x,    n, bm_csr, n, alu_cp1,  a_alu,    nr, wm_a, y,  y,   n    );</span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC">         661 :       `TINYRV2_INST_CSRW    :cs( y, br_na,  imm_i,  am_rf,   y, bm_rf,  n, alu_cp0,  a_alu,    nr, wm_a, n,  n,   y    );</span></span>
<span id="L329"><span class="lineNum">     329</span>              : </span>
<span id="L330"><span class="lineNum">     330</span>              :       //Reg-Reg Instruction</span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaGNC">        1723 :       `TINYRV2_INST_ADD     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_add,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L332"><span class="lineNum">     332</span> <span class="tlaGNC">         301 :       `TINYRV2_INST_SUB     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_sub,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L333"><span class="lineNum">     333</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_MUL     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_x,    a_mul,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L334"><span class="lineNum">     334</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_AND     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_and,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L335"><span class="lineNum">     335</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_OR      :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_or,   a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaGNC">           5 :       `TINYRV2_INST_XOR     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_xor,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SLT     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_slt,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SLTU    :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_sltu, a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SRA     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_sra,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SRL     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_srl,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SLL     :cs( y, br_na,  imm_x,  am_rf,   y, bm_rf,  y, alu_sll,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L342"><span class="lineNum">     342</span>              : </span>
<span id="L343"><span class="lineNum">     343</span>              :       //Reg-Imm Instruction</span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaGNC">        1220 :       `TINYRV2_INST_ADDI    :cs( y, br_na,  imm_i,  am_rf,   y, bm_imm, n, alu_add,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_ORI     :cs( y, br_na,  imm_i,  am_rf,   y, bm_imm, n, alu_or,   a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_ANDI    :cs( y, br_na,  imm_i,  am_rf,   y, bm_imm, n, alu_and,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC">           3 :       `TINYRV2_INST_XORI    :cs( y, br_na,  imm_i,  am_rf,   y, bm_imm, n, alu_xor,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SLTI    :cs( y, br_na,  imm_i,  am_rf,   y, bm_imm, n, alu_slt,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SLTIU   :cs( y, br_na,  imm_i,  am_rf,   y, bm_imm, n, alu_sltu, a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SRAI    :cs( y, br_na,  imm_iv, am_rf,   y, bm_imm, n, alu_sra,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SRLI    :cs( y, br_na,  imm_iv, am_rf,   y, bm_imm, n, alu_srl,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_SLLI    :cs( y, br_na,  imm_iv, am_rf,   y, bm_imm, n, alu_sll,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaGNC">           7 :       `TINYRV2_INST_LUI     :cs( y, br_na,  imm_u,  am_rf,   y, bm_imm, n, alu_cp1,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_AUIPC   :cs( y, br_na,  imm_u,  am_pc,   n, bm_imm, n, alu_add,  a_alu,    nr, wm_a, y,  n,   n    );</span></span>
<span id="L355"><span class="lineNum">     355</span>              : </span>
<span id="L356"><span class="lineNum">     356</span>              :       //Memory Instruction</span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaGNC">         636 :       `TINYRV2_INST_LW      :cs( y, br_na,  imm_i,  am_rf,   y, bm_imm, n, alu_add,  a_alu,    ld, wm_m, y,  n,   n    );</span></span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">         259 :       `TINYRV2_INST_SW      :cs( y, br_na,  imm_s,  am_rf,   y, bm_imm, y, alu_add,  a_alu,    st, wm_x, n,  n,   n    );</span></span>
<span id="L359"><span class="lineNum">     359</span>              : </span>
<span id="L360"><span class="lineNum">     360</span>              :       //Jump Instruction</span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaGNC">           2 :       `TINYRV2_INST_JAL     :cs( y, jal,    imm_j,  am_x,    n, bm_x,   n, alu_x,    a_pc,     nr, wm_a, y,  n,   n    );</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaGNC">           2 :       `TINYRV2_INST_JALR    :cs( y, jalr,   imm_i,  am_rf,   y, bm_imm, n, alu_pc_add,  a_pc,     nr, wm_a, y,  n,   n    );</span></span>
<span id="L363"><span class="lineNum">     363</span>              : </span>
<span id="L364"><span class="lineNum">     364</span>              :       //Branch Instruction</span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaGNC">         926 :       `TINYRV2_INST_BNE     :cs( y, br_bne,  imm_b, am_rf,   y,  bm_rf,  y, alu_x,   a_alu,    nr, wm_a, n,  n,   n    );</span></span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaGNC">         301 :       `TINYRV2_INST_BEQ     :cs( y, br_beq,  imm_b, am_rf,   y,  bm_rf,  y, alu_x,   a_alu,    nr, wm_a, n,  n,   n    );</span></span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_BLT     :cs( y, br_blt,  imm_b, am_rf,   y,  bm_rf,  y, alu_x,   a_alu,    nr, wm_a, n,  n,   n    );</span></span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_BLTU    :cs( y, br_bltu, imm_b, am_rf,   y,  bm_rf,  y, alu_x,   a_alu,    nr, wm_a, n,  n,   n    );</span></span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_BGE     :cs( y, br_bge,  imm_b, am_rf,   y,  bm_rf,  y, alu_x,   a_alu,    nr, wm_a, n,  n,   n    );</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaGNC">           1 :       `TINYRV2_INST_BGEU    :cs( y, br_bgeu, imm_b, am_rf,   y,  bm_rf,  y, alu_x,   a_alu,    nr, wm_a, n,  n,   n    );</span></span>
<span id="L371"><span class="lineNum">     371</span>              : </span>
<span id="L372"><span class="lineNum">     372</span>              :       // Default</span>
<span id="L373"><span class="lineNum">     373</span> <span class="tlaGNC">        7183 :       default               :cs( n, br_x,  imm_x,   am_x,    n,  bm_x,   n, alu_x,   a_alu,    nr, wm_x, n,  n,   n    );</span></span>
<span id="L374"><span class="lineNum">     374</span>              :       </span>
<span id="L375"><span class="lineNum">     375</span>              :     endcase</span>
<span id="L376"><span class="lineNum">     376</span>              :   end</span>
<span id="L377"><span class="lineNum">     377</span>              : </span>
<span id="L378"><span class="lineNum">     378</span>              :   // Decode Destination Register Address</span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaGNC">         732 :   logic [4:0] rf_waddr_D;</span></span>
<span id="L380"><span class="lineNum">     380</span>              :   assign rf_waddr_D = inst_rd_D;</span>
<span id="L381"><span class="lineNum">     381</span>              : </span>
<span id="L382"><span class="lineNum">     382</span>              : </span>
<span id="L383"><span class="lineNum">     383</span>              :   // CSRR and CSRW logic</span>
<span id="L384"><span class="lineNum">     384</span> <span class="tlaUNC tlaBgUNC">           0 :   always_comb begin</span></span>
<span id="L385"><span class="lineNum">     385</span> <span class="tlaUNC">           0 :     proc2mngr_val_D  = 1'b0;</span></span>
<span id="L386"><span class="lineNum">     386</span> <span class="tlaUNC">           0 :     mngr2proc_rdy_D  = 1'b0;</span></span>
<span id="L387"><span class="lineNum">     387</span> <span class="tlaUNC">           0 :     csrr_sel_D       = 2'h0;</span></span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaUNC">           0 :     stats_en_wen_D   = 1'b0;</span></span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaGNC tlaBgGNC">         661 :     if ( csrw_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_PROC2MNGR )</span></span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaGNC">         661 :       proc2mngr_val_D  = 1'b1;</span></span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaGNC">         178 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_MNGR2PROC )</span></span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaGNC">         178 :       mngr2proc_rdy_D  = 1'b1;</span></span>
<span id="L393"><span class="lineNum">     393</span> <span class="tlaGNC">       14630 :     if ( csrw_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_STATS_EN )</span></span>
<span id="L394"><span class="lineNum">     394</span> <span class="tlaUNC tlaBgUNC">           0 :       stats_en_wen_D   = 1'b1;</span></span>
<span id="L395"><span class="lineNum">     395</span> <span class="tlaGNC tlaBgGNC">       14630 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_NUMCORES )</span></span>
<span id="L396"><span class="lineNum">     396</span> <span class="tlaUNC tlaBgUNC">           0 :       csrr_sel_D       = 2'h1;</span></span>
<span id="L397"><span class="lineNum">     397</span> <span class="tlaGNC tlaBgGNC">       14630 :     if ( csrr_D &amp;&amp; inst_csr_D == `TINYRV2_CPR_COREID )</span></span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaUNC tlaBgUNC">           0 :       csrr_sel_D       = 2'h2;</span></span>
<span id="L399"><span class="lineNum">     399</span>              :   end</span>
<span id="L400"><span class="lineNum">     400</span>              : </span>
<span id="L401"><span class="lineNum">     401</span>              : </span>
<span id="L402"><span class="lineNum">     402</span>              :   // Jump Logic for jal</span>
<span id="L403"><span class="lineNum">     403</span> <span class="tlaUNC">           0 :   always_comb begin</span></span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaGNC tlaBgGNC">           2 :     if( val_D &amp;&amp; ( br_type_D == jal ) ) begin                                    // If Current Instruction is jal </span></span>
<span id="L405"><span class="lineNum">     405</span> <span class="tlaGNC">           2 :       pc_redirect_D = 1'd1;                                                      // PC Redirects</span></span>
<span id="L406"><span class="lineNum">     406</span> <span class="tlaGNC">           2 :       pc_sel_D = 2'd2;                                                           // PC take Jump Address Generated in D stage</span></span>
<span id="L407"><span class="lineNum">     407</span>              :     end</span>
<span id="L408"><span class="lineNum">     408</span> <span class="tlaGNC">       14628 :     else begin</span></span>
<span id="L409"><span class="lineNum">     409</span> <span class="tlaGNC">       14628 :       pc_redirect_D = 1'd0;                                                      // PC Does not Redirect</span></span>
<span id="L410"><span class="lineNum">     410</span> <span class="tlaGNC">       14628 :       pc_sel_D = 2'd0;                                                           // PC Use PC_plus_4</span></span>
<span id="L411"><span class="lineNum">     411</span>              :     end</span>
<span id="L412"><span class="lineNum">     412</span>              :   end</span>
<span id="L413"><span class="lineNum">     413</span>              : </span>
<span id="L414"><span class="lineNum">     414</span>              : </span>
<span id="L415"><span class="lineNum">     415</span>              : // -------------bypass, ostall, and osquash in D -------------</span>
<span id="L416"><span class="lineNum">     416</span>              : </span>
<span id="L417"><span class="lineNum">     417</span>              :   // Set Processor Ready to Receive Mngr Message Signal</span>
<span id="L418"><span class="lineNum">     418</span>              :   assign mngr2proc_rdy = val_D &amp;&amp; !stall_D &amp;&amp; mngr2proc_rdy_D;</span>
<span id="L419"><span class="lineNum">     419</span>              : </span>
<span id="L420"><span class="lineNum">     420</span>              :   // set IntMulAlt_reqstream_val only if not stalling and current instruction is mul</span>
<span id="L421"><span class="lineNum">     421</span>              :   assign IntMulAlt_reqstream_val = val_D &amp;&amp; !stall_D &amp;&amp; (ex_result_sel_D == a_mul);</span>
<span id="L422"><span class="lineNum">     422</span>              : </span>
<span id="L423"><span class="lineNum">     423</span>              :   // ostall if Processor is Waiting for Receive Mngr Message</span>
<span id="L424"><span class="lineNum">     424</span> <span class="tlaGNC">          16 :   logic  ostall_mngr2proc_D;</span></span>
<span id="L425"><span class="lineNum">     425</span>              :   assign ostall_mngr2proc_D = val_D &amp;&amp; mngr2proc_rdy_D &amp;&amp; !mngr2proc_val;</span>
<span id="L426"><span class="lineNum">     426</span>              : </span>
<span id="L427"><span class="lineNum">     427</span>              :   // ostall if Multiplier is not Ready</span>
<span id="L428"><span class="lineNum">     428</span> <span class="tlaUNC tlaBgUNC">           0 :   logic  ostall_IntMulAlt_D;</span></span>
<span id="L429"><span class="lineNum">     429</span>              :   assign ostall_IntMulAlt_D = val_D &amp;&amp; !IntMulAlt_reqstream_rdy;</span>
<span id="L430"><span class="lineNum">     430</span>              : </span>
<span id="L431"><span class="lineNum">     431</span>              :   // ostall if load write address in X matches rs1 in D</span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaUNC">           0 :   logic  ostall_load_use_X_rs1_D;</span></span>
<span id="L433"><span class="lineNum">     433</span>              :   assign ostall_load_use_X_rs1_D</span>
<span id="L434"><span class="lineNum">     434</span>              :     = rs1_en_D &amp;&amp; val_X &amp;&amp; rf_wen_X</span>
<span id="L435"><span class="lineNum">     435</span>              :       &amp;&amp; ( inst_rs1_D == rf_waddr_X ) &amp;&amp; ( rf_waddr_X != 5'd0 )</span>
<span id="L436"><span class="lineNum">     436</span>              :       &amp;&amp; ( dmem_reqstream_type_X == ld );</span>
<span id="L437"><span class="lineNum">     437</span>              : </span>
<span id="L438"><span class="lineNum">     438</span>              :   // ostall if load write address in X matches rs2 in D</span>
<span id="L439"><span class="lineNum">     439</span> <span class="tlaGNC tlaBgGNC">         130 :   logic  ostall_load_use_X_rs2_D;</span></span>
<span id="L440"><span class="lineNum">     440</span>              :   assign ostall_load_use_X_rs2_D</span>
<span id="L441"><span class="lineNum">     441</span>              :     = rs2_en_D &amp;&amp; val_X &amp;&amp; rf_wen_X</span>
<span id="L442"><span class="lineNum">     442</span>              :       &amp;&amp; ( inst_rs2_D == rf_waddr_X ) &amp;&amp; ( rf_waddr_X != 5'd0 )</span>
<span id="L443"><span class="lineNum">     443</span>              :       &amp;&amp; ( dmem_reqstream_type_X == ld );</span>
<span id="L444"><span class="lineNum">     444</span>              : </span>
<span id="L445"><span class="lineNum">     445</span>              :   // ostall_can_be_solved_by_bypassing if write address in X matches rs1 in D and is not load instruction</span>
<span id="L446"><span class="lineNum">     446</span> <span class="tlaGNC">         786 :   logic  ostall_waddr_X_rs1_D_can_be_solved_by_bypassing;</span></span>
<span id="L447"><span class="lineNum">     447</span>              :   assign ostall_waddr_X_rs1_D_can_be_solved_by_bypassing</span>
<span id="L448"><span class="lineNum">     448</span>              :     = rs1_en_D &amp;&amp; val_X &amp;&amp; rf_wen_X</span>
<span id="L449"><span class="lineNum">     449</span>              :       &amp;&amp; ( inst_rs1_D == rf_waddr_X ) &amp;&amp; ( rf_waddr_X != 5'd0 )</span>
<span id="L450"><span class="lineNum">     450</span>              :       &amp;&amp; ( dmem_reqstream_type_X != ld );</span>
<span id="L451"><span class="lineNum">     451</span>              : </span>
<span id="L452"><span class="lineNum">     452</span>              :   // ostall_can_be_solved_by_bypassing if write address in M matches rs1 in D</span>
<span id="L453"><span class="lineNum">     453</span> <span class="tlaGNC">        1864 :   logic  ostall_waddr_M_rs1_D_can_be_solved_by_bypassing;</span></span>
<span id="L454"><span class="lineNum">     454</span>              :   assign ostall_waddr_M_rs1_D_can_be_solved_by_bypassing</span>
<span id="L455"><span class="lineNum">     455</span>              :     = rs1_en_D &amp;&amp; val_M &amp;&amp; rf_wen_M</span>
<span id="L456"><span class="lineNum">     456</span>              :       &amp;&amp; ( inst_rs1_D == rf_waddr_M ) &amp;&amp; ( rf_waddr_M != 5'd0 );</span>
<span id="L457"><span class="lineNum">     457</span>              : </span>
<span id="L458"><span class="lineNum">     458</span>              :   // ostall_can_be_solved_by_bypassing if write address in W matches rs1 in D</span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaGNC">        1268 :   logic  ostall_waddr_W_rs1_D_can_be_solved_by_bypassing;</span></span>
<span id="L460"><span class="lineNum">     460</span>              :   assign ostall_waddr_W_rs1_D_can_be_solved_by_bypassing</span>
<span id="L461"><span class="lineNum">     461</span>              :     = rs1_en_D &amp;&amp; val_W &amp;&amp; rf_wen_W</span>
<span id="L462"><span class="lineNum">     462</span>              :       &amp;&amp; ( inst_rs1_D == rf_waddr_W ) &amp;&amp; ( rf_waddr_W != 5'd0 );</span>
<span id="L463"><span class="lineNum">     463</span>              : </span>
<span id="L464"><span class="lineNum">     464</span>              :   // ostall_can_be_solved_by_bypassing if write address in X matches rs2 in D and is not load instruction</span>
<span id="L465"><span class="lineNum">     465</span> <span class="tlaGNC">         154 :   logic  ostall_waddr_X_rs2_D_can_be_solved_by_bypassing;</span></span>
<span id="L466"><span class="lineNum">     466</span>              :   assign ostall_waddr_X_rs2_D_can_be_solved_by_bypassing</span>
<span id="L467"><span class="lineNum">     467</span>              :     = rs2_en_D &amp;&amp; val_X &amp;&amp; rf_wen_X</span>
<span id="L468"><span class="lineNum">     468</span>              :       &amp;&amp; ( inst_rs2_D == rf_waddr_X ) &amp;&amp; ( rf_waddr_X != 5'd0 )</span>
<span id="L469"><span class="lineNum">     469</span>              :       &amp;&amp; ( dmem_reqstream_type_X != ld );</span>
<span id="L470"><span class="lineNum">     470</span>              : </span>
<span id="L471"><span class="lineNum">     471</span>              :   // ostall_can_be_solved_by_bypassing if write address in M matches rs2 in D</span>
<span id="L472"><span class="lineNum">     472</span> <span class="tlaGNC">         350 :   logic  ostall_waddr_M_rs2_D_can_be_solved_by_bypassing;</span></span>
<span id="L473"><span class="lineNum">     473</span>              :   assign ostall_waddr_M_rs2_D_can_be_solved_by_bypassing</span>
<span id="L474"><span class="lineNum">     474</span>              :     = rs2_en_D &amp;&amp; val_M &amp;&amp; rf_wen_M</span>
<span id="L475"><span class="lineNum">     475</span>              :       &amp;&amp; ( inst_rs2_D == rf_waddr_M ) &amp;&amp; ( rf_waddr_M != 5'd0 );</span>
<span id="L476"><span class="lineNum">     476</span>              : </span>
<span id="L477"><span class="lineNum">     477</span>              :   // ostall_can_be_solved_by_bypassing if write address in W matches rs2 in D</span>
<span id="L478"><span class="lineNum">     478</span> <span class="tlaGNC">         406 :   logic  ostall_waddr_W_rs2_D_can_be_solved_by_bypassing;</span></span>
<span id="L479"><span class="lineNum">     479</span>              :   assign ostall_waddr_W_rs2_D_can_be_solved_by_bypassing</span>
<span id="L480"><span class="lineNum">     480</span>              :     = rs2_en_D &amp;&amp; val_W &amp;&amp; rf_wen_W</span>
<span id="L481"><span class="lineNum">     481</span>              :       &amp;&amp; ( inst_rs2_D == rf_waddr_W ) &amp;&amp; ( rf_waddr_W != 5'd0 );</span>
<span id="L482"><span class="lineNum">     482</span>              : </span>
<span id="L483"><span class="lineNum">     483</span>              :   // Bypass Mux for Operand 1 Select logic Block</span>
<span id="L484"><span class="lineNum">     484</span> <span class="tlaUNC tlaBgUNC">           0 :   always_comb begin</span></span>
<span id="L485"><span class="lineNum">     485</span> <span class="tlaGNC tlaBgGNC">         435 :     if ( val_D &amp;&amp; ( ostall_waddr_X_rs1_D_can_be_solved_by_bypassing ) ) begin                               // If write address in X matches rs1 in D and is not load instructions</span></span>
<span id="L486"><span class="lineNum">     486</span> <span class="tlaGNC">         435 :       op1_byp_sel_D      = 2'd1;                                                                            // Use Bypass Data from X stage</span></span>
<span id="L487"><span class="lineNum">     487</span>              :     end</span>
<span id="L488"><span class="lineNum">     488</span> <span class="tlaGNC">         931 :     else if ( val_D &amp;&amp; ( ostall_waddr_M_rs1_D_can_be_solved_by_bypassing ) ) begin                          // If write address in M matches rs1 in D</span></span>
<span id="L489"><span class="lineNum">     489</span> <span class="tlaGNC">         931 :       op1_byp_sel_D      = 2'd2;                                                                            // Use Bypass Data from M stage</span></span>
<span id="L490"><span class="lineNum">     490</span>              :     end</span>
<span id="L491"><span class="lineNum">     491</span> <span class="tlaGNC">         558 :     else if ( val_D &amp;&amp; ( ostall_waddr_W_rs1_D_can_be_solved_by_bypassing ) ) begin                          // If write address in W matches rs1 in D</span></span>
<span id="L492"><span class="lineNum">     492</span> <span class="tlaGNC">         558 :       op1_byp_sel_D      = 2'd3;                                                                            // Use Bypass Data from W stage</span></span>
<span id="L493"><span class="lineNum">     493</span>              :     end</span>
<span id="L494"><span class="lineNum">     494</span> <span class="tlaGNC">       12706 :     else begin</span></span>
<span id="L495"><span class="lineNum">     495</span> <span class="tlaGNC">       12706 :       op1_byp_sel_D      = 2'd0;                                                                            // Use Data from Register File</span></span>
<span id="L496"><span class="lineNum">     496</span>              :     end</span>
<span id="L497"><span class="lineNum">     497</span>              :   end</span>
<span id="L498"><span class="lineNum">     498</span>              : </span>
<span id="L499"><span class="lineNum">     499</span>              :   //  Bypass Mux for Operand 2 Select logic Block</span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaUNC tlaBgUNC">           0 :   always_comb begin</span></span>
<span id="L501"><span class="lineNum">     501</span> <span class="tlaGNC tlaBgGNC">          77 :     if ( val_D &amp;&amp; ( ostall_waddr_X_rs2_D_can_be_solved_by_bypassing ) ) begin                               // If write address in X matches rs2 in D and is not load instruction</span></span>
<span id="L502"><span class="lineNum">     502</span> <span class="tlaGNC">          77 :       op2_byp_sel_D      = 2'd1;                                                                            // Use Bypass Data from X stage</span></span>
<span id="L503"><span class="lineNum">     503</span>              :     end</span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaGNC">         268 :     else if ( val_D &amp;&amp; ( ostall_waddr_M_rs2_D_can_be_solved_by_bypassing ) ) begin                          // If write address in M matches rs2 in D</span></span>
<span id="L505"><span class="lineNum">     505</span> <span class="tlaGNC">         268 :       op2_byp_sel_D      = 2'd2;                                                                            // Use Bypass Data from M stage</span></span>
<span id="L506"><span class="lineNum">     506</span>              :     end</span>
<span id="L507"><span class="lineNum">     507</span> <span class="tlaGNC">         182 :     else if ( val_D &amp;&amp; ( ostall_waddr_W_rs2_D_can_be_solved_by_bypassing ) ) begin                          // If write address in W matches rs2 in D</span></span>
<span id="L508"><span class="lineNum">     508</span> <span class="tlaGNC">         182 :       op2_byp_sel_D      = 2'd3;                                                                            // Use Bypass Data from W stage</span></span>
<span id="L509"><span class="lineNum">     509</span>              :     end</span>
<span id="L510"><span class="lineNum">     510</span> <span class="tlaGNC">       14103 :     else begin</span></span>
<span id="L511"><span class="lineNum">     511</span> <span class="tlaGNC">       14103 :       op2_byp_sel_D      = 2'd0;                                                                            // Use Data from Register File</span></span>
<span id="L512"><span class="lineNum">     512</span>              :     end</span>
<span id="L513"><span class="lineNum">     513</span>              :   end</span>
<span id="L514"><span class="lineNum">     514</span>              : </span>
<span id="L515"><span class="lineNum">     515</span>              : </span>
<span id="L516"><span class="lineNum">     516</span>              :   // Put together ostall signal due to hazards</span>
<span id="L517"><span class="lineNum">     517</span> <span class="tlaGNC">         130 :   logic  ostall_hazard_D;</span></span>
<span id="L518"><span class="lineNum">     518</span>              :   assign ostall_hazard_D =</span>
<span id="L519"><span class="lineNum">     519</span>              :       ostall_load_use_X_rs1_D || ostall_load_use_X_rs2_D;</span>
<span id="L520"><span class="lineNum">     520</span>              : </span>
<span id="L521"><span class="lineNum">     521</span>              :   // Final ostall signal</span>
<span id="L522"><span class="lineNum">     522</span>              :   assign ostall_D = val_D &amp;&amp; ( ostall_mngr2proc_D || ostall_IntMulAlt_D || ostall_hazard_D );</span>
<span id="L523"><span class="lineNum">     523</span>              : </span>
<span id="L524"><span class="lineNum">     524</span>              :   // Final stall signal</span>
<span id="L525"><span class="lineNum">     525</span>              :   assign stall_D  = val_D &amp;&amp; ( ostall_D || ostall_X || ostall_M || ostall_W );</span>
<span id="L526"><span class="lineNum">     526</span>              : </span>
<span id="L527"><span class="lineNum">     527</span>              :   // osquash due to jump instruction in D stage </span>
<span id="L528"><span class="lineNum">     528</span> <span class="tlaGNC">           4 :   logic osquash_j_D;</span></span>
<span id="L529"><span class="lineNum">     529</span>              :   assign osquash_j_D  = (br_type_D == jal) ;</span>
<span id="L530"><span class="lineNum">     530</span>              :   </span>
<span id="L531"><span class="lineNum">     531</span>              :   // Final osquash signal in D stage</span>
<span id="L532"><span class="lineNum">     532</span>              :   assign osquash_D = osquash_j_D;</span>
<span id="L533"><span class="lineNum">     533</span>              : </span>
<span id="L534"><span class="lineNum">     534</span>              :   // Final squash signal in D stage</span>
<span id="L535"><span class="lineNum">     535</span>              :   assign squash_D = val_D &amp;&amp; osquash_X;</span>
<span id="L536"><span class="lineNum">     536</span>              : </span>
<span id="L537"><span class="lineNum">     537</span>              : </span>
<span id="L538"><span class="lineNum">     538</span>              : // ------------- Valid signal for the next stage (stage X) -------------</span>
<span id="L539"><span class="lineNum">     539</span> <span class="tlaGNC">        9013 :   logic  next_val_D;</span></span>
<span id="L540"><span class="lineNum">     540</span>              :   assign next_val_D = val_D &amp;&amp; !stall_D &amp;&amp; !squash_D;</span>
<span id="L541"><span class="lineNum">     541</span>              : </span>
<span id="L542"><span class="lineNum">     542</span>              : </span>
<span id="L543"><span class="lineNum">     543</span>              : </span>
<span id="L544"><span class="lineNum">     544</span>              : //----------------------------------------------------------------------</span>
<span id="L545"><span class="lineNum">     545</span>              : // X stage</span>
<span id="L546"><span class="lineNum">     546</span>              : //----------------------------------------------------------------------</span>
<span id="L547"><span class="lineNum">     547</span>              : </span>
<span id="L548"><span class="lineNum">     548</span>              : // ------------- Register enable logic -------------</span>
<span id="L549"><span class="lineNum">     549</span>              : </span>
<span id="L550"><span class="lineNum">     550</span>              :   // Enable Registers if no stall in X stage</span>
<span id="L551"><span class="lineNum">     551</span>              :   assign reg_en_X = !stall_X;</span>
<span id="L552"><span class="lineNum">     552</span>              : </span>
<span id="L553"><span class="lineNum">     553</span> <span class="tlaGNC">           4 :   logic [31:0] inst_X;                                                  // Instruction in X stage</span></span>
<span id="L554"><span class="lineNum">     554</span> <span class="tlaGNC">         340 :   logic [1:0]  dmem_reqstream_type_X;                                   // Data Memory Operation Type</span></span>
<span id="L555"><span class="lineNum">     555</span> <span class="tlaGNC">         530 :   logic        wb_result_sel_X;                                         // Writing Result Mux Select Signal</span></span>
<span id="L556"><span class="lineNum">     556</span> <span class="tlaGNC">        5286 :   logic        rf_wen_X;                                                // Register File Write Enale Signal</span></span>
<span id="L557"><span class="lineNum">     557</span> <span class="tlaGNC">         732 :   logic [4:0]  rf_waddr_X;                                              // Register File Write Address</span></span>
<span id="L558"><span class="lineNum">     558</span> <span class="tlaGNC">        1322 :   logic        proc2mngr_val_X;                                         // Processor to Mngr Message Valid Signal</span></span>
<span id="L559"><span class="lineNum">     559</span> <span class="tlaUNC tlaBgUNC">           0 :   logic        stats_en_wen_X;                                          // States Register Write Enable Signal</span></span>
<span id="L560"><span class="lineNum">     560</span> <span class="tlaGNC tlaBgGNC">           4 :   logic [3:0]  br_type_X;                                               // Branche Type</span></span>
<span id="L561"><span class="lineNum">     561</span>              : </span>
<span id="L562"><span class="lineNum">     562</span>              : </span>
<span id="L563"><span class="lineNum">     563</span>              :   // Receive Signal Forwarded from D stage</span>
<span id="L564"><span class="lineNum">     564</span> <span class="tlaGNC">       14630 :   always_ff @( posedge clk )</span></span>
<span id="L565"><span class="lineNum">     565</span> <span class="tlaGNC">         546 :     if ( reset ) begin</span></span>
<span id="L566"><span class="lineNum">     566</span> <span class="tlaGNC">         546 :       val_X                 &lt;= 1'b0;</span></span>
<span id="L567"><span class="lineNum">     567</span>              :     end</span>
<span id="L568"><span class="lineNum">     568</span> <span class="tlaGNC">         215 :     else if ( reg_en_X ) begin</span></span>
<span id="L569"><span class="lineNum">     569</span> <span class="tlaGNC">       13869 :       val_X                 &lt;= next_val_D;</span></span>
<span id="L570"><span class="lineNum">     570</span> <span class="tlaGNC">       13869 :       rf_wen_X              &lt;= rf_wen_D;</span></span>
<span id="L571"><span class="lineNum">     571</span> <span class="tlaGNC">       13869 :       inst_X                &lt;= inst_D;</span></span>
<span id="L572"><span class="lineNum">     572</span> <span class="tlaGNC">       13869 :       alu_fn_X              &lt;= alu_fn_D;</span></span>
<span id="L573"><span class="lineNum">     573</span> <span class="tlaGNC">       13869 :       ex_result_sel_X       &lt;= ex_result_sel_D;</span></span>
<span id="L574"><span class="lineNum">     574</span> <span class="tlaGNC">       13869 :       rf_waddr_X            &lt;= rf_waddr_D;</span></span>
<span id="L575"><span class="lineNum">     575</span> <span class="tlaGNC">       13869 :       proc2mngr_val_X       &lt;= proc2mngr_val_D;</span></span>
<span id="L576"><span class="lineNum">     576</span> <span class="tlaGNC">       13869 :       dmem_reqstream_type_X &lt;= dmem_reqstream_type_D;</span></span>
<span id="L577"><span class="lineNum">     577</span> <span class="tlaGNC">       13869 :       wb_result_sel_X       &lt;= wb_result_sel_D;</span></span>
<span id="L578"><span class="lineNum">     578</span> <span class="tlaGNC">       13869 :       stats_en_wen_X        &lt;= stats_en_wen_D;</span></span>
<span id="L579"><span class="lineNum">     579</span> <span class="tlaGNC">       13869 :       br_type_X             &lt;= br_type_D;</span></span>
<span id="L580"><span class="lineNum">     580</span>              :     end</span>
<span id="L581"><span class="lineNum">     581</span>              : </span>
<span id="L582"><span class="lineNum">     582</span>              :   // Branch or Jump(jalr) logic Block, Redirect PC in F if Branch or Jump is taken</span>
<span id="L583"><span class="lineNum">     583</span> <span class="tlaUNC tlaBgUNC">           0 :   always_comb begin</span></span>
<span id="L584"><span class="lineNum">     584</span> <span class="tlaGNC tlaBgGNC">         926 :     if ( val_X &amp;&amp; ( br_type_X == br_bne ) ) begin                               // If Current Instruction is bne</span></span>
<span id="L585"><span class="lineNum">     585</span> <span class="tlaGNC">         926 :       pc_redirect_X = !br_cond_eq_X;                                            // PC Redirect Depends on Oposite of Equal Signal </span></span>
<span id="L586"><span class="lineNum">     586</span> <span class="tlaGNC">         926 :       pc_sel_X      = 2'b1;                                                     // Use Branch Target Calculated in X stage</span></span>
<span id="L587"><span class="lineNum">     587</span>              :     end</span>
<span id="L588"><span class="lineNum">     588</span> <span class="tlaGNC">         301 :     else if ( val_X &amp;&amp; ( br_type_X == br_beq ) ) begin                          // If Current Instruction is beq</span></span>
<span id="L589"><span class="lineNum">     589</span> <span class="tlaGNC">         301 :       pc_redirect_X = br_cond_eq_X;                                             // PC Redirect Depends on Equal Signal</span></span>
<span id="L590"><span class="lineNum">     590</span> <span class="tlaGNC">         301 :       pc_sel_X      = 2'b1;                                                     // Use Branch Target Calculated in X stage</span></span>
<span id="L591"><span class="lineNum">     591</span>              :     end</span>
<span id="L592"><span class="lineNum">     592</span> <span class="tlaGNC">           1 :     else if ( val_X &amp;&amp; ( br_type_X == br_blt ) ) begin                          // If Current Instruction is blt</span></span>
<span id="L593"><span class="lineNum">     593</span> <span class="tlaGNC">           1 :       pc_redirect_X = br_cond_lt_X;                                             // PC Redirect Depends on Less than Signal</span></span>
<span id="L594"><span class="lineNum">     594</span> <span class="tlaGNC">           1 :       pc_sel_X      = 2'b1;                                                     // Use Branch Target Calculated in X stage </span></span>
<span id="L595"><span class="lineNum">     595</span>              :     end</span>
<span id="L596"><span class="lineNum">     596</span> <span class="tlaGNC">           1 :     else if ( val_X &amp;&amp; ( br_type_X == br_bltu ) ) begin                         // If Current Instruction is bltu</span></span>
<span id="L597"><span class="lineNum">     597</span> <span class="tlaGNC">           1 :       pc_redirect_X = br_cond_ltu_X;                                            // PC Redirect Depends on unsigned Less than Signal</span></span>
<span id="L598"><span class="lineNum">     598</span> <span class="tlaGNC">           1 :       pc_sel_X      = 2'b1;                                                     // Use Branch Target Calculated in X stage</span></span>
<span id="L599"><span class="lineNum">     599</span>              :     end</span>
<span id="L600"><span class="lineNum">     600</span> <span class="tlaGNC">           1 :     else if ( val_X &amp;&amp; ( br_type_X == br_bge ) ) begin                          // If Current Instruction is bge</span></span>
<span id="L601"><span class="lineNum">     601</span> <span class="tlaGNC">           1 :       pc_redirect_X = !br_cond_lt_X;                                            // PC Redirect Depends on Oposite of Less than Signal</span></span>
<span id="L602"><span class="lineNum">     602</span> <span class="tlaGNC">           1 :       pc_sel_X      = 2'b1;                                                     // Use Branch Target Calculated in X stage</span></span>
<span id="L603"><span class="lineNum">     603</span>              :     end</span>
<span id="L604"><span class="lineNum">     604</span> <span class="tlaGNC">           1 :     else if ( val_X &amp;&amp; ( br_type_X == br_bgeu ) ) begin                         // If Current Instruction is bgeu</span></span>
<span id="L605"><span class="lineNum">     605</span> <span class="tlaGNC">           1 :       pc_redirect_X = !br_cond_ltu_X;                                           // PC Redirect Depends on Oposite of unsigned Less than Signal</span></span>
<span id="L606"><span class="lineNum">     606</span> <span class="tlaGNC">           1 :       pc_sel_X      = 2'b1;                                                     // Use Branch Target Calculated in X stage</span></span>
<span id="L607"><span class="lineNum">     607</span>              :     end</span>
<span id="L608"><span class="lineNum">     608</span> <span class="tlaGNC">           2 :     else if ( val_X &amp;&amp; ( br_type_X == jalr) ) begin                             // If Current Instruction is jalr</span></span>
<span id="L609"><span class="lineNum">     609</span> <span class="tlaGNC">           2 :       pc_redirect_X = 1'b1;                                                     // PC Redirects</span></span>
<span id="L610"><span class="lineNum">     610</span> <span class="tlaGNC">           2 :       pc_sel_X      = 2'd3;                                                     // Use Jump Target Calculated in X stage</span></span>
<span id="L611"><span class="lineNum">     611</span>              :     end</span>
<span id="L612"><span class="lineNum">     612</span> <span class="tlaGNC">       13397 :     else begin</span></span>
<span id="L613"><span class="lineNum">     613</span> <span class="tlaGNC">       13397 :       pc_redirect_X = 1'b0;                                                     // PC does not Redirect</span></span>
<span id="L614"><span class="lineNum">     614</span> <span class="tlaGNC">       13397 :       pc_sel_X      = 2'b0;                                                     // Use PC + 4</span></span>
<span id="L615"><span class="lineNum">     615</span>              :     end</span>
<span id="L616"><span class="lineNum">     616</span>              :   end</span>
<span id="L617"><span class="lineNum">     617</span>              : </span>
<span id="L618"><span class="lineNum">     618</span>              : </span>
<span id="L619"><span class="lineNum">     619</span>              : // ------------- ostall and osquash in X -------------</span>
<span id="L620"><span class="lineNum">     620</span>              : </span>
<span id="L621"><span class="lineNum">     621</span>              :   // set IntMulAlt_respstream_rdy if not stalling</span>
<span id="L622"><span class="lineNum">     622</span>              :   assign IntMulAlt_respstream_rdy = !stall_X;</span>
<span id="L623"><span class="lineNum">     623</span>              : </span>
<span id="L624"><span class="lineNum">     624</span>              :   // ostall due to dmem_reqstream not ready.</span>
<span id="L625"><span class="lineNum">     625</span> <span class="tlaGNC">         164 :   logic ostall_dmem_reqstream_X;</span></span>
<span id="L626"><span class="lineNum">     626</span>              :   assign ostall_dmem_reqstream_X = (val_X &amp;&amp; ( dmem_reqstream_type_X != nr ) &amp;&amp; !dmem_reqstream_rdy);</span>
<span id="L627"><span class="lineNum">     627</span>              : </span>
<span id="L628"><span class="lineNum">     628</span>              :   // ostall due to IntMulAlt_respstream not valid and current instruction is mul</span>
<span id="L629"><span class="lineNum">     629</span> <span class="tlaGNC">           2 :   logic ostall_IntMulAlt_X;</span></span>
<span id="L630"><span class="lineNum">     630</span>              :   assign ostall_IntMulAlt_X = val_X &amp;&amp; !IntMulAlt_respstream_val &amp;&amp; (ex_result_sel_X == a_mul);</span>
<span id="L631"><span class="lineNum">     631</span>              : </span>
<span id="L632"><span class="lineNum">     632</span>              :   // Final ostall signal</span>
<span id="L633"><span class="lineNum">     633</span>              :   assign ostall_X = ostall_dmem_reqstream_X || ostall_IntMulAlt_X;</span>
<span id="L634"><span class="lineNum">     634</span>              : </span>
<span id="L635"><span class="lineNum">     635</span>              :   // Final stall signal</span>
<span id="L636"><span class="lineNum">     636</span>              :   assign stall_X = val_X &amp;&amp; ( ostall_X || ostall_M || ostall_W );</span>
<span id="L637"><span class="lineNum">     637</span>              : </span>
<span id="L638"><span class="lineNum">     638</span>              :   // osquash due to taken branch</span>
<span id="L639"><span class="lineNum">     639</span>              :   assign osquash_X = val_X &amp;&amp; !stall_X &amp;&amp; pc_redirect_X;</span>
<span id="L640"><span class="lineNum">     640</span>              : </span>
<span id="L641"><span class="lineNum">     641</span>              :   // set dmem_reqstream_val only if not stalling</span>
<span id="L642"><span class="lineNum">     642</span>              :   assign dmem_reqstream_val = val_X &amp;&amp; !stall_X &amp;&amp; ( dmem_reqstream_type_X != nr );</span>
<span id="L643"><span class="lineNum">     643</span>              : </span>
<span id="L644"><span class="lineNum">     644</span>              :   // set dmem_reqstream_msg_type</span>
<span id="L645"><span class="lineNum">     645</span> <span class="tlaUNC tlaBgUNC">           0 :     always_comb begin</span></span>
<span id="L646"><span class="lineNum">     646</span> <span class="tlaGNC tlaBgGNC">         283 :       if(dmem_reqstream_type_X == st)  dmem_reqstream_msg_type = `VC_MEM_REQ_MSG_TYPE_WRITE;</span></span>
<span id="L647"><span class="lineNum">     647</span> <span class="tlaGNC">       14347 :       else  dmem_reqstream_msg_type = `VC_MEM_REQ_MSG_TYPE_READ;</span></span>
<span id="L648"><span class="lineNum">     648</span>              :     end</span>
<span id="L649"><span class="lineNum">     649</span>              : </span>
<span id="L650"><span class="lineNum">     650</span>              : </span>
<span id="L651"><span class="lineNum">     651</span>              : // ------------- Valid signal for the next stage (stage M) -------------</span>
<span id="L652"><span class="lineNum">     652</span> <span class="tlaGNC">        9169 :   logic  next_val_X;</span></span>
<span id="L653"><span class="lineNum">     653</span>              :   assign next_val_X = val_X &amp;&amp; !stall_X;</span>
<span id="L654"><span class="lineNum">     654</span>              : </span>
<span id="L655"><span class="lineNum">     655</span>              : </span>
<span id="L656"><span class="lineNum">     656</span>              : </span>
<span id="L657"><span class="lineNum">     657</span>              : //----------------------------------------------------------------------</span>
<span id="L658"><span class="lineNum">     658</span>              : // M stage</span>
<span id="L659"><span class="lineNum">     659</span>              : //----------------------------------------------------------------------</span>
<span id="L660"><span class="lineNum">     660</span>              : </span>
<span id="L661"><span class="lineNum">     661</span>              : // ------------- Register enable logic -------------</span>
<span id="L662"><span class="lineNum">     662</span>              : </span>
<span id="L663"><span class="lineNum">     663</span>              :   // Enable Registers if no stall in M stage</span>
<span id="L664"><span class="lineNum">     664</span>              :   assign reg_en_M  = !stall_M;</span>
<span id="L665"><span class="lineNum">     665</span>              : </span>
<span id="L666"><span class="lineNum">     666</span> <span class="tlaGNC">           4 :   logic [31:0] inst_M;                                                  // Instruction in M stage</span></span>
<span id="L667"><span class="lineNum">     667</span> <span class="tlaGNC">         290 :   logic [1:0]  dmem_reqstream_type_M;                                   // Data Memory Operation Type</span></span>
<span id="L668"><span class="lineNum">     668</span> <span class="tlaGNC">        5078 :   logic        rf_wen_M;                                                // Register File Write Enale Signal</span></span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaGNC">         732 :   logic [4:0]  rf_waddr_M;                                              // Register File Write Address</span></span>
<span id="L670"><span class="lineNum">     670</span> <span class="tlaGNC">        1322 :   logic        proc2mngr_val_M;                                         // Processor to Mngr Message Valid Signal</span></span>
<span id="L671"><span class="lineNum">     671</span> <span class="tlaUNC tlaBgUNC">           0 :   logic        stats_en_wen_M;                                          // States Register Write Enable Signal</span></span>
<span id="L672"><span class="lineNum">     672</span>              : </span>
<span id="L673"><span class="lineNum">     673</span>              :   // Receive Signal Forwarded from X stage</span>
<span id="L674"><span class="lineNum">     674</span> <span class="tlaGNC tlaBgGNC">       14630 :   always_ff @( posedge clk )</span></span>
<span id="L675"><span class="lineNum">     675</span> <span class="tlaGNC">         546 :     if ( reset ) begin</span></span>
<span id="L676"><span class="lineNum">     676</span> <span class="tlaGNC">         546 :       val_M                 &lt;= 1'b0;</span></span>
<span id="L677"><span class="lineNum">     677</span>              :     end</span>
<span id="L678"><span class="lineNum">     678</span> <span class="tlaGNC">         617 :     else if ( reg_en_M ) begin</span></span>
<span id="L679"><span class="lineNum">     679</span> <span class="tlaGNC">       13467 :       val_M                 &lt;= next_val_X;</span></span>
<span id="L680"><span class="lineNum">     680</span> <span class="tlaGNC">       13467 :       rf_wen_M              &lt;= rf_wen_X;</span></span>
<span id="L681"><span class="lineNum">     681</span> <span class="tlaGNC">       13467 :       inst_M                &lt;= inst_X;</span></span>
<span id="L682"><span class="lineNum">     682</span> <span class="tlaGNC">       13467 :       rf_waddr_M            &lt;= rf_waddr_X;</span></span>
<span id="L683"><span class="lineNum">     683</span> <span class="tlaGNC">       13467 :       proc2mngr_val_M       &lt;= proc2mngr_val_X;</span></span>
<span id="L684"><span class="lineNum">     684</span> <span class="tlaGNC">       13467 :       dmem_reqstream_type_M &lt;= dmem_reqstream_type_X;</span></span>
<span id="L685"><span class="lineNum">     685</span> <span class="tlaGNC">       13467 :       wb_result_sel_M       &lt;= wb_result_sel_X;</span></span>
<span id="L686"><span class="lineNum">     686</span> <span class="tlaGNC">       13467 :       stats_en_wen_M        &lt;= stats_en_wen_X;</span></span>
<span id="L687"><span class="lineNum">     687</span>              :     end</span>
<span id="L688"><span class="lineNum">     688</span>              : </span>
<span id="L689"><span class="lineNum">     689</span>              : </span>
<span id="L690"><span class="lineNum">     690</span>              : // ------------- ostall and osquash in M -------------</span>
<span id="L691"><span class="lineNum">     691</span>              : </span>
<span id="L692"><span class="lineNum">     692</span>              :   // Set dmem_respstream_rdy if valid and not stalling and this is a lw/sw</span>
<span id="L693"><span class="lineNum">     693</span>              :   assign dmem_respstream_rdy = val_M &amp;&amp; !stall_M &amp;&amp; ( dmem_reqstream_type_M != nr );</span>
<span id="L694"><span class="lineNum">     694</span>              : </span>
<span id="L695"><span class="lineNum">     695</span>              :   // ostall due to dmem_respstream not valid</span>
<span id="L696"><span class="lineNum">     696</span>              :   assign ostall_M = val_M &amp;&amp; ( dmem_reqstream_type_M != nr ) &amp;&amp; !dmem_respstream_val;</span>
<span id="L697"><span class="lineNum">     697</span>              : </span>
<span id="L698"><span class="lineNum">     698</span>              :   // Final stall signal in M stage</span>
<span id="L699"><span class="lineNum">     699</span>              :   assign stall_M = val_M &amp;&amp; ( ostall_M || ostall_W );</span>
<span id="L700"><span class="lineNum">     700</span>              : </span>
<span id="L701"><span class="lineNum">     701</span>              : </span>
<span id="L702"><span class="lineNum">     702</span>              : // ------------- Valid signal for the next stage (stage M) -------------</span>
<span id="L703"><span class="lineNum">     703</span> <span class="tlaGNC">        9170 :   logic  next_val_M;</span></span>
<span id="L704"><span class="lineNum">     704</span>              :   assign next_val_M = val_M &amp;&amp; !stall_M;</span>
<span id="L705"><span class="lineNum">     705</span>              : </span>
<span id="L706"><span class="lineNum">     706</span>              : </span>
<span id="L707"><span class="lineNum">     707</span>              : </span>
<span id="L708"><span class="lineNum">     708</span>              : //----------------------------------------------------------------------</span>
<span id="L709"><span class="lineNum">     709</span>              : // W stage</span>
<span id="L710"><span class="lineNum">     710</span>              : //----------------------------------------------------------------------</span>
<span id="L711"><span class="lineNum">     711</span>              : </span>
<span id="L712"><span class="lineNum">     712</span>              : // ------------- Register enable logic -------------</span>
<span id="L713"><span class="lineNum">     713</span>              : </span>
<span id="L714"><span class="lineNum">     714</span>              :   // Enable Registers if no stall in W stage</span>
<span id="L715"><span class="lineNum">     715</span>              :   assign reg_en_W = !stall_W;</span>
<span id="L716"><span class="lineNum">     716</span>              : </span>
<span id="L717"><span class="lineNum">     717</span> <span class="tlaGNC">           4 :   logic [31:0] inst_W;                                                  // Instruction in M stage</span></span>
<span id="L718"><span class="lineNum">     718</span> <span class="tlaGNC">        1322 :   logic        proc2mngr_val_W;                                         // Processor to Mngr Message Valid Signal</span></span>
<span id="L719"><span class="lineNum">     719</span> <span class="tlaGNC">        5078 :   logic        rf_wen_pending_W;                                        // Register File Pending Write Signal</span></span>
<span id="L720"><span class="lineNum">     720</span> <span class="tlaUNC tlaBgUNC">           0 :   logic        stats_en_wen_pending_W;                                  // States Register Pending Write Signal</span></span>
<span id="L721"><span class="lineNum">     721</span>              : </span>
<span id="L722"><span class="lineNum">     722</span>              :   // Receive Signal Forwarded from M stage</span>
<span id="L723"><span class="lineNum">     723</span> <span class="tlaGNC tlaBgGNC">       14630 :   always_ff @( posedge clk ) begin</span></span>
<span id="L724"><span class="lineNum">     724</span> <span class="tlaGNC">         546 :     if ( reset ) begin</span></span>
<span id="L725"><span class="lineNum">     725</span> <span class="tlaGNC">         546 :       val_W                  &lt;= 1'b0;</span></span>
<span id="L726"><span class="lineNum">     726</span>              :     end</span>
<span id="L727"><span class="lineNum">     727</span> <span class="tlaUNC tlaBgUNC">           0 :     else if ( reg_en_W ) begin</span></span>
<span id="L728"><span class="lineNum">     728</span> <span class="tlaGNC tlaBgGNC">       14084 :       val_W                  &lt;= next_val_M;</span></span>
<span id="L729"><span class="lineNum">     729</span> <span class="tlaGNC">       14084 :       rf_wen_pending_W       &lt;= rf_wen_M;</span></span>
<span id="L730"><span class="lineNum">     730</span> <span class="tlaGNC">       14084 :       inst_W                 &lt;= inst_M;</span></span>
<span id="L731"><span class="lineNum">     731</span> <span class="tlaGNC">       14084 :       rf_waddr_W             &lt;= rf_waddr_M;</span></span>
<span id="L732"><span class="lineNum">     732</span> <span class="tlaGNC">       14084 :       proc2mngr_val_W        &lt;= proc2mngr_val_M;</span></span>
<span id="L733"><span class="lineNum">     733</span> <span class="tlaGNC">       14084 :       stats_en_wen_pending_W &lt;= stats_en_wen_M;</span></span>
<span id="L734"><span class="lineNum">     734</span>              :     end</span>
<span id="L735"><span class="lineNum">     735</span>              :   end</span>
<span id="L736"><span class="lineNum">     736</span>              : </span>
<span id="L737"><span class="lineNum">     737</span>              : </span>
<span id="L738"><span class="lineNum">     738</span>              :   // Set Register File Write Enable if Register File Pending Write and Instruction in W stage is valid</span>
<span id="L739"><span class="lineNum">     739</span>              :   assign rf_wen_W       = val_W &amp;&amp; rf_wen_pending_W;</span>
<span id="L740"><span class="lineNum">     740</span>              : </span>
<span id="L741"><span class="lineNum">     741</span>              :   // Set States Register Write Enable if States Register Pending Write and Instruction in W stage is valid</span>
<span id="L742"><span class="lineNum">     742</span>              :   assign stats_en_wen_W = val_W &amp;&amp; stats_en_wen_pending_W;</span>
<span id="L743"><span class="lineNum">     743</span>              : </span>
<span id="L744"><span class="lineNum">     744</span>              : </span>
<span id="L745"><span class="lineNum">     745</span>              : // ------------- ostall and osquash in W -------------</span>
<span id="L746"><span class="lineNum">     746</span>              : </span>
<span id="L747"><span class="lineNum">     747</span>              :   // Set Process to Mngr Message Valid</span>
<span id="L748"><span class="lineNum">     748</span>              :   assign proc2mngr_val = val_W &amp;&amp; !stall_W &amp;&amp; proc2mngr_val_W;</span>
<span id="L749"><span class="lineNum">     749</span>              : </span>
<span id="L750"><span class="lineNum">     750</span>              :   // Set commit instruction signal if instruction in W stage is valid and there's no stalling</span>
<span id="L751"><span class="lineNum">     751</span>              :   assign commit_inst = val_W &amp;&amp; !stall_W;</span>
<span id="L752"><span class="lineNum">     752</span>              : </span>
<span id="L753"><span class="lineNum">     753</span>              :   // ostall due to proc2mngr</span>
<span id="L754"><span class="lineNum">     754</span>              :   assign ostall_W = val_W &amp;&amp; proc2mngr_val_W &amp;&amp; !proc2mngr_rdy;</span>
<span id="L755"><span class="lineNum">     755</span>              : </span>
<span id="L756"><span class="lineNum">     756</span>              :   // stall signal used in W stage</span>
<span id="L757"><span class="lineNum">     757</span>              :   assign stall_W = val_W &amp;&amp; ostall_W;</span>
<span id="L758"><span class="lineNum">     758</span>              : </span>
<span id="L759"><span class="lineNum">     759</span>              : </span>
<span id="L760"><span class="lineNum">     760</span>              : </span>
<span id="L761"><span class="lineNum">     761</span>              : endmodule</span>
<span id="L762"><span class="lineNum">     762</span>              : </span>
<span id="L763"><span class="lineNum">     763</span>              : `endif</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
