# RISC-V-Single-Cycle-processor-based-on-Harvard-architecture-using-Verilog-HDL.-

![image](https://github.com/bassantatef/RISC-V-Single-Cycle-processor-based-on-Harvard-architecture-using-Verilog-HDL.-/assets/82764830/8ae5eed0-3dda-48ec-9c3e-ce566f59787b)
