Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Fri May 23 15:59:42 2025
| Host         : ares running 64-bit Linux Mint 21.2
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/axil_conv2D_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                                Instance                                |                                  Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                           |                                                                    (top) |        431 |        367 |      64 |    0 | 375 |      4 |      0 |          4 |
|   bd_0_i                                                               |                                                                     bd_0 |        431 |        367 |      64 |    0 | 375 |      4 |      0 |          4 |
|     hls_inst                                                           |                                                          bd_0_hls_inst_0 |        431 |        367 |      64 |    0 | 375 |      4 |      0 |          4 |
|       (hls_inst)                                                       |                                                          bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                                             |                                              bd_0_hls_inst_0_axil_conv2D |        431 |        367 |      64 |    0 | 375 |      4 |      0 |          4 |
|         (inst)                                                         |                                              bd_0_hls_inst_0_axil_conv2D |         24 |         24 |       0 |    0 | 141 |      0 |      0 |          0 |
|         BUS1_s_axi_U                                                   |                                   bd_0_hls_inst_0_axil_conv2D_BUS1_s_axi |        259 |        195 |      64 |    0 | 165 |      4 |      0 |          0 |
|           (BUS1_s_axi_U)                                               |                                   bd_0_hls_inst_0_axil_conv2D_BUS1_s_axi |         73 |         73 |       0 |    0 | 101 |      0 |      0 |          0 |
|           int_image_in                                                 |               bd_0_hls_inst_0_axil_conv2D_BUS1_s_axi_ram__parameterized0 |         45 |         45 |       0 |    0 |   0 |      2 |      0 |          0 |
|           int_image_out                                                |               bd_0_hls_inst_0_axil_conv2D_BUS1_s_axi_ram__parameterized1 |         60 |         60 |       0 |    0 |   0 |      2 |      0 |          0 |
|           int_weights                                                  |                               bd_0_hls_inst_0_axil_conv2D_BUS1_s_axi_ram |         81 |         17 |      64 |    0 |  64 |      0 |      0 |          0 |
|         grp_axil_conv2D_Pipeline_loop_k_fu_141                         |                  bd_0_hls_inst_0_axil_conv2D_axil_conv2D_Pipeline_loop_k |        148 |        148 |       0 |    0 |  69 |      0 |      0 |          4 |
|           (grp_axil_conv2D_Pipeline_loop_k_fu_141)                     |                  bd_0_hls_inst_0_axil_conv2D_axil_conv2D_Pipeline_loop_k |         85 |         85 |       0 |    0 |  60 |      0 |      0 |          0 |
|           ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2                      |         bd_0_hls_inst_0_axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1 |         13 |         13 |       0 |    0 |   7 |      0 |      0 |          1 |
|             axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U | bd_0_hls_inst_0_axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0 |         13 |         13 |       0 |    0 |   7 |      0 |      0 |          1 |
|           flow_control_loop_pipe_sequential_init_U                     |       bd_0_hls_inst_0_axil_conv2D_flow_control_loop_pipe_sequential_init |         11 |         11 |       0 |    0 |   2 |      0 |      0 |          0 |
|           mac_muladd_8ns_8s_16s_17_4_1_U3                              |                 bd_0_hls_inst_0_axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|             axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U         |         bd_0_hls_inst_0_axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|           mac_muladd_8ns_8s_17s_18_4_1_U4                              |                 bd_0_hls_inst_0_axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1 |         39 |         39 |       0 |    0 |   0 |      0 |      0 |          1 |
|             axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U         |         bd_0_hls_inst_0_axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0 |         39 |         39 |       0 |    0 |   0 |      0 |      0 |          1 |
|           mul_8ns_8s_16_1_1_U1                                         |                            bd_0_hls_inst_0_axil_conv2D_mul_8ns_8s_16_1_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


