# DigitalSystems_IEEE754-2019
This is the last (6th) project of the Digital System course at the university. In this project, I have implemented a complete multiplier base on IEEE 754-2019 using SystemVerilog HDL(Hardware Description Language) and then I have synthesized them. 
