#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 28 11:29:17 2026
# Process ID: 20780
# Current directory: D:/Vivado/projects/tju_mips/CPU/Mcpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10520 D:\Vivado\projects\tju_mips\CPU\Mcpu\MiniMIPS_Lite.xpr
# Log file: D:/Vivado/projects/tju_mips/CPU/Mcpu/vivado.log
# Journal file: D:/Vivado/projects/tju_mips/CPU/Mcpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.xpr
INFO: [Project 1-313] Project file moved from 'D:/project/cslab/mips/minimip32-lite/CPU/Mcpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/xsim.dir/tb_MiniMIPS32_Lite_FullSyS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 28 11:30:29 2026...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 797.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 836.617 ; gain = 39.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'MINIMIPS32_SUB' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv:110]
[Wed Jan 28 17:11:57 2026] Launched synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'MINIMIPS32_SUB' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv:110]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
[Wed Jan 28 17:18:00 2026] Launched data_ram_synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/data_ram_synth_1/runme.log
[Wed Jan 28 17:18:00 2026] Launched synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
[Wed Jan 28 17:30:45 2026] Launched synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/synth_1/runme.log
set_property top MiniMIPS32_Lite_FullSyS [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
[Wed Jan 28 17:34:34 2026] Launched synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci' is already up-to-date
[Wed Jan 28 17:35:25 2026] Launched impl_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/impl_1/runme.log
set_property -dict [list CONFIG.coefficient_file {D:/Vivado/projects/inst_rom.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/projects/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../../../../inst_rom.coe'
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_runs -jobs 10 inst_rom_synth_1
[Wed Jan 28 18:16:51 2026] Launched inst_rom_synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/Vivado/projects/data_ram_02.coe} CONFIG.default_data {}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/projects/data_ram_02.coe' provided. It will be converted relative to IP Instance files '../../../../../../../data_ram_02.coe'
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
launch_runs -jobs 10 data_ram_synth_1
[Wed Jan 28 19:04:34 2026] Launched data_ram_synth_1...
Run output will be captured here: D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 909.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 909.090 ; gain = 0.000
add_bp {D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv} 21
remove_bps -file {D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv} -line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MiniMIPS32_Lite_FullSyS' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram_02.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MiniMIPS32_Lite_FullSyS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_Lite_FullSyS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exe_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/exemem_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/idexe_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/ifid_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/memwb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniMIPS32_Lite_FullSyS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3e013e88e4d947f2ac71e3f268cb62d3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MiniMIPS32_Lite_FullSyS_behav xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/new/MiniMIPS32_Lite_FullSyS.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.MiniMIPS32_Lite
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.tb_MiniMIPS32_Lite_FullSyS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MiniMIPS32_Lite_FullSyS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MiniMIPS32_Lite_FullSyS_behav -key {Behavioral:sim_1:Functional:tb_MiniMIPS32_Lite_FullSyS} -tclbatch {tb_MiniMIPS32_Lite_FullSyS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_MiniMIPS32_Lite_FullSyS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MiniMIPS32_Lite_FullSyS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.543 ; gain = 1.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 28 19:31:51 2026...
