<?xml version="1.0" encoding="UTF-8"?>
<module id="IOMM" HW_revision="" XML_version="1" description="IOMM Multiplexing Control Module">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename: Hercules_IOMM_TMS570LS12x.xml                 -->
<!-- Version: 1.0                                          -->

  <register id="Rev" acronym="Rev" offset="0x0" width="32" description="Module Revision Register"></register>
  <register id="DieId0" acronym="DieId0" offset="0x8" width="32" description="Die Id Register 0"></register>
  <register id="DieId1" acronym="DieId1" offset="0xC" width="32" description="Die Id Register 1"></register>
  <register id="DieId2" acronym="DieId2" offset="0x10" width="32" description="Die Id Register 2"></register>
  <register id="DieId3" acronym="DieId3" offset="0x14" width="32" description="Die Id Register 3"></register>
  <register id="DevId0" acronym="DevId0" offset="0x18" width="32" description="Device Id Register 0"></register>
  <register id="DevId1" acronym="DevId1" offset="0x1C" width="32" description="Device Id Register 1"></register>
  <register id="BootConfig0" acronym="BootConfig0" offset="0x20" width="32" description="Boot Config Register 0"></register>
  <register id="Kick0" acronym="Kick0" offset="0x38" width="32" description="Kicker Register 0"></register>
  <register id="Kick1" acronym="Kick1" offset="0x3C" width="32" description="Kicker Register 1"></register>
  <register id="ErrRawStatSet" acronym="ErrRawStatSet" offset="0xE0" width="32" description="Error Raw Status/Set Register"></register>
  <register id="ErrEnaStatClr" acronym="ErrEnaStatClr" offset="0xE4" width="32" description="Error Enabled Status/Clear Register"></register>
  <register id="ErrEna" acronym="ErrEna" offset="0xE8" width="32" description="Error Enable Register"></register>
  <register id="ErrEnaClr" acronym="ErrEnaClr" offset="0xEC" width="32" description="Error Enable Clear Register"></register>
  <register id="Fault_Addr" acronym="Fault_Addr" offset="0xF4" width="32" description="Fault Address Register"></register>
  <register id="Fault_Stat" acronym="Fault_Stat" offset="0xF8" width="32" description="Fault Status Register"></register>
  <register id="Fault_Clr" acronym="Fault_Clr" offset="0xFC" width="32" description="Fault Clear Register"></register>
  <register id="PINMMR0" acronym="PINMMR0" offset="0x110" width="32" description="Pin Multiplexing Control Register 0"></register>
  <register id="PINMMR1" acronym="PINMMR1" offset="0x114" width="32" description="Pin Multiplexing Control Register 1"></register>
  <register id="PINMMR2" acronym="PINMMR2" offset="0x118" width="32" description="Pin Multiplexing Control Register 2"></register>
  <register id="PINMMR3" acronym="PINMMR3" offset="0x11C" width="32" description="Pin Multiplexing Control Register 3"></register>
  <register id="PINMMR4" acronym="PINMMR4" offset="0x120" width="32" description="Pin Multiplexing Control Register 4"></register>
  <register id="PINMMR5" acronym="PINMMR5" offset="0x124" width="32" description="Pin Multiplexing Control Register 5"></register>
  <register id="PINMMR6" acronym="PINMMR6" offset="0x128" width="32" description="Pin Multiplexing Control Register 6"></register>
  <register id="PINMMR7" acronym="PINMMR7" offset="0x12C" width="32" description="Pin Multiplexing Control Register 7"></register>
  <register id="PINMMR8" acronym="PINMMR8" offset="0x130" width="32" description="Pin Multiplexing Control Register 8"></register>
  <register id="PINMMR9" acronym="PINMMR9" offset="0x134" width="32" description="Pin Multiplexing Control Register 9"></register>
  <register id="PINMMR10" acronym="PINMMR10" offset="0x138" width="32" description="Pin Multiplexing Control Register 10"></register>
  <register id="PINMMR11" acronym="PINMMR11" offset="0x13C" width="32" description="Pin Multiplexing Control Register 11"></register>
  <register id="PINMMR12" acronym="PINMMR12" offset="0x140" width="32" description="Pin Multiplexing Control Register 12"></register>
  <register id="PINMMR13" acronym="PINMMR13" offset="0x144" width="32" description="Pin Multiplexing Control Register 13"></register>
  <register id="PINMMR14" acronym="PINMMR14" offset="0x148" width="32" description="Pin Multiplexing Control Register 14"></register>
  <register id="PINMMR15" acronym="PINMMR15" offset="0x14C" width="32" description="Pin Multiplexing Control Register 15"></register>
  <register id="PINMMR16" acronym="PINMMR16" offset="0x150" width="32" description="Pin Multiplexing Control Register 16"></register>
  <register id="PINMMR17" acronym="PINMMR17" offset="0x154" width="32" description="Pin Multiplexing Control Register 17"></register>
  <register id="PINMMR18" acronym="PINMMR18" offset="0x158" width="32" description="Pin Multiplexing Control Register 18"></register>
  <register id="PINMMR19" acronym="PINMMR19" offset="0x15C" width="32" description="Pin Multiplexing Control Register 19"></register>
  <register id="PINMMR20" acronym="PINMMR20" offset="0x160" width="32" description="Pin Multiplexing Control Register 20"></register>
  <register id="PINMMR21" acronym="PINMMR21" offset="0x164" width="32" description="Pin Multiplexing Control Register 21"></register>
  <register id="PINMMR22" acronym="PINMMR22" offset="0x168" width="32" description="Pin Multiplexing Control Register 22"></register>
  <register id="PINMMR23" acronym="PINMMR23" offset="0x16C" width="32" description="Pin Multiplexing Control Register 23"></register>
  <register id="PINMMR24" acronym="PINMMR24" offset="0x170" width="32" description="Pin Multiplexing Control Register 24"></register>
  <register id="PINMMR25" acronym="PINMMR25" offset="0x174" width="32" description="Pin Multiplexing Control Register 25"></register>
  <register id="PINMMR26" acronym="PINMMR26" offset="0x178" width="32" description="Pin Multiplexing Control Register 26"></register>
  <register id="PINMMR27" acronym="PINMMR27" offset="0x17C" width="32" description="Pin Multiplexing Control Register 27"></register>
  <register id="PINMMR28" acronym="PINMMR28" offset="0x180" width="32" description="Pin Multiplexing Control Register 28"></register>
  <register id="PINMMR29" acronym="PINMMR29" offset="0x184" width="32" description="Pin Multiplexing Control Register 29"></register>
  <register id="PINMMR30" acronym="PINMMR30" offset="0x188" width="32" description="Pin Multiplexing Control Register 30"></register>
  <register id="PINMMR31" acronym="PINMMR31" offset="0x18C" width="32" description="Pin Multiplexing Control Register 31"></register>
  <register id="PINMMR32" acronym="PINMMR32" offset="0x190" width="32" description="Pin Multiplexing Control Register 32"></register>
  <register id="PINMMR33" acronym="PINMMR33" offset="0x194" width="32" description="Pin Multiplexing Control Register 33"></register>
  <register id="PINMMR34" acronym="PINMMR34" offset="0x198" width="32" description="Pin Multiplexing Control Register 34"></register>
  <register id="PINMMR35" acronym="PINMMR35" offset="0x19C" width="32" description="Pin Multiplexing Control Register 35"></register>
  <register id="PINMMR36" acronym="PINMMR36" offset="0x1A0" width="32" description="Pin Multiplexing Control Register 36"></register>
  <register id="PINMMR37" acronym="PINMMR37" offset="0x1A4" width="32" description="Pin Multiplexing Control Register 37"></register>
  <register id="PINMMR38" acronym="PINMMR38" offset="0x1A8" width="32" description="Pin Multiplexing Control Register 38"></register>
  <register id="PINMMR39" acronym="PINMMR39" offset="0x1AC" width="32" description="Pin Multiplexing Control Register 39"></register>
  <register id="PINMMR40" acronym="PINMMR40" offset="0x1B0" width="32" description="Pin Multiplexing Control Register 40"></register>
  <register id="PINMMR41" acronym="PINMMR41" offset="0x1B4" width="32" description="Pin Multiplexing Control Register 41"></register>
  <register id="PINMMR42" acronym="PINMMR42" offset="0x1B8" width="32" description="Pin Multiplexing Control Register 42"></register>
  <register id="PINMMR43" acronym="PINMMR43" offset="0x1BC" width="32" description="Pin Multiplexing Control Register 43"></register>
  <register id="PINMMR44" acronym="PINMMR44" offset="0x1C0" width="32" description="Pin Multiplexing Control Register 44"></register>
  <register id="PINMMR45" acronym="PINMMR45" offset="0x1C4" width="32" description="Pin Multiplexing Control Register 45"></register>
  <register id="PINMMR46" acronym="PINMMR46" offset="0x1C8" width="32" description="Pin Multiplexing Control Register 46"></register>
  <register id="PINMMR47" acronym="PINMMR47" offset="0x1CC" width="32" description="Pin Multiplexing Control Register 47"></register>
</module>
