{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1390241660683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1390241660683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 18:14:20 2014 " "Processing started: Mon Jan 20 18:14:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1390241660683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1390241660683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder -c Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1390241660683 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1390241663521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quad-QuadArch " "Found design unit 1: Quad-QuadArch" {  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241664332 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quad " "Found entity 1: Quad" {  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241664332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241664332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-decoderArch " "Found design unit 1: decoder-decoderArch" {  } { { "decoder.vhd" "" { Text "Z:/Git/FPGA/Decoder/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241664379 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "Z:/Git/FPGA/Decoder/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241664379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241664379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder " "Elaborating entity \"Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1390241665018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad Quad:leftWheelEncoder " "Elaborating entity \"Quad\" for hierarchy \"Quad:leftWheelEncoder\"" {  } { { "decoder.vhd" "leftWheelEncoder" { Text "Z:/Git/FPGA/Decoder/decoder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241665049 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Quad:leftWheelEncoder\|spd_array_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Quad:leftWheelEncoder\|spd_array_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Quad:leftMotorEncoder\|spd_array_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Quad:leftMotorEncoder\|spd_array_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Quad:rightWheelEncoder\|spd_array_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Quad:rightWheelEncoder\|spd_array_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Quad:rightMotorEncoder\|spd_array_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Quad:rightMotorEncoder\|spd_array_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1390241665985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241665985 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1390241665985 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Quad:rightWheelEncoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Quad:rightWheelEncoder\|Mult0\"" {  } { { "Quad.vhd" "Mult0" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Quad:leftMotorEncoder\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Quad:leftMotorEncoder\|Mult1\"" {  } { { "Quad.vhd" "Mult1" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Quad:leftWheelEncoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Quad:leftWheelEncoder\|Mult0\"" {  } { { "Quad.vhd" "Mult0" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241665985 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Quad:rightMotorEncoder\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Quad:rightMotorEncoder\|Mult1\"" {  } { { "Quad.vhd" "Mult1" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241665985 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1390241665985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad:leftWheelEncoder\|altshift_taps:spd_array_rtl_0 " "Elaborated megafunction instantiation \"Quad:leftWheelEncoder\|altshift_taps:spd_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241666203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad:leftWheelEncoder\|altshift_taps:spd_array_rtl_0 " "Instantiated megafunction \"Quad:leftWheelEncoder\|altshift_taps:spd_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241666203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241666203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241666203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1390241666203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_shm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_shm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_shm " "Found entity 1: shift_taps_shm" {  } { { "db/shift_taps_shm.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/shift_taps_shm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241666406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241666406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o681 " "Found entity 1: altsyncram_o681" {  } { { "db/altsyncram_o681.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/altsyncram_o681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241666655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241666655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkf " "Found entity 1: cntr_pkf" {  } { { "db/cntr_pkf.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/cntr_pkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241666889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241666889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241667123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241667123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Instantiated megafunction \"Quad:rightWheelEncoder\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667685 ""}  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1390241667685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241667934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241668106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241668277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfh " "Found entity 1: add_sub_rfh" {  } { { "db/add_sub_rfh.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_rfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241668480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241668480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241668589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15h " "Found entity 1: add_sub_15h" {  } { { "db/add_sub_15h.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_15h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241668792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241668792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241668901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241668979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vfh " "Found entity 1: add_sub_vfh" {  } { { "db/add_sub_vfh.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_vfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241669181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241669181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:rightWheelEncoder\|lpm_mult:Mult0\|altshift:external_latency_ffs Quad:rightWheelEncoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Quad:rightWheelEncoder\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 99 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Instantiated megafunction \"Quad:leftMotorEncoder\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""}  } { { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1390241669462 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669462 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_geh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_geh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_geh " "Found entity 1: add_sub_geh" {  } { { "db/add_sub_geh.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_geh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241669712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241669712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241669774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3h " "Found entity 1: add_sub_m3h" {  } { { "db/add_sub_m3h.tdf" "" { Text "Z:/Git/FPGA/Decoder/db/add_sub_m3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1390241669977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1390241669977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241670008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Quad:leftMotorEncoder\|lpm_mult:Mult1\|altshift:external_latency_ffs Quad:leftMotorEncoder\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Quad:leftMotorEncoder\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Quad.vhd" "" { Text "Z:/Git/FPGA/Decoder/Quad.vhd" 101 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1390241670055 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1390241671957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1390241673298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1390241673298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1349 " "Implemented 1349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1390241673703 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1390241673703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1298 " "Implemented 1298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1390241673703 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1390241673703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1390241673703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1390241673797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 18:14:33 2014 " "Processing ended: Mon Jan 20 18:14:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1390241673797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1390241673797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1390241673797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1390241673797 ""}
