Loading plugins phase: Elapsed time ==> 0s.247ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\PSOC4_Main.cyprj -d CY8C4145LQI-PS433 -s C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.325ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.155ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSOC4_Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\PSOC4_Main.cyprj -dcpsoc3 PSOC4_Main.v -verilog
======================================================================

======================================================================
Compiling:  PSOC4_Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\PSOC4_Main.cyprj -dcpsoc3 PSOC4_Main.v -verilog
======================================================================

======================================================================
Compiling:  PSOC4_Main.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\PSOC4_Main.cyprj -dcpsoc3 -verilog PSOC4_Main.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 03 22:37:15 2021


======================================================================
Compiling:  PSOC4_Main.v
Program  :   vpp
Options  :    -yv2 -q10 PSOC4_Main.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 03 22:37:15 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSOC4_Main.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  PSOC4_Main.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\PSOC4_Main.cyprj -dcpsoc3 -verilog PSOC4_Main.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 03 22:37:15 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\codegentemp\PSOC4_Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\codegentemp\PSOC4_Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
PSOC4_Main.v (line 778, col 24):  Warning: (W460) 't_fvalid' unassigned in module 'Scan_ADC_v3_10_3'.

tovif:  No errors.  1 warning.


======================================================================
Compiling:  PSOC4_Main.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\PSOC4_Main.cyprj -dcpsoc3 -verilog PSOC4_Main.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 03 22:37:15 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\codegentemp\PSOC4_Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\codegentemp\PSOC4_Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:Net_1257\
	\UART_1:uncfg_rx_irq\
	\UART_1:Net_1099\
	\UART_1:Net_1258\
	Net_1549
	Net_1550
	Net_1551
	Net_1552
	Net_1553
	Net_1554
	Net_1555
	Net_1558
	Net_1559
	\I2C_1:Net_1257\
	\I2C_1:uncfg_rx_irq\
	\I2C_1:Net_1099\
	\I2C_1:Net_1258\
	Net_1571
	Net_1572
	Net_1573
	Net_1574
	Net_1575
	Net_1576
	Net_1577
	Net_1580
	Net_1581
	Net_1588
	\ADC_1:Net_448\
	\ADC_1:Net_446\
	\ADC_1:Net_1002\
	\ADC_1:Net_1009\
	\ADC_1:Net_1003\
	\ADC_1:Net_1007\
	\ADC_1:Net_991\
	\ADC_1:Net_987\
	\ADC_1:Net_993\
	\ADC_1:Net_986\


Deleted 37 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RELAY_net_0
Aliasing tmpOE__RED_LED_net_0 to tmpOE__RELAY_net_0
Aliasing \Timer_1:Net_75\ to zero
Aliasing \Timer_1:Net_69\ to tmpOE__RELAY_net_0
Aliasing \Timer_1:Net_66\ to zero
Aliasing \Timer_1:Net_82\ to zero
Aliasing \Timer_1:Net_72\ to zero
Aliasing \UART_1:select_s_wire\ to zero
Aliasing \UART_1:sclk_s_wire\ to zero
Aliasing \UART_1:mosi_s_wire\ to zero
Aliasing \UART_1:miso_m_wire\ to zero
Aliasing \UART_1:cts_wire\ to zero
Aliasing \I2C_1:select_s_wire\ to zero
Aliasing \I2C_1:rx_wire\ to zero
Aliasing \I2C_1:sclk_s_wire\ to zero
Aliasing \I2C_1:mosi_s_wire\ to zero
Aliasing \I2C_1:miso_m_wire\ to zero
Aliasing \I2C_1:tmpOE__sda_net_0\ to tmpOE__RELAY_net_0
Aliasing \I2C_1:tmpOE__scl_net_0\ to tmpOE__RELAY_net_0
Aliasing \I2C_1:cts_wire\ to zero
Aliasing \ADC_1:Net_410\ to zero
Aliasing \ADC_1:st_sel_1\ to zero
Aliasing \ADC_1:st_sel_0\ to zero
Aliasing \ADC_1:Net_412\ to zero
Aliasing \ADC_1:Net_413\ to zero
Aliasing \ADC_1:Net_414\ to zero
Aliasing \ADC_1:Net_416\ to zero
Aliasing \ADC_1:Net_431\ to zero
Aliasing \ADC_1:tmpOE__Bypass_net_0\ to tmpOE__RELAY_net_0
Aliasing tmpOE__In_plus_net_0 to tmpOE__RELAY_net_0
Aliasing tmpOE__Battery_Plus_net_0 to tmpOE__RELAY_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__RELAY_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__RELAY_net_0
Aliasing tmpOE__Battery_Minus_net_0 to tmpOE__RELAY_net_0
Aliasing tmpOE__In_Minus_net_0 to tmpOE__RELAY_net_0
Removing Lhs of wire one[6] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire tmpOE__RED_LED_net_0[9] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire \Timer_1:Net_81\[17] = Net_1629[15]
Removing Lhs of wire \Timer_1:Net_75\[18] = zero[2]
Removing Lhs of wire \Timer_1:Net_69\[19] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire \Timer_1:Net_66\[20] = zero[2]
Removing Lhs of wire \Timer_1:Net_82\[21] = zero[2]
Removing Lhs of wire \Timer_1:Net_72\[22] = zero[2]
Removing Lhs of wire \UART_1:select_s_wire\[31] = zero[2]
Removing Lhs of wire \UART_1:rx_wire\[32] = Net_1557[33]
Removing Lhs of wire \UART_1:Net_1170\[36] = \UART_1:Net_847\[30]
Removing Lhs of wire \UART_1:sclk_s_wire\[37] = zero[2]
Removing Lhs of wire \UART_1:mosi_s_wire\[38] = zero[2]
Removing Lhs of wire \UART_1:miso_m_wire\[39] = zero[2]
Removing Lhs of wire \UART_1:cts_wire\[42] = zero[2]
Removing Rhs of wire Net_1566[68] = \UART_1:tx_wire\[45]
Removing Lhs of wire \I2C_1:select_s_wire\[71] = zero[2]
Removing Lhs of wire \I2C_1:rx_wire\[72] = zero[2]
Removing Lhs of wire \I2C_1:Net_1170\[75] = \I2C_1:Net_847\[70]
Removing Lhs of wire \I2C_1:sclk_s_wire\[76] = zero[2]
Removing Lhs of wire \I2C_1:mosi_s_wire\[77] = zero[2]
Removing Lhs of wire \I2C_1:miso_m_wire\[78] = zero[2]
Removing Lhs of wire \I2C_1:tmpOE__sda_net_0\[80] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__scl_net_0\[86] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire \I2C_1:cts_wire\[95] = zero[2]
Removing Rhs of wire \ADC_1:sarClock\[662] = \ADC_1:Net_428\[692]
Removing Lhs of wire \ADC_1:Net_410\[684] = zero[2]
Removing Lhs of wire \ADC_1:st_sel_1\[685] = zero[2]
Removing Lhs of wire \ADC_1:st_sel_0\[686] = zero[2]
Removing Lhs of wire \ADC_1:Net_412\[687] = zero[2]
Removing Lhs of wire \ADC_1:Net_413\[688] = zero[2]
Removing Lhs of wire \ADC_1:Net_414\[689] = zero[2]
Removing Lhs of wire \ADC_1:Net_415\[690] = zero[2]
Removing Lhs of wire \ADC_1:Net_416\[691] = zero[2]
Removing Lhs of wire \ADC_1:Net_431\[693] = zero[2]
Removing Lhs of wire \ADC_1:tmpOE__Bypass_net_0\[699] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire tmpOE__In_plus_net_0[1065] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire tmpOE__Battery_Plus_net_0[1072] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire tmpOE__Pin_3_net_0[1107] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire tmpOE__Pin_4_net_0[1113] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire tmpOE__Battery_Minus_net_0[1129] = tmpOE__RELAY_net_0[1]
Removing Lhs of wire tmpOE__In_Minus_net_0[1135] = tmpOE__RELAY_net_0[1]

------------------------------------------------------
Aliased 0 equations, 42 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\PSOC4_Main.cyprj" -dcpsoc3 PSOC4_Main.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.093ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 03 April 2021 22:37:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Tucker Zischka\Documents\GitHub\Li-CellTesting_Script\PSOC4_Main\PSOC4_Main.cydsn\PSOC4_Main.cyprj -d CY8C4145LQI-PS433 PSOC4_Main.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_1_intUabClock'. Fanout=0
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_1_intSarClock'. Signal=\ADC_1:sarClock_ff12\
    Fixed Function Clock 0: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff1\
    Fixed Function Clock 4: Automatic-assigning  clock 'Clock_1'. Signal=Net_1629_ff4
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC_1:Bypass(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RELAY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RELAY(0)__PA ,
            pad => RELAY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_LED(0)__PA ,
            pad => RED_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => Net_1586 ,
            pad => \I2C_1:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => Net_1585 ,
            pad => \I2C_1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ADC_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_1:Bypass(0)\__PA ,
            analog_term => \ADC_1:Net_408\ ,
            pad => \ADC_1:Bypass(0)_PAD\ );

    Pin : Name = In_plus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => In_plus(0)__PA ,
            analog_term => Net_1735 ,
            pad => In_plus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Battery_Plus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Battery_Plus(0)__PA ,
            analog_term => Net_1525 ,
            pad => Battery_Plus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Net_1566 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            fb => Net_1557 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Battery_Minus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Battery_Minus(0)__PA ,
            analog_term => Net_1706 ,
            pad => Battery_Minus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_Minus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => In_Minus(0)__PA ,
            analog_term => Net_1769 ,
            pad => In_Minus(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1569 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    2 :   23 :   25 :  8.00 %
IO                            :   13 :   25 :   38 : 34.21 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    1 :    3 : 66.67 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    1 :    7 :    8 : 12.50 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    4 :    0 :    4 : 100.00 %
Comparator                    :    0 :    1 :    1 :  0.00 %
UAB Channels                  :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    2 :    2 :    4 : 50.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.046ms
Tech Mapping phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
RELAY(0)                            : [IOP=(0)][IoId=(3)]                
RED_LED(0)                          : [IOP=(0)][IoId=(2)]                
\I2C_1:sda(0)\                      : [IOP=(3)][IoId=(7)]                
\I2C_1:scl(0)\                      : [IOP=(3)][IoId=(6)]                
In_plus(0)                          : [IOP=(2)][IoId=(5)]                
Battery_Plus(0)                     : [IOP=(2)][IoId=(1)]                
Pin_3(0)                            : [IOP=(0)][IoId=(5)]                
Pin_4(0)                            : [IOP=(0)][IoId=(4)]                
Battery_Minus(0)                    : [IOP=(2)][IoId=(0)]                
In_Minus(0)                         : [IOP=(2)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\UART_1:SCB\                        : SCB_[FFB(SCB,1)]                   
\I2C_1:SCB\                         : SCB_[FFB(SCB,2)]                   
\ADC_1:cy_psoc4_sar_1\              : SARADC_[FFB(SARADC,0)]             
CyDesignWideVoltageReference        : REF_PRB0.REF0                      
\PVref_1:cy_psoc4_pref\             : REF_PRB0.REF1                      
\Opamp_1:cy_psoc4_abuf\             : OA_CTB0.OA0                        
\PGA_2:cy_psoc4_abuf\               : OA_CTB0.OA1                        
\PGA_1:cy_psoc4_abuf\               : OA_CTB1.OA0                        
\Opamp_2:cy_psoc4_abuf\             : OA_CTB1.OA1                        
\ADC_1:vssa_kelvin_0\               : Vref_[FFB(Vref,0)]                 
\ADC_1:Bypass(0)\                   : [IOP=(2)][IoId=(7)]                
\Timer_1:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1619357s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=3 Elapsed=0.0871447 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1524 {
    PASS0_ctb1_vout0
    PASS0_CTB1_A81
    PASS0_CTB1_oa0_vminus
    PASS0_AROUTE0_SMP_C1O0
    PASS0_sarmux_vplus
    PASS0_AROUTE0_SMP_SRP
    PASS0_sar_vplus
  }
  Net: Net_1525 {
    p2_1
  }
  Net: Net_1704 {
    PASS0_ctb0_vout1
    PASS0_CTB0_A82
    PASS0_CTB0_oa1_vminus
    PASS0_AROUTE0_SMC1_C0O1
    PASS0_sarmux_coreio1
    PASS0_AROUTE0_SMC1_SRM
    PASS0_sar_vminus
  }
  Net: Net_1706 {
    p2_0
  }
  Net: Net_1710 {
    PASS0_vref1
  }
  Net: Net_1735 {
    p2_5
    PASS0_CTB0_P15
    PASS0_ctb0_ctbus1
    PASS0_CTB0_G43
    PASS0_ctb1_ctbus1
    PASS0_CTB1_A43
    PASS0_CTB1_oa1_vplus
  }
  Net: Net_1736 {
    PASS0_ctb1_vout1
  }
  Net: Net_1769 {
    p2_4
    PASS0_CTB0_P04
    PASS0_ctb0_ctbus0
    PASS0_CTB0_A30
    PASS0_CTB0_oa0_vplus
  }
  Net: Net_1772 {
    PASS0_ctb0_vout0
  }
  Net: \ADC_1:Net_1448\ {
  }
  Net: \ADC_1:Net_408\ {
    PASS0_ext_vref0
    PASS0_SW_SAR_VREF_EXT
    sar_ext_vref
    swh_1
    p2_7
  }
  Net: \PGA_1:Net_29\ {
    PASS0_CTB1_oa1_vminus
    PASS0_CTB1_R72
    PASS0_CTB1_rs1_tap
  }
  Net: \PGA_1:Net_39\ {
  }
  Net: \PGA_2:Net_29\ {
    PASS0_CTB0_oa0_vminus
    PASS0_CTB0_R71
    PASS0_CTB0_rs0_tap
  }
  Net: \PGA_2:Net_39\ {
  }
  Net: Net_1621 {
    PASS0_CTB1_oa0_vplus
  }
  Net: AMuxNet::AMux_1_CYAMUXSIDE_A {
    PASS0_CTB1_A70
    PASS0_ctb1_vref0
    PASS0_AROUTE0_CTB1_V01
    PASS0_CTB1_A60
    PASS0_ctb1_ctbus3
    PASS0_CTB0_G63
    PASS0_ctb0_ctbus3
    PASS0_CTB0_P31
    PASS0_CTB1_A50
    PASS0_ctb1_ctbus2
    PASS0_CTB1_D52
  }
  Net: Net_1719 {
    PASS0_CTB0_oa1_vplus
  }
  Net: AMuxNet::AMux_1_CYAMUXSIDE_B {
    PASS0_CTB0_A73
    PASS0_ctb0_vref1
    PASS0_AROUTE0_CTB0_V11
    PASS0_CTB0_A53
    PASS0_ctb0_ctbus2
    PASS0_CTB0_P20
    PASS0_CTB0_D51
  }
}
Map of item to net {
  PASS0_ctb1_vout0                                 -> Net_1524
  PASS0_CTB1_A81                                   -> Net_1524
  PASS0_CTB1_oa0_vminus                            -> Net_1524
  PASS0_AROUTE0_SMP_C1O0                           -> Net_1524
  PASS0_sarmux_vplus                               -> Net_1524
  PASS0_AROUTE0_SMP_SRP                            -> Net_1524
  PASS0_sar_vplus                                  -> Net_1524
  p2_1                                             -> Net_1525
  PASS0_ctb0_vout1                                 -> Net_1704
  PASS0_CTB0_A82                                   -> Net_1704
  PASS0_CTB0_oa1_vminus                            -> Net_1704
  PASS0_AROUTE0_SMC1_C0O1                          -> Net_1704
  PASS0_sarmux_coreio1                             -> Net_1704
  PASS0_AROUTE0_SMC1_SRM                           -> Net_1704
  PASS0_sar_vminus                                 -> Net_1704
  p2_0                                             -> Net_1706
  PASS0_vref1                                      -> Net_1710
  p2_5                                             -> Net_1735
  PASS0_CTB0_P15                                   -> Net_1735
  PASS0_ctb0_ctbus1                                -> Net_1735
  PASS0_CTB0_G43                                   -> Net_1735
  PASS0_ctb1_ctbus1                                -> Net_1735
  PASS0_CTB1_A43                                   -> Net_1735
  PASS0_CTB1_oa1_vplus                             -> Net_1735
  PASS0_ctb1_vout1                                 -> Net_1736
  p2_4                                             -> Net_1769
  PASS0_CTB0_P04                                   -> Net_1769
  PASS0_ctb0_ctbus0                                -> Net_1769
  PASS0_CTB0_A30                                   -> Net_1769
  PASS0_CTB0_oa0_vplus                             -> Net_1769
  PASS0_ctb0_vout0                                 -> Net_1772
  PASS0_ext_vref0                                  -> \ADC_1:Net_408\
  PASS0_SW_SAR_VREF_EXT                            -> \ADC_1:Net_408\
  sar_ext_vref                                     -> \ADC_1:Net_408\
  swh_1                                            -> \ADC_1:Net_408\
  p2_7                                             -> \ADC_1:Net_408\
  PASS0_CTB1_oa1_vminus                            -> \PGA_1:Net_29\
  PASS0_CTB1_R72                                   -> \PGA_1:Net_29\
  PASS0_CTB1_rs1_tap                               -> \PGA_1:Net_29\
  PASS0_CTB0_oa0_vminus                            -> \PGA_2:Net_29\
  PASS0_CTB0_R71                                   -> \PGA_2:Net_29\
  PASS0_CTB0_rs0_tap                               -> \PGA_2:Net_29\
  PASS0_CTB1_oa0_vplus                             -> Net_1621
  PASS0_CTB1_A70                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_ctb1_vref0                                 -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_AROUTE0_CTB1_V01                           -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_A60                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_ctb1_ctbus3                                -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_G63                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_ctb0_ctbus3                                -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_P31                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_A50                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_ctb1_ctbus2                                -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_D52                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_oa1_vplus                             -> Net_1719
  PASS0_CTB0_A73                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_ctb0_vref1                                 -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_AROUTE0_CTB0_V11                           -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB0_A53                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_ctb0_ctbus2                                -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB0_P20                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB0_D51                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
}
Mux Info {
  Mux: AMux_1_CYAMUXSIDE_A {
     Mouth: Net_1621
     Guts:  AMuxNet::AMux_1_CYAMUXSIDE_A
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1710
      Outer: PASS0_CTB1_A70
      Inner: PASS0_AROUTE0_CTB1_V01
      Path {
        PASS0_CTB1_A70
        PASS0_ctb1_vref0
        PASS0_AROUTE0_CTB1_V01
        PASS0_vref1
      }
    }
    Arm: 1 {
      Net:   Net_1525
      Outer: PASS0_CTB1_A60
      Inner: PASS0_CTB0_G63
      Path {
        PASS0_CTB1_A60
        PASS0_ctb1_ctbus3
        PASS0_CTB0_G63
        PASS0_ctb0_ctbus3
        PASS0_CTB0_P31
        p2_1
      }
    }
    Arm: 2 {
      Net:   Net_1736
      Outer: PASS0_CTB1_A50
      Inner: PASS0_CTB1_D52
      Path {
        PASS0_CTB1_A50
        PASS0_ctb1_ctbus2
        PASS0_CTB1_D52
        PASS0_ctb1_vout1
      }
    }
  }
  Mux: AMux_1_CYAMUXSIDE_B {
     Mouth: Net_1719
     Guts:  AMuxNet::AMux_1_CYAMUXSIDE_B
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1710
      Outer: PASS0_CTB0_A73
      Inner: PASS0_AROUTE0_CTB0_V11
      Path {
        PASS0_CTB0_A73
        PASS0_ctb0_vref1
        PASS0_AROUTE0_CTB0_V11
        PASS0_vref1
      }
    }
    Arm: 1 {
      Net:   Net_1706
      Outer: PASS0_CTB0_A53
      Inner: PASS0_CTB0_P20
      Path {
        PASS0_CTB0_A53
        PASS0_ctb0_ctbus2
        PASS0_CTB0_P20
        p2_0
      }
    }
    Arm: 2 {
      Net:   Net_1772
      Outer: PASS0_CTB0_A53
      Inner: PASS0_CTB0_D51
      Path {
        PASS0_CTB0_A53
        PASS0_ctb0_ctbus2
        PASS0_CTB0_D51
        PASS0_ctb0_vout0
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1569 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = RED_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_LED(0)__PA ,
        pad => RED_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RELAY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RELAY(0)__PA ,
        pad => RELAY(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        fb => Net_1557 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => Net_1566 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Battery_Minus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Battery_Minus(0)__PA ,
        analog_term => Net_1706 ,
        pad => Battery_Minus(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Battery_Plus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Battery_Plus(0)__PA ,
        analog_term => Net_1525 ,
        pad => Battery_Plus(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = In_Minus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => In_Minus(0)__PA ,
        analog_term => Net_1769 ,
        pad => In_Minus(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = In_plus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => In_plus(0)__PA ,
        analog_term => Net_1735 ,
        pad => In_plus(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_1:Bypass(0)\__PA ,
        analog_term => \ADC_1:Net_408\ ,
        pad => \ADC_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = \I2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:scl(0)\__PA ,
        fb => Net_1585 ,
        pad => \I2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \I2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:sda(0)\__PA ,
        fb => Net_1586 ,
        pad => \I2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_12 => \ADC_1:sarClock_ff12\ ,
            ff_div_0 => \I2C_1:Net_847_ff0\ ,
            ff_div_1 => \UART_1:Net_847_ff1\ ,
            ff_div_4 => Net_1629_ff4 );
        Properties:
        {
        }
Decimator group 0: empty
LCD group 0: empty
PICU group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\ADC_1:vssa_kelvin_0\
        PORT MAP (
            vout => \ADC_1:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff1\ ,
            interrupt => Net_1547 ,
            uart_rx => Net_1557 ,
            uart_tx => Net_1566 ,
            uart_rts => \UART_1:rts_wire\ ,
            mosi_m => \UART_1:mosi_m_wire\ ,
            select_m_3 => \UART_1:select_m_wire_3\ ,
            select_m_2 => \UART_1:select_m_wire_2\ ,
            select_m_1 => \UART_1:select_m_wire_1\ ,
            select_m_0 => \UART_1:select_m_wire_0\ ,
            sclk_m => \UART_1:sclk_m_wire\ ,
            miso_s => \UART_1:miso_s_wire\ ,
            tr_tx_req => Net_1565 ,
            tr_rx_req => Net_1556 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\I2C_1:SCB\
        PORT MAP (
            clock => \I2C_1:Net_847_ff0\ ,
            interrupt => Net_1569 ,
            uart_tx => \I2C_1:tx_wire\ ,
            uart_rts => \I2C_1:rts_wire\ ,
            mosi_m => \I2C_1:mosi_m_wire\ ,
            select_m_3 => \I2C_1:select_m_wire_3\ ,
            select_m_2 => \I2C_1:select_m_wire_2\ ,
            select_m_1 => \I2C_1:select_m_wire_1\ ,
            select_m_0 => \I2C_1:select_m_wire_0\ ,
            sclk_m => \I2C_1:sclk_m_wire\ ,
            miso_s => \I2C_1:miso_s_wire\ ,
            i2c_scl => Net_1585 ,
            i2c_sda => Net_1586 ,
            tr_tx_req => Net_1587 ,
            tr_rx_req => Net_1578 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1629_ff4 ,
            capture => zero ,
            count => tmpOE__RELAY_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1638 ,
            tr_overflow => Net_1634 ,
            tr_compare_match => Net_1628 ,
            line => Net_1632 ,
            line_compl => Net_1633 ,
            interrupt => Net_1631 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\PGA_2:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1769 ,
            vminus => \PGA_2:Net_29\ ,
            vout1 => Net_1772 ,
            vout10 => \PGA_2:Net_19\ ,
            ctb_dsi_comp => \PGA_2:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 1
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,1): 
    p4abufcell: Name =\Opamp_2:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1719 ,
            vminus => Net_1704 ,
            vout1 => Net_1704 ,
            vout10 => \Opamp_2:Net_19\ ,
            ctb_dsi_comp => \Opamp_2:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,2): 
    p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1621 ,
            vminus => Net_1524 ,
            vout1 => Net_1524 ,
            vout10 => \Opamp_1:Net_19\ ,
            ctb_dsi_comp => \Opamp_1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,3): 
    p4abufcell: Name =\PGA_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1735 ,
            vminus => \PGA_1:Net_29\ ,
            vout1 => Net_1736 ,
            vout10 => \PGA_1:Net_19\ ,
            ctb_dsi_comp => \PGA_1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 1
            needs_dsab = 0
        }
RSB group 0: 
    p4rsbcell @ F(RSB,0): 
    p4rsbcell: Name =ctb0_resistor_string
        PORT MAP (
            r0_tap => \PGA_2:Net_29\ ,
            r0_top => Net_1772 ,
            r0_bot => \PGA_2:Net_39\ );
        Properties:
        {
        }
    p4rsbcell @ F(RSB,1): 
    p4rsbcell: Name =ctb1_resistor_string
        PORT MAP (
            r1_tap => \PGA_1:Net_29\ ,
            r1_top => Net_1736 ,
            r1_bot => \PGA_1:Net_39\ );
        Properties:
        {
        }
HALFUAB group 0: empty
TEMP group 0: empty
REF group 0: 
    Voltage References @ F(REF,0): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \ADC_1:Net_1379\ );
        Properties:
        {
        }
    Voltage References @ F(REF,1): 
    p4prefcell: Name =\PVref_1:cy_psoc4_pref\
        PORT MAP (
            vout => Net_1710 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_1:cy_psoc4_sar_1\
        PORT MAP (
            vplus => Net_1524 ,
            vminus => Net_1704 ,
            vref => \ADC_1:Net_1448\ ,
            ext_vref => \ADC_1:Net_408\ ,
            clock => \ADC_1:sarClock_ff12\ ,
            sample_done => Net_1604 ,
            chan_id_valid => Net_1606 ,
            chan_id_3 => Net_1605_3 ,
            chan_id_2 => Net_1605_2 ,
            chan_id_1 => Net_1605_1 ,
            chan_id_0 => Net_1605_0 ,
            data_valid => Net_1608 ,
            data_11 => Net_1607_11 ,
            data_10 => Net_1607_10 ,
            data_9 => Net_1607_9 ,
            data_8 => Net_1607_8 ,
            data_7 => Net_1607_7 ,
            data_6 => Net_1607_6 ,
            data_5 => Net_1607_5 ,
            data_4 => Net_1607_4 ,
            data_3 => Net_1607_3 ,
            data_2 => Net_1607_2 ,
            data_1 => Net_1607_1 ,
            data_0 => Net_1607_0 ,
            tr_sar_out => Net_1603 ,
            irq => \ADC_1:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
LNFE group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1_CYAMUXSIDE_A
        PORT MAP (
            muxin_2 => Net_1736 ,
            muxin_1 => Net_1525 ,
            muxin_0 => Net_1710 ,
            vout => Net_1621 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1_CYAMUXSIDE_B
        PORT MAP (
            muxin_2 => Net_1772 ,
            muxin_1 => Net_1706 ,
            muxin_0 => Net_1710 ,
            vout => Net_1719 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------------
   0 |   2 |     * |      NONE |         CMOS_OUT |        RED_LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          RELAY(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |          Pin_4(0) | FB(Net_1557)
     |   5 |     * |      NONE |         CMOS_OUT |          Pin_3(0) | In(Net_1566)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |  Battery_Minus(0) | Analog(Net_1706)
     |   1 |     * |      NONE |      HI_Z_ANALOG |   Battery_Plus(0) | Analog(Net_1525)
     |   4 |     * |      NONE |      HI_Z_ANALOG |       In_Minus(0) | Analog(Net_1769)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        In_plus(0) | Analog(Net_1735)
     |   7 |       |      NONE |      HI_Z_ANALOG | \ADC_1:Bypass(0)\ | Analog(\ADC_1:Net_408\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   3 |   6 |     * |      NONE |    OPEN_DRAIN_LO |    \I2C_1:scl(0)\ | FB(Net_1585)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |    \I2C_1:sda(0)\ | FB(Net_1586)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.032ms
Digital Placement phase: Elapsed time ==> 0s.273ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/8/route_arch-rrg.cydata" --vh2-path "PSOC4_Main_r.vh2" --pcf-path "PSOC4_Main.pco" --des-name "PSOC4_Main" --dsf-path "PSOC4_Main.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.260ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.131ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4145LQI-PS433
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.353ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.836ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.837ms
API generation phase: Elapsed time ==> 3s.158ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.000ms
