initSidebarItems({"enum":[["DACEN_A","DAC interface clock enable"]],"struct":[["CAN1EN_W","Write proxy for field `CAN1EN`"],["CAN2EN_W","Write proxy for field `CAN2EN`"],["DACEN_W","Write proxy for field `DACEN`"],["I2C1EN_W","Write proxy for field `I2C1EN`"],["I2C2EN_W","Write proxy for field `I2C2EN`"],["I2C3EN_W","Write proxy for field `I2C3EN`"],["PWREN_W","Write proxy for field `PWREN`"],["SPI2EN_W","Write proxy for field `SPI2EN`"],["SPI3EN_W","Write proxy for field `SPI3EN`"],["TIM12EN_W","Write proxy for field `TIM12EN`"],["TIM13EN_W","Write proxy for field `TIM13EN`"],["TIM14EN_W","Write proxy for field `TIM14EN`"],["TIM2EN_W","Write proxy for field `TIM2EN`"],["TIM3EN_W","Write proxy for field `TIM3EN`"],["TIM4EN_W","Write proxy for field `TIM4EN`"],["TIM5EN_W","Write proxy for field `TIM5EN`"],["TIM6EN_W","Write proxy for field `TIM6EN`"],["TIM7EN_W","Write proxy for field `TIM7EN`"],["UART4EN_W","Write proxy for field `UART4EN`"],["UART5EN_W","Write proxy for field `UART5EN`"],["USART2EN_W","Write proxy for field `USART2EN`"],["USART3EN_W","Write proxy for field `USART3EN`"],["WWDGEN_W","Write proxy for field `WWDGEN`"]],"type":[["CAN1EN_A","CAN 1 clock enable"],["CAN1EN_R","Reader of field `CAN1EN`"],["CAN2EN_A","CAN 2 clock enable"],["CAN2EN_R","Reader of field `CAN2EN`"],["DACEN_R","Reader of field `DACEN`"],["I2C1EN_A","I2C1 clock enable"],["I2C1EN_R","Reader of field `I2C1EN`"],["I2C2EN_A","I2C2 clock enable"],["I2C2EN_R","Reader of field `I2C2EN`"],["I2C3EN_A","I2C3 clock enable"],["I2C3EN_R","Reader of field `I2C3EN`"],["PWREN_A","Power interface clock enable"],["PWREN_R","Reader of field `PWREN`"],["R","Reader of register APB1ENR"],["SPI2EN_A","SPI2 clock enable"],["SPI2EN_R","Reader of field `SPI2EN`"],["SPI3EN_A","SPI3 clock enable"],["SPI3EN_R","Reader of field `SPI3EN`"],["TIM12EN_A","TIM12 clock enable"],["TIM12EN_R","Reader of field `TIM12EN`"],["TIM13EN_A","TIM13 clock enable"],["TIM13EN_R","Reader of field `TIM13EN`"],["TIM14EN_A","TIM14 clock enable"],["TIM14EN_R","Reader of field `TIM14EN`"],["TIM2EN_A","TIM2 clock enable"],["TIM2EN_R","Reader of field `TIM2EN`"],["TIM3EN_A","TIM3 clock enable"],["TIM3EN_R","Reader of field `TIM3EN`"],["TIM4EN_A","TIM4 clock enable"],["TIM4EN_R","Reader of field `TIM4EN`"],["TIM5EN_A","TIM5 clock enable"],["TIM5EN_R","Reader of field `TIM5EN`"],["TIM6EN_A","TIM6 clock enable"],["TIM6EN_R","Reader of field `TIM6EN`"],["TIM7EN_A","TIM7 clock enable"],["TIM7EN_R","Reader of field `TIM7EN`"],["UART4EN_A","UART4 clock enable"],["UART4EN_R","Reader of field `UART4EN`"],["UART5EN_A","UART5 clock enable"],["UART5EN_R","Reader of field `UART5EN`"],["USART2EN_A","USART 2 clock enable"],["USART2EN_R","Reader of field `USART2EN`"],["USART3EN_A","USART3 clock enable"],["USART3EN_R","Reader of field `USART3EN`"],["W","Writer for register APB1ENR"],["WWDGEN_A","Window watchdog clock enable"],["WWDGEN_R","Reader of field `WWDGEN`"]]});