module binary(
    input wire clk,
    input wire [15:0] address,
    input wire read_enable,
    output reg [7:0] data_out
);

// Memory initialization from a MIF file
reg [7:0] memory [0:32767];
initial begin
    $readmemh("binary_representation.bin", memory);
end

// Data output
always @(posedge clk) begin
    if (read_enable) begin
        data_out <= memory[address];
    end else begin
        data_out <= 8'b00000000; // Data output is cleared when not reading
    end
end

endmodule
