<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mcs_top_preroute.twx mcs_top_map.ncd -o mcs_top_preroute.twr
mcs_top.pcf -ucf mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

</twCmdLine><twDesign>mcs_top_map.ncd</twDesign><twDesignPath>mcs_top_map.ncd</twDesignPath><twPCF>mcs_top.pcf</twPCF><twPcfPath>mcs_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>52</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>28</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">28</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>52</twEndPtCnt><twPathErrCnt>28</twPathErrCnt><twMinPer>5.859</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDEN), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.141</twSlack><twSrc BELType="FF">c3_p4_cmd_en</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>4.853</twTotPathDel><twClkSkew dest = "6.171" src = "6.866">0.695</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>c3_p4_cmd_en</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X28Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FCMP_3_I/sig0000001a</twComp><twBEL>c3_p4_cmd_en</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDEN</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.838</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FCMP_3_I/sig0000001a</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbdck_CMDEN</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.015</twLogDel><twRouteDel>3.838</twRouteDel><twTotDel>4.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_IBUFG</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.060</twSlack><twSrc BELType="FF">c3_p4_cmd_byte_addr_26</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>1.934</twTotPathDel><twClkSkew dest = "6.171" src = "6.866">0.695</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>c3_p4_cmd_byte_addr_26</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X4Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;25&gt;</twComp><twBEL>c3_p4_cmd_byte_addr_26</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDRA12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.042</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbdck_CMDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.892</twLogDel><twRouteDel>1.042</twRouteDel><twTotDel>1.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_IBUFG</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA2), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.102</twSlack><twSrc BELType="FF">c3_p4_cmd_byte_addr_16</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>1.892</twTotPathDel><twClkSkew dest = "6.171" src = "6.866">0.695</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>c3_p4_cmd_byte_addr_16</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X4Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;13&gt;</twComp><twBEL>c3_p4_cmd_byte_addr_16</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDRA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.000</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbdck_CMDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.892</twLogDel><twRouteDel>1.000</twRouteDel><twTotDel>1.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_IBUFG</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA1), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.369</twSlack><twSrc BELType="FF">c3_p4_wr_data_0</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.832</twTotPathDel><twClkSkew dest = "6.617" src = "5.727">-0.890</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>c3_p4_wr_data_0</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>c3_p4_wr_data&lt;14&gt;</twComp><twBEL>c3_p4_wr_data_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4WRDATA1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.589</twDelInfo><twComp>c3_p4_wr_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P4CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>0.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk_IBUFG</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA2), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.369</twSlack><twSrc BELType="FF">c3_p4_wr_data_0</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.832</twTotPathDel><twClkSkew dest = "6.617" src = "5.727">-0.890</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>c3_p4_wr_data_0</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>c3_p4_wr_data&lt;14&gt;</twComp><twBEL>c3_p4_wr_data_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4WRDATA2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.589</twDelInfo><twComp>c3_p4_wr_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P4CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>0.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk_IBUFG</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA4), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.369</twSlack><twSrc BELType="FF">c3_p4_wr_data_0</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.832</twTotPathDel><twClkSkew dest = "6.617" src = "5.727">-0.890</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>c3_p4_wr_data_0</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>c3_p4_wr_data&lt;14&gt;</twComp><twBEL>c3_p4_wr_data_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4WRDATA4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.589</twDelInfo><twComp>c3_p4_wr_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P4CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>0.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk_IBUFG</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="clkRstSlow/CLK_500"/><twPinLimit anchorID="21" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="clkRstSlow/CLK_500_n"/><twPinLimit anchorID="22" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="clkRstSlow/CLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP &quot;clkRstSlow_CLK_100s&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>49</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.682</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_24 (SLICE_X26Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.318</twSlack><twSrc BELType="FF">clkRstSlow/localRst</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_24</twDest><twTotPathDel>3.439</twTotPathDel><twClkSkew dest = "2.572" src = "2.584">0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/localRst</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X31Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRstSlow/localRst</twComp><twBEL>clkRstSlow/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.779</twDelInfo><twComp>clkRstSlow/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twLogDel>0.660</twLogDel><twRouteDel>2.779</twRouteDel><twTotDel>3.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_24 (SLICE_X26Y87.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.892</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_23</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_24</twDest><twTotPathDel>3.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_23</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X27Y56.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>clkRstSlow/rstDelay&lt;19&gt;</twComp><twBEL>clkRstSlow/rstDelay_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.406</twDelInfo><twComp>clkRstSlow/rstDelay&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>2.406</twRouteDel><twTotDel>3.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_11 (SLICE_X25Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.938</twSlack><twSrc BELType="FF">clkRstSlow/localRst</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_11</twDest><twTotPathDel>1.819</twTotPathDel><twClkSkew dest = "2.572" src = "2.584">0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/localRst</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X31Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRstSlow/localRst</twComp><twBEL>clkRstSlow/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.010</twDelInfo><twComp>clkRstSlow/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y56.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>clkRstSlow/rstDelay&lt;11&gt;</twComp><twBEL>clkRstSlow/rstDelay_11</twBEL></twPathDel><twLogDel>0.809</twLogDel><twRouteDel>1.010</twRouteDel><twTotDel>1.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP &quot;clkRstSlow_CLK_100s&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_16 (SLICE_X27Y56.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.768</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_15</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_16</twDest><twTotPathDel>0.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_15</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X25Y56.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>clkRstSlow/rstDelay&lt;11&gt;</twComp><twBEL>clkRstSlow/rstDelay_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y56.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.465</twDelInfo><twComp>clkRstSlow/rstDelay&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clkRstSlow/rstDelay&lt;19&gt;</twComp><twBEL>clkRstSlow/rstDelay_16</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.465</twRouteDel><twTotDel>0.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_14 (SLICE_X25Y56.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.804</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_13</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_14</twDest><twTotPathDel>0.804</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_13</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X25Y56.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>clkRstSlow/rstDelay&lt;11&gt;</twComp><twBEL>clkRstSlow/rstDelay_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.405</twDelInfo><twComp>clkRstSlow/rstDelay&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>clkRstSlow/rstDelay&lt;11&gt;</twComp><twBEL>clkRstSlow/rstDelay&lt;13&gt;_rt</twBEL><twBEL>clkRstSlow/rstDelay_14</twBEL></twPathDel><twLogDel>0.399</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_6 (SLICE_X25Y57.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.804</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_5</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_6</twDest><twTotPathDel>0.804</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_5</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X25Y57.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>clkRstSlow/rstDelay&lt;3&gt;</twComp><twBEL>clkRstSlow/rstDelay_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.405</twDelInfo><twComp>clkRstSlow/rstDelay&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>clkRstSlow/rstDelay&lt;3&gt;</twComp><twBEL>clkRstSlow/rstDelay&lt;5&gt;_rt</twBEL><twBEL>clkRstSlow/rstDelay_6</twBEL></twPathDel><twLogDel>0.399</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP &quot;clkRstSlow_CLK_100s&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.486" period="1.538" constraintValue="1.538" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_650"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.640" period="7.692" constraintValue="7.692" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="39" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="clk100"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRstSlow_CLK_500_n = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500_n&quot; TS_Clk / 6         PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRstSlow_CLK_500_n = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500_n&quot; TS_Clk / 6
        PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="clkMem2x180"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRstSlow_clkGen_clkout5&quot;         TS_Clk / 0.5 HIGH 50%;</twConstName><twItemCnt>18036400383</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32750</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.755</twMinPer></twConstHead><twPathRptBanner iPaths="178161396" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8 (SLICE_X7Y64.D2), 178161396 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.245</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twTotPathDel>18.644</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y75.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;3&gt;&lt;4&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.421</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;3&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y14.PCOUT0</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y15.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y15.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.403</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_18</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y67.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y64.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.248</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;16&gt;</twComp><twBEL>lut147465_23210</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twBEL></twPathDel><twLogDel>13.548</twLogDel><twRouteDel>5.096</twRouteDel><twTotDel>18.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.245</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twTotPathDel>18.644</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y75.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;3&gt;&lt;4&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.421</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;3&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y14.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y15.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y15.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.403</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_18</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y67.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y64.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.248</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;16&gt;</twComp><twBEL>lut147465_23210</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twBEL></twPathDel><twLogDel>13.548</twLogDel><twRouteDel>5.096</twRouteDel><twTotDel>18.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.245</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twTotPathDel>18.644</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y75.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;3&gt;&lt;4&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.421</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;3&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y14.PCOUT1</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y15.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000171</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y15.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.403</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_18</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y67.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y64.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.248</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;16&gt;</twComp><twBEL>lut147465_23210</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twBEL></twPathDel><twLogDel>13.548</twLogDel><twRouteDel>5.096</twRouteDel><twTotDel>18.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="178161396" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8 (SLICE_X3Y15.A2), 178161396 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.268</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000168</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twTotPathDel>18.621</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000168</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB2</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000168</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.B10</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.166</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;0&gt;&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y2.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.685</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.198</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;22&gt;</twComp><twBEL>lut145698_22580</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twBEL></twPathDel><twLogDel>13.548</twLogDel><twRouteDel>5.073</twRouteDel><twTotDel>18.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.268</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twTotPathDel>18.621</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB2</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.166</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;0&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y2.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.685</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.198</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;22&gt;</twComp><twBEL>lut145698_22580</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twBEL></twPathDel><twLogDel>13.548</twLogDel><twRouteDel>5.073</twRouteDel><twTotDel>18.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.268</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twTotPathDel>18.621</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB2</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.166</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;0&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y2.PCOUT0</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.685</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.198</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;22&gt;</twComp><twBEL>lut145698_22580</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a8</twBEL></twPathDel><twLogDel>13.548</twLogDel><twRouteDel>5.073</twRouteDel><twTotDel>18.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="189780615" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be (SLICE_X3Y15.C5), 189780615 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.404</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000168</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twTotPathDel>18.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000168</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB2</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000168</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.B10</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.166</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;0&gt;&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y2.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.685</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.886</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;22&gt;</twComp><twBEL>lut145566_22514</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twBEL></twPathDel><twLogDel>13.724</twLogDel><twRouteDel>4.761</twRouteDel><twTotDel>18.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.404</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twTotPathDel>18.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB2</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.166</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;0&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y2.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.685</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.886</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;22&gt;</twComp><twBEL>lut145566_22514</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twBEL></twPathDel><twLogDel>13.724</twLogDel><twRouteDel>4.761</twRouteDel><twTotDel>18.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.404</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twTotPathDel>18.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X21Y26.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB2</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016d</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.166</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;0&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y2.PCOUT0</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.685</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y13.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e7</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000270</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.886</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;22&gt;</twComp><twBEL>lut145566_22514</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twBEL></twPathDel><twLogDel>13.724</twLogDel><twRouteDel>4.761</twRouteDel><twTotDel>18.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRstSlow_clkGen_clkout5&quot;
        TS_Clk / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5 (SLICE_X26Y118.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5</twDest><twTotPathDel>0.364</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X25Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y118.CE</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.351</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y118.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.392</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5</twBEL></twPathDel><twLogDel>0.013</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>3.6</twPctLog><twPctRoute>96.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done (SLICE_X6Y111.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.371</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done</twDest><twTotPathDel>0.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X7Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y111.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.331</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y111.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.365</twDelInfo><twComp>][125868_16493</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done</twBEL></twPathDel><twLogDel>0.040</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SHIFTPIPE_I/pipeStageN/GEN[4].stageX/Mshreg_colorVal_out_2_BRB01 (SLICE_X18Y25.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB0</twSrc><twDest BELType="FF">SHIFTPIPE_I/pipeStageN/GEN[4].stageX/Mshreg_colorVal_out_2_BRB01</twDest><twTotPathDel>0.375</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB0</twSrc><twDest BELType='FF'>SHIFTPIPE_I/pipeStageN/GEN[4].stageX/Mshreg_colorVal_out_2_BRB01</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X19Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB0</twComp><twBEL>SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y25.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.147</twDelInfo><twComp>SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y25.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_2_BRB6</twComp><twBEL>SHIFTPIPE_I/pipeStageN/GEN[4].stageX/Mshreg_colorVal_out_2_BRB01</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRstSlow_clkGen_clkout5&quot;
        TS_Clk / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="15.148" period="20.000" constraintValue="20.000" deviceLimit="4.852" freqLimit="206.101" physResource="MBPIPE_I/GEN_ELEMENTS[5].LAST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK" logResource="MBPIPE_I/GEN_ELEMENTS[5].LAST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK" locationPin="DSP48_X1Y3.CLK" clockNet="clkDrp"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="15.148" period="20.000" constraintValue="20.000" deviceLimit="4.852" freqLimit="206.101" physResource="MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK" logResource="MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK" locationPin="DSP48_X1Y13.CLK" clockNet="clkDrp"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="15.148" period="20.000" constraintValue="20.000" deviceLimit="4.852" freqLimit="206.101" physResource="MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK" logResource="MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK" locationPin="DSP48_X1Y15.CLK" clockNet="clkDrp"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRstSlow_CLK_500 = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500&quot; TS_Clk / 6 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRstSlow_CLK_500 = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500&quot; TS_Clk / 6 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="clkMem2x"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;</twConstName><twItemCnt>106</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>12</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">12</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>106</twEndPtCnt><twPathErrCnt>12</twPathErrCnt><twMinPer>5.724</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0 (SLICE_X24Y116.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.968</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twDest><twTotPathDel>5.608</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X6Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/dataToggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y116.AX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.969</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y116.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>4.969</twRouteDel><twTotDel>5.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_4 (SLICE_X7Y114.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.066</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_4</twDest><twTotPathDel>5.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X24Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.661</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe&lt;4&gt;</twComp><twBEL>lut127882_17227</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_4</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>4.661</twRouteDel><twTotDel>5.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1 (SLICE_X7Y114.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.077</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1</twDest><twTotPathDel>5.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X24Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y114.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.650</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe&lt;4&gt;</twComp><twBEL>lut127900_17239</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>4.650</twRouteDel><twTotDel>5.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (OLOGIC_X4Y116.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.906</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twDest><twTotPathDel>-0.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X6Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.495</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/dataToggle</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.337</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.738</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twBEL></twPathDel><twLogDel>-1.243</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>-0.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>137.2</twPctLog><twPctRoute>-37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (OLOGIC_X4Y116.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.899</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twDest><twTotPathDel>-0.899</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X6Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.495</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/dataToggle</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.331</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.725</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twBEL></twPathDel><twLogDel>-1.230</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>-0.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>136.8</twPctLog><twPctRoute>-36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master (OLOGIC_X4Y117.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.868</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twDest><twTotPathDel>-0.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X6Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.495</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/dataToggle</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.362</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X4Y117.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.725</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twBEL></twPathDel><twLogDel>-1.230</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>-0.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>141.7</twPctLog><twPctRoute>-41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Tbcper_I" slack="5.026" period="7.692" constraintValue="7.692" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/dataToggle/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/dataToggle/CK" locationPin="SLICE_X6Y125.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB2/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1/CK" locationPin="SLICE_X10Y110.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRstSlow_CLK_100s / 6.5 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRstSlow_CLK_100s / 6.5 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;</twConstName><twItemCnt>5683</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>871</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>31.628</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X27Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.812</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twTotPathDel>5.024</twTotPathDel><twClkSkew dest = "5.758" src = "1.893">-3.865</twClkSkew><twDelConst>0.769</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X26Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>lut15461_3320</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.568</twDelInfo><twComp>][165061_3321</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.610</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>lut200386_39170</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.590</twDelInfo><twComp>][IN_virtPIBox_22165_39171</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>2.654</twLogDel><twRouteDel>2.370</twRouteDel><twTotDel>5.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.921</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twTotPathDel>2.385</twTotPathDel><twClkSkew dest = "4.852" src = "1.893">-2.959</twClkSkew><twDelConst>0.769</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X26Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>lut15461_3320</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.414</twDelInfo><twComp>][165061_3321</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>lut200386_39170</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.590</twDelInfo><twComp>][IN_virtPIBox_22165_39171</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>0.779</twLogDel><twRouteDel>1.606</twRouteDel><twTotDel>2.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X26Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.526</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twTotPathDel>1.780</twTotPathDel><twClkSkew dest = "4.852" src = "1.893">-2.959</twClkSkew><twDelConst>0.769</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X26Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>lut15461_3320</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.590</twDelInfo><twComp>][165061_3321</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>0.588</twLogDel><twRouteDel>1.192</twRouteDel><twTotDel>1.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X26Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.577</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twTotPathDel>1.729</twTotPathDel><twClkSkew dest = "4.852" src = "1.893">-2.959</twClkSkew><twDelConst>0.769</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X26Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>135</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>lut15461_3320</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.590</twDelInfo><twComp>][165061_3321</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>1.192</twRouteDel><twTotDel>1.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (SLICE_X1Y86.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.562</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_8</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_8</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X0Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor&lt;9&gt;_rt</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y86.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.147</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp><twBEL>lut128922_17685</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>73.8</twPctLog><twPctRoute>26.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X4Y79.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.564</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twDest><twTotPathDel>0.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X4Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.258</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14</twBEL><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB0 (SLICE_X13Y105.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.763</twSlack><twSrc BELType="FF">hdmiActiveTxIn_BRB0</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB0</twDest><twTotPathDel>0.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiActiveTxIn_BRB0</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X10Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>hdmiActiveTxIn_BRB2</twComp><twBEL>hdmiActiveTxIn_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.470</twDelInfo><twComp>hdmiActiveTxIn_BRB0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.470</twRouteDel><twTotDel>0.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tmcbcper_P5CMDCLK" slack="13.884" period="15.384" constraintValue="15.384" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" locationPin="MCB_X0Y1.P5CMDCLK" clockNet="clkHdmiTx"/><twPinLimit anchorID="112" type="MINPERIOD" name="Tcp" slack="13.985" period="15.384" constraintValue="15.384" deviceLimit="1.399" freqLimit="714.796" physResource="hdmiActiveTxIn_BRB2/CLK" logResource="Mshreg_hdmiActiveTxIn_BRB0/CLK" locationPin="SLICE_X10Y105.CLK" clockNet="clkHdmiTx"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="113"><twConstRollup name="TS_Clk" fullName="TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.859" actualRollup="20.558" errors="28" errorRollup="13" items="52" itemsRollup="18036406221"/><twConstRollup name="TS_clkRstSlow_CLK_100s" fullName="TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP &quot;clkRstSlow_CLK_100s&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.682" actualRollup="20.558" errors="0" errorRollup="13" items="49" itemsRollup="5789"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;" type="child" depth="2" requirement="7.692" prefType="period" actual="5.724" actualRollup="N/A" errors="12" errorRollup="0" items="106" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_clk_650" fullName="TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRstSlow_CLK_100s / 6.5 HIGH         50%;" type="child" depth="2" requirement="1.538" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;" type="child" depth="2" requirement="15.385" prefType="period" actual="31.628" actualRollup="N/A" errors="1" errorRollup="0" items="5683" itemsRollup="0"/><twConstRollup name="TS_clkRstSlow_CLK_500_n" fullName="TS_clkRstSlow_CLK_500_n = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500_n&quot; TS_Clk / 6         PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRstSlow_clkGen_clkout5" fullName="TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRstSlow_clkGen_clkout5&quot;         TS_Clk / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="18.755" actualRollup="N/A" errors="0" errorRollup="0" items="18036400383" itemsRollup="0"/><twConstRollup name="TS_clkRstSlow_CLK_500" fullName="TS_clkRstSlow_CLK_500 = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500&quot; TS_Clk / 6 HIGH         50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="114">3</twUnmetConstCnt><twDataSheet anchorID="115" twNameLen="15"><twClk2SUList anchorID="116" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>18.755</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="117"><twErrCnt>41</twErrCnt><twScore>11814</twScore><twSetupScore>812</twSetupScore><twHoldScore>11002</twHoldScore><twConstCov><twPathCnt>18036406273</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>78592</twConnCnt></twConstCov><twStats anchorID="118"><twMinPer>31.628</twMinPer><twFootnote number="1" /><twMaxFreq>31.618</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Jan 11 14:34:26 2015 </twTimestamp></twFoot><twClientInfo anchorID="119"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 769 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
