;redcode
;assert 1
	SPL 0, <332
	CMP -279, <-127
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 62
	ADD 270, 60
	SPL 0, <332
	SUB 2, @-1
	DAT #-129, <101
	SUB @127, @-6
	SUB @127, @-6
	ADD 271, @-60
	SPL 0, <332
	MOV -1, <-20
	ADD #297, <0
	SPL 0, <332
	MOV 117, <-20
	SUB @127, @-6
	SUB @127, @-6
	MOV @121, 103
	SUB @127, 106
	ADD <-30, 9
	SUB 1, <-100
	ADD <-30, 9
	SPL 0, <-832
	SUB @127, @-2
	SUB @127, @-2
	SUB @127, @-2
	CMP -1, <630
	SUB 27, 12
	CMP -1, <630
	MOV #297, <1
	CMP 500, @-100
	MOV -7, <-20
	MOV 712, <0
	ADD 270, 60
	DJN -1, @-20
	JMP -279, @-127
	SUB @121, 103
	DJN -1, @-20
	JMN @12, #200
	MOV -1, <-20
	SLT <300, 90
	CMP -279, <-127
	SLT #297, <0
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
