Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jul 31 21:41:44 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file soc_Javier_utilization_hierarchical_place.rpt
| Design       : soc_Javier
| Device       : 7z010clg400-1
| Design State : Fully Placed
------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| soc_Javier                 |            (top) |       2313 |       2297 |      16 |    0 | 1729 |     15 |      8 |            4 |
|   (soc_Javier)             |            (top) |        200 |        184 |      16 |    0 |  473 |     14 |      0 |            0 |
|   VexRiscv                 |         VexRiscv |       2111 |       2111 |       0 |    0 | 1247 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        937 |        937 |       0 |    0 | 1020 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        650 |        650 |       0 |    0 |  106 |      1 |      1 |            0 |
|     dataCache_1_           |        DataCache |        534 |        534 |       0 |    0 |  121 |      0 |      5 |            0 |
|   gpio                     |             gpio |          3 |          3 |       0 |    0 |    9 |      0 |      0 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


