--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2_M3_MARKING.twx CNC2_FC_V2_M3_MARKING.ncd -o
CNC2_FC_V2_M3_MARKING.twr CNC2_FC_V2_M3_MARKING.pcf -ucf
CNC2_FC_V2_M3_MARKING.ucf

Design file:              CNC2_FC_V2_M3_MARKING.ncd
Physical constraint file: CNC2_FC_V2_M3_MARKING.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269861363 paths analyzed, 15899 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.764ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC (SLICE_X50Y76.CX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.675ns (Levels of Logic = 3)
  Clock Path Skew:      1.703ns (1.332 - -0.371)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA5    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y31.C1      net (fanout=1)        2.661   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<5>
    SLICE_X14Y31.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_555
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_26
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_26
    SLICE_X19Y32.B4      net (fanout=1)        0.963   ML3MST_inst/common_mem_douta<5>
    SLICE_X19Y32.B       Tilo                  0.259   LB_MIII_DataOut<15>
                                                       ML3MST_inst/Mmux_host_data_r281
    SLICE_X21Y46.C5      net (fanout=2)        1.286   LB_MIII_DataOut<5>
    SLICE_X21Y46.C       Tilo                  0.259   N36
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>LogicTrst
    SLICE_X50Y76.CX      net (fanout=66)       5.807   CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>
    SLICE_X50Y76.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.675ns (2.958ns logic, 10.717ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.154ns (Levels of Logic = 3)
  Clock Path Skew:      1.696ns (1.332 - -0.364)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA21    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y35.C3      net (fanout=1)        2.336   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<21>
    SLICE_X12Y35.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<21>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_527
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_12
    SLICE_X13Y37.A3      net (fanout=1)        0.509   ML3MST_inst/common_mem_douta<21>
    SLICE_X13Y37.A       Tilo                  0.259   LB_MIII_DataOut<26>
                                                       ML3MST_inst/Mmux_host_data_r141
    SLICE_X21Y46.C3      net (fanout=2)        1.559   LB_MIII_DataOut<21>
    SLICE_X21Y46.C       Tilo                  0.259   N36
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>LogicTrst
    SLICE_X50Y76.CX      net (fanout=66)       5.807   CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>
    SLICE_X50Y76.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.154ns (2.943ns logic, 10.211ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.148ns (Levels of Logic = 3)
  Clock Path Skew:      1.695ns (1.332 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y31.A3      net (fanout=1)        2.150   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<5>
    SLICE_X14Y31.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_427
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_26
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_26
    SLICE_X19Y32.B4      net (fanout=1)        0.963   ML3MST_inst/common_mem_douta<5>
    SLICE_X19Y32.B       Tilo                  0.259   LB_MIII_DataOut<15>
                                                       ML3MST_inst/Mmux_host_data_r281
    SLICE_X21Y46.C5      net (fanout=2)        1.286   LB_MIII_DataOut<5>
    SLICE_X21Y46.C       Tilo                  0.259   N36
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>LogicTrst
    SLICE_X50Y76.CX      net (fanout=66)       5.807   CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>
    SLICE_X50Y76.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.148ns (2.942ns logic, 10.206ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC (SLICE_X50Y75.CX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.514ns (Levels of Logic = 3)
  Clock Path Skew:      1.701ns (1.330 - -0.371)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA5    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y31.C1      net (fanout=1)        2.661   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<5>
    SLICE_X14Y31.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_555
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_26
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_26
    SLICE_X19Y32.B4      net (fanout=1)        0.963   ML3MST_inst/common_mem_douta<5>
    SLICE_X19Y32.B       Tilo                  0.259   LB_MIII_DataOut<15>
                                                       ML3MST_inst/Mmux_host_data_r281
    SLICE_X21Y46.C5      net (fanout=2)        1.286   LB_MIII_DataOut<5>
    SLICE_X21Y46.C       Tilo                  0.259   N36
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>LogicTrst
    SLICE_X50Y75.CX      net (fanout=66)       5.646   CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>
    SLICE_X50Y75.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.514ns (2.958ns logic, 10.556ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.993ns (Levels of Logic = 3)
  Clock Path Skew:      1.694ns (1.330 - -0.364)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA21    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y35.C3      net (fanout=1)        2.336   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<21>
    SLICE_X12Y35.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<21>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_527
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_12
    SLICE_X13Y37.A3      net (fanout=1)        0.509   ML3MST_inst/common_mem_douta<21>
    SLICE_X13Y37.A       Tilo                  0.259   LB_MIII_DataOut<26>
                                                       ML3MST_inst/Mmux_host_data_r141
    SLICE_X21Y46.C3      net (fanout=2)        1.559   LB_MIII_DataOut<21>
    SLICE_X21Y46.C       Tilo                  0.259   N36
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>LogicTrst
    SLICE_X50Y75.CX      net (fanout=66)       5.646   CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>
    SLICE_X50Y75.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.993ns (2.943ns logic, 10.050ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.987ns (Levels of Logic = 3)
  Clock Path Skew:      1.693ns (1.330 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA5    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y31.A3      net (fanout=1)        2.150   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<5>
    SLICE_X14Y31.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_427
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_26
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_26
    SLICE_X19Y32.B4      net (fanout=1)        0.963   ML3MST_inst/common_mem_douta<5>
    SLICE_X19Y32.B       Tilo                  0.259   LB_MIII_DataOut<15>
                                                       ML3MST_inst/Mmux_host_data_r281
    SLICE_X21Y46.C5      net (fanout=2)        1.286   LB_MIII_DataOut<5>
    SLICE_X21Y46.C       Tilo                  0.259   N36
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>LogicTrst
    SLICE_X50Y75.CX      net (fanout=66)       5.646   CNC2_FC_V2_M3_MARKING/ibus_DataIn<5>
    SLICE_X50Y75.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.987ns (2.942ns logic, 10.045ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC (SLICE_X50Y77.CX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.471ns (Levels of Logic = 3)
  Clock Path Skew:      1.799ns (1.333 - -0.466)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA24    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y35.B2       net (fanout=1)        2.577   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<24>
    SLICE_X4Y35.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X11Y37.B2      net (fanout=1)        1.169   ML3MST_inst/common_mem_douta<24>
    SLICE_X11Y37.B       Tilo                  0.259   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X19Y43.A6      net (fanout=2)        1.135   LB_MIII_DataOut<24>
    SLICE_X19Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<27>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X50Y77.CX      net (fanout=63)       5.654   CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>
    SLICE_X50Y77.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.471ns (2.936ns logic, 10.535ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.311ns (Levels of Logic = 3)
  Clock Path Skew:      1.790ns (1.333 - -0.457)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y35.A2       net (fanout=1)        2.405   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<24>
    SLICE_X4Y35.BMUX     Topab                 0.376   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_416
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X11Y37.B2      net (fanout=1)        1.169   ML3MST_inst/common_mem_douta<24>
    SLICE_X11Y37.B       Tilo                  0.259   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X19Y43.A6      net (fanout=2)        1.135   LB_MIII_DataOut<24>
    SLICE_X19Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<27>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X50Y77.CX      net (fanout=63)       5.654   CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>
    SLICE_X50Y77.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.311ns (2.948ns logic, 10.363ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.137ns (Levels of Logic = 3)
  Clock Path Skew:      1.808ns (1.333 - -0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y35.B1       net (fanout=1)        2.243   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<24>
    SLICE_X4Y35.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X11Y37.B2      net (fanout=1)        1.169   ML3MST_inst/common_mem_douta<24>
    SLICE_X11Y37.B       Tilo                  0.259   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X19Y43.A6      net (fanout=2)        1.135   LB_MIII_DataOut<24>
    SLICE_X19Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<27>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X50Y77.CX      net (fanout=63)       5.654   CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>
    SLICE_X50Y77.CLK     Tds                   0.204   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.137ns (2.936ns logic, 10.201ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA (SLICE_X14Y36.AX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_19 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 2)
  Clock Path Skew:      1.487ns (1.197 - -0.290)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_19 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<19>
                                                       ML3MST_inst/reg_dout_19
    SLICE_X19Y37.A6      net (fanout=1)        0.323   ML3MST_inst/reg_dout<19>
    SLICE_X19Y37.A       Tilo                  0.156   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X17Y42.A6      net (fanout=2)        0.675   LB_MIII_DataOut<19>
    SLICE_X17Y42.A       Tilo                  0.156   ML3MST_inst/reg_rs_CMD_clr_dd<19>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<3>LogicTrst
    SLICE_X14Y36.AX      net (fanout=66)       0.537   CNC2_FC_V2_M3_MARKING/ibus_DataIn<3>
    SLICE_X14Y36.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.390ns logic, 1.535ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.157ns (Levels of Logic = 2)
  Clock Path Skew:      1.509ns (1.197 - -0.312)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_3
    SLICE_X17Y42.B5      net (fanout=1)        0.756   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<3>
    SLICE_X17Y42.B       Tilo                  0.156   ML3MST_inst/reg_rs_CMD_clr_dd<19>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<3>LogicTrst_SW0
    SLICE_X17Y42.A1      net (fanout=3)        0.474   N32
    SLICE_X17Y42.A       Tilo                  0.156   ML3MST_inst/reg_rs_CMD_clr_dd<19>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<3>LogicTrst
    SLICE_X14Y36.AX      net (fanout=66)       0.537   CNC2_FC_V2_M3_MARKING/ibus_DataIn<3>
    SLICE_X14Y36.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (0.390ns logic, 1.767ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_3 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.257ns (Levels of Logic = 2)
  Clock Path Skew:      1.523ns (1.197 - -0.326)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_3 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y30.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/reg_dout_3
    SLICE_X13Y32.C4      net (fanout=1)        0.689   ML3MST_inst/reg_dout<3>
    SLICE_X13Y32.C       Tilo                  0.156   ML3MST_inst/reg_rw_PARS<3>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X17Y42.A4      net (fanout=2)        0.641   LB_MIII_DataOut<3>
    SLICE_X17Y42.A       Tilo                  0.156   ML3MST_inst/reg_rs_CMD_clr_dd<19>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<3>LogicTrst
    SLICE_X14Y36.AX      net (fanout=66)       0.537   CNC2_FC_V2_M3_MARKING/ibus_DataIn<3>
    SLICE_X14Y36.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.390ns logic, 1.867ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (SLICE_X18Y43.AX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_6 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 2)
  Clock Path Skew:      1.384ns (1.140 - -0.244)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_6 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<7>
                                                       ML3MST_inst/reg_dout_6
    SLICE_X17Y29.C3      net (fanout=1)        0.240   ML3MST_inst/reg_dout<6>
    SLICE_X17Y29.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<16>
                                                       ML3MST_inst/Mmux_host_data_r291
    SLICE_X21Y43.A5      net (fanout=2)        0.953   LB_MIII_DataOut<6>
    SLICE_X21Y43.A       Tilo                  0.156   N38
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X18Y43.AX      net (fanout=66)       0.239   CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>
    SLICE_X18Y43.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.390ns logic, 1.432ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_22 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 2)
  Clock Path Skew:      1.445ns (1.140 - -0.305)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_22 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.200   ML3MST_inst/reg_dout<23>
                                                       ML3MST_inst/reg_dout_22
    SLICE_X19Y34.A3      net (fanout=1)        0.375   ML3MST_inst/reg_dout<22>
    SLICE_X19Y34.A       Tilo                  0.156   LB_MIII_DataOut<22>
                                                       ML3MST_inst/Mmux_host_data_r151
    SLICE_X21Y43.A3      net (fanout=2)        0.914   LB_MIII_DataOut<22>
    SLICE_X21Y43.A       Tilo                  0.156   N38
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X18Y43.AX      net (fanout=66)       0.239   CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>
    SLICE_X18Y43.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.392ns logic, 1.528ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.948ns (Levels of Logic = 2)
  Clock Path Skew:      1.454ns (1.140 - -0.314)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y44.A4      net (fanout=7)        0.501   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y44.A       Tilo                  0.156   ML3MST_inst/Reset_OR_DriverANDClockEnable321
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<0>LogicTrst21
    SLICE_X21Y43.A6      net (fanout=48)       0.818   CNC2_FC_V2_M3_MARKING/ibus_DataIn<0>LogicTrst2
    SLICE_X21Y43.A       Tilo                  0.156   N38
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X18Y43.AX      net (fanout=66)       0.239   CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>
    SLICE_X18Y43.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.390ns logic, 1.558ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7 (SLICE_X19Y40.A4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 2)
  Clock Path Skew:      1.444ns (1.131 - -0.313)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7
    SLICE_X19Y40.B3      net (fanout=1)        1.030   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
    SLICE_X19Y40.B       Tilo                  0.156   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<7>LogicTrst_SW0
    SLICE_X19Y40.A4      net (fanout=3)        0.293   N40
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<7>LogicTrst
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.569ns logic, 1.323ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 3)
  Clock Path Skew:      1.445ns (1.131 - -0.314)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y43.D3      net (fanout=7)        0.473   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y43.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<31>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X19Y40.B2      net (fanout=16)       1.132   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X19Y40.B       Tilo                  0.156   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<7>LogicTrst_SW0
    SLICE_X19Y40.A4      net (fanout=3)        0.293   N40
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<7>LogicTrst
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.725ns logic, 1.898ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 3)
  Clock Path Skew:      1.394ns (1.131 - -0.263)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y43.D4      net (fanout=21)       1.318   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y43.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<31>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X19Y40.B2      net (fanout=16)       1.132   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X19Y40.B       Tilo                  0.156   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<7>LogicTrst_SW0
    SLICE_X19Y40.A4      net (fanout=3)        0.293   N40
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<10>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<7>LogicTrst
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_7
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (0.727ns logic, 2.743ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.988ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (SLICE_X52Y18.A2), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.975ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y16.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_12
    SLICE_X49Y18.D5      net (fanout=2)        0.998   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<12>
    SLICE_X49Y18.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X52Y18.A2      net (fanout=1)        0.986   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X52Y18.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.991ns logic, 1.984ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.650ns (Levels of Logic = 7)
  Clock Path Skew:      0.073ns (0.440 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X46Y14.B2      net (fanout=12)       2.665   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X46Y14.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X51Y20.A4      net (fanout=16)       1.566   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X51Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>11
    SLICE_X48Y18.A1      net (fanout=2)        1.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>
    SLICE_X48Y18.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o103
    SLICE_X51Y18.A2      net (fanout=1)        0.905   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X51Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y18.C4      net (fanout=28)       0.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y18.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4_SW0
    SLICE_X49Y18.D4      net (fanout=1)        0.402   ML3MST_inst/N306
    SLICE_X49Y18.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X52Y18.A2      net (fanout=1)        0.986   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X52Y18.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                     10.650ns (2.234ns logic, 8.416ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.566ns (Levels of Logic = 7)
  Clock Path Skew:      0.073ns (0.440 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X46Y14.B1      net (fanout=12)       2.581   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X46Y14.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X51Y20.A4      net (fanout=16)       1.566   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X51Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>11
    SLICE_X48Y18.A1      net (fanout=2)        1.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>
    SLICE_X48Y18.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o103
    SLICE_X51Y18.A2      net (fanout=1)        0.905   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X51Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y18.C4      net (fanout=28)       0.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y18.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4_SW0
    SLICE_X49Y18.D4      net (fanout=1)        0.402   ML3MST_inst/N306
    SLICE_X49Y18.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT4
    SLICE_X52Y18.A2      net (fanout=1)        0.986   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<12>
    SLICE_X52Y18.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                     10.566ns (2.234ns logic, 8.332ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X53Y13.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.793ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.351 - 0.348)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y14.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X53Y13.C1      net (fanout=11)       1.145   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X53Y13.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X53Y13.A2      net (fanout=1)        0.605   ML3MST_inst/N382
    SLICE_X53Y13.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.043ns logic, 1.750ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.351 - 0.362)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y13.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X53Y13.C4      net (fanout=2)        0.486   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X53Y13.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X53Y13.A2      net (fanout=1)        0.605   ML3MST_inst/N382
    SLICE_X53Y13.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (1.082ns logic, 1.091ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (SLICE_X51Y15.A5), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.569ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.442 - 0.461)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y16.CMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4
    SLICE_X51Y17.B1      net (fanout=2)        0.639   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<4>
    SLICE_X51Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X51Y15.A5      net (fanout=1)        0.888   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X51Y15.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.042ns logic, 1.527ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.024ns (Levels of Logic = 7)
  Clock Path Skew:      0.075ns (0.442 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X46Y14.B2      net (fanout=12)       2.665   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X46Y14.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X51Y20.A4      net (fanout=16)       1.566   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X51Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>11
    SLICE_X48Y18.A1      net (fanout=2)        1.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>
    SLICE_X48Y18.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o103
    SLICE_X51Y18.A2      net (fanout=1)        0.905   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X51Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X51Y17.A4      net (fanout=28)       0.483   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X51Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27_SW0
    SLICE_X51Y17.B6      net (fanout=1)        0.118   ML3MST_inst/N312
    SLICE_X51Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X51Y15.A5      net (fanout=1)        0.888   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X51Y15.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                     10.024ns (2.215ns logic, 7.809ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.972ns (Levels of Logic = 6)
  Clock Path Skew:      0.075ns (0.442 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X46Y14.B2      net (fanout=12)       2.665   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X46Y14.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X51Y20.A4      net (fanout=16)       1.566   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X51Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>11
    SLICE_X48Y18.A1      net (fanout=2)        1.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>
    SLICE_X48Y18.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o103
    SLICE_X51Y18.A2      net (fanout=1)        0.905   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X51Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X51Y17.B4      net (fanout=28)       0.808   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X51Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X51Y15.A5      net (fanout=1)        0.888   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X51Y15.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                      9.972ns (1.956ns logic, 8.016ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (SLICE_X52Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y14.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    SLICE_X52Y14.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
    SLICE_X52Y14.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (SLICE_X52Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    SLICE_X52Y18.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
    SLICE_X52Y18.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (SLICE_X48Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    SLICE_X48Y16.A6      net (fanout=2)        0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
    SLICE_X48Y16.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_31
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.463ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X42Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.380 - 0.396)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y4.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X30Y4.A3       net (fanout=2)        1.082   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X30Y4.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y6.CE       net (fanout=4)        1.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y6.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.954ns logic, 2.458ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.287 - 0.267)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X30Y4.A2       net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X30Y4.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y6.CE       net (fanout=4)        1.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y6.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.898ns logic, 2.207ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X42Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.380 - 0.396)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y4.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X30Y4.A3       net (fanout=2)        1.082   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X30Y4.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y6.CE       net (fanout=4)        1.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y6.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.954ns logic, 2.458ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.287 - 0.267)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X30Y4.A2       net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X30Y4.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y6.CE       net (fanout=4)        1.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y6.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.898ns logic, 2.207ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X42Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.380 - 0.396)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y4.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X30Y4.A3       net (fanout=2)        1.082   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X30Y4.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y6.CE       net (fanout=4)        1.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y6.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.954ns logic, 2.458ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.287 - 0.267)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X30Y4.A2       net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X30Y4.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y6.CE       net (fanout=4)        1.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y6.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.898ns logic, 2.207ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X42Y6.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.121 - 0.105)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y6.CQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X42Y6.D4       net (fanout=2)        0.220   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X42Y6.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.072ns logic, 0.220ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X42Y6.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.121 - 0.105)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y6.CQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X42Y6.D4       net (fanout=2)        0.220   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X42Y6.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.072ns logic, 0.220ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X42Y6.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.121 - 0.105)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y6.CQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X42Y6.D4       net (fanout=2)        0.220   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X42Y6.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.072ns logic, 0.220ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X42Y6.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X42Y6.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X15Y32.A4), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.689ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.965ns (Levels of Logic = 7)
  Clock Path Skew:      -0.229ns (1.647 - 1.876)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X45Y23.D3      net (fanout=31)       3.134   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X45Y23.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X45Y23.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X45Y23.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X36Y24.A4      net (fanout=2)        0.697   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X36Y24.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X36Y24.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X36Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y24.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y24.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X28Y32.C4      net (fanout=1)        1.634   ML3MST_inst/mux30_122
    SLICE_X28Y32.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/_n8790_inv11
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X15Y32.A4      net (fanout=1)        1.326   ML3MST_inst/mux30_7
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.965ns (2.322ns logic, 7.643ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.248ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.524ns (Levels of Logic = 7)
  Clock Path Skew:      -0.229ns (1.647 - 1.876)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X45Y23.D6      net (fanout=16)       2.693   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X45Y23.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X45Y23.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X45Y23.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X36Y24.A4      net (fanout=2)        0.697   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X36Y24.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X36Y24.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X36Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y24.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y24.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X28Y32.C4      net (fanout=1)        1.634   ML3MST_inst/mux30_122
    SLICE_X28Y32.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/_n8790_inv11
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X15Y32.A4      net (fanout=1)        1.326   ML3MST_inst/mux30_7
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.524ns (2.322ns logic, 7.202ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.807ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.083ns (Levels of Logic = 7)
  Clock Path Skew:      -0.229ns (1.647 - 1.876)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X45Y23.D5      net (fanout=15)       2.252   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X45Y23.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X45Y23.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X45Y23.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c2msg_rx_pf
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X36Y24.A4      net (fanout=2)        0.697   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X36Y24.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X36Y24.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X36Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y24.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y24.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X28Y32.C4      net (fanout=1)        1.634   ML3MST_inst/mux30_122
    SLICE_X28Y32.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/_n8790_inv11
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X15Y32.A4      net (fanout=1)        1.326   ML3MST_inst/mux30_7
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.083ns (2.322ns logic, 6.761ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_9 (SLICE_X15Y32.C1), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.961ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      9.213ns (Levels of Logic = 5)
  Clock Path Skew:      -0.253ns (1.647 - 1.900)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y15.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X50Y12.B3      net (fanout=44)       2.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X50Y12.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26656_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv121
    SLICE_X37Y18.A1      net (fanout=2)        1.679   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv12
    SLICE_X37Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X24Y29.B3      net (fanout=1)        1.544   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X24Y29.B       Tilo                  0.205   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_122
    SLICE_X24Y29.C4      net (fanout=1)        0.346   ML3MST_inst/mux31_122
    SLICE_X24Y29.CMUX    Tilo                  0.343   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X15Y32.C1      net (fanout=1)        1.543   ML3MST_inst/mux31_7
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                      9.213ns (1.781ns logic, 7.432ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.871ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      9.112ns (Levels of Logic = 5)
  Clock Path Skew:      -0.264ns (1.647 - 1.911)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44
    SLICE_X50Y12.B4      net (fanout=26)       2.219   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd44
    SLICE_X50Y12.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26656_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv121
    SLICE_X37Y18.A1      net (fanout=2)        1.679   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv12
    SLICE_X37Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X24Y29.B3      net (fanout=1)        1.544   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X24Y29.B       Tilo                  0.205   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_122
    SLICE_X24Y29.C4      net (fanout=1)        0.346   ML3MST_inst/mux31_122
    SLICE_X24Y29.CMUX    Tilo                  0.343   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X15Y32.C1      net (fanout=1)        1.543   ML3MST_inst/mux31_7
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                      9.112ns (1.781ns logic, 7.331ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.816ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_9 (FF)
  Data Path Delay:      9.068ns (Levels of Logic = 5)
  Clock Path Skew:      -0.253ns (1.647 - 1.900)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y15.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X50Y12.B5      net (fanout=41)       2.175   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X50Y12.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26656_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv121
    SLICE_X37Y18.A1      net (fanout=2)        1.679   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26351_inv12
    SLICE_X37Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]2
    SLICE_X24Y29.B3      net (fanout=1)        1.544   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[9]1
    SLICE_X24Y29.B       Tilo                  0.205   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_122
    SLICE_X24Y29.C4      net (fanout=1)        0.346   ML3MST_inst/mux31_122
    SLICE_X24Y29.CMUX    Tilo                  0.343   ML3MST_inst/mux31_122
                                                       ML3MST_inst/mux31_7_G
                                                       ML3MST_inst/mux31_7
    SLICE_X15Y32.C1      net (fanout=1)        1.543   ML3MST_inst/mux31_7
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>151
                                                       ML3MST_inst/reg_dout_9
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (1.781ns logic, 7.287ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X15Y32.A5), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.400ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      8.632ns (Levels of Logic = 8)
  Clock Path Skew:      -0.273ns (1.647 - 1.920)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y33.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
    SLICE_X30Y39.B3      net (fanout=17)       2.062   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd67
    SLICE_X30Y39.B       Tilo                  0.203   ML3MST_inst/reg_rc_ESTS_set_ddd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n140215_SW0
    SLICE_X30Y39.A5      net (fanout=1)        0.222   ML3MST_inst/N80
    SLICE_X30Y39.A       Tilo                  0.203   ML3MST_inst/reg_rc_ESTS_set_ddd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status__n140215
    SLICE_X24Y35.B3      net (fanout=2)        1.194   ML3MST_inst/ml3_logic_root/ml3_core_status__n140215
    SLICE_X24Y35.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X24Y35.A3      net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X24Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X20Y35.A3      net (fanout=1)        0.669   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X20Y35.A       Tilo                  0.205   ML3MST_inst/mux877
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X20Y35.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_core_status<8>
    SLICE_X20Y35.B       Tilo                  0.205   ML3MST_inst/mux877
                                                       ML3MST_inst/mux30_10
    SLICE_X15Y32.B2      net (fanout=1)        1.322   ML3MST_inst/mux30_10
    SLICE_X15Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X15Y32.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.632ns (2.198ns logic, 6.434ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.242ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      8.520ns (Levels of Logic = 8)
  Clock Path Skew:      -0.227ns (1.647 - 1.874)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd56
    SLICE_X30Y37.B3      net (fanout=7)        1.754   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd56
    SLICE_X30Y37.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1_SW0
    SLICE_X30Y37.A3      net (fanout=1)        0.413   ML3MST_inst/N30
    SLICE_X30Y37.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X24Y35.B4      net (fanout=2)        1.199   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X24Y35.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X24Y35.A3      net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X24Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X20Y35.A3      net (fanout=1)        0.669   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X20Y35.A       Tilo                  0.205   ML3MST_inst/mux877
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X20Y35.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_core_status<8>
    SLICE_X20Y35.B       Tilo                  0.205   ML3MST_inst/mux877
                                                       ML3MST_inst/mux30_10
    SLICE_X15Y32.B2      net (fanout=1)        1.322   ML3MST_inst/mux30_10
    SLICE_X15Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X15Y32.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.520ns (2.198ns logic, 6.322ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.890ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      8.137ns (Levels of Logic = 7)
  Clock Path Skew:      -0.258ns (1.647 - 1.905)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y31.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13
    SLICE_X30Y37.A6      net (fanout=12)       1.987   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd13
    SLICE_X30Y37.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd45
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X24Y35.B4      net (fanout=2)        1.199   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]1
    SLICE_X24Y35.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]2
    SLICE_X24Y35.A3      net (fanout=1)        0.399   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
    SLICE_X24Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X20Y35.A3      net (fanout=1)        0.669   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]3
    SLICE_X20Y35.A       Tilo                  0.205   ML3MST_inst/mux877
                                                       ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[8]4
    SLICE_X20Y35.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_core_status<8>
    SLICE_X20Y35.B       Tilo                  0.205   ML3MST_inst/mux877
                                                       ML3MST_inst/mux30_10
    SLICE_X15Y32.B2      net (fanout=1)        1.322   ML3MST_inst/mux30_10
    SLICE_X15Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/mux30_6
    SLICE_X15Y32.A5      net (fanout=1)        0.187   ML3MST_inst/mux30_6
    SLICE_X15Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.137ns (1.995ns logic, 6.142ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_28 (SLICE_X24Y44.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.044ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_28 (FF)
  Destination:          ML3MST_inst/reg_dout_28 (FF)
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.940 - 0.850)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_28 to ML3MST_inst/reg_dout_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y44.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_28
    SLICE_X24Y44.D3      net (fanout=3)        0.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<28>
    SLICE_X24Y44.CLK     Tah         (-Th)    -0.190   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/mux20711
                                                       ML3MST_inst/reg_dout_28
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.388ns logic, 0.153ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_7 (SLICE_X23Y34.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.025ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_7 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_7 (FF)
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.945 - 0.854)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_7 to ML3MST_inst/reg_rs_CMD_clr_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y35.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_12
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_7
    SLICE_X23Y34.A4      net (fanout=2)        0.208   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_7
    SLICE_X23Y34.CLK     Tah         (-Th)    -0.155   ML3MST_inst/reg_rs_CMD_clr_d<8>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_clr<7>1
                                                       ML3MST_inst/reg_rs_CMD_clr_d_7
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.353ns logic, 0.208ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_30 (SLICE_X23Y43.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.048ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30 (FF)
  Destination:          ML3MST_inst/reg_dout_30 (FF)
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.950 - 0.850)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30 to ML3MST_inst/reg_dout_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y44.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30
    SLICE_X23Y43.D6      net (fanout=3)        0.230   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<30>
    SLICE_X23Y43.CLK     Tah         (-Th)    -0.215   ML3MST_inst/reg_dout<30>
                                                       ML3MST_inst/mux23711
                                                       ML3MST_inst/reg_dout_30
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.413ns logic, 0.230ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X1Y16.A2), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.887ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      13.209ns (Levels of Logic = 12)
  Clock Path Skew:      -0.183ns (1.726 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X4Y8.D1        net (fanout=11)       2.878   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y16.B5       net (fanout=8)        1.278   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y16.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X1Y16.A2       net (fanout=1)        0.623   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X1Y16.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     13.209ns (3.292ns logic, 9.917ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.538ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.860ns (Levels of Logic = 12)
  Clock Path Skew:      -0.183ns (1.726 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X4Y8.D3        net (fanout=9)        2.529   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y16.B5       net (fanout=8)        1.278   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y16.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X1Y16.A2       net (fanout=1)        0.623   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X1Y16.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.860ns (3.292ns logic, 9.568ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.279ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.601ns (Levels of Logic = 12)
  Clock Path Skew:      -0.183ns (1.726 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X4Y8.D6        net (fanout=13)       2.270   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y16.B5       net (fanout=8)        1.278   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y16.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36848<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X1Y16.A2       net (fanout=1)        0.623   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X1Y16.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.601ns (3.292ns logic, 9.309ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X3Y14.B4), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.712ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      13.032ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (1.724 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X4Y8.D1        net (fanout=11)       2.878   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y14.C2       net (fanout=8)        1.451   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y14.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y14.B4       net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y14.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     13.032ns (3.238ns logic, 9.794ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.363ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      12.683ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (1.724 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X4Y8.D3        net (fanout=9)        2.529   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y14.C2       net (fanout=8)        1.451   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y14.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y14.B4       net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y14.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     12.683ns (3.238ns logic, 9.445ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.104ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      12.424ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (1.724 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X4Y8.D6        net (fanout=13)       2.270   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y14.C2       net (fanout=8)        1.451   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y14.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y14.B4       net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y14.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     12.424ns (3.238ns logic, 9.186ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X3Y14.A2), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.667ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.987ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (1.724 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X4Y8.D1        net (fanout=11)       2.878   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X8Y14.C1       net (fanout=8)        0.449   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X8Y14.CMUX     Tilo                  0.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y14.A2       net (fanout=1)        1.200   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y14.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.987ns (3.322ns logic, 9.665ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.550ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.870ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (1.724 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X4Y8.D1        net (fanout=11)       2.878   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X8Y14.D5       net (fanout=8)        0.337   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X8Y14.CMUX     Topdc                 0.338   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y14.A2       net (fanout=1)        1.200   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y14.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.870ns (3.317ns logic, 9.553ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.318ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.638ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (1.724 - 1.909)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X4Y8.D3        net (fanout=9)        2.529   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X4Y8.D         Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y10.B1       net (fanout=2)        0.850   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y10.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y10.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y10.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>8
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X8Y12.B3       net (fanout=2)        0.787   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X8Y12.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X8Y12.A3       net (fanout=2)        0.403   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X8Y12.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X8Y12.D5       net (fanout=2)        0.309   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X8Y12.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X8Y12.C6       net (fanout=2)        0.128   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X8Y12.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X1Y15.A2       net (fanout=2)        1.379   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X1Y15.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X1Y15.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X1Y15.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X8Y14.A5       net (fanout=3)        0.966   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X8Y14.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X8Y14.C1       net (fanout=8)        0.449   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X8Y14.CMUX     Tilo                  0.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y14.A2       net (fanout=1)        1.200   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y14.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (3.322ns logic, 9.316ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8 (SLICE_X14Y35.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.170ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8 (FF)
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.029 - 0.942)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_8 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<12>
                                                       ML3MST_inst/reg_rs_CMD_8
    SLICE_X14Y35.AX      net (fanout=3)        0.173   ML3MST_inst/reg_rs_CMD<8>
    SLICE_X14Y35.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<11>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.239ns logic, 0.173ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_5 (SLICE_X19Y28.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.123ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_5 (FF)
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.963 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_5 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.CQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<6>
                                                       ML3MST_inst/reg_rc_INTS_5
    SLICE_X19Y28.CX      net (fanout=3)        0.204   ML3MST_inst/reg_rc_INTS<5>
    SLICE_X19Y28.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<6>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_5
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.257ns logic, 0.204ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_4 (SLICE_X19Y28.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.120ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_4 (FF)
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.963 - 0.874)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_4 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.BQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<6>
                                                       ML3MST_inst/reg_rc_INTS_4
    SLICE_X19Y28.BX      net (fanout=3)        0.207   ML3MST_inst/reg_rc_INTS<4>
    SLICE_X19Y28.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<6>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_4
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 244619 paths analyzed, 8590 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.186ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y26.DIA8), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.986ns (Levels of Logic = 4)
  Clock Path Skew:      0.060ns (0.607 - 0.547)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA24    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y35.B2       net (fanout=1)        2.577   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<24>
    SLICE_X4Y35.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X11Y37.B2      net (fanout=1)        1.169   ML3MST_inst/common_mem_douta<24>
    SLICE_X11Y37.B       Tilo                  0.259   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X19Y43.A6      net (fanout=2)        1.135   LB_MIII_DataOut<24>
    SLICE_X19Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<27>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X3Y52.D5       net (fanout=63)       3.511   CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>
    SLICE_X3Y52.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X0Y26.DIA8    net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X0Y26.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.986ns (3.291ns logic, 8.695ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.826ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.607 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y35.A2       net (fanout=1)        2.405   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<24>
    SLICE_X4Y35.BMUX     Topab                 0.376   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_416
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X11Y37.B2      net (fanout=1)        1.169   ML3MST_inst/common_mem_douta<24>
    SLICE_X11Y37.B       Tilo                  0.259   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X19Y43.A6      net (fanout=2)        1.135   LB_MIII_DataOut<24>
    SLICE_X19Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<27>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X3Y52.D5       net (fanout=63)       3.511   CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>
    SLICE_X3Y52.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X0Y26.DIA8    net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X0Y26.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.826ns (3.303ns logic, 8.523ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.652ns (Levels of Logic = 4)
  Clock Path Skew:      0.069ns (0.607 - 0.538)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y35.B1       net (fanout=1)        2.243   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<24>
    SLICE_X4Y35.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X11Y37.B2      net (fanout=1)        1.169   ML3MST_inst/common_mem_douta<24>
    SLICE_X11Y37.B       Tilo                  0.259   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X19Y43.A6      net (fanout=2)        1.135   LB_MIII_DataOut<24>
    SLICE_X19Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_ddd<27>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X3Y52.D5       net (fanout=63)       3.511   CNC2_FC_V2_M3_MARKING/ibus_DataIn<8>
    SLICE_X3Y52.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<8>LogicTrst1
    RAMB16_X0Y26.DIA8    net (fanout=1)        0.303   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<8>
    RAMB16_X0Y26.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.652ns (3.291ns logic, 8.361ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4 (SLICE_X6Y56.CE), 2032 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.881ns (Levels of Logic = 10)
  Clock Path Skew:      -0.045ns (0.407 - 0.452)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y24.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X1Y56.D6       net (fanout=8)        1.744   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X1Y56.D        Tilo                  0.259   N300
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X1Y56.C6       net (fanout=1)        0.118   N300
    SLICE_X1Y56.C        Tilo                  0.259   N300
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o1
    SLICE_X1Y57.B3       net (fanout=4)        0.695   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o
    SLICE_X1Y57.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X2Y58.A6       net (fanout=2)        0.937   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X2Y58.CMUX     Topac                 0.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X3Y60.D6       net (fanout=1)        0.986   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<2>
    SLICE_X3Y60.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize31
    SLICE_X5Y60.B2       net (fanout=2)        0.813   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<2>
    SLICE_X5Y60.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X5Y58.A5       net (fanout=1)        0.377   N662
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT184
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X4Y58.A6       net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X4Y58.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X5Y56.B6       net (fanout=17)       0.345   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X5Y56.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X5Y56.A5       net (fanout=1)        0.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X5Y56.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X6Y56.CE       net (fanout=6)        0.846   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X6Y56.CLK      Tceck                 0.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.881ns (4.709ns logic, 7.172ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.540ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.407 - 0.452)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y24.DOB5    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X1Y57.A5       net (fanout=8)        2.100   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<5>
    SLICE_X1Y57.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X1Y57.B5       net (fanout=4)        0.375   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X1Y57.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X2Y58.A6       net (fanout=2)        0.937   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X2Y58.CMUX     Topac                 0.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X3Y60.D6       net (fanout=1)        0.986   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<2>
    SLICE_X3Y60.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize31
    SLICE_X5Y60.B2       net (fanout=2)        0.813   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<2>
    SLICE_X5Y60.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X5Y58.A5       net (fanout=1)        0.377   N662
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT184
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X4Y58.A6       net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X4Y58.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X5Y56.B6       net (fanout=17)       0.345   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X5Y56.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X5Y56.A5       net (fanout=1)        0.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X5Y56.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X6Y56.CE       net (fanout=6)        0.846   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X6Y56.CLK      Tceck                 0.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.540ns (4.450ns logic, 7.090ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.525ns (Levels of Logic = 10)
  Clock Path Skew:      -0.045ns (0.407 - 0.452)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y24.DOB16   Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X1Y56.D6       net (fanout=8)        1.744   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<16>
    SLICE_X1Y56.D        Tilo                  0.259   N300
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X1Y56.C6       net (fanout=1)        0.118   N300
    SLICE_X1Y56.C        Tilo                  0.259   N300
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o1
    SLICE_X1Y57.C1       net (fanout=4)        0.815   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_DOB2[23]_LessThan_49_o
    SLICE_X1Y57.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>1
    SLICE_X2Y58.B6       net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out
    SLICE_X2Y58.CMUX     Topbc                 0.526   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X3Y60.D6       net (fanout=1)        0.986   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<2>
    SLICE_X3Y60.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize31
    SLICE_X5Y60.B2       net (fanout=2)        0.813   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<2>
    SLICE_X5Y60.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW1
    SLICE_X5Y58.A5       net (fanout=1)        0.377   N662
    SLICE_X5Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_ADDRB2[8]_wide_mux_96_OUT184
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X4Y58.A6       net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_502_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X4Y58.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X5Y56.B6       net (fanout=17)       0.345   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X5Y56.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X5Y56.A5       net (fanout=1)        0.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv1
    SLICE_X5Y56.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv2
    SLICE_X6Y56.CE       net (fanout=6)        0.846   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1379_inv
    SLICE_X6Y56.CLK      Tceck                 0.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.525ns (4.698ns logic, 6.827ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15 (SLICE_X27Y66.C4), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.784ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.447 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA31   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y36.D3       net (fanout=1)        2.410   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<31>
    SLICE_X4Y36.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_624
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X15Y41.B3      net (fanout=1)        1.234   ML3MST_inst/common_mem_douta<31>
    SLICE_X15Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X20Y42.A1      net (fanout=2)        1.064   LB_MIII_DataOut<31>
    SLICE_X20Y42.A       Tilo                  0.205   N56
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<15>LogicTrst
    SLICE_X27Y66.C4      net (fanout=64)       4.074   CNC2_FC_V2_M3_MARKING/ibus_DataIn<15>
    SLICE_X27Y66.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<16>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15
    -------------------------------------------------  ---------------------------
    Total                                     11.784ns (3.002ns logic, 8.782ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.528ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.447 - 0.538)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA31   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y36.B1       net (fanout=1)        2.156   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<31>
    SLICE_X4Y36.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_548
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X15Y41.B3      net (fanout=1)        1.234   ML3MST_inst/common_mem_douta<31>
    SLICE_X15Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X20Y42.A1      net (fanout=2)        1.064   LB_MIII_DataOut<31>
    SLICE_X20Y42.A       Tilo                  0.205   N56
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<15>LogicTrst
    SLICE_X27Y66.C4      net (fanout=64)       4.074   CNC2_FC_V2_M3_MARKING/ibus_DataIn<15>
    SLICE_X27Y66.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<16>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15
    -------------------------------------------------  ---------------------------
    Total                                     11.528ns (3.000ns logic, 8.528ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.401ns (Levels of Logic = 4)
  Clock Path Skew:      -0.212ns (0.447 - 0.659)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA15   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y31.A2      net (fanout=1)        2.531   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<15>
    SLICE_X12Y31.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<15>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_46
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_5
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_5
    SLICE_X19Y32.C6      net (fanout=1)        0.647   ML3MST_inst/common_mem_douta<15>
    SLICE_X19Y32.C       Tilo                  0.259   LB_MIII_DataOut<15>
                                                       ML3MST_inst/Mmux_host_data_r71
    SLICE_X20Y42.A4      net (fanout=2)        1.137   LB_MIII_DataOut<15>
    SLICE_X20Y42.A       Tilo                  0.205   N56
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<15>LogicTrst
    SLICE_X27Y66.C4      net (fanout=64)       4.074   CNC2_FC_V2_M3_MARKING/ibus_DataIn<15>
    SLICE_X27Y66.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<16>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_15
    -------------------------------------------------  ---------------------------
    Total                                     11.401ns (3.012ns logic, 8.389ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_7 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.175 - 0.189)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_7 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.AQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<10>
                                                       LocalBusBridgeMIII_inst/m_DataIn_7
    RAMB16_X1Y18.DIA7    net (fanout=25)       0.152   LocalBusBridgeMIII_inst/m_DataIn<7>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.147ns logic, 0.152ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_9 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.175 - 0.189)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_9 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<10>
                                                       LocalBusBridgeMIII_inst/m_DataIn_9
    RAMB16_X1Y18.DIA9    net (fanout=25)       0.161   LocalBusBridgeMIII_inst/m_DataIn<9>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.147ns logic, 0.161ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_8 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.175 - 0.189)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_8 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<10>
                                                       LocalBusBridgeMIII_inst/m_DataIn_8
    RAMB16_X1Y18.DIA8    net (fanout=25)       0.162   LocalBusBridgeMIII_inst/m_DataIn<8>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.147ns logic, 0.162ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y26.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.696ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (SLICE_X42Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.196ns (Levels of Logic = 2)
  Clock Path Skew:      -2.243ns (-0.296 - 1.947)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X40Y37.A6      net (fanout=633)      0.312   startup_reset
    SLICE_X40Y37.A       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       g_reset_i1_INV_0
    SLICE_X41Y37.A6      net (fanout=6)        0.131   g_reset_i
    SLICE_X41Y37.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[11]
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y36.SR      net (fanout=2)        0.653   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y36.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (1.100ns logic, 1.096ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X42Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 2)
  Clock Path Skew:      -2.243ns (-0.296 - 1.947)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X40Y37.A6      net (fanout=633)      0.312   startup_reset
    SLICE_X40Y37.A       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       g_reset_i1_INV_0
    SLICE_X41Y37.A6      net (fanout=6)        0.131   g_reset_i
    SLICE_X41Y37.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[11]
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y36.SR      net (fanout=2)        0.653   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y36.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.097ns logic, 1.096ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X42Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.185ns (Levels of Logic = 2)
  Clock Path Skew:      -2.243ns (-0.296 - 1.947)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y38.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X40Y37.A6      net (fanout=633)      0.312   startup_reset
    SLICE_X40Y37.A       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<15>
                                                       g_reset_i1_INV_0
    SLICE_X41Y37.A6      net (fanout=6)        0.131   g_reset_i
    SLICE_X41Y37.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[11]
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y36.SR      net (fanout=2)        0.653   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y36.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (1.089ns logic, 1.096ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y10.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.168 - 0.159)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y21.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7
    RAMB16_X2Y10.ADDRA10 net (fanout=3)        0.137   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<7>
    RAMB16_X2Y10.CLKA    Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.132ns logic, 0.137ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X34Y9.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.084 - 0.074)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y10.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X34Y9.D4       net (fanout=9)        0.270   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X34Y9.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.070ns logic, 0.270ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsplen2 (SLICE_X38Y12.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsplen2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsplen2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4
    SLICE_X38Y12.D5      net (fanout=254)      0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<4>
    SLICE_X38Y12.CLK     Tah         (-Th)     0.057   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13857<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsplen2
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.141ns logic, 0.208ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.029ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X31Y55.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.971ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.341ns (Levels of Logic = 5)
  Clock Path Delay:     2.337ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp2215.IMUX.11
    SLICE_X33Y66.C1      net (fanout=1)        7.979   iMPG_DI_1_IBUF
    SLICE_X33Y66.CMUX    Tilo                  0.313   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT161
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X33Y66.A2      net (fanout=1)        0.605   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT161
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X31Y55.D3      net (fanout=1)        1.176   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT165
    SLICE_X31Y55.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1614
    SLICE_X31Y55.C6      net (fanout=1)        0.118   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1615
    SLICE_X31Y55.CLK     Tas                   0.322   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1615
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (2.463ns logic, 9.878ns route)
                                                       (20.0% logic, 80.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X31Y55.CLK     net (fanout=667)      0.758   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (1.323ns logic, 1.014ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X33Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.863ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.460ns (Levels of Logic = 5)
  Clock Path Delay:     2.348ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp2215.IMUX.14
    SLICE_X33Y66.C5      net (fanout=1)        7.232   iMPG_DI_4_IBUF
    SLICE_X33Y66.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT161
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT46
    SLICE_X33Y66.B2      net (fanout=1)        0.691   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT45
    SLICE_X33Y66.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT161
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT47
    SLICE_X33Y57.B4      net (fanout=1)        0.941   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT46
    SLICE_X33Y57.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<13>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT411
    SLICE_X33Y57.A5      net (fanout=1)        0.187   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X33Y57.CLK     Tas                   0.322   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<13>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                     11.460ns (2.409ns logic, 9.051ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y57.CLK     net (fanout=667)      0.769   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (1.323ns logic, 1.025ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10 (SLICE_X41Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.039ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<2> (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.319ns (Levels of Logic = 5)
  Clock Path Delay:     2.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<2> to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   iMPG_DI<2>
                                                       iMPG_DI<2>
                                                       iMPG_DI_2_IBUF
                                                       ProtoComp2215.IMUX.12
    SLICE_X32Y66.C4      net (fanout=1)        6.882   iMPG_DI_2_IBUF
    SLICE_X32Y66.C       Tilo                  0.205   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT5
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT23
    SLICE_X32Y66.B2      net (fanout=1)        0.759   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT22
    SLICE_X32Y66.B       Tilo                  0.205   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT5
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT24
    SLICE_X41Y57.B4      net (fanout=1)        1.190   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT23
    SLICE_X41Y57.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT210
    SLICE_X41Y57.A5      net (fanout=1)        0.187   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT29
    SLICE_X41Y57.CLK     Tas                   0.322   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT212
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10
    -------------------------------------------------  ---------------------------
    Total                                     11.319ns (2.301ns logic, 9.018ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y57.CLK     net (fanout=667)      0.804   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.323ns logic, 1.060ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (SLICE_X34Y73.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 2)
  Clock Path Delay:     3.232ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A11.I                Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp2215.IMUX.35
    SLICE_X34Y73.A1      net (fanout=1)        1.983   iMPG_B_IBUF
    SLICE_X34Y73.CLK     Tah         (-Th)    -0.226   CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<3>
                                                       iMPG_B_IBUF_rt
                                                       CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (1.352ns logic, 1.983ns route)
                                                       (40.5% logic, 59.5% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y73.CLK     net (fanout=667)      1.064   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.519ns logic, 1.713ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X52Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.768ns (Levels of Logic = 1)
  Clock Path Delay:     1.083ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.I                Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp2215.IMUX.6
    SLICE_X52Y54.AX      net (fanout=2)        0.957   lb_cs_n_IBUF
    SLICE_X52Y54.CLK     Tckdi       (-Th)    -0.048   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.811ns logic, 0.957ns route)
                                                       (45.9% logic, 54.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X52Y54.CLK     net (fanout=500)      0.641   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (-1.453ns logic, 2.536ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X2Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Clock Path Delay:     1.206ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp2215.IMUX.4
    SLICE_X2Y44.AX       net (fanout=1)        1.289   SRI_RX_0_IBUF
    SLICE_X2Y44.CLK      Tckdi       (-Th)    -0.041   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (0.804ns logic, 1.289ns route)
                                                       (38.4% logic, 61.6% route)

  Maximum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X2Y44.CLK      net (fanout=500)      0.764   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (-1.453ns logic, 2.659ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 543 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  15.557ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.443ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.293ns (Levels of Logic = 5)
  Clock Path Delay:     3.239ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y53.CLK     net (fanout=667)      1.071   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.519ns logic, 1.720ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.AMUX    Tshcko                0.461   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    SLICE_X24Y58.B4      net (fanout=2)        1.546   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<10>
    SLICE_X24Y58.CMUX    Topbc                 0.513   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1615_inv
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lutdi5
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y54.A1      net (fanout=1)        1.245   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y54.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y47.D4      net (fanout=1)        1.067   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y47.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X41Y47.C6      net (fanout=1)        0.118   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X41Y47.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.185   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.293ns (4.132ns logic, 8.161ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.448ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.288ns (Levels of Logic = 5)
  Clock Path Delay:     3.239ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y53.CLK     net (fanout=667)      1.071   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.519ns logic, 1.720ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.AMUX    Tshcko                0.461   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    SLICE_X24Y58.B4      net (fanout=2)        1.546   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<10>
    SLICE_X24Y58.CMUX    Topbc                 0.508   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1615_inv
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<5>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y54.A1      net (fanout=1)        1.245   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y54.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y47.D4      net (fanout=1)        1.067   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y47.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X41Y47.C6      net (fanout=1)        0.118   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X41Y47.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.185   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.288ns (4.127ns logic, 8.161ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.679ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_4 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.057ns (Levels of Logic = 6)
  Clock Path Delay:     3.239ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y53.CLK     net (fanout=667)      1.071   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.519ns logic, 1.720ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_4 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y53.CQ      Tcko                  0.391   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_4
    SLICE_X24Y57.C2      net (fanout=2)        1.316   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<4>
    SLICE_X24Y57.COUT    Topcyc                0.295   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<2>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X24Y58.CIN     net (fanout=1)        0.003   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<3>
    SLICE_X24Y58.CMUX    Tcinc                 0.279   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1615_inv
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y54.A1      net (fanout=1)        1.245   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X35Y54.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y47.D4      net (fanout=1)        1.067   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X41Y47.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X41Y47.C6      net (fanout=1)        0.118   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X41Y47.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.185   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.057ns (4.123ns logic, 7.934ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.428ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.312ns (Levels of Logic = 6)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y55.CLK     net (fanout=667)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.DQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X37Y54.B1      net (fanout=2)        0.616   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X37Y54.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X37Y53.A2      net (fanout=1)        0.598   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y53.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y53.C2      net (fanout=44)       0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y53.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y47.A2      net (fanout=30)       1.370   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X41Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y48.CX      net (fanout=39)       0.422   oLaserOn_OBUF
    SLICE_X40Y48.CMUX    Tcxc                  0.163   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.871   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.312ns (3.988ns logic, 6.324ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.550ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.190ns (Levels of Logic = 6)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y55.CLK     net (fanout=667)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.BQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X37Y54.B4      net (fanout=2)        0.494   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X37Y54.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X37Y53.A2      net (fanout=1)        0.598   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y53.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y53.C2      net (fanout=44)       0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y53.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y47.A2      net (fanout=30)       1.370   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X41Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y48.CX      net (fanout=39)       0.422   oLaserOn_OBUF
    SLICE_X40Y48.CMUX    Tcxc                  0.163   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.871   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.190ns (3.988ns logic, 6.202ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.578ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.162ns (Levels of Logic = 6)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y55.CLK     net (fanout=667)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.CQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X37Y54.B3      net (fanout=2)        0.466   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X37Y54.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X37Y53.A2      net (fanout=1)        0.598   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y53.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y53.C2      net (fanout=44)       0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y53.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y47.A2      net (fanout=30)       1.370   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X41Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y48.CX      net (fanout=39)       0.422   oLaserOn_OBUF
    SLICE_X40Y48.CMUX    Tcxc                  0.163   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.871   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.162ns (3.988ns logic, 6.174ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.594ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.146ns (Levels of Logic = 5)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y55.CLK     net (fanout=667)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.DQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X37Y54.B1      net (fanout=2)        0.616   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X37Y54.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X37Y53.A2      net (fanout=1)        0.598   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y53.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y53.C2      net (fanout=44)       0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y53.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y47.A2      net (fanout=30)       1.370   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X41Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.290   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.146ns (3.825ns logic, 5.321ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.716ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.024ns (Levels of Logic = 5)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y55.CLK     net (fanout=667)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.BQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X37Y54.B4      net (fanout=2)        0.494   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X37Y54.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X37Y53.A2      net (fanout=1)        0.598   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y53.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y53.C2      net (fanout=44)       0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y53.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y47.A2      net (fanout=30)       1.370   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X41Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.290   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (3.825ns logic, 5.199ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.744ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.996ns (Levels of Logic = 5)
  Clock Path Delay:     3.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y55.CLK     net (fanout=667)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.519ns logic, 1.716ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.CQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X37Y54.B3      net (fanout=2)        0.466   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X37Y54.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X37Y53.A2      net (fanout=1)        0.598   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X37Y53.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X37Y53.C2      net (fanout=44)       0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X37Y53.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X41Y47.A2      net (fanout=30)       1.370   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X41Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<6>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.290   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      8.996ns (3.825ns logic, 5.171ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.421ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 1)
  Clock Path Delay:     0.624ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X2Y45.CLK      net (fanout=500)      0.705   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (-1.839ns logic, 2.463ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.567   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.630ns logic, 1.567ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.080ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.537ns (Levels of Logic = 1)
  Clock Path Delay:     1.568ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y43.CLK     net (fanout=667)      0.597   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.568ns (0.822ns logic, 0.746ns route)
                                                       (52.4% logic, 47.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AMUX    Tshcko                0.238   LocalBusBridgeAleDec_inst/iLBALEDEC_CSn_iLBALEDEC_RDn_AND_2_o_inv
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        0.903   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (1.634ns logic, 0.903ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<2> (L16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.312ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Clock Path Delay:     1.564ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2215.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X50Y33.CLK     net (fanout=667)      0.593   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.822ns logic, 0.742ns route)
                                                       (52.6% logic, 47.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y33.AQ      Tcko                  0.234   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    L16.O                net (fanout=1)        1.143   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
    L16.PAD              Tioop                 1.396   oXY2_DAT<2>
                                                       oXY2_DAT_2_OBUF
                                                       oXY2_DAT<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (1.630ns logic, 1.143ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2215.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2215.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2215.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2215.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.787ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.761ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2215.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.758   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.822ns logic, 0.939ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2215.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.624ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X28Y4.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 2)
  Clock Path Delay:     2.449ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp2215.IMUX.28
    SLICE_X28Y4.A2       net (fanout=1)        3.418   RXD1T0_IBUF
    SLICE_X28Y4.CLK      Tas                   0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RXD1T0_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.630ns logic, 3.418ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2215.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y4.CLK      net (fanout=16)       0.780   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.449ns (1.323ns logic, 1.126ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X22Y4.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 2)
  Clock Path Delay:     2.484ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp2215.IMUX.33
    SLICE_X22Y4.D5       net (fanout=1)        2.708   RX_DV1_IBUF
    SLICE_X22Y4.CLK      Tas                   0.273   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       RX_DV1_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (1.583ns logic, 2.708ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2215.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X22Y4.CLK      net (fanout=16)       0.815   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (1.323ns logic, 1.161ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X28Y4.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.652ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.772ns (Levels of Logic = 2)
  Clock Path Delay:     2.449ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp2215.IMUX.31
    SLICE_X28Y4.D3       net (fanout=1)        2.142   RXD1T3_IBUF
    SLICE_X28Y4.CLK      Tas                   0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RXD1T3_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (1.630ns logic, 2.142ns route)
                                                       (43.2% logic, 56.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2215.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y4.CLK      net (fanout=16)       0.780   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.449ns (1.323ns logic, 1.126ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X34Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.580ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp2215.IMUX.32
    SLICE_X34Y5.DX       net (fanout=1)        1.754   RX_ER1_IBUF
    SLICE_X34Y5.CLK      Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.176ns logic, 1.754ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2215.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X34Y5.CLK      net (fanout=16)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X28Y4.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.765ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 2)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp2215.IMUX.30
    SLICE_X28Y4.C3       net (fanout=1)        1.705   RXD1T2_IBUF
    SLICE_X28Y4.CLK      Tah         (-Th)    -0.280   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RXD1T2_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.406ns logic, 1.705ns route)
                                                       (45.2% logic, 54.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2215.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y4.CLK      net (fanout=16)       1.063   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X28Y4.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.803ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp2215.IMUX.29
    SLICE_X28Y4.B2       net (fanout=1)        1.743   RXD1T1_IBUF
    SLICE_X28Y4.CLK      Tah         (-Th)    -0.280   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       RXD1T1_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.406ns logic, 1.743ns route)
                                                       (44.6% logic, 55.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2215.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y4.CLK      net (fanout=16)       1.063   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.764ns|     24.620ns|            0|            0|    269861363|      1783450|
| TS_CLK_80MHz                  |     12.500ns|     12.186ns|          N/A|            0|            0|       244619|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.696ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    2.624(R)|      SLOW  |   -1.221(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.053(R)|      SLOW  |    0.197(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.009(R)|      SLOW  |    0.235(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.348(R)|      SLOW  |   -0.088(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.832(R)|      SLOW  |   -0.539(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.826(R)|      SLOW  |    0.420(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    2.816(R)|      SLOW  |   -0.487(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI     |    4.576(R)|      SLOW  |   -2.170(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.503(R)|      SLOW  |   -0.986(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.350(R)|      SLOW  |   -0.078(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    7.737(R)|      SLOW  |   -4.213(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |   10.029(R)|      SLOW  |   -5.600(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    8.961(R)|      SLOW  |   -4.733(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    8.125(R)|      SLOW  |   -4.259(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    9.137(R)|      SLOW  |   -4.806(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    4.581(R)|      SLOW  |   -2.132(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    4.963(R)|      SLOW  |   -2.353(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    1.805(R)|      SLOW  |   -0.531(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.471(R)|      SLOW  |   -0.285(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.763(R)|      SLOW  |   -1.696(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.823(R)|      SLOW  |   -1.818(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.453(R)|      SLOW  |         3.787(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        10.533(R)|      SLOW  |         4.932(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.677(R)|      SLOW  |         3.421(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.341(R)|      SLOW  |         5.174(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.876(R)|      SLOW  |         5.106(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.411(R)|      SLOW  |         4.438(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        13.572(R)|      SLOW  |         5.457(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        15.557(R)|      SLOW  |         6.049(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.406(R)|      SLOW  |         5.254(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         8.743(R)|      SLOW  |         4.806(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         8.148(R)|      SLOW  |         4.445(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.294(R)|      SLOW  |         5.157(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.620(R)|      SLOW  |         4.080(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.645(R)|      SLOW  |         5.330(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.525(R)|      SLOW  |         4.662(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         7.980(R)|      SLOW  |         4.312(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        11.200(R)|      SLOW  |         6.411(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.463|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   12.988|    3.021|    2.825|    2.948|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   19.184|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 9.951; Ideal Clock Offset To Actual Clock -7.447; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    2.816(R)|      SLOW  |   -0.487(R)|      FAST  |   22.184|    0.487|       10.849|
iLIO_DI           |    4.576(R)|      SLOW  |   -2.170(R)|      FAST  |   20.424|    2.170|        9.127|
iMPG_A            |    2.503(R)|      SLOW  |   -0.986(R)|      FAST  |   22.497|    0.986|       10.756|
iMPG_B            |    1.350(R)|      SLOW  |   -0.078(R)|      SLOW  |   23.650|    0.078|       11.786|
iMPG_DI<0>        |    7.737(R)|      SLOW  |   -4.213(R)|      FAST  |   17.263|    4.213|        6.525|
iMPG_DI<1>        |   10.029(R)|      SLOW  |   -5.600(R)|      FAST  |   14.971|    5.600|        4.686|
iMPG_DI<2>        |    8.961(R)|      SLOW  |   -4.733(R)|      FAST  |   16.039|    4.733|        5.653|
iMPG_DI<3>        |    8.125(R)|      SLOW  |   -4.259(R)|      FAST  |   16.875|    4.259|        6.308|
iMPG_DI<4>        |    9.137(R)|      SLOW  |   -4.806(R)|      FAST  |   15.863|    4.806|        5.528|
iMPG_DI<5>        |    4.581(R)|      SLOW  |   -2.132(R)|      FAST  |   20.419|    2.132|        9.144|
iMPG_DI<6>        |    4.963(R)|      SLOW  |   -2.353(R)|      FAST  |   20.037|    2.353|        8.842|
iXY2_STS          |    1.805(R)|      SLOW  |   -0.531(R)|      SLOW  |   23.195|    0.531|       11.332|
lb_cs_n           |    2.471(R)|      SLOW  |   -0.285(R)|      FAST  |   22.529|    0.285|       11.122|
lb_rd_n           |    4.763(R)|      SLOW  |   -1.696(R)|      FAST  |   20.237|    1.696|        9.270|
lb_wr_n           |    4.823(R)|      SLOW  |   -1.818(R)|      FAST  |   20.177|    1.818|        9.179|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.029|         -  |      -0.078|         -  |   14.971|    0.078|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 3.044; Ideal Clock Offset To Actual Clock 15.102; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    2.624(R)|      SLOW  |   -1.221(R)|      FAST  |    3.376|   35.221|      -15.922|
RXD1T1            |    1.053(R)|      SLOW  |    0.197(R)|      SLOW  |    4.947|   33.803|      -14.428|
RXD1T2            |    1.009(R)|      SLOW  |    0.235(R)|      SLOW  |    4.991|   33.765|      -14.387|
RXD1T3            |    1.348(R)|      SLOW  |   -0.088(R)|      SLOW  |    4.652|   34.088|      -14.718|
RX_DV1            |    1.832(R)|      SLOW  |   -0.539(R)|      SLOW  |    4.168|   34.539|      -15.186|
RX_ER1            |    0.826(R)|      SLOW  |    0.420(R)|      SLOW  |    5.174|   33.580|      -14.203|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.624|         -  |       0.420|         -  |    3.376|   33.580|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.880 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.533|      SLOW  |        4.932|      FAST  |         3.856|
SRI_TX<0>                                      |        6.677|      SLOW  |        3.421|      FAST  |         0.000|
lb_int                                         |        9.341|      SLOW  |        5.174|      FAST  |         2.664|
led_1                                          |       10.876|      SLOW  |        5.106|      FAST  |         4.199|
oLIO_DO                                        |        9.411|      SLOW  |        4.438|      FAST  |         2.734|
oLaser1                                        |       13.572|      SLOW  |        5.457|      FAST  |         6.895|
oLaser2                                        |       15.557|      SLOW  |        6.049|      FAST  |         8.880|
oLaserOn                                       |       12.406|      SLOW  |        5.254|      FAST  |         5.729|
oSPIDAC_CLK                                    |        8.743|      SLOW  |        4.806|      FAST  |         2.066|
oSPIDAC_CSn                                    |        8.148|      SLOW  |        4.445|      FAST  |         1.471|
oSPIDAC_DO                                     |        9.294|      SLOW  |        5.157|      FAST  |         2.617|
oXY2_CLK                                       |        7.620|      SLOW  |        4.080|      FAST  |         0.943|
oXY2_DAT<0>                                    |        9.645|      SLOW  |        5.330|      FAST  |         2.968|
oXY2_DAT<1>                                    |        8.525|      SLOW  |        4.662|      FAST  |         1.848|
oXY2_DAT<2>                                    |        7.980|      SLOW  |        4.312|      FAST  |         1.303|
oXY2_FS                                        |       11.200|      SLOW  |        6.411|      FAST  |         4.523|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.453|      SLOW  |        3.787|      FAST  |         0.037|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 271793983 paths, 2 nets, and 57908 connections

Design statistics:
   Minimum period:  24.764ns{1}   (Maximum frequency:  40.381MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  10.029ns
   Minimum output required time after clock:  15.557ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 14:15:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 317 MB



