[12/04 17:43:11      0s] 
[12/04 17:43:11      0s] Cadence Innovus(TM) Implementation System.
[12/04 17:43:11      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/04 17:43:11      0s] 
[12/04 17:43:11      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/04 17:43:11      0s] Options:	
[12/04 17:43:11      0s] Date:		Wed Dec  4 17:43:11 2024
[12/04 17:43:11      0s] Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
[12/04 17:43:11      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/04 17:43:11      0s] 
[12/04 17:43:11      0s] License:
[12/04 17:43:11      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/04 17:43:11      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/04 17:43:24     11s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:43:24     11s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/04 17:43:24     11s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:43:24     11s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/04 17:43:24     11s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/04 17:43:24     11s] @(#)CDS: CPE v20.15-s071
[12/04 17:43:24     11s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:43:24     11s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/04 17:43:24     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/04 17:43:24     11s] @(#)CDS: RCDB 11.15.0
[12/04 17:43:24     11s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/04 17:43:24     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_111633_ee30_iclab018_ElIDa0.

[12/04 17:43:24     11s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[12/04 17:43:25     13s] 
[12/04 17:43:25     13s] **INFO:  MMMC transition support version v31-84 
[12/04 17:43:25     13s] 
[12/04 17:43:25     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/04 17:43:25     13s] <CMD> suppressMessage ENCEXT-2799
[12/04 17:43:26     13s] <CMD> getVersion
[12/04 17:43:26     13s] [INFO] Loading Pegasus 21.21 fill procedures
[12/04 17:43:26     13s] <CMD> win
[12/04 17:43:46     14s] <CMD> encMessage warning 0
[12/04 17:43:46     14s] Suppress "**WARN ..." messages.
[12/04 17:43:46     14s] <CMD> encMessage debug 0
[12/04 17:43:46     14s] <CMD> encMessage info 0
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/04 17:43:47     15s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 17:43:47     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:43:47     15s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:43:47     15s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:43:47     15s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:43:47     15s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:43:47     15s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:43:47     15s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:43:47     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:43:47     15s] Loading view definition file from /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/viewDefinition.tcl
[12/04 17:43:47     15s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/04 17:43:47     15s] *** End library_loading (cpu=0.01min, real=0.00min, mem=19.5M, fe_cpu=0.26min, fe_real=0.60min, fe_mem=949.4M) ***
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/04 17:43:47     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/04 17:43:47     15s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:43:48     16s] *** Netlist is unique.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] Loading preference file /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/gui.pref.tcl ...
[12/04 17:43:48     16s] 
[12/04 17:43:48     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/04 17:43:48     16s] 
[12/04 17:43:48     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/04 17:43:48     16s] 
[12/04 17:43:48     16s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:43:48     16s] 
[12/04 17:43:48     16s] TimeStamp Deleting Cell Server End ...
[12/04 17:43:48     16s] 
[12/04 17:43:48     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[12/04 17:43:48     16s] 
[12/04 17:43:48     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[12/04 17:43:48     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:43:48     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:43:48     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:43:48     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:48     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:43:49     16s] Loading place ...
[12/04 17:43:49     16s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/04 17:43:49     16s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:43:50     17s] 
[12/04 17:43:50     17s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:43:50     17s] 
[12/04 17:43:50     17s] TimeStamp Deleting Cell Server End ...
[12/04 17:43:50     17s] 
[12/04 17:43:50     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/04 17:43:50     17s] 
[12/04 17:43:50     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/04 17:43:50     17s] 
[12/04 17:43:50     17s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:43:50     17s] 
[12/04 17:43:50     17s] TimeStamp Deleting Cell Server End ...
[12/04 17:43:50     17s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.15-s105_1. They will be removed in the next release. 
[12/04 17:43:50     17s] timing_enable_default_delay_arc
[12/04 17:44:02     18s] <CMD> fit
[12/04 17:44:07     18s] <CMD> getIoFlowFlag
[12/04 17:44:29     19s] <CMD> setIoFlowFlag 0
[12/04 17:44:29     19s] <CMD> floorPlan -site core_5040 -r 0.990696095076 0.7 500 500 500 500
[12/04 17:44:29     19s] Adjusting Core to Bottom to: 500.5200.
[12/04 17:44:29     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:29     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:29     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:29     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:29     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:29     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:29     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:29     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:29     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:29     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:29     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:29     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:29     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:29     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:29     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:29     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:29     19s] Start create_tracks
[12/04 17:44:29     19s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 17:44:29     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 17:44:29     19s] <CMD> uiSetTool select
[12/04 17:44:29     19s] <CMD> getIoFlowFlag
[12/04 17:44:29     19s] <CMD> fit
[12/04 17:44:32     19s] <CMD> setIoFlowFlag 0
[12/04 17:44:32     19s] <CMD> floorPlan -site core_5040 -r 0.998107644237 0.043273 500.34 500.52 500.34 501.88
[12/04 17:44:32     19s] Adjusting Core to Bottom to: 501.0800.
[12/04 17:44:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:44:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:44:32     19s] Start create_tracks
[12/04 17:44:32     19s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 17:44:32     19s] <CMD> uiSetTool select
[12/04 17:44:32     19s] <CMD> getIoFlowFlag
[12/04 17:44:32     19s] <CMD> fit
[12/04 17:44:43     20s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:44:43     20s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:44:43     20s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:44:43     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:44:44     20s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:44:44     20s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:44:44     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:44:44     20s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:44:44     20s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:44:44     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:45:10     21s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 17:45:10     21s] The ring targets are set to core/block ring wires.
[12/04 17:45:10     21s] addRing command will consider rows while creating rings.
[12/04 17:45:10     21s] addRing command will disallow rings to go over rows.
[12/04 17:45:10     21s] addRing command will ignore shorts while creating rings.
[12/04 17:45:10     21s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 30 -use_interleaving_wire_group 1
[12/04 17:45:10     21s] 
[12/04 17:45:10     21s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2182.1M)
[12/04 17:45:10     21s] Ring generation is complete.
[12/04 17:45:10     21s] vias are now being generated.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (1960.119995, 2051.320068) (1969.119995, 2055.479980).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (1960.119995, 2051.320068) (1969.119995, 2055.479980).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (1960.119995, 2051.320068) (1969.119995, 2055.479980).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (1960.119995, 2050.959961) (1969.119995, 2055.479980).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via3 layer at (137.820007, 1811.250000) (139.880005, 1828.890015).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via3 layer at (137.820007, 1811.250000) (139.880005, 1828.890015).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via3 layer at (137.820007, 1811.250000) (139.880005, 1828.890015).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (137.820007, 1811.250000) (139.880005, 1828.890015).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1800.760010) (139.880005, 1809.250000).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1800.760010) (139.880005, 1809.250000).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1800.760010) (139.880005, 1809.250000).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (137.820007, 1791.609985) (139.880005, 1809.250000).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1782.199951) (139.880005, 1789.609985).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1782.199951) (139.880005, 1789.609985).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 1782.199951) (139.880005, 1789.609985).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (137.820007, 1771.969971) (139.880005, 1789.609985).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 194.240005) (139.880005, 199.889999).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 194.240005) (139.880005, 199.889999).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via2 layer at (137.820007, 194.240005) (139.880005, 199.889999).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the via layer at (137.820007, 182.250000) (139.880005, 199.889999).
[12/04 17:45:10     21s] Type 'man IMPPP-570' for more detail.
[12/04 17:45:10     21s] **WARN: (EMS-27):	Message (IMPPP-570) has exceeded the current message display limit of 20.
[12/04 17:45:10     21s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:45:10     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (404.99, 139.82) (406.66, 147.56).
[12/04 17:45:10     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (416.22, 139.82) (416.71, 147.56).
[12/04 17:45:10     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (418.63, 139.82) (420.43, 147.56).
[12/04 17:45:10     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (424.21, 139.82) (425.22, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (471.90, 139.82) (472.53, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (473.83, 139.82) (475.63, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (477.55, 139.82) (479.35, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (530.27, 139.82) (532.07, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (533.37, 139.82) (535.17, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (536.47, 139.82) (536.58, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (549.49, 139.82) (551.29, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (602.83, 139.82) (604.63, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (606.55, 139.82) (608.35, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1598.25, 139.82) (1600.05, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1601.35, 139.82) (1603.15, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1605.07, 139.82) (1606.87, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1657.79, 139.82) (1659.59, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1660.89, 139.82) (1662.69, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1672.44, 139.82) (1673.23, 147.56).
[12/04 17:45:10     22s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal2 & metal3 at (1677.01, 139.82) (1678.81, 147.56).
[12/04 17:45:10     22s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/04 17:45:10     22s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:45:10     22s] addRing created 421 wires.
[12/04 17:45:10     22s] ViaGen created 5746 vias, deleted 0 via to avoid violation.
[12/04 17:45:10     22s] +--------+----------------+----------------+
[12/04 17:45:10     22s] |  Layer |     Created    |     Deleted    |
[12/04 17:45:10     22s] +--------+----------------+----------------+
[12/04 17:45:10     22s] | metal2 |       144      |       NA       |
[12/04 17:45:10     22s] |  via2  |      5746      |        0       |
[12/04 17:45:10     22s] | metal3 |       277      |       NA       |
[12/04 17:45:10     22s] +--------+----------------+----------------+
[12/04 17:45:14     22s] <CMD> undo
[12/04 17:45:25     23s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 17:45:25     23s] The ring targets are set to core/block ring wires.
[12/04 17:45:25     23s] addRing command will consider rows while creating rings.
[12/04 17:45:25     23s] addRing command will disallow rings to go over rows.
[12/04 17:45:25     23s] addRing command will ignore shorts while creating rings.
[12/04 17:45:25     23s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 20 -use_interleaving_wire_group 1
[12/04 17:45:25     23s] 
[12/04 17:45:25     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.4M)
[12/04 17:45:25     23s] Ring generation is complete.
[12/04 17:45:25     23s] vias are now being generated.
[12/04 17:45:25     23s] addRing created 160 wires.
[12/04 17:45:25     23s] ViaGen created 3200 vias, deleted 0 via to avoid violation.
[12/04 17:45:25     23s] +--------+----------------+----------------+
[12/04 17:45:25     23s] |  Layer |     Created    |     Deleted    |
[12/04 17:45:25     23s] +--------+----------------+----------------+
[12/04 17:45:25     23s] | metal2 |       80       |       NA       |
[12/04 17:45:25     23s] |  via2  |      3200      |        0       |
[12/04 17:45:25     23s] | metal3 |       80       |       NA       |
[12/04 17:45:25     23s] +--------+----------------+----------------+
[12/04 17:45:53     25s] <CMD> setSrouteMode -viaConnectToShape { ring blockring }
[12/04 17:45:53     25s] <CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 17:45:53     25s] *** Begin SPECIAL ROUTE on Wed Dec  4 17:45:53 2024 ***
[12/04 17:45:53     25s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 17:45:53     25s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[12/04 17:45:53     25s] 
[12/04 17:45:53     25s] Begin option processing ...
[12/04 17:45:53     25s] srouteConnectPowerBump set to false
[12/04 17:45:53     25s] routeSelectNet set to "GND VCC"
[12/04 17:45:53     25s] routeSpecial set to true
[12/04 17:45:53     25s] srouteBlockPin set to "useLef"
[12/04 17:45:53     25s] srouteBottomLayerLimit set to 1
[12/04 17:45:53     25s] srouteBottomTargetLayerLimit set to 1
[12/04 17:45:53     25s] srouteConnectConverterPin set to false
[12/04 17:45:53     25s] srouteConnectCorePin set to false
[12/04 17:45:53     25s] srouteConnectStripe set to false
[12/04 17:45:53     25s] srouteCrossoverViaBottomLayer set to 1
[12/04 17:45:53     25s] srouteCrossoverViaTopLayer set to 6
[12/04 17:45:53     25s] srouteFollowCorePinEnd set to 3
[12/04 17:45:53     25s] srouteFollowPadPin set to false
[12/04 17:45:53     25s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 17:45:53     25s] srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 17:45:53     25s] sroutePadPinAllPorts set to true
[12/04 17:45:53     25s] sroutePreserveExistingRoutes set to true
[12/04 17:45:53     25s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 17:45:53     25s] srouteStopBlockPin set to "nearestTarget"
[12/04 17:45:53     25s] srouteTopLayerLimit set to 6
[12/04 17:45:53     25s] srouteTopTargetLayerLimit set to 6
[12/04 17:45:53     25s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3292.00 megs.
[12/04 17:45:53     25s] 
[12/04 17:45:53     25s] Reading DB technology information...
[12/04 17:45:53     25s] Finished reading DB technology information.
[12/04 17:45:53     25s] Reading floorplan and netlist information...
[12/04 17:45:53     25s] Finished reading floorplan and netlist information.
[12/04 17:45:53     25s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 17:45:53     25s] Read in 98 macros, 98 used
[12/04 17:45:53     25s] Read in 215 components
[12/04 17:45:53     25s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 17:45:53     25s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 17:45:53     25s] Read in 88 logical pins
[12/04 17:45:53     25s] Read in 88 nets
[12/04 17:45:53     25s] Read in 2 special nets, 2 routed
[12/04 17:45:53     25s] Read in 198 terminals
[12/04 17:45:53     25s] 2 nets selected.
[12/04 17:45:53     25s] 
[12/04 17:45:53     25s] Begin power routing ...
[12/04 17:45:53     25s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 17:45:53     25s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 17:45:55     28s]   Number of IO ports routed: 48
[12/04 17:45:55     28s]   Number of Block ports routed: 0
[12/04 17:45:55     28s]   Number of Power Bump ports routed: 0
[12/04 17:45:55     28s] End power routing: cpu: 0:00:03, real: 0:00:02, peak: 3474.00 megs.
[12/04 17:45:55     28s] 
[12/04 17:45:55     28s] 
[12/04 17:45:55     28s] 
[12/04 17:45:55     28s]  Begin updating DB with routing results ...
[12/04 17:45:55     28s]  Updating DB with 14 via definition ...
[12/04 17:45:55     28s] 
sroute post-processing starts at Wed Dec  4 17:45:55 2024
The viaGen is rebuilding shadow vias for net GND.
[12/04 17:45:55     28s] sroute post-processing ends at Wed Dec  4 17:45:55 2024

sroute post-processing starts at Wed Dec  4 17:45:55 2024
The viaGen is rebuilding shadow vias for net VCC.
[12/04 17:45:55     28s] sroute post-processing ends at Wed Dec  4 17:45:55 2024
sroute created 112 wires.
[12/04 17:45:55     28s] ViaGen created 838 vias, deleted 0 via to avoid violation.
[12/04 17:45:55     28s] +--------+----------------+----------------+
[12/04 17:45:55     28s] |  Layer |     Created    |     Deleted    |
[12/04 17:45:55     28s] +--------+----------------+----------------+
[12/04 17:45:55     28s] | metal1 |       30       |       NA       |
[12/04 17:45:55     28s] |   via  |       364      |        0       |
[12/04 17:45:55     28s] | metal2 |        7       |       NA       |
[12/04 17:45:55     28s] |  via2  |        1       |        0       |
[12/04 17:45:55     28s] | metal3 |       14       |       NA       |
[12/04 17:45:55     28s] |  via3  |       387      |        0       |
[12/04 17:45:55     28s] | metal4 |       42       |       NA       |
[12/04 17:45:55     28s] |  via4  |       46       |        0       |
[12/04 17:45:55     28s] | metal5 |       12       |       NA       |
[12/04 17:45:55     28s] |  via5  |       40       |        0       |
[12/04 17:45:55     28s] | metal6 |        7       |       NA       |
[12/04 17:45:55     28s] +--------+----------------+----------------+
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:46:14     29s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:46:14     29s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:46:14     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:46:36     30s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:46:36     30s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:46:36     30s] 
[12/04 17:46:36     30s] Stripes will stop at the boundary of the specified area.
[12/04 17:46:36     30s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:46:36     30s] Stripes will not extend to closest target.
[12/04 17:46:36     30s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:46:36     30s] Stripes will not be created over regions without power planning wires.
[12/04 17:46:36     30s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:46:36     30s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:46:36     30s] Offset for stripe breaking is set to 0.
[12/04 17:46:36     30s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:46:36     30s] 
[12/04 17:46:36     30s] Initialize fgc environment(mem: 2359.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[12/04 17:46:36     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[12/04 17:46:36     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[12/04 17:46:36     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[12/04 17:46:36     30s] Starting stripe generation ...
[12/04 17:46:36     30s] Non-Default Mode Option Settings :
[12/04 17:46:36     30s]   NONE
[12/04 17:46:36     30s] Stripe generation is complete.
[12/04 17:46:36     30s] vias are now being generated.
[12/04 17:46:37     30s] addStripe created 18 wires.
[12/04 17:46:37     30s] ViaGen created 720 vias, deleted 0 via to avoid violation.
[12/04 17:46:37     30s] +--------+----------------+----------------+
[12/04 17:46:37     30s] |  Layer |     Created    |     Deleted    |
[12/04 17:46:37     30s] +--------+----------------+----------------+
[12/04 17:46:37     30s] | metal2 |       18       |       NA       |
[12/04 17:46:37     30s] |  via2  |       720      |        0       |
[12/04 17:46:37     30s] +--------+----------------+----------------+
[12/04 17:46:49     31s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:46:49     31s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:46:49     31s] 
[12/04 17:46:49     31s] Stripes will stop at the boundary of the specified area.
[12/04 17:46:49     31s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:46:49     31s] Stripes will not extend to closest target.
[12/04 17:46:49     31s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:46:49     31s] Stripes will not be created over regions without power planning wires.
[12/04 17:46:49     31s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:46:49     31s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:46:49     31s] Offset for stripe breaking is set to 0.
[12/04 17:46:49     31s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:46:49     31s] 
[12/04 17:46:49     31s] Initialize fgc environment(mem: 2359.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[12/04 17:46:49     31s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[12/04 17:46:49     31s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[12/04 17:46:49     31s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[12/04 17:46:49     31s] Starting stripe generation ...
[12/04 17:46:49     31s] Non-Default Mode Option Settings :
[12/04 17:46:49     31s]   NONE
[12/04 17:46:49     31s] Stripe generation is complete.
[12/04 17:46:49     31s] vias are now being generated.
[12/04 17:46:49     31s] addStripe created 18 wires.
[12/04 17:46:49     31s] ViaGen created 882 vias, deleted 0 via to avoid violation.
[12/04 17:46:49     31s] +--------+----------------+----------------+
[12/04 17:46:49     31s] |  Layer |     Created    |     Deleted    |
[12/04 17:46:49     31s] +--------+----------------+----------------+
[12/04 17:46:49     31s] |  via2  |       882      |        0       |
[12/04 17:46:49     31s] | metal3 |       18       |       NA       |
[12/04 17:46:49     31s] +--------+----------------+----------------+
[12/04 17:47:06     32s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/04 17:47:06     32s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 17:47:06     32s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/04 17:47:06     32s] *** Begin SPECIAL ROUTE on Wed Dec  4 17:47:06 2024 ***
[12/04 17:47:06     32s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 17:47:06     32s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[12/04 17:47:06     32s] 
[12/04 17:47:06     32s] Begin option processing ...
[12/04 17:47:06     32s] srouteConnectPowerBump set to false
[12/04 17:47:06     32s] routeSelectNet set to "GND VCC"
[12/04 17:47:06     32s] routeSpecial set to true
[12/04 17:47:06     32s] srouteBottomLayerLimit set to 1
[12/04 17:47:06     32s] srouteBottomTargetLayerLimit set to 1
[12/04 17:47:06     32s] srouteConnectBlockPin set to false
[12/04 17:47:06     32s] srouteConnectConverterPin set to false
[12/04 17:47:06     32s] srouteConnectPadPin set to false
[12/04 17:47:06     32s] srouteConnectStripe set to false
[12/04 17:47:06     32s] srouteCrossoverViaBottomLayer set to 1
[12/04 17:47:06     32s] srouteCrossoverViaTopLayer set to 6
[12/04 17:47:06     32s] srouteFollowCorePinEnd set to 3
[12/04 17:47:06     32s] srouteFollowPadPin set to false
[12/04 17:47:06     32s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 17:47:06     32s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 17:47:06     32s] sroutePadPinAllPorts set to true
[12/04 17:47:06     32s] sroutePreserveExistingRoutes set to true
[12/04 17:47:06     32s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 17:47:06     32s] srouteStopBlockPin set to "nearestTarget"
[12/04 17:47:06     32s] srouteTopLayerLimit set to 6
[12/04 17:47:06     32s] srouteTopTargetLayerLimit set to 6
[12/04 17:47:06     32s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3474.00 megs.
[12/04 17:47:06     32s] 
[12/04 17:47:06     32s] Reading DB technology information...
[12/04 17:47:06     32s] Finished reading DB technology information.
[12/04 17:47:06     32s] Reading floorplan and netlist information...
[12/04 17:47:06     32s] Finished reading floorplan and netlist information.
[12/04 17:47:06     32s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 17:47:06     32s] Read in 402 macros, 99 used
[12/04 17:47:06     32s] Read in 215 components
[12/04 17:47:06     32s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 17:47:06     32s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 17:47:06     32s] Read in 88 logical pins
[12/04 17:47:06     32s] Read in 88 nets
[12/04 17:47:06     32s] Read in 2 special nets, 2 routed
[12/04 17:47:06     32s] Read in 198 terminals
[12/04 17:47:06     32s] 2 nets selected.
[12/04 17:47:06     32s] 
[12/04 17:47:06     32s] Begin power routing ...
[12/04 17:47:06     32s] CPU time for FollowPin 0 seconds
[12/04 17:47:06     32s] CPU time for FollowPin 0 seconds
[12/04 17:47:07     33s]   Number of Core ports routed: 362
[12/04 17:47:07     33s]   Number of Followpin connections: 181
[12/04 17:47:07     33s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3474.00 megs.
[12/04 17:47:07     33s] 
[12/04 17:47:07     33s] 
[12/04 17:47:07     33s] 
[12/04 17:47:07     33s]  Begin updating DB with routing results ...
[12/04 17:47:07     33s]  Updating DB with 0 via definition ...
[12/04 17:47:07     33s] sroute created 543 wires.
[12/04 17:47:07     33s] ViaGen created 8869 vias, deleted 0 via to avoid violation.
[12/04 17:47:07     33s] +--------+----------------+----------------+
[12/04 17:47:07     33s] |  Layer |     Created    |     Deleted    |
[12/04 17:47:07     33s] +--------+----------------+----------------+
[12/04 17:47:07     33s] | metal1 |       543      |       NA       |
[12/04 17:47:07     33s] |   via  |      8869      |        0       |
[12/04 17:47:07     33s] +--------+----------------+----------------+
[12/04 17:47:19     33s] <CMD> getIoFlowFlag
[12/04 17:47:37     34s] <CMD> getMultiCpuUsage -localCpu
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -quiet -area
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 17:47:37     34s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 17:47:38     34s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/04 17:47:38     34s] <CMD> verify_drc
[12/04 17:47:38     34s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/04 17:47:38     34s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/04 17:47:38     34s]  *** Starting Verify DRC (MEM: 2218.9) ***
[12/04 17:47:38     34s] 
[12/04 17:47:38     34s] #create default rule from bind_ndr_rule rule=0x7fdcf57350e0 0x7fdcf508c018
[12/04 17:47:38     34s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/04 17:47:38     34s]   VERIFY DRC ...... Starting Verification
[12/04 17:47:38     34s]   VERIFY DRC ...... Initializing
[12/04 17:47:38     34s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 17:47:38     34s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 17:47:38     34s]   VERIFY DRC ...... Using new threading
[12/04 17:47:38     34s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 245.760 245.760} 1 of 81
[12/04 17:47:38     34s]   VERIFY DRC ...... Sub-Area : 1 complete 4 Viols.
[12/04 17:47:38     34s]   VERIFY DRC ...... Sub-Area: {245.760 0.000 491.520 245.760} 2 of 81
[12/04 17:47:38     34s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/04 17:47:38     34s]   VERIFY DRC ...... Sub-Area: {491.520 0.000 737.280 245.760} 3 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {737.280 0.000 983.040 245.760} 4 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {983.040 0.000 1228.800 245.760} 5 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1228.800 0.000 1474.560 245.760} 6 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1474.560 0.000 1720.320 245.760} 7 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1720.320 0.000 1966.080 245.760} 8 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1966.080 0.000 2190.460 245.760} 9 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {0.000 245.760 245.760 491.520} 10 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {245.760 245.760 491.520 491.520} 11 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {491.520 245.760 737.280 491.520} 12 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {737.280 245.760 983.040 491.520} 13 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {983.040 245.760 1228.800 491.520} 14 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1228.800 245.760 1474.560 491.520} 15 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1474.560 245.760 1720.320 491.520} 16 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1720.320 245.760 1966.080 491.520} 17 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1966.080 245.760 2190.460 491.520} 18 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {0.000 491.520 245.760 737.280} 19 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {245.760 491.520 491.520 737.280} 20 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {491.520 491.520 737.280 737.280} 21 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {737.280 491.520 983.040 737.280} 22 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {983.040 491.520 1228.800 737.280} 23 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1228.800 491.520 1474.560 737.280} 24 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1474.560 491.520 1720.320 737.280} 25 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1720.320 491.520 1966.080 737.280} 26 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1966.080 491.520 2190.460 737.280} 27 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {0.000 737.280 245.760 983.040} 28 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {245.760 737.280 491.520 983.040} 29 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {491.520 737.280 737.280 983.040} 30 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {737.280 737.280 983.040 983.040} 31 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {983.040 737.280 1228.800 983.040} 32 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1228.800 737.280 1474.560 983.040} 33 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1474.560 737.280 1720.320 983.040} 34 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1720.320 737.280 1966.080 983.040} 35 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1966.080 737.280 2190.460 983.040} 36 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {0.000 983.040 245.760 1228.800} 37 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {245.760 983.040 491.520 1228.800} 38 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {491.520 983.040 737.280 1228.800} 39 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {737.280 983.040 983.040 1228.800} 40 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {983.040 983.040 1228.800 1228.800} 41 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1228.800 983.040 1474.560 1228.800} 42 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1474.560 983.040 1720.320 1228.800} 43 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1720.320 983.040 1966.080 1228.800} 44 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1966.080 983.040 2190.460 1228.800} 45 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {0.000 1228.800 245.760 1474.560} 46 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {245.760 1228.800 491.520 1474.560} 47 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {491.520 1228.800 737.280 1474.560} 48 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {737.280 1228.800 983.040 1474.560} 49 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {983.040 1228.800 1228.800 1474.560} 50 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1228.800 1228.800 1474.560 1474.560} 51 of 81
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/04 17:47:38     35s]   VERIFY DRC ...... Sub-Area: {1474.560 1228.800 1720.320 1474.560} 52 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1720.320 1228.800 1966.080 1474.560} 53 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1966.080 1228.800 2190.460 1474.560} 54 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {0.000 1474.560 245.760 1720.320} 55 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {245.760 1474.560 491.520 1720.320} 56 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {491.520 1474.560 737.280 1720.320} 57 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {737.280 1474.560 983.040 1720.320} 58 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {983.040 1474.560 1228.800 1720.320} 59 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1228.800 1474.560 1474.560 1720.320} 60 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1474.560 1474.560 1720.320 1720.320} 61 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1720.320 1474.560 1966.080 1720.320} 62 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1966.080 1474.560 2190.460 1720.320} 63 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {0.000 1720.320 245.760 1966.080} 64 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {245.760 1720.320 491.520 1966.080} 65 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {491.520 1720.320 737.280 1966.080} 66 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {737.280 1720.320 983.040 1966.080} 67 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {983.040 1720.320 1228.800 1966.080} 68 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1228.800 1720.320 1474.560 1966.080} 69 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1474.560 1720.320 1720.320 1966.080} 70 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1720.320 1720.320 1966.080 1966.080} 71 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1966.080 1720.320 2190.460 1966.080} 72 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {0.000 1966.080 245.760 2190.840} 73 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 73 complete 4 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {245.760 1966.080 491.520 2190.840} 74 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {491.520 1966.080 737.280 2190.840} 75 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {737.280 1966.080 983.040 2190.840} 76 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {983.040 1966.080 1228.800 2190.840} 77 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1228.800 1966.080 1474.560 2190.840} 78 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1474.560 1966.080 1720.320 2190.840} 79 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1720.320 1966.080 1966.080 2190.840} 80 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area: {1966.080 1966.080 2190.460 2190.840} 81 of 81
[12/04 17:47:39     35s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/04 17:47:39     35s] 
[12/04 17:47:39     35s]   Verification Complete : 8 Viols.
[12/04 17:47:39     35s] 
[12/04 17:47:39     35s]  Violation Summary By Layer and Type:
[12/04 17:47:39     35s] 
[12/04 17:47:39     35s] 	         MetSpc   Totals
[12/04 17:47:39     35s] 	metal6        8        8
[12/04 17:47:39     35s] 	Totals        8        8
[12/04 17:47:39     35s] 
[12/04 17:47:39     35s]  *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 41.0M) ***
[12/04 17:47:39     35s] 
[12/04 17:47:39     35s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/04 17:47:44     36s] <CMD> zoomBox -556.55000 34.27200 1945.90000 1292.26900
[12/04 17:47:44     36s] <CMD> zoomBox -211.95000 74.52400 1094.34600 731.20700
[12/04 17:47:45     36s] <CMD> zoomBox -29.47500 92.54500 652.42100 435.33800
[12/04 17:47:45     36s] <CMD> zoomBox 95.68100 105.64500 398.24400 257.74500
[12/04 17:47:46     36s] <CMD> zoomBox 148.81600 110.94900 306.75700 190.34700
[12/04 17:47:47     36s] <CMD> selectWire 205.1800 137.6200 223.0800 159.3100 6 GND
[12/04 17:47:49     36s] <CMD> deleteSelectedFromFPlan
[12/04 17:47:52     36s] <CMD> zoomBox 117.93600 97.89200 336.54000 207.78600
[12/04 17:47:53     36s] <CMD> zoomBox 14.83200 57.27200 433.61400 267.79600
[12/04 17:47:54     37s] <CMD> zoomBox -121.47500 6.03000 560.44500 348.83500
[12/04 17:47:54     37s] <CMD> zoomBox -346.40300 -60.77400 763.98900 497.42700
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -quiet -area
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 17:47:59     37s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 17:48:01     37s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/04 17:48:01     37s] <CMD> verify_drc
[12/04 17:48:01     37s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/04 17:48:01     37s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/04 17:48:01     37s]  *** Starting Verify DRC (MEM: 2295.2) ***
[12/04 17:48:01     37s] 
[12/04 17:48:01     37s]   VERIFY DRC ...... Starting Verification
[12/04 17:48:01     37s]   VERIFY DRC ...... Initializing
[12/04 17:48:01     37s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 17:48:01     37s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 17:48:01     37s]   VERIFY DRC ...... Using new threading
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 245.760 245.760} 1 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {245.760 0.000 491.520 245.760} 2 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {491.520 0.000 737.280 245.760} 3 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {737.280 0.000 983.040 245.760} 4 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {983.040 0.000 1228.800 245.760} 5 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1228.800 0.000 1474.560 245.760} 6 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1474.560 0.000 1720.320 245.760} 7 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1720.320 0.000 1966.080 245.760} 8 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1966.080 0.000 2190.460 245.760} 9 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {0.000 245.760 245.760 491.520} 10 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {245.760 245.760 491.520 491.520} 11 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {491.520 245.760 737.280 491.520} 12 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {737.280 245.760 983.040 491.520} 13 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {983.040 245.760 1228.800 491.520} 14 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1228.800 245.760 1474.560 491.520} 15 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1474.560 245.760 1720.320 491.520} 16 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1720.320 245.760 1966.080 491.520} 17 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1966.080 245.760 2190.460 491.520} 18 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {0.000 491.520 245.760 737.280} 19 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {245.760 491.520 491.520 737.280} 20 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {491.520 491.520 737.280 737.280} 21 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {737.280 491.520 983.040 737.280} 22 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {983.040 491.520 1228.800 737.280} 23 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1228.800 491.520 1474.560 737.280} 24 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1474.560 491.520 1720.320 737.280} 25 of 81
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/04 17:48:01     37s]   VERIFY DRC ...... Sub-Area: {1720.320 491.520 1966.080 737.280} 26 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1966.080 491.520 2190.460 737.280} 27 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {0.000 737.280 245.760 983.040} 28 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {245.760 737.280 491.520 983.040} 29 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {491.520 737.280 737.280 983.040} 30 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {737.280 737.280 983.040 983.040} 31 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {983.040 737.280 1228.800 983.040} 32 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1228.800 737.280 1474.560 983.040} 33 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1474.560 737.280 1720.320 983.040} 34 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1720.320 737.280 1966.080 983.040} 35 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1966.080 737.280 2190.460 983.040} 36 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {0.000 983.040 245.760 1228.800} 37 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {245.760 983.040 491.520 1228.800} 38 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {491.520 983.040 737.280 1228.800} 39 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {737.280 983.040 983.040 1228.800} 40 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {983.040 983.040 1228.800 1228.800} 41 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1228.800 983.040 1474.560 1228.800} 42 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1474.560 983.040 1720.320 1228.800} 43 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1720.320 983.040 1966.080 1228.800} 44 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1966.080 983.040 2190.460 1228.800} 45 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {0.000 1228.800 245.760 1474.560} 46 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {245.760 1228.800 491.520 1474.560} 47 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {491.520 1228.800 737.280 1474.560} 48 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {737.280 1228.800 983.040 1474.560} 49 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {983.040 1228.800 1228.800 1474.560} 50 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1228.800 1228.800 1474.560 1474.560} 51 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1474.560 1228.800 1720.320 1474.560} 52 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1720.320 1228.800 1966.080 1474.560} 53 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1966.080 1228.800 2190.460 1474.560} 54 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {0.000 1474.560 245.760 1720.320} 55 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {245.760 1474.560 491.520 1720.320} 56 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {491.520 1474.560 737.280 1720.320} 57 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {737.280 1474.560 983.040 1720.320} 58 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {983.040 1474.560 1228.800 1720.320} 59 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1228.800 1474.560 1474.560 1720.320} 60 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1474.560 1474.560 1720.320 1720.320} 61 of 81
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/04 17:48:01     38s]   VERIFY DRC ...... Sub-Area: {1720.320 1474.560 1966.080 1720.320} 62 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1966.080 1474.560 2190.460 1720.320} 63 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {0.000 1720.320 245.760 1966.080} 64 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {245.760 1720.320 491.520 1966.080} 65 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {491.520 1720.320 737.280 1966.080} 66 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {737.280 1720.320 983.040 1966.080} 67 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {983.040 1720.320 1228.800 1966.080} 68 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1228.800 1720.320 1474.560 1966.080} 69 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1474.560 1720.320 1720.320 1966.080} 70 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1720.320 1720.320 1966.080 1966.080} 71 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1966.080 1720.320 2190.460 1966.080} 72 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {0.000 1966.080 245.760 2190.840} 73 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 73 complete 4 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {245.760 1966.080 491.520 2190.840} 74 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {491.520 1966.080 737.280 2190.840} 75 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {737.280 1966.080 983.040 2190.840} 76 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {983.040 1966.080 1228.800 2190.840} 77 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1228.800 1966.080 1474.560 2190.840} 78 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1474.560 1966.080 1720.320 2190.840} 79 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1720.320 1966.080 1966.080 2190.840} 80 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area: {1966.080 1966.080 2190.460 2190.840} 81 of 81
[12/04 17:48:02     38s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/04 17:48:02     38s] 
[12/04 17:48:02     38s]   Verification Complete : 4 Viols.
[12/04 17:48:02     38s] 
[12/04 17:48:02     38s]  Violation Summary By Layer and Type:
[12/04 17:48:02     38s] 
[12/04 17:48:02     38s] 	         MetSpc   Totals
[12/04 17:48:02     38s] 	metal6        4        4
[12/04 17:48:02     38s] 	Totals        4        4
[12/04 17:48:02     38s] 
[12/04 17:48:02     38s]  *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[12/04 17:48:02     38s] 
[12/04 17:48:02     38s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/04 17:48:05     38s] <CMD> fit
[12/04 17:48:07     38s] <CMD> zoomBox -598.99000 936.28700 1903.45800 2194.28300
[12/04 17:48:07     39s] <CMD> zoomBox -172.07300 1571.64500 938.28000 2129.82600
[12/04 17:48:07     39s] <CMD> zoomBox 25.15500 1852.07300 517.82500 2099.74100
[12/04 17:48:08     39s] <CMD> zoomBox 119.04000 1950.48900 376.21800 2079.77400
[12/04 17:48:09     39s] <CMD> selectWire 205.1800 2031.4100 223.0800 2053.2200 6 GND
[12/04 17:48:10     39s] <CMD> deleteSelectedFromFPlan
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -quiet -area
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 17:48:14     39s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 17:48:15     39s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/04 17:48:15     39s] <CMD> verify_drc
[12/04 17:48:15     39s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/04 17:48:15     39s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/04 17:48:15     39s]  *** Starting Verify DRC (MEM: 2295.2) ***
[12/04 17:48:15     39s] 
[12/04 17:48:15     39s]   VERIFY DRC ...... Starting Verification
[12/04 17:48:15     39s]   VERIFY DRC ...... Initializing
[12/04 17:48:15     39s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 17:48:15     39s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 17:48:15     39s]   VERIFY DRC ...... Using new threading
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 245.760 245.760} 1 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {245.760 0.000 491.520 245.760} 2 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {491.520 0.000 737.280 245.760} 3 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {737.280 0.000 983.040 245.760} 4 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {983.040 0.000 1228.800 245.760} 5 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1228.800 0.000 1474.560 245.760} 6 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1474.560 0.000 1720.320 245.760} 7 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1720.320 0.000 1966.080 245.760} 8 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1966.080 0.000 2190.460 245.760} 9 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {0.000 245.760 245.760 491.520} 10 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {245.760 245.760 491.520 491.520} 11 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {491.520 245.760 737.280 491.520} 12 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {737.280 245.760 983.040 491.520} 13 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {983.040 245.760 1228.800 491.520} 14 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1228.800 245.760 1474.560 491.520} 15 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1474.560 245.760 1720.320 491.520} 16 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1720.320 245.760 1966.080 491.520} 17 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1966.080 245.760 2190.460 491.520} 18 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {0.000 491.520 245.760 737.280} 19 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {245.760 491.520 491.520 737.280} 20 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {491.520 491.520 737.280 737.280} 21 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {737.280 491.520 983.040 737.280} 22 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {983.040 491.520 1228.800 737.280} 23 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1228.800 491.520 1474.560 737.280} 24 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1474.560 491.520 1720.320 737.280} 25 of 81
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/04 17:48:15     39s]   VERIFY DRC ...... Sub-Area: {1720.320 491.520 1966.080 737.280} 26 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {1966.080 491.520 2190.460 737.280} 27 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {0.000 737.280 245.760 983.040} 28 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {245.760 737.280 491.520 983.040} 29 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {491.520 737.280 737.280 983.040} 30 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {737.280 737.280 983.040 983.040} 31 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {983.040 737.280 1228.800 983.040} 32 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {1228.800 737.280 1474.560 983.040} 33 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {1474.560 737.280 1720.320 983.040} 34 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {1720.320 737.280 1966.080 983.040} 35 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {1966.080 737.280 2190.460 983.040} 36 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {0.000 983.040 245.760 1228.800} 37 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {245.760 983.040 491.520 1228.800} 38 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {491.520 983.040 737.280 1228.800} 39 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {737.280 983.040 983.040 1228.800} 40 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {983.040 983.040 1228.800 1228.800} 41 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {1228.800 983.040 1474.560 1228.800} 42 of 81
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/04 17:48:16     39s]   VERIFY DRC ...... Sub-Area: {1474.560 983.040 1720.320 1228.800} 43 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1720.320 983.040 1966.080 1228.800} 44 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1966.080 983.040 2190.460 1228.800} 45 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {0.000 1228.800 245.760 1474.560} 46 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {245.760 1228.800 491.520 1474.560} 47 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {491.520 1228.800 737.280 1474.560} 48 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {737.280 1228.800 983.040 1474.560} 49 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {983.040 1228.800 1228.800 1474.560} 50 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1228.800 1228.800 1474.560 1474.560} 51 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1474.560 1228.800 1720.320 1474.560} 52 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1720.320 1228.800 1966.080 1474.560} 53 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1966.080 1228.800 2190.460 1474.560} 54 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {0.000 1474.560 245.760 1720.320} 55 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {245.760 1474.560 491.520 1720.320} 56 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {491.520 1474.560 737.280 1720.320} 57 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {737.280 1474.560 983.040 1720.320} 58 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {983.040 1474.560 1228.800 1720.320} 59 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1228.800 1474.560 1474.560 1720.320} 60 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1474.560 1474.560 1720.320 1720.320} 61 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1720.320 1474.560 1966.080 1720.320} 62 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1966.080 1474.560 2190.460 1720.320} 63 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {0.000 1720.320 245.760 1966.080} 64 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {245.760 1720.320 491.520 1966.080} 65 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {491.520 1720.320 737.280 1966.080} 66 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {737.280 1720.320 983.040 1966.080} 67 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {983.040 1720.320 1228.800 1966.080} 68 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1228.800 1720.320 1474.560 1966.080} 69 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1474.560 1720.320 1720.320 1966.080} 70 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1720.320 1720.320 1966.080 1966.080} 71 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1966.080 1720.320 2190.460 1966.080} 72 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {0.000 1966.080 245.760 2190.840} 73 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {245.760 1966.080 491.520 2190.840} 74 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {491.520 1966.080 737.280 2190.840} 75 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {737.280 1966.080 983.040 2190.840} 76 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {983.040 1966.080 1228.800 2190.840} 77 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1228.800 1966.080 1474.560 2190.840} 78 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1474.560 1966.080 1720.320 2190.840} 79 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1720.320 1966.080 1966.080 2190.840} 80 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area: {1966.080 1966.080 2190.460 2190.840} 81 of 81
[12/04 17:48:16     40s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/04 17:48:16     40s] 
[12/04 17:48:16     40s]   Verification Complete : 0 Viols.
[12/04 17:48:16     40s] 
[12/04 17:48:16     40s]  *** End Verify DRC (CPU: 0:00:00.9  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[12/04 17:48:16     40s] 
[12/04 17:48:16     40s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/04 17:48:18     40s] <CMD> fit
[12/04 17:48:25     41s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/04 17:48:25     41s] VERIFY_CONNECTIVITY use new engine.
[12/04 17:48:25     41s] 
[12/04 17:48:25     41s] ******** Start: VERIFY CONNECTIVITY ********
[12/04 17:48:25     41s] Start Time: Wed Dec  4 17:48:25 2024
[12/04 17:48:25     41s] 
[12/04 17:48:25     41s] Design Name: CHIP
[12/04 17:48:25     41s] Database Units: 1000
[12/04 17:48:25     41s] Design Boundary: (0.0000, 0.0000) (2190.4600, 2190.8400)
[12/04 17:48:25     41s] Error Limit = 1000; Warning Limit = 50
[12/04 17:48:25     41s] Check all nets
[12/04 17:48:25     41s] **WARN: (IMPVFC-97):	IO pin tetris[71] of net tetris[71] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U1529 is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U978 is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U975 is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/tetris_reg_37_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/tetris_reg_46_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_7__0_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_11__1_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/row_f_reg_1__2_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_9__4_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_10__5_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_compare_f_reg_1_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_compare_f_reg_0_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/state_reg_1_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/position_f_reg_0_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_4__1_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/tetrominoes_map_f_reg_0__1_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_3__2_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_5__2_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_4__2_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_f_reg_0__0_ is placed and rerun verifyConnectivity.
[12/04 17:48:25     41s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[12/04 17:48:25     41s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:48:25     41s] Net GND: dangling Wire.
[12/04 17:48:25     41s] 
[12/04 17:48:25     41s] Begin Summary 
[12/04 17:48:25     41s]     2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[12/04 17:48:25     41s]     2 total info(s) created.
[12/04 17:48:25     41s] End Summary
[12/04 17:48:25     41s] 
[12/04 17:48:25     41s] End Time: Wed Dec  4 17:48:25 2024
[12/04 17:48:25     41s] Time Elapsed: 0:00:00.0
[12/04 17:48:25     41s] 
[12/04 17:48:25     41s] ******** End: VERIFY CONNECTIVITY ********
[12/04 17:48:25     41s]   Verification Complete : 2 Viols.  0 Wrngs.
[12/04 17:48:25     41s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/04 17:48:25     41s] 
[12/04 17:48:29     41s] <CMD> zoomBox -471.16500 -2.22600 1655.91500 1067.07000
[12/04 17:48:29     41s] <CMD> zoomBox -97.25700 72.01400 846.54200 546.46700
[12/04 17:48:30     41s] <CMD> zoomBox 91.50000 108.77500 447.45800 287.71700
[12/04 17:48:30     41s] <CMD> zoomBox 156.71700 121.03800 314.66000 200.43700
[12/04 17:48:31     41s] <CMD> zoomBox 181.57000 128.38500 264.01800 169.83200
[12/04 17:48:32     41s] <CMD> selectWire 205.1800 141.4100 234.3200 159.3100 6 GND
[12/04 17:48:33     41s] <CMD> editTrim
[12/04 17:48:34     41s] <CMD> zoomBox 126.51100 94.86500 383.69800 224.15400
[12/04 17:48:34     41s] <CMD> zoomBox -45.56800 -85.08100 756.69800 318.22300
[12/04 17:48:35     42s] <CMD> zoomBox -455.07300 -618.07500 1672.10900 451.27200
[12/04 17:48:35     42s] <CMD> zoomBox -1020.80100 -1462.56600 3054.21500 585.96900
[12/04 17:48:35     42s] <CMD> fit
[12/04 17:48:36     42s] <CMD> zoomBox -375.25400 1262.20400 1432.76500 2171.10600
[12/04 17:48:37     42s] <CMD> zoomBox -20.42100 1761.95000 661.47500 2104.74300
[12/04 17:48:37     42s] <CMD> zoomBox 113.14800 1945.57800 370.32700 2074.86300
[12/04 17:48:38     42s] <CMD> zoomBox 181.42100 2024.69900 240.99100 2054.64500
[12/04 17:48:39     42s] <CMD> selectWire 205.1800 2031.4100 234.3200 2049.3100 6 GND
[12/04 17:48:40     42s] <CMD> editTrim
[12/04 17:48:42     42s] <CMD> fit
[12/04 17:48:48     43s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/04 17:48:48     43s] VERIFY_CONNECTIVITY use new engine.
[12/04 17:48:48     43s] 
[12/04 17:48:48     43s] ******** Start: VERIFY CONNECTIVITY ********
[12/04 17:48:48     43s] Start Time: Wed Dec  4 17:48:48 2024
[12/04 17:48:48     43s] 
[12/04 17:48:48     43s] Design Name: CHIP
[12/04 17:48:48     43s] Database Units: 1000
[12/04 17:48:48     43s] Design Boundary: (0.0000, 0.0000) (2190.4600, 2190.8400)
[12/04 17:48:48     43s] Error Limit = 1000; Warning Limit = 50
[12/04 17:48:48     43s] Check all nets
[12/04 17:48:48     43s] **WARN: (IMPVFC-97):	IO pin tetris[71] of net tetris[71] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U1529 is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U978 is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin I of net C_rst_n has not been placed. Please make sure instance CORE/U975 is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/tetris_reg_37_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/tetris_reg_46_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_7__0_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_11__1_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/row_f_reg_1__2_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_9__4_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin RB of net C_rst_n has not been placed. Please make sure instance CORE/map_f_reg_10__5_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_compare_f_reg_1_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_compare_f_reg_0_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/state_reg_1_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/position_f_reg_0_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_4__1_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/tetrominoes_map_f_reg_0__1_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_3__2_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_5__2_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/col_top_f_reg_4__2_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (IMPVFC-96):	Instance pin CK of net C_clk has not been placed. Please make sure instance CORE/bottom_f_reg_0__0_ is placed and rerun verifyConnectivity.
[12/04 17:48:48     43s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[12/04 17:48:48     43s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:48:48     43s] Net GND: dangling Wire.
[12/04 17:48:48     43s] 
[12/04 17:48:48     43s] Begin Summary 
[12/04 17:48:48     43s]     2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[12/04 17:48:48     43s]     2 total info(s) created.
[12/04 17:48:48     43s] End Summary
[12/04 17:48:48     43s] 
[12/04 17:48:48     43s] End Time: Wed Dec  4 17:48:48 2024
[12/04 17:48:48     43s] Time Elapsed: 0:00:00.0
[12/04 17:48:48     43s] 
[12/04 17:48:48     43s] ******** End: VERIFY CONNECTIVITY ********
[12/04 17:48:48     43s]   Verification Complete : 2 Viols.  0 Wrngs.
[12/04 17:48:48     43s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/04 17:48:48     43s] 
[12/04 17:48:52     43s] <CMD> zoomBox -443.78500 28.36900 1683.29600 1097.66500
[12/04 17:48:53     43s] <CMD> zoomBox -20.75700 77.76100 781.47100 481.04600
[12/04 17:48:53     43s] <CMD> zoomBox 188.66600 105.76300 322.91700 173.25200
[12/04 17:48:54     43s] <CMD> zoomBox 208.22700 109.23500 278.31000 144.46600
[12/04 17:48:55     43s] <CMD> selectWire 216.4200 141.4100 234.3200 576.1200 6 GND
[12/04 17:48:58     43s] <CMD> deselectAll
[12/04 17:48:58     43s] <CMD> selectWire 225.0800 137.6200 243.0800 576.1200 4 GND
[12/04 17:49:00     43s] <CMD> zoomBox 214.89400 120.30800 257.93500 141.94500
[12/04 17:49:01     44s] <CMD> zoomBox 209.36400 108.80900 279.45100 144.04200
[12/04 17:49:02     44s] <CMD> deselectAll
[12/04 17:49:02     44s] <CMD> selectWire 216.4200 141.4100 234.3200 576.1200 6 GND
[12/04 17:49:05     44s] <CMD> deselectAll
[12/04 17:49:05     44s] <CMD> selectWire 225.0800 137.6200 243.0800 576.1200 4 GND
[12/04 17:49:09     44s] <CMD> deselectAll
[12/04 17:49:09     44s] <CMD> selectWire 216.4200 141.4100 234.3200 576.1200 6 GND
[12/04 17:49:09     44s] <CMD> editTrim
[12/04 17:49:09     44s] <CMD> deselectAll
[12/04 17:49:11     44s] <CMD> fit
[12/04 17:49:13     44s] <CMD> zoomBox -615.24100 883.31100 1887.20700 2141.30700
[12/04 17:49:13     44s] <CMD> zoomBox -168.55600 1508.01700 941.79600 2066.19800
[12/04 17:49:14     44s] <CMD> zoomBox -21.22900 1710.06500 660.66700 2052.85800
[12/04 17:49:16     44s] <CMD> selectWire 216.4200 1614.1000 234.3200 2049.3100 6 GND
[12/04 17:49:17     44s] <CMD> editTrim
[12/04 17:49:18     44s] <CMD> deselectAll
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -quiet -area
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 17:49:23     45s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 17:49:25     45s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/04 17:49:25     45s] <CMD> verify_drc
[12/04 17:49:25     45s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/04 17:49:25     45s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/04 17:49:25     45s]  *** Starting Verify DRC (MEM: 2304.1) ***
[12/04 17:49:25     45s] 
[12/04 17:49:25     45s]   VERIFY DRC ...... Starting Verification
[12/04 17:49:25     45s]   VERIFY DRC ...... Initializing
[12/04 17:49:25     45s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 17:49:25     45s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 17:49:25     45s]   VERIFY DRC ...... Using new threading
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 245.760 245.760} 1 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {245.760 0.000 491.520 245.760} 2 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {491.520 0.000 737.280 245.760} 3 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {737.280 0.000 983.040 245.760} 4 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {983.040 0.000 1228.800 245.760} 5 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1228.800 0.000 1474.560 245.760} 6 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1474.560 0.000 1720.320 245.760} 7 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1720.320 0.000 1966.080 245.760} 8 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1966.080 0.000 2190.460 245.760} 9 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {0.000 245.760 245.760 491.520} 10 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {245.760 245.760 491.520 491.520} 11 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {491.520 245.760 737.280 491.520} 12 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {737.280 245.760 983.040 491.520} 13 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {983.040 245.760 1228.800 491.520} 14 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1228.800 245.760 1474.560 491.520} 15 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1474.560 245.760 1720.320 491.520} 16 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1720.320 245.760 1966.080 491.520} 17 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1966.080 245.760 2190.460 491.520} 18 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {0.000 491.520 245.760 737.280} 19 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {245.760 491.520 491.520 737.280} 20 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {491.520 491.520 737.280 737.280} 21 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {737.280 491.520 983.040 737.280} 22 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {983.040 491.520 1228.800 737.280} 23 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1228.800 491.520 1474.560 737.280} 24 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1474.560 491.520 1720.320 737.280} 25 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1720.320 491.520 1966.080 737.280} 26 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1966.080 491.520 2190.460 737.280} 27 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {0.000 737.280 245.760 983.040} 28 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {245.760 737.280 491.520 983.040} 29 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {491.520 737.280 737.280 983.040} 30 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {737.280 737.280 983.040 983.040} 31 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {983.040 737.280 1228.800 983.040} 32 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1228.800 737.280 1474.560 983.040} 33 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1474.560 737.280 1720.320 983.040} 34 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1720.320 737.280 1966.080 983.040} 35 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1966.080 737.280 2190.460 983.040} 36 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {0.000 983.040 245.760 1228.800} 37 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {245.760 983.040 491.520 1228.800} 38 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {491.520 983.040 737.280 1228.800} 39 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {737.280 983.040 983.040 1228.800} 40 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {983.040 983.040 1228.800 1228.800} 41 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1228.800 983.040 1474.560 1228.800} 42 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1474.560 983.040 1720.320 1228.800} 43 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1720.320 983.040 1966.080 1228.800} 44 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1966.080 983.040 2190.460 1228.800} 45 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {0.000 1228.800 245.760 1474.560} 46 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {245.760 1228.800 491.520 1474.560} 47 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {491.520 1228.800 737.280 1474.560} 48 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {737.280 1228.800 983.040 1474.560} 49 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {983.040 1228.800 1228.800 1474.560} 50 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1228.800 1228.800 1474.560 1474.560} 51 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1474.560 1228.800 1720.320 1474.560} 52 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1720.320 1228.800 1966.080 1474.560} 53 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1966.080 1228.800 2190.460 1474.560} 54 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {0.000 1474.560 245.760 1720.320} 55 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {245.760 1474.560 491.520 1720.320} 56 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {491.520 1474.560 737.280 1720.320} 57 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {737.280 1474.560 983.040 1720.320} 58 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {983.040 1474.560 1228.800 1720.320} 59 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1228.800 1474.560 1474.560 1720.320} 60 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1474.560 1474.560 1720.320 1720.320} 61 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1720.320 1474.560 1966.080 1720.320} 62 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1966.080 1474.560 2190.460 1720.320} 63 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {0.000 1720.320 245.760 1966.080} 64 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {245.760 1720.320 491.520 1966.080} 65 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {491.520 1720.320 737.280 1966.080} 66 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {737.280 1720.320 983.040 1966.080} 67 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {983.040 1720.320 1228.800 1966.080} 68 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1228.800 1720.320 1474.560 1966.080} 69 of 81
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/04 17:49:25     45s]   VERIFY DRC ...... Sub-Area: {1474.560 1720.320 1720.320 1966.080} 70 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {1720.320 1720.320 1966.080 1966.080} 71 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {1966.080 1720.320 2190.460 1966.080} 72 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {0.000 1966.080 245.760 2190.840} 73 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {245.760 1966.080 491.520 2190.840} 74 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {491.520 1966.080 737.280 2190.840} 75 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {737.280 1966.080 983.040 2190.840} 76 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {983.040 1966.080 1228.800 2190.840} 77 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {1228.800 1966.080 1474.560 2190.840} 78 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {1474.560 1966.080 1720.320 2190.840} 79 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {1720.320 1966.080 1966.080 2190.840} 80 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area: {1966.080 1966.080 2190.460 2190.840} 81 of 81
[12/04 17:49:25     46s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/04 17:49:25     46s] 
[12/04 17:49:25     46s]   Verification Complete : 0 Viols.
[12/04 17:49:25     46s] 
[12/04 17:49:25     46s]  *** End Verify DRC (CPU: 0:00:00.8  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[12/04 17:49:25     46s] 
[12/04 17:49:25     46s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/04 17:49:36     46s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[12/04 17:49:36     46s] VERIFY_CONNECTIVITY use new engine.
[12/04 17:49:36     46s] 
[12/04 17:49:36     46s] ******** Start: VERIFY CONNECTIVITY ********
[12/04 17:49:36     46s] Start Time: Wed Dec  4 17:49:36 2024
[12/04 17:49:36     46s] 
[12/04 17:49:36     46s] Design Name: CHIP
[12/04 17:49:36     46s] Database Units: 1000
[12/04 17:49:36     46s] Design Boundary: (0.0000, 0.0000) (2190.4600, 2190.8400)
[12/04 17:49:36     46s] Error Limit = 1000; Warning Limit = 50
[12/04 17:49:36     46s] Check specified nets
[12/04 17:49:36     46s] *** Checking Net VCC
[12/04 17:49:36     46s] *** Checking Net GND
[12/04 17:49:36     46s] 
[12/04 17:49:36     46s] Begin Summary 
[12/04 17:49:36     46s]   Found no problems or warnings.
[12/04 17:49:36     46s] End Summary
[12/04 17:49:36     46s] 
[12/04 17:49:36     46s] End Time: Wed Dec  4 17:49:36 2024
[12/04 17:49:36     46s] Time Elapsed: 0:00:00.0
[12/04 17:49:36     46s] 
[12/04 17:49:36     46s] ******** End: VERIFY CONNECTIVITY ********
[12/04 17:49:36     46s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/04 17:49:36     46s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/04 17:49:36     46s] 
[12/04 17:49:40     46s] <CMD> fit
[12/04 17:49:48     47s] <CMD> setPlaceMode -prerouteAsObs {2 3}
[12/04 17:50:00     48s] <CMD> setPlaceMode -fp false
[12/04 17:50:00     48s] <CMD> place_design -noPrePlaceOpt
[12/04 17:50:00     48s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 258, percentage of missing scan cell = 0.00% (0 / 258)
[12/04 17:50:00     48s] ### Time Record (colorize_geometry) is installed.
[12/04 17:50:00     48s] #Start colorize_geometry on Wed Dec  4 17:50:00 2024
[12/04 17:50:00     48s] #
[12/04 17:50:00     48s] ### Time Record (Pre Callback) is installed.
[12/04 17:50:00     48s] ### Time Record (Pre Callback) is uninstalled.
[12/04 17:50:00     48s] ### Time Record (DB Import) is installed.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/04 17:50:00     48s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 17:50:00     48s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:50:00     48s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=193481701 pin_access=1 inst_pattern=1 halo=0
[12/04 17:50:00     48s] ### Time Record (DB Import) is uninstalled.
[12/04 17:50:00     48s] ### Time Record (DB Export) is installed.
[12/04 17:50:00     48s] ### export design design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=193481701 pin_access=1 inst_pattern=1 halo=0
[12/04 17:50:00     48s] ### Time Record (DB Export) is uninstalled.
[12/04 17:50:00     48s] ### Time Record (Post Callback) is installed.
[12/04 17:50:00     48s] ### Time Record (Post Callback) is uninstalled.
[12/04 17:50:00     48s] #
[12/04 17:50:00     48s] #colorize_geometry statistics:
[12/04 17:50:00     48s] #Cpu time = 00:00:00
[12/04 17:50:00     48s] #Elapsed time = 00:00:00
[12/04 17:50:00     48s] #Increased memory = -45.13 (MB)
[12/04 17:50:00     48s] #Total memory = 1502.42 (MB)
[12/04 17:50:00     48s] #Peak memory = 1613.84 (MB)
[12/04 17:50:00     48s] #Number of warnings = 21
[12/04 17:50:00     48s] #Total number of warnings = 21
[12/04 17:50:00     48s] #Number of fails = 0
[12/04 17:50:00     48s] #Total number of fails = 0
[12/04 17:50:00     48s] #Complete colorize_geometry on Wed Dec  4 17:50:00 2024
[12/04 17:50:00     48s] #
[12/04 17:50:00     48s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/04 17:50:00     48s] ### Time Record (colorize_geometry) is uninstalled.
[12/04 17:50:00     48s] ### 
[12/04 17:50:00     48s] ###   Scalability Statistics
[12/04 17:50:00     48s] ### 
[12/04 17:50:00     48s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:50:00     48s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/04 17:50:00     48s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:50:00     48s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/04 17:50:00     48s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/04 17:50:00     48s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/04 17:50:00     48s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/04 17:50:00     48s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/04 17:50:00     48s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:50:00     48s] ### 
[12/04 17:50:00     48s] *** Starting placeDesign default flow ***
[12/04 17:50:00     48s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 17:50:00     48s] Set Using Default Delay Limit as 101.
[12/04 17:50:00     48s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 17:50:00     48s] Set Default Net Delay as 0 ps.
[12/04 17:50:00     48s] Set Default Net Load as 0 pF. 
[12/04 17:50:00     48s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 17:50:01     48s] Effort level <high> specified for reg2reg_tmp.111633 path_group
[12/04 17:50:01     48s] AAE DB initialization (MEM=2351.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 17:50:01     48s] #################################################################################
[12/04 17:50:01     48s] # Design Stage: PreRoute
[12/04 17:50:01     48s] # Design Name: CHIP
[12/04 17:50:01     48s] # Design Mode: 90nm
[12/04 17:50:01     48s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:50:01     48s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:50:01     48s] # Signoff Settings: SI Off 
[12/04 17:50:01     48s] #################################################################################
[12/04 17:50:01     48s] Calculate delays in Single mode...
[12/04 17:50:01     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 2363.3M, InitMEM = 2363.3M)
[12/04 17:50:01     48s] Start delay calculation (fullDC) (1 T). (MEM=2363.31)
[12/04 17:50:01     48s] siFlow : Timing analysis mode is single, using late cdB files
[12/04 17:50:01     48s] AAE_INFO: Cdb files are: 
[12/04 17:50:01     48s]  	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
[12/04 17:50:01     48s]  
[12/04 17:50:01     48s] Start AAE Lib Loading. (MEM=2363.31)
[12/04 17:50:01     49s] End AAE Lib Loading. (MEM=2401.47 CPU=0:00:00.4 Real=0:00:00.0)
[12/04 17:50:01     49s] End AAE Lib Interpolated Model. (MEM=2401.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:50:01     49s] First Iteration Infinite Tw... 
[12/04 17:50:01     49s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 17:50:01     49s] Type 'man IMPESI-3086' for more detail.
[12/04 17:50:01     49s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 17:50:01     49s] Type 'man IMPESI-3086' for more detail.
[12/04 17:50:02     49s] Total number of fetched objects 1612
[12/04 17:50:02     49s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:50:02     49s] End delay calculation. (MEM=2420.54 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 17:50:02     49s] End delay calculation (fullDC). (MEM=2383.93 CPU=0:00:00.7 REAL=0:00:01.0)
[12/04 17:50:02     49s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2383.9M) ***
[12/04 17:50:02     49s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 17:50:02     49s] Set Using Default Delay Limit as 1000.
[12/04 17:50:02     49s] Set Default Net Delay as 1000 ps.
[12/04 17:50:02     49s] Set Default Net Load as 0.5 pF. 
[12/04 17:50:02     49s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2374.4M
[12/04 17:50:02     49s] Deleted 0 physical inst  (cell - / prefix -).
[12/04 17:50:02     49s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2374.4M
[12/04 17:50:02     49s] INFO: #ExclusiveGroups=0
[12/04 17:50:02     49s] INFO: There are no Exclusive Groups.
[12/04 17:50:02     49s] *** Starting "NanoPlace(TM) placement v#7 (mem=2374.4M)" ...
[12/04 17:50:02     49s] Wait...
[12/04 17:50:03     51s] *** Build Buffered Sizing Timing Model
[12/04 17:50:03     51s] (cpu=0:00:01.5 mem=2382.4M) ***
[12/04 17:50:03     51s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/04 17:50:03     51s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/04 17:50:03     51s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/04 17:50:03     51s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/04 17:50:03     51s] *** Build Virtual Sizing Timing Model
[12/04 17:50:03     51s] (cpu=0:00:01.8 mem=2382.4M) ***
[12/04 17:50:03     51s] No user-set net weight.
[12/04 17:50:03     51s] Net fanout histogram:
[12/04 17:50:03     51s] 2		: 1004 (62.9%) nets
[12/04 17:50:03     51s] 3		: 157 (9.8%) nets
[12/04 17:50:03     51s] 4     -	14	: 415 (26.0%) nets
[12/04 17:50:03     51s] 15    -	39	: 14 (0.9%) nets
[12/04 17:50:03     51s] 40    -	79	: 4 (0.3%) nets
[12/04 17:50:03     51s] 80    -	159	: 0 (0.0%) nets
[12/04 17:50:03     51s] 160   -	319	: 1 (0.1%) nets
[12/04 17:50:03     51s] 320   -	639	: 0 (0.0%) nets
[12/04 17:50:03     51s] 640   -	1279	: 0 (0.0%) nets
[12/04 17:50:03     51s] 1280  -	2559	: 0 (0.0%) nets
[12/04 17:50:03     51s] 2560  -	5119	: 0 (0.0%) nets
[12/04 17:50:03     51s] 5120+		: 0 (0.0%) nets
[12/04 17:50:03     51s] no activity file in design. spp won't run.
[12/04 17:50:03     51s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/04 17:50:03     51s] Scan chains were not defined.
[12/04 17:50:03     51s] z: 2, totalTracks: 1
[12/04 17:50:03     51s] z: 4, totalTracks: 1
[12/04 17:50:03     51s] z: 6, totalTracks: 1
[12/04 17:50:03     51s] #spOpts: hrOri=1 hrSnap=1 
[12/04 17:50:03     51s] # Building CHIP llgBox search-tree.
[12/04 17:50:03     51s] #std cell=1494 (0 fixed + 1494 movable) #buf cell=30 #inv cell=228 #block=0 (0 floating + 0 preplaced)
[12/04 17:50:03     51s] #ioInst=124 #net=1595 #term=5705 #term/net=3.58, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
[12/04 17:50:03     51s] stdCell: 1494 single + 0 double + 0 multi
[12/04 17:50:03     51s] Total standard cell length = 7.0798 (mm), area = 0.0357 (mm^2)
[12/04 17:50:03     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2382.4M
[12/04 17:50:03     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2382.4M
[12/04 17:50:03     51s] Core basic site is core_5040
[12/04 17:50:03     51s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2382.4M
[12/04 17:50:03     51s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2382.4M
[12/04 17:50:03     51s] Use non-trimmed site array because memory saving is not enough.
[12/04 17:50:03     51s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[12/04 17:50:03     51s] SiteArray: use 1,105,920 bytes
[12/04 17:50:03     51s] SiteArray: current memory after site array memory allocation 2383.5M
[12/04 17:50:03     51s] SiteArray: FP blocked sites are writable
[12/04 17:50:03     51s] Estimated cell power/ground rail width = 0.866 um
[12/04 17:50:03     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:50:03     51s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2383.5M
[12/04 17:50:03     51s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2383.5M
[12/04 17:50:03     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF: Starting pre-place ADS at level 1, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:2383.5M
[12/04 17:50:04     51s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:2383.5M
[12/04 17:50:04     51s] ADSU 0.055 -> 0.056. site 205985.100 -> 205579.900. GS 40.320
[12/04 17:50:04     51s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.007, MEM:2383.5M
[12/04 17:50:04     51s] Average module density = 0.056.
[12/04 17:50:04     51s] Density for the design = 0.056.
[12/04 17:50:04     51s]        = stdcell_area 11419 sites (35682 um^2) / alloc_area 205580 sites (642396 um^2).
[12/04 17:50:04     51s] Pin Density = 0.02160.
[12/04 17:50:04     51s]             = total # of pins 5705 / total area 264060.
[12/04 17:50:04     51s] OPERPROF: Starting spMPad at level 1, MEM:2323.5M
[12/04 17:50:04     51s] OPERPROF:   Starting spContextMPad at level 2, MEM:2323.5M
[12/04 17:50:04     51s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2323.5M
[12/04 17:50:04     51s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2323.5M
[12/04 17:50:04     51s] Initial padding reaches pin density 0.479 for top
[12/04 17:50:04     51s] InitPadU 0.056 -> 0.076 for top
[12/04 17:50:04     51s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2323.5M
[12/04 17:50:04     51s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2323.5M
[12/04 17:50:04     51s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2323.5M
[12/04 17:50:04     51s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:2323.5M
[12/04 17:50:04     51s] === lastAutoLevel = 9 
[12/04 17:50:04     51s] OPERPROF: Starting spInitNetWt at level 1, MEM:2323.5M
[12/04 17:50:04     51s] no activity file in design. spp won't run.
[12/04 17:50:04     51s] [spp] 0
[12/04 17:50:04     51s] [adp] 0:1:1:3
[12/04 17:50:04     51s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.190, REAL:0.190, MEM:2355.6M
[12/04 17:50:04     51s] Clock gating cells determined by native netlist tracing.
[12/04 17:50:04     51s] no activity file in design. spp won't run.
[12/04 17:50:04     51s] no activity file in design. spp won't run.
[12/04 17:50:04     51s] OPERPROF: Starting npMain at level 1, MEM:2355.6M
[12/04 17:50:05     51s] OPERPROF:   Starting npPlace at level 2, MEM:2365.6M
[12/04 17:50:05     51s] Iteration  1: Total net bbox = 1.353e+05 (6.47e+04 7.07e+04)
[12/04 17:50:05     51s]               Est.  stn bbox = 1.465e+05 (6.94e+04 7.71e+04)
[12/04 17:50:05     51s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2376.6M
[12/04 17:50:05     51s] Iteration  2: Total net bbox = 1.353e+05 (6.47e+04 7.07e+04)
[12/04 17:50:05     51s]               Est.  stn bbox = 1.465e+05 (6.94e+04 7.71e+04)
[12/04 17:50:05     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2376.6M
[12/04 17:50:05     51s] exp_mt_sequential is set from setPlaceMode option to 1
[12/04 17:50:05     51s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/04 17:50:05     51s] place_exp_mt_interval set to default 32
[12/04 17:50:05     51s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/04 17:50:05     52s] Iteration  3: Total net bbox = 1.560e+05 (7.68e+04 7.92e+04)
[12/04 17:50:05     52s]               Est.  stn bbox = 1.831e+05 (8.99e+04 9.32e+04)
[12/04 17:50:05     52s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2381.2M
[12/04 17:50:05     52s] Total number of setup views is 1.
[12/04 17:50:05     52s] Total number of active setup views is 1.
[12/04 17:50:05     52s] Active setup views:
[12/04 17:50:05     52s]     av_func_mode_max
[12/04 17:50:05     52s] Iteration  4: Total net bbox = 1.480e+05 (7.36e+04 7.44e+04)
[12/04 17:50:05     52s]               Est.  stn bbox = 1.710e+05 (8.48e+04 8.62e+04)
[12/04 17:50:05     52s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2381.2M
[12/04 17:50:05     52s] Iteration  5: Total net bbox = 1.382e+05 (6.87e+04 6.95e+04)
[12/04 17:50:05     52s]               Est.  stn bbox = 1.547e+05 (7.65e+04 7.83e+04)
[12/04 17:50:05     52s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2381.2M
[12/04 17:50:05     52s] OPERPROF:   Finished npPlace at level 2, CPU:0.380, REAL:0.388, MEM:2381.2M
[12/04 17:50:05     52s] OPERPROF: Finished npMain at level 1, CPU:0.390, REAL:1.393, MEM:2381.2M
[12/04 17:50:05     52s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2381.2M
[12/04 17:50:05     52s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:50:05     52s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2381.2M
[12/04 17:50:05     52s] OPERPROF: Starting npMain at level 1, MEM:2381.2M
[12/04 17:50:05     52s] OPERPROF:   Starting npPlace at level 2, MEM:2381.2M
[12/04 17:50:06     52s] Iteration  6: Total net bbox = 1.536e+05 (7.58e+04 7.78e+04)
[12/04 17:50:06     52s]               Est.  stn bbox = 1.708e+05 (8.39e+04 8.70e+04)
[12/04 17:50:06     52s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2383.4M
[12/04 17:50:06     52s] OPERPROF:   Finished npPlace at level 2, CPU:0.560, REAL:0.562, MEM:2383.4M
[12/04 17:50:06     52s] OPERPROF: Finished npMain at level 1, CPU:0.560, REAL:0.569, MEM:2383.4M
[12/04 17:50:06     52s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2383.4M
[12/04 17:50:06     52s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:50:06     52s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2383.4M
[12/04 17:50:06     52s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2383.4M
[12/04 17:50:06     52s] Starting Early Global Route rough congestion estimation: mem = 2383.4M
[12/04 17:50:06     52s] (I)       Started Import and model ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Create place DB ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Import place data ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read instances and placement ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read nets ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Create route DB ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       == Non-default Options ==
[12/04 17:50:06     52s] (I)       Print mode                                         : 2
[12/04 17:50:06     52s] (I)       Stop if highly congested                           : false
[12/04 17:50:06     52s] (I)       Maximum routing layer                              : 6
[12/04 17:50:06     52s] (I)       Assign partition pins                              : false
[12/04 17:50:06     52s] (I)       Support large GCell                                : true
[12/04 17:50:06     52s] (I)       Number of threads                                  : 1
[12/04 17:50:06     52s] (I)       Number of rows per GCell                           : 12
[12/04 17:50:06     52s] (I)       Max num rows per GCell                             : 32
[12/04 17:50:06     52s] (I)       Method to set GCell size                           : row
[12/04 17:50:06     52s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:50:06     52s] (I)       Started Import route data (1T) ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       ============== Pin Summary ==============
[12/04 17:50:06     52s] (I)       +-------+--------+---------+------------+
[12/04 17:50:06     52s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:50:06     52s] (I)       +-------+--------+---------+------------+
[12/04 17:50:06     52s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 17:50:06     52s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:50:06     52s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:50:06     52s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:50:06     52s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:50:06     52s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:50:06     52s] (I)       +-------+--------+---------+------------+
[12/04 17:50:06     52s] (I)       Use row-based GCell size
[12/04 17:50:06     52s] (I)       Use row-based GCell align
[12/04 17:50:06     52s] (I)       GCell unit size   : 5040
[12/04 17:50:06     52s] (I)       GCell multiplier  : 12
[12/04 17:50:06     52s] (I)       GCell row height  : 5040
[12/04 17:50:06     52s] (I)       Actual row height : 5040
[12/04 17:50:06     52s] (I)       GCell align ref   : 640460 641200
[12/04 17:50:06     52s] [NR-eGR] Track table information for default rule: 
[12/04 17:50:06     52s] [NR-eGR] metal1 has no routable track
[12/04 17:50:06     52s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:50:06     52s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:50:06     52s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:50:06     52s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:50:06     52s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:50:06     52s] (I)       =================== Default via ====================
[12/04 17:50:06     52s] (I)       +---+------------------+---------------------------+
[12/04 17:50:06     52s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:50:06     52s] (I)       +---+------------------+---------------------------+
[12/04 17:50:06     52s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:50:06     52s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:50:06     52s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:50:06     52s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:50:06     52s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:50:06     52s] (I)       +---+------------------+---------------------------+
[12/04 17:50:06     52s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read routing blockages ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read instance blockages ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read PG blockages ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] [NR-eGR] Read 19944 PG shapes
[12/04 17:50:06     52s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read boundary cut boxes ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:50:06     52s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:50:06     52s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:50:06     52s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:50:06     52s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:50:06     52s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read blackboxes ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:50:06     52s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read prerouted ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:50:06     52s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read unlegalized nets ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read nets ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 17:50:06     52s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Set up via pillars ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       early_global_route_priority property id does not exist.
[12/04 17:50:06     52s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Model blockages into capacity
[12/04 17:50:06     52s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:50:06     52s] (I)       Started Initialize 3D capacity ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:50:06     52s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:50:06     52s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:50:06     52s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:50:06     52s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:50:06     52s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       -- layer congestion ratio --
[12/04 17:50:06     52s] (I)       Layer 1 : 0.100000
[12/04 17:50:06     52s] (I)       Layer 2 : 0.700000
[12/04 17:50:06     52s] (I)       Layer 3 : 0.700000
[12/04 17:50:06     52s] (I)       Layer 4 : 0.700000
[12/04 17:50:06     52s] (I)       Layer 5 : 0.700000
[12/04 17:50:06     52s] (I)       Layer 6 : 0.700000
[12/04 17:50:06     52s] (I)       ----------------------------
[12/04 17:50:06     52s] (I)       Number of ignored nets                =      0
[12/04 17:50:06     52s] (I)       Number of connected nets              =      0
[12/04 17:50:06     52s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:50:06     52s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:50:06     52s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:50:06     52s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:50:06     52s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:50:06     52s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:50:06     52s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:50:06     52s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:50:06     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:50:06     52s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Read aux data ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Others data preparation ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:50:06     52s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Create route kernel ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Ndr track 0 does not exist
[12/04 17:50:06     52s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:50:06     52s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:50:06     52s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:50:06     52s] (I)       Site width          :   620  (dbu)
[12/04 17:50:06     52s] (I)       Row height          :  5040  (dbu)
[12/04 17:50:06     52s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:50:06     52s] (I)       GCell width         : 60480  (dbu)
[12/04 17:50:06     52s] (I)       GCell height        : 60480  (dbu)
[12/04 17:50:06     52s] (I)       Grid                :    37    37     6
[12/04 17:50:06     52s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:50:06     52s] (I)       Vertical capacity   :     0 60480     0 60480     0 60480
[12/04 17:50:06     52s] (I)       Horizontal capacity :     0     0 60480     0 60480     0
[12/04 17:50:06     52s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:50:06     52s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:50:06     52s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:50:06     52s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:50:06     52s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:50:06     52s] (I)       Num tracks per GCell: 126.00 97.55 108.00 97.55 108.00 24.39
[12/04 17:50:06     52s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:50:06     52s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:50:06     52s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:50:06     52s] (I)       --------------------------------------------------------
[12/04 17:50:06     52s] 
[12/04 17:50:06     52s] [NR-eGR] ============ Routing rule table ============
[12/04 17:50:06     52s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 17:50:06     52s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:50:06     52s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:50:06     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:06     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:06     52s] [NR-eGR] ========================================
[12/04 17:50:06     52s] [NR-eGR] 
[12/04 17:50:06     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:50:06     52s] (I)       blocked tracks on layer2 : = 78068 / 130721 (59.72%)
[12/04 17:50:06     52s] (I)       blocked tracks on layer3 : = 86595 / 144744 (59.83%)
[12/04 17:50:06     52s] (I)       blocked tracks on layer4 : = 42159 / 130721 (32.25%)
[12/04 17:50:06     52s] (I)       blocked tracks on layer5 : = 42845 / 144744 (29.60%)
[12/04 17:50:06     52s] (I)       blocked tracks on layer6 : = 9597 / 32634 (29.41%)
[12/04 17:50:06     52s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Reset routing kernel
[12/04 17:50:06     52s] (I)       Started Initialization ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       numLocalWires=5879  numGlobalNetBranches=1627  numLocalNetBranches=1316
[12/04 17:50:06     52s] (I)       totalPins=5531  totalGlobalPin=1775 (32.09%)
[12/04 17:50:06     52s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Generate topology ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       total 2D Cap : 354589 = (175186 H, 179403 V)
[12/04 17:50:06     52s] (I)       
[12/04 17:50:06     52s] (I)       ============  Phase 1a Route ============
[12/04 17:50:06     52s] (I)       Started Phase 1a ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Pattern routing (1T) ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:50:06     52s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Usage: 2586 = (1267 H, 1319 V) = (0.72% H, 0.74% V) = (7.663e+04um H, 7.977e+04um V)
[12/04 17:50:06     52s] (I)       Started Add via demand to 2D ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       
[12/04 17:50:06     52s] (I)       ============  Phase 1b Route ============
[12/04 17:50:06     52s] (I)       Started Phase 1b ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Usage: 2586 = (1267 H, 1319 V) = (0.72% H, 0.74% V) = (7.663e+04um H, 7.977e+04um V)
[12/04 17:50:06     52s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 17:50:06     52s] 
[12/04 17:50:06     52s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] (I)       Started Export 2D cong map ( Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:50:06     52s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2383.38 MB )
[12/04 17:50:06     52s] Finished Early Global Route rough congestion estimation: mem = 2383.4M
[12/04 17:50:06     52s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.024, MEM:2383.4M
[12/04 17:50:06     52s] earlyGlobalRoute rough estimation gcell size 12 row height
[12/04 17:50:06     52s] OPERPROF: Starting CDPad at level 1, MEM:2383.4M
[12/04 17:50:06     52s] CDPadU 0.076 -> 0.076. R=0.056, N=1494, GS=60.480
[12/04 17:50:06     52s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.007, MEM:2383.4M
[12/04 17:50:06     52s] OPERPROF: Starting npMain at level 1, MEM:2383.4M
[12/04 17:50:06     52s] OPERPROF:   Starting npPlace at level 2, MEM:2383.4M
[12/04 17:50:06     52s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.026, MEM:2385.6M
[12/04 17:50:06     52s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.032, MEM:2385.6M
[12/04 17:50:06     52s] Global placement CDP skipped at cutLevel 7.
[12/04 17:50:06     52s] Iteration  7: Total net bbox = 1.546e+05 (7.65e+04 7.80e+04)
[12/04 17:50:06     52s]               Est.  stn bbox = 1.718e+05 (8.46e+04 8.72e+04)
[12/04 17:50:06     52s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2385.6M
[12/04 17:50:06     53s] 
[12/04 17:50:06     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:50:06     53s] TLC MultiMap info (StdDelay):
[12/04 17:50:06     53s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:50:06     53s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:50:06     53s]  Setting StdDelay to: 53.6ps
[12/04 17:50:06     53s] 
[12/04 17:50:06     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:50:06     53s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 17:50:06     53s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 17:50:06     53s] Iteration  8: Total net bbox = 1.546e+05 (7.65e+04 7.80e+04)
[12/04 17:50:06     53s]               Est.  stn bbox = 1.718e+05 (8.46e+04 8.72e+04)
[12/04 17:50:06     53s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2385.6M
[12/04 17:50:06     53s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2385.6M
[12/04 17:50:06     53s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:50:06     53s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2385.6M
[12/04 17:50:06     53s] OPERPROF: Starting npMain at level 1, MEM:2385.6M
[12/04 17:50:06     53s] OPERPROF:   Starting npPlace at level 2, MEM:2385.6M
[12/04 17:50:07     53s] OPERPROF:   Finished npPlace at level 2, CPU:0.560, REAL:0.561, MEM:2385.6M
[12/04 17:50:07     53s] OPERPROF: Finished npMain at level 1, CPU:0.570, REAL:0.568, MEM:2385.6M
[12/04 17:50:07     53s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2385.6M
[12/04 17:50:07     53s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:50:07     53s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2385.6M
[12/04 17:50:07     53s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2385.6M
[12/04 17:50:07     53s] Starting Early Global Route rough congestion estimation: mem = 2385.6M
[12/04 17:50:07     53s] (I)       Started Import and model ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Create place DB ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Import place data ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read instances and placement ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read nets ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Create route DB ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       == Non-default Options ==
[12/04 17:50:07     53s] (I)       Print mode                                         : 2
[12/04 17:50:07     53s] (I)       Stop if highly congested                           : false
[12/04 17:50:07     53s] (I)       Maximum routing layer                              : 6
[12/04 17:50:07     53s] (I)       Assign partition pins                              : false
[12/04 17:50:07     53s] (I)       Support large GCell                                : true
[12/04 17:50:07     53s] (I)       Number of threads                                  : 1
[12/04 17:50:07     53s] (I)       Number of rows per GCell                           : 6
[12/04 17:50:07     53s] (I)       Max num rows per GCell                             : 32
[12/04 17:50:07     53s] (I)       Method to set GCell size                           : row
[12/04 17:50:07     53s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:50:07     53s] (I)       Started Import route data (1T) ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       ============== Pin Summary ==============
[12/04 17:50:07     53s] (I)       +-------+--------+---------+------------+
[12/04 17:50:07     53s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:50:07     53s] (I)       +-------+--------+---------+------------+
[12/04 17:50:07     53s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 17:50:07     53s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:50:07     53s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:50:07     53s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:50:07     53s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:50:07     53s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:50:07     53s] (I)       +-------+--------+---------+------------+
[12/04 17:50:07     53s] (I)       Use row-based GCell size
[12/04 17:50:07     53s] (I)       Use row-based GCell align
[12/04 17:50:07     53s] (I)       GCell unit size   : 5040
[12/04 17:50:07     53s] (I)       GCell multiplier  : 6
[12/04 17:50:07     53s] (I)       GCell row height  : 5040
[12/04 17:50:07     53s] (I)       Actual row height : 5040
[12/04 17:50:07     53s] (I)       GCell align ref   : 640460 641200
[12/04 17:50:07     53s] [NR-eGR] Track table information for default rule: 
[12/04 17:50:07     53s] [NR-eGR] metal1 has no routable track
[12/04 17:50:07     53s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:50:07     53s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:50:07     53s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:50:07     53s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:50:07     53s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:50:07     53s] (I)       =================== Default via ====================
[12/04 17:50:07     53s] (I)       +---+------------------+---------------------------+
[12/04 17:50:07     53s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:50:07     53s] (I)       +---+------------------+---------------------------+
[12/04 17:50:07     53s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:50:07     53s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:50:07     53s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:50:07     53s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:50:07     53s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:50:07     53s] (I)       +---+------------------+---------------------------+
[12/04 17:50:07     53s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read routing blockages ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read instance blockages ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read PG blockages ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] [NR-eGR] Read 19944 PG shapes
[12/04 17:50:07     53s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read boundary cut boxes ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:50:07     53s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:50:07     53s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:50:07     53s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:50:07     53s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:50:07     53s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read blackboxes ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:50:07     53s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read prerouted ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:50:07     53s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read unlegalized nets ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read nets ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 17:50:07     53s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Set up via pillars ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       early_global_route_priority property id does not exist.
[12/04 17:50:07     53s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Model blockages into capacity
[12/04 17:50:07     53s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:50:07     53s] (I)       Started Initialize 3D capacity ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:50:07     53s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:50:07     53s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:50:07     53s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:50:07     53s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:50:07     53s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       -- layer congestion ratio --
[12/04 17:50:07     53s] (I)       Layer 1 : 0.100000
[12/04 17:50:07     53s] (I)       Layer 2 : 0.700000
[12/04 17:50:07     53s] (I)       Layer 3 : 0.700000
[12/04 17:50:07     53s] (I)       Layer 4 : 0.700000
[12/04 17:50:07     53s] (I)       Layer 5 : 0.700000
[12/04 17:50:07     53s] (I)       Layer 6 : 0.700000
[12/04 17:50:07     53s] (I)       ----------------------------
[12/04 17:50:07     53s] (I)       Number of ignored nets                =      0
[12/04 17:50:07     53s] (I)       Number of connected nets              =      0
[12/04 17:50:07     53s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:50:07     53s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:50:07     53s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:50:07     53s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:50:07     53s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:50:07     53s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:50:07     53s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:50:07     53s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:50:07     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:50:07     53s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Read aux data ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Others data preparation ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:50:07     53s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Create route kernel ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Ndr track 0 does not exist
[12/04 17:50:07     53s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:50:07     53s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:50:07     53s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:50:07     53s] (I)       Site width          :   620  (dbu)
[12/04 17:50:07     53s] (I)       Row height          :  5040  (dbu)
[12/04 17:50:07     53s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:50:07     53s] (I)       GCell width         : 30240  (dbu)
[12/04 17:50:07     53s] (I)       GCell height        : 30240  (dbu)
[12/04 17:50:07     53s] (I)       Grid                :    73    73     6
[12/04 17:50:07     53s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:50:07     53s] (I)       Vertical capacity   :     0 30240     0 30240     0 30240
[12/04 17:50:07     53s] (I)       Horizontal capacity :     0     0 30240     0 30240     0
[12/04 17:50:07     53s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:50:07     53s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:50:07     53s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:50:07     53s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:50:07     53s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:50:07     53s] (I)       Num tracks per GCell: 63.00 48.77 54.00 48.77 54.00 12.19
[12/04 17:50:07     53s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:50:07     53s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:50:07     53s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:50:07     53s] (I)       --------------------------------------------------------
[12/04 17:50:07     53s] 
[12/04 17:50:07     53s] [NR-eGR] ============ Routing rule table ============
[12/04 17:50:07     53s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 17:50:07     53s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:50:07     53s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:50:07     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:07     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:07     53s] [NR-eGR] ========================================
[12/04 17:50:07     53s] [NR-eGR] 
[12/04 17:50:07     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:50:07     53s] (I)       blocked tracks on layer2 : = 146045 / 257909 (56.63%)
[12/04 17:50:07     53s] (I)       blocked tracks on layer3 : = 162023 / 285576 (56.74%)
[12/04 17:50:07     53s] (I)       blocked tracks on layer4 : = 74891 / 257909 (29.04%)
[12/04 17:50:07     53s] (I)       blocked tracks on layer5 : = 74449 / 285576 (26.07%)
[12/04 17:50:07     53s] (I)       blocked tracks on layer6 : = 16791 / 64386 (26.08%)
[12/04 17:50:07     53s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Reset routing kernel
[12/04 17:50:07     53s] (I)       Started Initialization ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       numLocalWires=4526  numGlobalNetBranches=1594  numLocalNetBranches=671
[12/04 17:50:07     53s] (I)       totalPins=5531  totalGlobalPin=2730 (49.36%)
[12/04 17:50:07     53s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Generate topology ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       total 2D Cap : 697711 = (344787 H, 352924 V)
[12/04 17:50:07     53s] (I)       
[12/04 17:50:07     53s] (I)       ============  Phase 1a Route ============
[12/04 17:50:07     53s] (I)       Started Phase 1a ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Pattern routing (1T) ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:50:07     53s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Usage: 5417 = (2704 H, 2713 V) = (0.78% H, 0.77% V) = (8.177e+04um H, 8.204e+04um V)
[12/04 17:50:07     53s] (I)       Started Add via demand to 2D ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       
[12/04 17:50:07     53s] (I)       ============  Phase 1b Route ============
[12/04 17:50:07     53s] (I)       Started Phase 1b ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Usage: 5417 = (2704 H, 2713 V) = (0.78% H, 0.77% V) = (8.177e+04um H, 8.204e+04um V)
[12/04 17:50:07     53s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 17:50:07     53s] 
[12/04 17:50:07     53s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] (I)       Started Export 2D cong map ( Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:50:07     53s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:07     53s] Finished Early Global Route rough congestion estimation: mem = 2385.6M
[12/04 17:50:07     53s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.027, MEM:2385.6M
[12/04 17:50:07     53s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/04 17:50:07     53s] OPERPROF: Starting CDPad at level 1, MEM:2385.6M
[12/04 17:50:07     53s] CDPadU 0.076 -> 0.075. R=0.056, N=1494, GS=30.240
[12/04 17:50:07     53s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.009, MEM:2385.6M
[12/04 17:50:07     53s] OPERPROF: Starting npMain at level 1, MEM:2385.6M
[12/04 17:50:07     53s] OPERPROF:   Starting npPlace at level 2, MEM:2385.6M
[12/04 17:50:07     53s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.026, MEM:2385.6M
[12/04 17:50:07     53s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.033, MEM:2385.6M
[12/04 17:50:07     53s] Global placement CDP skipped at cutLevel 9.
[12/04 17:50:07     53s] Iteration  9: Total net bbox = 1.570e+05 (7.91e+04 7.79e+04)
[12/04 17:50:07     53s]               Est.  stn bbox = 1.743e+05 (8.76e+04 8.67e+04)
[12/04 17:50:07     53s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2385.6M
[12/04 17:50:07     54s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 17:50:07     54s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 17:50:07     54s] Iteration 10: Total net bbox = 1.570e+05 (7.91e+04 7.79e+04)
[12/04 17:50:07     54s]               Est.  stn bbox = 1.743e+05 (8.76e+04 8.67e+04)
[12/04 17:50:07     54s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2385.6M
[12/04 17:50:07     54s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2385.6M
[12/04 17:50:07     54s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:50:07     54s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2385.6M
[12/04 17:50:07     54s] OPERPROF: Starting npMain at level 1, MEM:2385.6M
[12/04 17:50:07     54s] OPERPROF:   Starting npPlace at level 2, MEM:2385.6M
[12/04 17:50:08     54s] OPERPROF:   Finished npPlace at level 2, CPU:0.590, REAL:0.599, MEM:2385.6M
[12/04 17:50:08     54s] OPERPROF: Finished npMain at level 1, CPU:0.590, REAL:0.607, MEM:2385.6M
[12/04 17:50:08     54s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2385.6M
[12/04 17:50:08     54s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:50:08     54s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.000, MEM:2385.6M
[12/04 17:50:08     54s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2385.6M
[12/04 17:50:08     54s] Starting Early Global Route rough congestion estimation: mem = 2385.6M
[12/04 17:50:08     54s] (I)       Started Import and model ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Create place DB ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Import place data ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read instances and placement ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read nets ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Create route DB ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       == Non-default Options ==
[12/04 17:50:08     54s] (I)       Print mode                                         : 2
[12/04 17:50:08     54s] (I)       Stop if highly congested                           : false
[12/04 17:50:08     54s] (I)       Maximum routing layer                              : 6
[12/04 17:50:08     54s] (I)       Assign partition pins                              : false
[12/04 17:50:08     54s] (I)       Support large GCell                                : true
[12/04 17:50:08     54s] (I)       Number of threads                                  : 1
[12/04 17:50:08     54s] (I)       Number of rows per GCell                           : 3
[12/04 17:50:08     54s] (I)       Max num rows per GCell                             : 32
[12/04 17:50:08     54s] (I)       Method to set GCell size                           : row
[12/04 17:50:08     54s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:50:08     54s] (I)       Started Import route data (1T) ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       ============== Pin Summary ==============
[12/04 17:50:08     54s] (I)       +-------+--------+---------+------------+
[12/04 17:50:08     54s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:50:08     54s] (I)       +-------+--------+---------+------------+
[12/04 17:50:08     54s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 17:50:08     54s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:50:08     54s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:50:08     54s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:50:08     54s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:50:08     54s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:50:08     54s] (I)       +-------+--------+---------+------------+
[12/04 17:50:08     54s] (I)       Use row-based GCell size
[12/04 17:50:08     54s] (I)       Use row-based GCell align
[12/04 17:50:08     54s] (I)       GCell unit size   : 5040
[12/04 17:50:08     54s] (I)       GCell multiplier  : 3
[12/04 17:50:08     54s] (I)       GCell row height  : 5040
[12/04 17:50:08     54s] (I)       Actual row height : 5040
[12/04 17:50:08     54s] (I)       GCell align ref   : 640460 641200
[12/04 17:50:08     54s] [NR-eGR] Track table information for default rule: 
[12/04 17:50:08     54s] [NR-eGR] metal1 has no routable track
[12/04 17:50:08     54s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:50:08     54s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:50:08     54s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:50:08     54s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:50:08     54s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:50:08     54s] (I)       =================== Default via ====================
[12/04 17:50:08     54s] (I)       +---+------------------+---------------------------+
[12/04 17:50:08     54s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:50:08     54s] (I)       +---+------------------+---------------------------+
[12/04 17:50:08     54s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:50:08     54s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:50:08     54s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:50:08     54s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:50:08     54s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:50:08     54s] (I)       +---+------------------+---------------------------+
[12/04 17:50:08     54s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read routing blockages ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read instance blockages ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read PG blockages ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] [NR-eGR] Read 19944 PG shapes
[12/04 17:50:08     54s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read boundary cut boxes ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:50:08     54s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:50:08     54s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:50:08     54s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:50:08     54s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:50:08     54s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read blackboxes ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:50:08     54s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read prerouted ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:50:08     54s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read unlegalized nets ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read nets ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 17:50:08     54s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Set up via pillars ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       early_global_route_priority property id does not exist.
[12/04 17:50:08     54s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Model blockages into capacity
[12/04 17:50:08     54s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:50:08     54s] (I)       Started Initialize 3D capacity ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:50:08     54s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:50:08     54s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:50:08     54s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:50:08     54s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:50:08     54s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       -- layer congestion ratio --
[12/04 17:50:08     54s] (I)       Layer 1 : 0.100000
[12/04 17:50:08     54s] (I)       Layer 2 : 0.700000
[12/04 17:50:08     54s] (I)       Layer 3 : 0.700000
[12/04 17:50:08     54s] (I)       Layer 4 : 0.700000
[12/04 17:50:08     54s] (I)       Layer 5 : 0.700000
[12/04 17:50:08     54s] (I)       Layer 6 : 0.700000
[12/04 17:50:08     54s] (I)       ----------------------------
[12/04 17:50:08     54s] (I)       Number of ignored nets                =      0
[12/04 17:50:08     54s] (I)       Number of connected nets              =      0
[12/04 17:50:08     54s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:50:08     54s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:50:08     54s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:50:08     54s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:50:08     54s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:50:08     54s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:50:08     54s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:50:08     54s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:50:08     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:50:08     54s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Read aux data ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Others data preparation ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:50:08     54s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Create route kernel ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Ndr track 0 does not exist
[12/04 17:50:08     54s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:50:08     54s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:50:08     54s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:50:08     54s] (I)       Site width          :   620  (dbu)
[12/04 17:50:08     54s] (I)       Row height          :  5040  (dbu)
[12/04 17:50:08     54s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:50:08     54s] (I)       GCell width         : 15120  (dbu)
[12/04 17:50:08     54s] (I)       GCell height        : 15120  (dbu)
[12/04 17:50:08     54s] (I)       Grid                :   145   145     6
[12/04 17:50:08     54s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:50:08     54s] (I)       Vertical capacity   :     0 15120     0 15120     0 15120
[12/04 17:50:08     54s] (I)       Horizontal capacity :     0     0 15120     0 15120     0
[12/04 17:50:08     54s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:50:08     54s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:50:08     54s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:50:08     54s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:50:08     54s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:50:08     54s] (I)       Num tracks per GCell: 31.50 24.39 27.00 24.39 27.00  6.10
[12/04 17:50:08     54s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:50:08     54s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:50:08     54s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:50:08     54s] (I)       --------------------------------------------------------
[12/04 17:50:08     54s] 
[12/04 17:50:08     54s] [NR-eGR] ============ Routing rule table ============
[12/04 17:50:08     54s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 17:50:08     54s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:50:08     54s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:50:08     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:08     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:08     54s] [NR-eGR] ========================================
[12/04 17:50:08     54s] [NR-eGR] 
[12/04 17:50:08     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:50:08     54s] (I)       blocked tracks on layer2 : = 283725 / 512285 (55.38%)
[12/04 17:50:08     54s] (I)       blocked tracks on layer3 : = 314828 / 567240 (55.50%)
[12/04 17:50:08     54s] (I)       blocked tracks on layer4 : = 142837 / 512285 (27.88%)
[12/04 17:50:08     54s] (I)       blocked tracks on layer5 : = 141089 / 567240 (24.87%)
[12/04 17:50:08     54s] (I)       blocked tracks on layer6 : = 31824 / 127890 (24.88%)
[12/04 17:50:08     54s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Reset routing kernel
[12/04 17:50:08     54s] (I)       Started Initialization ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       numLocalWires=2834  numGlobalNetBranches=1014  numLocalNetBranches=406
[12/04 17:50:08     54s] (I)       totalPins=5531  totalGlobalPin=3753 (67.85%)
[12/04 17:50:08     54s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Generate topology ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       total 2D Cap : 1385864 = (684891 H, 700973 V)
[12/04 17:50:08     54s] (I)       
[12/04 17:50:08     54s] (I)       ============  Phase 1a Route ============
[12/04 17:50:08     54s] (I)       Started Phase 1a ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Pattern routing (1T) ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:50:08     54s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Usage: 11191 = (5509 H, 5682 V) = (0.80% H, 0.81% V) = (8.330e+04um H, 8.591e+04um V)
[12/04 17:50:08     54s] (I)       Started Add via demand to 2D ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       
[12/04 17:50:08     54s] (I)       ============  Phase 1b Route ============
[12/04 17:50:08     54s] (I)       Started Phase 1b ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Usage: 11191 = (5509 H, 5682 V) = (0.80% H, 0.81% V) = (8.330e+04um H, 8.591e+04um V)
[12/04 17:50:08     54s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 17:50:08     54s] 
[12/04 17:50:08     54s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] (I)       Started Export 2D cong map ( Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:50:08     54s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2385.57 MB )
[12/04 17:50:08     54s] Finished Early Global Route rough congestion estimation: mem = 2385.6M
[12/04 17:50:08     54s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.036, MEM:2385.6M
[12/04 17:50:08     54s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/04 17:50:08     54s] OPERPROF: Starting CDPad at level 1, MEM:2385.6M
[12/04 17:50:08     55s] CDPadU 0.075 -> 0.075. R=0.056, N=1494, GS=15.120
[12/04 17:50:08     55s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.016, MEM:2385.6M
[12/04 17:50:08     55s] OPERPROF: Starting npMain at level 1, MEM:2385.6M
[12/04 17:50:08     55s] OPERPROF:   Starting npPlace at level 2, MEM:2385.6M
[12/04 17:50:08     55s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.028, MEM:2389.6M
[12/04 17:50:08     55s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.034, MEM:2389.6M
[12/04 17:50:08     55s] Global placement CDP skipped at cutLevel 11.
[12/04 17:50:08     55s] Iteration 11: Total net bbox = 1.585e+05 (7.90e+04 7.94e+04)
[12/04 17:50:08     55s]               Est.  stn bbox = 1.759e+05 (8.73e+04 8.86e+04)
[12/04 17:50:08     55s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2389.6M
[12/04 17:50:08     55s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 17:50:08     55s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 17:50:08     55s] Iteration 12: Total net bbox = 1.585e+05 (7.90e+04 7.94e+04)
[12/04 17:50:08     55s]               Est.  stn bbox = 1.759e+05 (8.73e+04 8.86e+04)
[12/04 17:50:08     55s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2389.6M
[12/04 17:50:08     55s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2389.6M
[12/04 17:50:08     55s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:50:08     55s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2389.6M
[12/04 17:50:08     55s] OPERPROF: Starting npMain at level 1, MEM:2389.6M
[12/04 17:50:08     55s] OPERPROF:   Starting npPlace at level 2, MEM:2389.6M
[12/04 17:50:10     57s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2391.6M
[12/04 17:50:10     57s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.004, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:   Finished npPlace at level 2, CPU:1.800, REAL:1.816, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF: Finished npMain at level 1, CPU:1.810, REAL:1.823, MEM:2394.6M
[12/04 17:50:10     57s] Iteration 13: Total net bbox = 1.632e+05 (8.18e+04 8.14e+04)
[12/04 17:50:10     57s]               Est.  stn bbox = 1.808e+05 (9.03e+04 9.05e+04)
[12/04 17:50:10     57s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 2394.6M
[12/04 17:50:10     57s] Iteration 14: Total net bbox = 1.632e+05 (8.18e+04 8.14e+04)
[12/04 17:50:10     57s]               Est.  stn bbox = 1.808e+05 (9.03e+04 9.05e+04)
[12/04 17:50:10     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2394.6M
[12/04 17:50:10     57s] [adp] clock
[12/04 17:50:10     57s] [adp] weight, nr nets, wire length
[12/04 17:50:10     57s] [adp]      0        2  1851.619000
[12/04 17:50:10     57s] [adp] data
[12/04 17:50:10     57s] [adp] weight, nr nets, wire length
[12/04 17:50:10     57s] [adp]      0     1593  161362.626000
[12/04 17:50:10     57s] [adp] 0.000000|0.000000|0.000000
[12/04 17:50:10     57s] Iteration 15: Total net bbox = 1.632e+05 (8.18e+04 8.14e+04)
[12/04 17:50:10     57s]               Est.  stn bbox = 1.808e+05 (9.03e+04 9.05e+04)
[12/04 17:50:10     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2394.6M
[12/04 17:50:10     57s] *** cost = 1.632e+05 (8.18e+04 8.14e+04) (cpu for global=0:00:05.4) real=0:00:06.0***
[12/04 17:50:10     57s] Info: 1 clock gating cells identified, 0 (on average) moved 0/7
[12/04 17:50:10     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2394.6M
[12/04 17:50:10     57s] Solver runtime cpu: 0:00:03.6 real: 0:00:03.7
[12/04 17:50:10     57s] Core Placement runtime cpu: 0:00:04.0 real: 0:00:06.0
[12/04 17:50:10     57s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:50:10     57s] Type 'man IMPSP-9025' for more detail.
[12/04 17:50:10     57s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2394.6M
[12/04 17:50:10     57s] z: 2, totalTracks: 1
[12/04 17:50:10     57s] z: 4, totalTracks: 1
[12/04 17:50:10     57s] z: 6, totalTracks: 1
[12/04 17:50:10     57s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:10     57s] All LLGs are deleted
[12/04 17:50:10     57s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2394.6M
[12/04 17:50:10     57s] Core basic site is core_5040
[12/04 17:50:10     57s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:2394.6M
[12/04 17:50:10     57s] Fast DP-INIT is on for default
[12/04 17:50:10     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:50:10     57s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:       Starting CMU at level 4, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2394.6M
[12/04 17:50:10     57s] 
[12/04 17:50:10     57s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:10     57s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2394.6M
[12/04 17:50:10     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2394.6MB).
[12/04 17:50:10     57s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:2394.6M
[12/04 17:50:10     57s] TDRefine: refinePlace mode is spiral
[12/04 17:50:10     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.1
[12/04 17:50:10     57s] OPERPROF: Starting RefinePlace at level 1, MEM:2394.6M
[12/04 17:50:10     57s] *** Starting refinePlace (0:00:57.3 mem=2394.6M) ***
[12/04 17:50:10     57s] Total net bbox length = 1.632e+05 (8.183e+04 8.138e+04) (ext = 9.442e+04)
[12/04 17:50:10     57s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:50:10     57s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2394.6M
[12/04 17:50:10     57s] Starting refinePlace ...
[12/04 17:50:10     57s]   Spread Effort: high, standalone mode, useDDP on.
[12/04 17:50:10     57s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2394.6MB) @(0:00:57.3 - 0:00:57.3).
[12/04 17:50:10     57s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:50:10     57s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:50:10     57s] Placement tweakage begins.
[12/04 17:50:10     57s] wire length = 1.793e+05
[12/04 17:50:10     57s] wire length = 1.762e+05
[12/04 17:50:10     57s] Placement tweakage ends.
[12/04 17:50:10     57s] Move report: tweak moves 177 insts, mean move: 9.86 um, max move: 40.98 um 
[12/04 17:50:10     57s] 	Max move on inst (CORE/U942): (1018.24, 1185.18) --> (1027.81, 1216.60)
[12/04 17:50:10     57s] 
[12/04 17:50:10     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:50:10     57s] Move report: legalization moves 1494 insts, mean move: 2.83 um, max move: 14.86 um spiral
[12/04 17:50:10     57s] 	Max move on inst (CORE/U923): (963.76, 1109.38) --> (963.48, 1094.80)
[12/04 17:50:10     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2402.6MB) @(0:00:57.3 - 0:00:57.4).
[12/04 17:50:10     57s] Move report: Detail placement moves 1494 insts, mean move: 3.76 um, max move: 45.88 um 
[12/04 17:50:10     57s] 	Max move on inst (CORE/U1049): (1027.81, 1216.60) --> (1018.04, 1180.48)
[12/04 17:50:10     57s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2402.6MB
[12/04 17:50:10     57s] Statistics of distance of Instance movement in refine placement:
[12/04 17:50:10     57s]   maximum (X+Y) =        45.88 um
[12/04 17:50:10     57s]   inst (CORE/U1049) with max move: (1027.81, 1216.6) -> (1018.04, 1180.48)
[12/04 17:50:10     57s]   mean    (X+Y) =         3.76 um
[12/04 17:50:10     57s] Summary Report:
[12/04 17:50:10     57s] Instances move: 1494 (out of 1494 movable)
[12/04 17:50:10     57s] Instances flipped: 0
[12/04 17:50:10     57s] Mean displacement: 3.76 um
[12/04 17:50:10     57s] Max displacement: 45.88 um (Instance: CORE/U1049) (1027.81, 1216.6) -> (1018.04, 1180.48)
[12/04 17:50:10     57s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[12/04 17:50:10     57s] Total instances moved : 1494
[12/04 17:50:10     57s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.059, MEM:2402.6M
[12/04 17:50:10     57s] Total net bbox length = 1.607e+05 (7.932e+04 8.139e+04) (ext = 9.411e+04)
[12/04 17:50:10     57s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2402.6MB
[12/04 17:50:10     57s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2402.6MB) @(0:00:57.3 - 0:00:57.4).
[12/04 17:50:10     57s] *** Finished refinePlace (0:00:57.4 mem=2402.6M) ***
[12/04 17:50:10     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.1
[12/04 17:50:10     57s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.063, MEM:2402.6M
[12/04 17:50:10     57s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2402.6M
[12/04 17:50:10     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2402.6M
[12/04 17:50:10     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2402.6M
[12/04 17:50:10     57s] All LLGs are deleted
[12/04 17:50:10     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2402.6M
[12/04 17:50:10     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2402.6M
[12/04 17:50:10     57s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2394.6M
[12/04 17:50:10     57s] *** End of Placement (cpu=0:00:07.6, real=0:00:08.0, mem=2394.6M) ***
[12/04 17:50:10     57s] z: 2, totalTracks: 1
[12/04 17:50:10     57s] z: 4, totalTracks: 1
[12/04 17:50:10     57s] z: 6, totalTracks: 1
[12/04 17:50:10     57s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:10     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2394.6M
[12/04 17:50:10     57s] Core basic site is core_5040
[12/04 17:50:10     57s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2394.6M
[12/04 17:50:10     57s] Fast DP-INIT is on for default
[12/04 17:50:10     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:50:10     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.003, MEM:2394.6M
[12/04 17:50:10     57s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[12/04 17:50:10     57s] Density distribution unevenness ratio = 86.905%
[12/04 17:50:10     57s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.003, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2394.6M
[12/04 17:50:10     57s] All LLGs are deleted
[12/04 17:50:10     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2394.6M
[12/04 17:50:10     57s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2394.6M
[12/04 17:50:10     57s] *** Free Virtual Timing Model ...(mem=2394.6M)
[12/04 17:50:10     57s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 17:50:10     57s] Set Using Default Delay Limit as 101.
[12/04 17:50:10     57s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 17:50:10     57s] Set Default Net Delay as 0 ps.
[12/04 17:50:10     57s] Set Default Net Load as 0 pF. 
[12/04 17:50:10     57s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 17:50:10     57s] Effort level <high> specified for reg2reg_tmp.111633 path_group
[12/04 17:50:10     57s] #################################################################################
[12/04 17:50:10     57s] # Design Stage: PreRoute
[12/04 17:50:10     57s] # Design Name: CHIP
[12/04 17:50:10     57s] # Design Mode: 90nm
[12/04 17:50:10     57s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:50:10     57s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:50:10     57s] # Signoff Settings: SI Off 
[12/04 17:50:10     57s] #################################################################################
[12/04 17:50:10     57s] Calculate delays in Single mode...
[12/04 17:50:10     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 2394.6M, InitMEM = 2394.6M)
[12/04 17:50:10     57s] Start delay calculation (fullDC) (1 T). (MEM=2394.58)
[12/04 17:50:10     57s] End AAE Lib Interpolated Model. (MEM=2394.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:50:11     57s] Total number of fetched objects 1612
[12/04 17:50:11     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:50:11     57s] End delay calculation. (MEM=2434.27 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 17:50:11     57s] End delay calculation (fullDC). (MEM=2434.27 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 17:50:11     57s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2434.3M) ***
[12/04 17:50:11     57s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 17:50:11     57s] Set Using Default Delay Limit as 1000.
[12/04 17:50:11     57s] Set Default Net Delay as 1000 ps.
[12/04 17:50:11     57s] Set Default Net Load as 0.5 pF. 
[12/04 17:50:11     57s] Info: Disable timing driven in postCTS congRepair.
[12/04 17:50:11     57s] 
[12/04 17:50:11     57s] Starting congRepair ...
[12/04 17:50:11     57s] User Input Parameters:
[12/04 17:50:11     57s] - Congestion Driven    : On
[12/04 17:50:11     57s] - Timing Driven        : Off
[12/04 17:50:11     57s] - Area-Violation Based : On
[12/04 17:50:11     57s] - Start Rollback Level : -5
[12/04 17:50:11     57s] - Legalized            : On
[12/04 17:50:11     57s] - Window Based         : Off
[12/04 17:50:11     57s] - eDen incr mode       : Off
[12/04 17:50:11     57s] - Small incr mode      : Off
[12/04 17:50:11     57s] 
[12/04 17:50:11     57s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2424.8M
[12/04 17:50:11     57s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.014, MEM:2424.8M
[12/04 17:50:11     57s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2424.8M
[12/04 17:50:11     57s] Starting Early Global Route congestion estimation: mem = 2424.8M
[12/04 17:50:11     57s] (I)       Started Import and model ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Create place DB ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Import place data ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read instances and placement ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read nets ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Create route DB ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       == Non-default Options ==
[12/04 17:50:11     57s] (I)       Maximum routing layer                              : 6
[12/04 17:50:11     57s] (I)       Number of threads                                  : 1
[12/04 17:50:11     57s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:50:11     57s] (I)       Method to set GCell size                           : row
[12/04 17:50:11     57s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:50:11     57s] (I)       Started Import route data (1T) ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       ============== Pin Summary ==============
[12/04 17:50:11     57s] (I)       +-------+--------+---------+------------+
[12/04 17:50:11     57s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:50:11     57s] (I)       +-------+--------+---------+------------+
[12/04 17:50:11     57s] (I)       |     1 |   5706 |  100.00 |        Pin |
[12/04 17:50:11     57s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:50:11     57s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:50:11     57s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:50:11     57s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:50:11     57s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:50:11     57s] (I)       +-------+--------+---------+------------+
[12/04 17:50:11     57s] (I)       Use row-based GCell size
[12/04 17:50:11     57s] (I)       Use row-based GCell align
[12/04 17:50:11     57s] (I)       GCell unit size   : 5040
[12/04 17:50:11     57s] (I)       GCell multiplier  : 1
[12/04 17:50:11     57s] (I)       GCell row height  : 5040
[12/04 17:50:11     57s] (I)       Actual row height : 5040
[12/04 17:50:11     57s] (I)       GCell align ref   : 640460 641200
[12/04 17:50:11     57s] [NR-eGR] Track table information for default rule: 
[12/04 17:50:11     57s] [NR-eGR] metal1 has no routable track
[12/04 17:50:11     57s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:50:11     57s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:50:11     57s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:50:11     57s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:50:11     57s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:50:11     57s] (I)       =================== Default via ====================
[12/04 17:50:11     57s] (I)       +---+------------------+---------------------------+
[12/04 17:50:11     57s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:50:11     57s] (I)       +---+------------------+---------------------------+
[12/04 17:50:11     57s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:50:11     57s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:50:11     57s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:50:11     57s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:50:11     57s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:50:11     57s] (I)       +---+------------------+---------------------------+
[12/04 17:50:11     57s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read routing blockages ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read instance blockages ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read PG blockages ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] [NR-eGR] Read 19944 PG shapes
[12/04 17:50:11     57s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read boundary cut boxes ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:50:11     57s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:50:11     57s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:50:11     57s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:50:11     57s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:50:11     57s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read blackboxes ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:50:11     57s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read prerouted ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:50:11     57s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read unlegalized nets ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read nets ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 17:50:11     57s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Set up via pillars ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       early_global_route_priority property id does not exist.
[12/04 17:50:11     57s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Model blockages into capacity
[12/04 17:50:11     57s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:50:11     57s] (I)       Started Initialize 3D capacity ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:50:11     57s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:50:11     57s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:50:11     57s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:50:11     57s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:50:11     57s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       -- layer congestion ratio --
[12/04 17:50:11     57s] (I)       Layer 1 : 0.100000
[12/04 17:50:11     57s] (I)       Layer 2 : 0.700000
[12/04 17:50:11     57s] (I)       Layer 3 : 0.700000
[12/04 17:50:11     57s] (I)       Layer 4 : 0.700000
[12/04 17:50:11     57s] (I)       Layer 5 : 0.700000
[12/04 17:50:11     57s] (I)       Layer 6 : 0.700000
[12/04 17:50:11     57s] (I)       ----------------------------
[12/04 17:50:11     57s] (I)       Number of ignored nets                =      0
[12/04 17:50:11     57s] (I)       Number of connected nets              =      0
[12/04 17:50:11     57s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:50:11     57s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:50:11     57s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:50:11     57s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:50:11     57s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:50:11     57s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:50:11     57s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:50:11     57s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:50:11     57s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:50:11     57s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Read aux data ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Others data preparation ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:50:11     57s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Started Create route kernel ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     57s] (I)       Ndr track 0 does not exist
[12/04 17:50:11     58s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:50:11     58s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:50:11     58s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:50:11     58s] (I)       Site width          :   620  (dbu)
[12/04 17:50:11     58s] (I)       Row height          :  5040  (dbu)
[12/04 17:50:11     58s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:50:11     58s] (I)       GCell width         :  5040  (dbu)
[12/04 17:50:11     58s] (I)       GCell height        :  5040  (dbu)
[12/04 17:50:11     58s] (I)       Grid                :   435   435     6
[12/04 17:50:11     58s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:50:11     58s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:50:11     58s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:50:11     58s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:50:11     58s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:50:11     58s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:50:11     58s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:50:11     58s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:50:11     58s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:50:11     58s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:50:11     58s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:50:11     58s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:50:11     58s] (I)       --------------------------------------------------------
[12/04 17:50:11     58s] 
[12/04 17:50:11     58s] [NR-eGR] ============ Routing rule table ============
[12/04 17:50:11     58s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 17:50:11     58s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:50:11     58s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:50:11     58s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:11     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:11     58s] [NR-eGR] ========================================
[12/04 17:50:11     58s] [NR-eGR] 
[12/04 17:50:11     58s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:50:11     58s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:50:11     58s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:50:11     58s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:50:11     58s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:50:11     58s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:50:11     58s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Reset routing kernel
[12/04 17:50:11     58s] (I)       Started Global Routing ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Initialization ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       totalPins=5531  totalGlobalPin=5436 (98.28%)
[12/04 17:50:11     58s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Net group 1 ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Generate topology ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:50:11     58s] [NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[12/04 17:50:11     58s] (I)       
[12/04 17:50:11     58s] (I)       ============  Phase 1a Route ============
[12/04 17:50:11     58s] (I)       Started Phase 1a ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Pattern routing (1T) ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:50:11     58s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Usage: 34235 = (16788 H, 17447 V) = (0.81% H, 0.83% V) = (8.461e+04um H, 8.793e+04um V)
[12/04 17:50:11     58s] (I)       Started Add via demand to 2D ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       
[12/04 17:50:11     58s] (I)       ============  Phase 1b Route ============
[12/04 17:50:11     58s] (I)       Started Phase 1b ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Usage: 34235 = (16788 H, 17447 V) = (0.81% H, 0.83% V) = (8.461e+04um H, 8.793e+04um V)
[12/04 17:50:11     58s] (I)       Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.725444e+05um
[12/04 17:50:11     58s] (I)       Congestion metric : 0.01%H 0.02%V, 0.03%HV
[12/04 17:50:11     58s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:50:11     58s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       
[12/04 17:50:11     58s] (I)       ============  Phase 1c Route ============
[12/04 17:50:11     58s] (I)       Started Phase 1c ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Two level routing ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Level2 Grid: 87 x 87
[12/04 17:50:11     58s] (I)       Started Two Level Routing ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Usage: 34239 = (16788 H, 17451 V) = (0.81% H, 0.83% V) = (8.461e+04um H, 8.795e+04um V)
[12/04 17:50:11     58s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       
[12/04 17:50:11     58s] (I)       ============  Phase 1d Route ============
[12/04 17:50:11     58s] (I)       Started Phase 1d ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Detoured routing ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Usage: 34239 = (16788 H, 17451 V) = (0.81% H, 0.83% V) = (8.461e+04um H, 8.795e+04um V)
[12/04 17:50:11     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       
[12/04 17:50:11     58s] (I)       ============  Phase 1e Route ============
[12/04 17:50:11     58s] (I)       Started Phase 1e ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Route legalization ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Usage: 34239 = (16788 H, 17451 V) = (0.81% H, 0.83% V) = (8.461e+04um H, 8.795e+04um V)
[12/04 17:50:11     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.725646e+05um
[12/04 17:50:11     58s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       
[12/04 17:50:11     58s] (I)       ============  Phase 1l Route ============
[12/04 17:50:11     58s] (I)       Started Phase 1l ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Started Layer assignment (1T) ( Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.75 MB )
[12/04 17:50:11     58s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Started Clean cong LA ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:50:11     58s] (I)       Layer  2:     697718     15129         2      799311      735368    (52.08%) 
[12/04 17:50:11     58s] (I)       Layer  3:     770395     15209         3      889875      809235    (52.37%) 
[12/04 17:50:11     58s] (I)       Layer  4:    1118589      4629         0      395778     1138901    (25.79%) 
[12/04 17:50:11     58s] (I)       Layer  5:    1290488      1870         0      398826     1300284    (23.47%) 
[12/04 17:50:11     58s] (I)       Layer  6:     290423        22         0       91492      292177    (23.85%) 
[12/04 17:50:11     58s] (I)       Total:       4167613     36859         5     2575282     4275965    (37.59%) 
[12/04 17:50:11     58s] (I)       
[12/04 17:50:11     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:50:11     58s] [NR-eGR]                        OverCon            
[12/04 17:50:11     58s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:50:11     58s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:50:11     58s] [NR-eGR] ----------------------------------------------
[12/04 17:50:11     58s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:11     58s] [NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[12/04 17:50:11     58s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:50:11     58s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:11     58s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:11     58s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:11     58s] [NR-eGR] ----------------------------------------------
[12/04 17:50:11     58s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[12/04 17:50:11     58s] [NR-eGR] 
[12/04 17:50:11     58s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Started Export 3D cong map ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:50:11     58s] (I)       Started Export 2D cong map ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:50:11     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:50:11     58s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2432.8M
[12/04 17:50:11     58s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.150, REAL:0.155, MEM:2432.8M
[12/04 17:50:11     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:2432.8M
[12/04 17:50:11     58s] [hotspot] +------------+---------------+---------------+
[12/04 17:50:11     58s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:50:11     58s] [hotspot] +------------+---------------+---------------+
[12/04 17:50:11     58s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:50:11     58s] [hotspot] +------------+---------------+---------------+
[12/04 17:50:11     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:50:11     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:50:11     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2432.8M
[12/04 17:50:11     58s] Skipped repairing congestion.
[12/04 17:50:11     58s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2432.8M
[12/04 17:50:11     58s] Starting Early Global Route wiring: mem = 2432.8M
[12/04 17:50:11     58s] (I)       ============= Track Assignment ============
[12/04 17:50:11     58s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Started Track Assignment (1T) ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:50:11     58s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Run Multi-thread track assignment
[12/04 17:50:11     58s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Started Export ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] [NR-eGR] Started Export DB wires ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] [NR-eGR] Started Export all nets ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] [NR-eGR] Started Set wire vias ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:50:11     58s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[12/04 17:50:11     58s] [NR-eGR] metal2  (2V) length: 6.692217e+04um, number of vias: 8091
[12/04 17:50:11     58s] [NR-eGR] metal3  (3H) length: 7.622691e+04um, number of vias: 773
[12/04 17:50:11     58s] [NR-eGR] metal4  (4V) length: 2.298452e+04um, number of vias: 194
[12/04 17:50:11     58s] [NR-eGR] metal5  (5H) length: 9.398540e+03um, number of vias: 7
[12/04 17:50:11     58s] [NR-eGR] metal6  (6V) length: 1.120000e+02um, number of vias: 0
[12/04 17:50:11     58s] [NR-eGR] Total length: 1.756441e+05um, number of vias: 14596
[12/04 17:50:11     58s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:50:11     58s] [NR-eGR] Total eGR-routed clock nets wire length: 4.260110e+03um 
[12/04 17:50:11     58s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:50:11     58s] (I)       Started Update net boxes ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Started Update timing ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Started Postprocess design ( Curr Mem: 2432.76 MB )
[12/04 17:50:11     58s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2376.76 MB )
[12/04 17:50:11     58s] Early Global Route wiring runtime: 0.08 seconds, mem = 2376.8M
[12/04 17:50:11     58s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.084, MEM:2376.8M
[12/04 17:50:11     58s] Tdgp not successfully inited but do clear! skip clearing
[12/04 17:50:11     58s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[12/04 17:50:11     58s] *** Finishing placeDesign default flow ***
[12/04 17:50:11     58s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:11, mem = 2374.8M **
[12/04 17:50:11     58s] Tdgp not successfully inited but do clear! skip clearing
[12/04 17:50:11     58s] 
[12/04 17:50:11     58s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:50:11     58s] Severity  ID               Count  Summary                                  
[12/04 17:50:11     58s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/04 17:50:11     58s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 17:50:11     58s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[12/04 17:50:11     58s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:50:11     58s] *** Message Summary: 9 warning(s), 0 error(s)
[12/04 17:50:11     58s] 
[12/04 17:50:13     58s] <CMD> zoomBox -637.76800 272.03100 2825.82800 2013.20100
[12/04 17:50:14     58s] <CMD> zoomBox 38.92700 644.13300 2166.00900 1713.43000
[12/04 17:50:16     58s] <CMD> setDrawView place
[12/04 17:50:17     58s] <CMD> zoomBox -637.19300 380.07500 2826.40700 2121.24700
[12/04 17:50:26     59s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/04 17:50:26     59s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/04 17:50:26     59s] AAE DB initialization (MEM=2390.67 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 17:50:26     59s] #optDebug: fT-S <1 1 0 0 0>
[12/04 17:50:26     59s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:00.0/0:07:14.0 (0.1), mem = 2390.7M
[12/04 17:50:26     59s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/04 17:50:26     59s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/04 17:50:26     60s] 
[12/04 17:50:26     60s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:50:26     60s] 
[12/04 17:50:26     60s] TimeStamp Deleting Cell Server End ...
[12/04 17:50:26     60s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2380.7M
[12/04 17:50:26     60s] All LLGs are deleted
[12/04 17:50:26     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2380.7M
[12/04 17:50:26     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2380.7M
[12/04 17:50:26     60s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2380.7M
[12/04 17:50:26     60s] Start to check current routing status for nets...
[12/04 17:50:26     60s] **WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[12/04 17:50:26     60s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[12/04 17:50:26     60s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[12/04 17:50:26     60s] Type 'man IMPTR-2325' for more detail.
[12/04 17:50:26     60s] All nets are already routed correctly.
[12/04 17:50:26     60s] End to check current routing status for nets (mem=2380.7M)
[12/04 17:50:26     60s] Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
[12/04 17:50:26     60s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:50:26     60s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:50:26     60s] PreRoute RC Extraction called for design CHIP.
[12/04 17:50:26     60s] RC Extraction called in multi-corner(1) mode.
[12/04 17:50:26     60s] RCMode: PreRoute
[12/04 17:50:26     60s]       RC Corner Indexes            0   
[12/04 17:50:26     60s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:50:26     60s] Resistance Scaling Factor    : 1.00000 
[12/04 17:50:26     60s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:50:26     60s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:50:26     60s] Shrink Factor                : 1.00000
[12/04 17:50:26     60s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:50:26     60s] Using capacitance table file ...
[12/04 17:50:26     60s] 
[12/04 17:50:26     60s] Trim Metal Layers:
[12/04 17:50:26     60s] LayerId::1 widthSet size::4
[12/04 17:50:26     60s] LayerId::2 widthSet size::4
[12/04 17:50:26     60s] LayerId::3 widthSet size::4
[12/04 17:50:26     60s] LayerId::4 widthSet size::4
[12/04 17:50:26     60s] LayerId::5 widthSet size::4
[12/04 17:50:26     60s] LayerId::6 widthSet size::2
[12/04 17:50:26     60s] Updating RC grid for preRoute extraction ...
[12/04 17:50:26     60s] eee: pegSigSF::1.070000
[12/04 17:50:26     60s] Initializing multi-corner capacitance tables ... 
[12/04 17:50:26     60s] Initializing multi-corner resistance tables ...
[12/04 17:50:27     60s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:50:27     60s] eee: l::2 avDens::0.053639 usedTrk::5414.174408 availTrk::100937.122760 sigTrk::5414.174408
[12/04 17:50:27     60s] eee: l::3 avDens::0.049928 usedTrk::5647.364479 availTrk::113110.402097 sigTrk::5647.364479
[12/04 17:50:27     60s] eee: l::4 avDens::0.023347 usedTrk::707.051192 availTrk::30284.346815 sigTrk::707.051192
[12/04 17:50:27     60s] eee: l::5 avDens::0.016603 usedTrk::195.478571 availTrk::11773.661710 sigTrk::195.478571
[12/04 17:50:27     60s] eee: l::6 avDens::0.040775 usedTrk::16.573016 availTrk::406.451613 sigTrk::16.573016
[12/04 17:50:27     60s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:27     60s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.235803 ; uaWl: 1.000000 ; uaWlH: 0.185005 ; aWlH: 0.000000 ; Pmax: 0.830300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:50:27     60s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2380.672M)
[12/04 17:50:27     60s] Effort level <high> specified for reg2reg path_group
[12/04 17:50:27     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2394.7M
[12/04 17:50:27     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2394.7M
[12/04 17:50:27     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2394.7M
[12/04 17:50:27     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2394.7M
[12/04 17:50:27     60s] Fast DP-INIT is on for default
[12/04 17:50:27     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:2394.7M
[12/04 17:50:27     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.011, MEM:2394.7M
[12/04 17:50:27     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2394.7M
[12/04 17:50:27     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2394.7M
[12/04 17:50:27     60s] Starting delay calculation for Setup views
[12/04 17:50:27     60s] #################################################################################
[12/04 17:50:27     60s] # Design Stage: PreRoute
[12/04 17:50:27     60s] # Design Name: CHIP
[12/04 17:50:27     60s] # Design Mode: 90nm
[12/04 17:50:27     60s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:50:27     60s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:50:27     60s] # Signoff Settings: SI Off 
[12/04 17:50:27     60s] #################################################################################
[12/04 17:50:27     60s] Calculate delays in Single mode...
[12/04 17:50:27     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 2404.2M, InitMEM = 2404.2M)
[12/04 17:50:27     60s] Start delay calculation (fullDC) (1 T). (MEM=2404.25)
[12/04 17:50:27     60s] siFlow : Timing analysis mode is single, using late cdB files
[12/04 17:50:27     60s] AAE_INFO: Cdb files are: 
[12/04 17:50:27     60s]  	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
[12/04 17:50:27     60s]  
[12/04 17:50:27     60s] Start AAE Lib Loading. (MEM=2404.25)
[12/04 17:50:27     60s] End AAE Lib Loading. (MEM=2474.41 CPU=0:00:00.3 Real=0:00:00.0)
[12/04 17:50:27     60s] End AAE Lib Interpolated Model. (MEM=2474.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:50:27     60s] First Iteration Infinite Tw... 
[12/04 17:50:27     60s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 17:50:27     60s] Type 'man IMPESI-3086' for more detail.
[12/04 17:50:27     60s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 17:50:27     60s] Type 'man IMPESI-3086' for more detail.
[12/04 17:50:27     60s] Total number of fetched objects 1612
[12/04 17:50:27     60s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:50:27     60s] End delay calculation. (MEM=2503.03 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:50:27     60s] End delay calculation (fullDC). (MEM=2466.41 CPU=0:00:00.6 REAL=0:00:00.0)
[12/04 17:50:27     60s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2466.4M) ***
[12/04 17:50:27     60s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:01 mem=2466.4M)
[12/04 17:50:29     61s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.917  | -0.118  | -1.917  |
|           TNS (ns):|-242.259 | -0.791  |-241.468 |
|    Violating Paths:|   237   |   19    |   218   |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.037   |      4 (4)       |
|   max_tran     |      1 (37)      |   -0.054   |      1 (37)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:50:29     61s] Density: 5.506%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/04 17:50:29     61s] Total CPU time: 1.19 sec
[12/04 17:50:29     61s] Total Real time: 3.0 sec
[12/04 17:50:29     61s] Total Memory Usage: 2432.667969 Mbytes
[12/04 17:50:29     61s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.1/0:00:02.4 (0.5), totSession cpu/real = 0:01:01.1/0:07:16.4 (0.1), mem = 2432.7M
[12/04 17:50:29     61s] 
[12/04 17:50:29     61s] =============================================================================================
[12/04 17:50:29     61s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/04 17:50:29     61s] =============================================================================================
[12/04 17:50:29     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:50:29     61s] ---------------------------------------------------------------------------------------------
[12/04 17:50:29     61s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:29     61s] [ ExtractRC              ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:50:29     61s] [ TimingUpdate           ]      1   0:00:00.0  (   1.8 % )     0:00:00.8 /  0:00:00.7    0.9
[12/04 17:50:29     61s] [ FullDelayCalc          ]      1   0:00:00.7  (  30.2 % )     0:00:00.7 /  0:00:00.7    0.9
[12/04 17:50:29     61s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:02.1 /  0:00:00.9    0.4
[12/04 17:50:29     61s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:50:29     61s] [ DrvReport              ]      1   0:00:01.2  (  50.9 % )     0:00:01.2 /  0:00:00.1    0.0
[12/04 17:50:29     61s] [ GenerateReports        ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 17:50:29     61s] [ MISC                   ]          0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:50:29     61s] ---------------------------------------------------------------------------------------------
[12/04 17:50:29     61s]  timeDesign #1 TOTAL                0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:01.1    0.5
[12/04 17:50:29     61s] ---------------------------------------------------------------------------------------------
[12/04 17:50:29     61s] 
[12/04 17:50:29     61s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:50:36     61s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 17:50:36     61s] <CMD> optDesign -preCTS
[12/04 17:50:36     61s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1634.0M, totSessionCpu=0:01:02 **
[12/04 17:50:36     61s] Executing: place_opt_design -opt
[12/04 17:50:36     61s] **INFO: User settings:
[12/04 17:50:36     61s] setExtractRCMode -engine                    preRoute
[12/04 17:50:36     61s] setDelayCalMode -enable_high_fanout         true
[12/04 17:50:36     61s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 17:50:36     61s] setDelayCalMode -engine                     aae
[12/04 17:50:36     61s] setDelayCalMode -ignoreNetLoad              false
[12/04 17:50:36     61s] setDelayCalMode -socv_accuracy_mode         low
[12/04 17:50:36     61s] setOptMode -fixCap                          true
[12/04 17:50:36     61s] setOptMode -fixFanoutLoad                   true
[12/04 17:50:36     61s] setOptMode -fixTran                         true
[12/04 17:50:36     61s] setPlaceMode -place_design_floorplan_mode   false
[12/04 17:50:36     61s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[12/04 17:50:36     61s] setAnalysisMode -analysisType               single
[12/04 17:50:36     61s] setAnalysisMode -checkType                  setup
[12/04 17:50:36     61s] setAnalysisMode -clkSrcPath                 true
[12/04 17:50:36     61s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 17:50:36     61s] setAnalysisMode -virtualIPO                 false
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:01.6/0:07:23.8 (0.1), mem = 2433.3M
[12/04 17:50:36     61s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/04 17:50:36     61s] *** Starting GigaPlace ***
[12/04 17:50:36     61s] #optDebug: fT-E <X 2 3 1 0>
[12/04 17:50:36     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2433.3M
[12/04 17:50:36     61s] z: 2, totalTracks: 1
[12/04 17:50:36     61s] z: 4, totalTracks: 1
[12/04 17:50:36     61s] z: 6, totalTracks: 1
[12/04 17:50:36     61s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:36     61s] All LLGs are deleted
[12/04 17:50:36     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2432.2M
[12/04 17:50:36     61s] # Building CHIP llgBox search-tree.
[12/04 17:50:36     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2432.2M
[12/04 17:50:36     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2432.2M
[12/04 17:50:36     61s] Core basic site is core_5040
[12/04 17:50:36     61s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2432.2M
[12/04 17:50:36     61s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2432.2M
[12/04 17:50:36     61s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[12/04 17:50:36     61s] SiteArray: use 1,105,920 bytes
[12/04 17:50:36     61s] SiteArray: current memory after site array memory allocation 2433.3M
[12/04 17:50:36     61s] SiteArray: FP blocked sites are writable
[12/04 17:50:36     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:50:36     61s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:     Starting CMU at level 3, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2433.3M
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:36     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2433.3M
[12/04 17:50:36     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2433.3MB).
[12/04 17:50:36     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2433.3M
[12/04 17:50:36     61s] All LLGs are deleted
[12/04 17:50:36     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:2433.3M
[12/04 17:50:36     61s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:01:01.7/0:07:23.9 (0.1), mem = 2433.3M
[12/04 17:50:36     61s] VSMManager cleared!
[12/04 17:50:36     61s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:01.7/0:07:23.9 (0.1), mem = 2433.3M
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] =============================================================================================
[12/04 17:50:36     61s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/04 17:50:36     61s] =============================================================================================
[12/04 17:50:36     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:50:36     61s] ---------------------------------------------------------------------------------------------
[12/04 17:50:36     61s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:36     61s] ---------------------------------------------------------------------------------------------
[12/04 17:50:36     61s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:36     61s] ---------------------------------------------------------------------------------------------
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1639.0M, totSessionCpu=0:01:02 **
[12/04 17:50:36     61s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 17:50:36     61s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:01.7/0:07:23.9 (0.1), mem = 2433.3M
[12/04 17:50:36     61s] GigaOpt running with 1 threads.
[12/04 17:50:36     61s] Info: 1 threads available for lower-level modules during optimization.
[12/04 17:50:36     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2433.3M
[12/04 17:50:36     61s] z: 2, totalTracks: 1
[12/04 17:50:36     61s] z: 4, totalTracks: 1
[12/04 17:50:36     61s] z: 6, totalTracks: 1
[12/04 17:50:36     61s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:36     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2433.3M
[12/04 17:50:36     61s] Core basic site is core_5040
[12/04 17:50:36     61s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2433.3M
[12/04 17:50:36     61s] Fast DP-INIT is on for default
[12/04 17:50:36     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:50:36     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:     Starting CMU at level 3, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2433.3M
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:36     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2433.3M
[12/04 17:50:36     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2433.3MB).
[12/04 17:50:36     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2433.3M
[12/04 17:50:36     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2433.3M
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:50:36     61s] Summary for sequential cells identification: 
[12/04 17:50:36     61s]   Identified SBFF number: 42
[12/04 17:50:36     61s]   Identified MBFF number: 0
[12/04 17:50:36     61s]   Identified SB Latch number: 0
[12/04 17:50:36     61s]   Identified MB Latch number: 0
[12/04 17:50:36     61s]   Not identified SBFF number: 10
[12/04 17:50:36     61s]   Not identified MBFF number: 0
[12/04 17:50:36     61s]   Not identified SB Latch number: 0
[12/04 17:50:36     61s]   Not identified MB Latch number: 0
[12/04 17:50:36     61s]   Number of sequential cells which are not FFs: 27
[12/04 17:50:36     61s]  Visiting view : av_func_mode_max
[12/04 17:50:36     61s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:50:36     61s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:50:36     61s]  Visiting view : av_func_mode_min
[12/04 17:50:36     61s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:50:36     61s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:50:36     61s] TLC MultiMap info (StdDelay):
[12/04 17:50:36     61s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:50:36     61s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:50:36     61s]  Setting StdDelay to: 53.6ps
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] Creating Lib Analyzer ...
[12/04 17:50:36     61s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:50:36     61s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:50:36     61s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:50:36     61s] 
[12/04 17:50:36     61s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:38     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:03 mem=2455.3M
[12/04 17:50:38     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:03 mem=2455.3M
[12/04 17:50:38     63s] Creating Lib Analyzer, finished. 
[12/04 17:50:38     63s] #optDebug: fT-S <1 2 3 1 0>
[12/04 17:50:38     63s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 17:50:38     63s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 17:50:38     63s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell XMD is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell XMC is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell PUI is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell PDIX is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell PDI is dont_touch but not dont_use
[12/04 17:50:38     63s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 17:50:38     63s] 	...
[12/04 17:50:38     63s] 	Reporting only the 20 first cells found...
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1647.1M, totSessionCpu=0:01:03 **
[12/04 17:50:38     63s] *** optDesign -preCTS ***
[12/04 17:50:38     63s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 17:50:38     63s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 17:50:38     63s] Hold Target Slack: user slack 0
[12/04 17:50:38     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2455.3M
[12/04 17:50:38     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2455.3M
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:50:38     63s] Deleting Lib Analyzer.
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] TimeStamp Deleting Cell Server End ...
[12/04 17:50:38     63s] Multi-VT timing optimization disabled based on library information.
[12/04 17:50:38     63s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:50:38     63s] Summary for sequential cells identification: 
[12/04 17:50:38     63s]   Identified SBFF number: 42
[12/04 17:50:38     63s]   Identified MBFF number: 0
[12/04 17:50:38     63s]   Identified SB Latch number: 0
[12/04 17:50:38     63s]   Identified MB Latch number: 0
[12/04 17:50:38     63s]   Not identified SBFF number: 10
[12/04 17:50:38     63s]   Not identified MBFF number: 0
[12/04 17:50:38     63s]   Not identified SB Latch number: 0
[12/04 17:50:38     63s]   Not identified MB Latch number: 0
[12/04 17:50:38     63s]   Number of sequential cells which are not FFs: 27
[12/04 17:50:38     63s]  Visiting view : av_func_mode_max
[12/04 17:50:38     63s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:50:38     63s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:50:38     63s]  Visiting view : av_func_mode_min
[12/04 17:50:38     63s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:50:38     63s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:50:38     63s] TLC MultiMap info (StdDelay):
[12/04 17:50:38     63s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:50:38     63s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:50:38     63s]  Setting StdDelay to: 53.6ps
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] TimeStamp Deleting Cell Server End ...
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] Creating Lib Analyzer ...
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:50:38     63s] Summary for sequential cells identification: 
[12/04 17:50:38     63s]   Identified SBFF number: 42
[12/04 17:50:38     63s]   Identified MBFF number: 0
[12/04 17:50:38     63s]   Identified SB Latch number: 0
[12/04 17:50:38     63s]   Identified MB Latch number: 0
[12/04 17:50:38     63s]   Not identified SBFF number: 10
[12/04 17:50:38     63s]   Not identified MBFF number: 0
[12/04 17:50:38     63s]   Not identified SB Latch number: 0
[12/04 17:50:38     63s]   Not identified MB Latch number: 0
[12/04 17:50:38     63s]   Number of sequential cells which are not FFs: 27
[12/04 17:50:38     63s]  Visiting view : av_func_mode_max
[12/04 17:50:38     63s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:50:38     63s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:50:38     63s]  Visiting view : av_func_mode_min
[12/04 17:50:38     63s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:50:38     63s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:50:38     63s] TLC MultiMap info (StdDelay):
[12/04 17:50:38     63s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:50:38     63s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:50:38     63s]  Setting StdDelay to: 53.6ps
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:50:38     63s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:50:38     63s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:50:38     63s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:50:38     63s] 
[12/04 17:50:38     63s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:39     64s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:05 mem=2455.3M
[12/04 17:50:39     64s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=2455.3M
[12/04 17:50:39     64s] Creating Lib Analyzer, finished. 
[12/04 17:50:39     64s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2455.3M
[12/04 17:50:39     64s] All LLGs are deleted
[12/04 17:50:39     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2455.3M
[12/04 17:50:39     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2455.3M
[12/04 17:50:39     64s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2455.3M
[12/04 17:50:39     64s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=2455.3M
[12/04 17:50:39     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=2455.3M
[12/04 17:50:39     64s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Import and model ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Create place DB ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Import place data ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read instances and placement ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Number of ignored instance 0
[12/04 17:50:39     64s] (I)       Number of inbound cells 124
[12/04 17:50:39     64s] (I)       Number of opened ILM blockages 0
[12/04 17:50:39     64s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 17:50:39     64s] (I)       numMoveCells=1494, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 17:50:39     64s] (I)       cell height: 5040, count: 1494
[12/04 17:50:39     64s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read nets ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Number of nets = 1595 ( 1 ignored )
[12/04 17:50:39     64s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Read rows... (mem=2455.3M)
[12/04 17:50:39     64s] (I)       Done Read rows (cpu=0.000s, mem=2455.3M)
[12/04 17:50:39     64s] (I)       Identified Clock instances: Flop 258, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 17:50:39     64s] (I)       Read module constraints... (mem=2455.3M)
[12/04 17:50:39     64s] (I)       Done Read module constraints (cpu=0.000s, mem=2455.3M)
[12/04 17:50:39     64s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Create route DB ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       == Non-default Options ==
[12/04 17:50:39     64s] (I)       Maximum routing layer                              : 6
[12/04 17:50:39     64s] (I)       Buffering-aware routing                            : true
[12/04 17:50:39     64s] (I)       Spread congestion away from blockages              : true
[12/04 17:50:39     64s] (I)       Number of threads                                  : 1
[12/04 17:50:39     64s] (I)       Overflow penalty cost                              : 10
[12/04 17:50:39     64s] (I)       Punch through distance                             : 9134.390000
[12/04 17:50:39     64s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:50:39     64s] (I)       Method to set GCell size                           : row
[12/04 17:50:39     64s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:50:39     64s] (I)       Started Import route data (1T) ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       ============== Pin Summary ==============
[12/04 17:50:39     64s] (I)       +-------+--------+---------+------------+
[12/04 17:50:39     64s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:50:39     64s] (I)       +-------+--------+---------+------------+
[12/04 17:50:39     64s] (I)       |     1 |   5706 |  100.00 |        Pin |
[12/04 17:50:39     64s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:50:39     64s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:50:39     64s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:50:39     64s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:50:39     64s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:50:39     64s] (I)       +-------+--------+---------+------------+
[12/04 17:50:39     64s] (I)       Use row-based GCell size
[12/04 17:50:39     64s] (I)       Use row-based GCell align
[12/04 17:50:39     64s] (I)       GCell unit size   : 5040
[12/04 17:50:39     64s] (I)       GCell multiplier  : 1
[12/04 17:50:39     64s] (I)       GCell row height  : 5040
[12/04 17:50:39     64s] (I)       Actual row height : 5040
[12/04 17:50:39     64s] (I)       GCell align ref   : 640460 641200
[12/04 17:50:39     64s] [NR-eGR] Track table information for default rule: 
[12/04 17:50:39     64s] [NR-eGR] metal1 has no routable track
[12/04 17:50:39     64s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:50:39     64s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:50:39     64s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:50:39     64s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:50:39     64s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:50:39     64s] (I)       =================== Default via ====================
[12/04 17:50:39     64s] (I)       +---+------------------+---------------------------+
[12/04 17:50:39     64s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:50:39     64s] (I)       +---+------------------+---------------------------+
[12/04 17:50:39     64s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:50:39     64s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:50:39     64s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:50:39     64s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:50:39     64s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:50:39     64s] (I)       +---+------------------+---------------------------+
[12/04 17:50:39     64s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read routing blockages ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read instance blockages ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read PG blockages ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] [NR-eGR] Read 19944 PG shapes
[12/04 17:50:39     64s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read boundary cut boxes ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:50:39     64s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:50:39     64s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:50:39     64s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:50:39     64s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:50:39     64s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read blackboxes ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:50:39     64s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read prerouted ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:50:39     64s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read unlegalized nets ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read nets ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 17:50:39     64s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Set up via pillars ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       early_global_route_priority property id does not exist.
[12/04 17:50:39     64s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Model blockages into capacity
[12/04 17:50:39     64s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:50:39     64s] (I)       Started Initialize 3D capacity ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:50:39     64s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:50:39     64s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:50:39     64s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:50:39     64s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:50:39     64s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       -- layer congestion ratio --
[12/04 17:50:39     64s] (I)       Layer 1 : 0.100000
[12/04 17:50:39     64s] (I)       Layer 2 : 0.700000
[12/04 17:50:39     64s] (I)       Layer 3 : 0.700000
[12/04 17:50:39     64s] (I)       Layer 4 : 0.700000
[12/04 17:50:39     64s] (I)       Layer 5 : 0.700000
[12/04 17:50:39     64s] (I)       Layer 6 : 0.700000
[12/04 17:50:39     64s] (I)       ----------------------------
[12/04 17:50:39     64s] (I)       Number of ignored nets                =      0
[12/04 17:50:39     64s] (I)       Number of connected nets              =      0
[12/04 17:50:39     64s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:50:39     64s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:50:39     64s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:50:39     64s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:50:39     64s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:50:39     64s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:50:39     64s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:50:39     64s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:50:39     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:50:39     64s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Read aux data ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Constructing bin map
[12/04 17:50:39     64s] (I)       Initialize bin information with width=10080 height=10080
[12/04 17:50:39     64s] (I)       Done constructing bin map
[12/04 17:50:39     64s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Others data preparation ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:50:39     64s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Started Create route kernel ( Curr Mem: 2455.30 MB )
[12/04 17:50:39     64s] (I)       Ndr track 0 does not exist
[12/04 17:50:39     64s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:50:39     64s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:50:39     64s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:50:39     64s] (I)       Site width          :   620  (dbu)
[12/04 17:50:39     64s] (I)       Row height          :  5040  (dbu)
[12/04 17:50:39     64s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:50:39     64s] (I)       GCell width         :  5040  (dbu)
[12/04 17:50:39     64s] (I)       GCell height        :  5040  (dbu)
[12/04 17:50:39     64s] (I)       Grid                :   435   435     6
[12/04 17:50:39     64s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:50:39     64s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:50:39     64s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:50:39     64s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:50:39     64s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:50:39     64s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:50:39     64s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:50:39     64s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:50:39     64s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:50:39     64s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:50:39     64s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:50:39     64s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:50:39     64s] (I)       --------------------------------------------------------
[12/04 17:50:39     64s] 
[12/04 17:50:39     64s] [NR-eGR] ============ Routing rule table ============
[12/04 17:50:39     64s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 17:50:39     64s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:50:39     64s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:50:39     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:39     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:39     64s] [NR-eGR] ========================================
[12/04 17:50:39     64s] [NR-eGR] 
[12/04 17:50:39     64s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:50:39     64s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:50:39     64s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:50:39     64s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:50:39     64s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:50:39     64s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:50:39     64s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Reset routing kernel
[12/04 17:50:39     64s] (I)       Started Global Routing ( Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Started Initialization ( Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       totalPins=5531  totalGlobalPin=5436 (98.28%)
[12/04 17:50:39     64s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Started Net group 1 ( Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Started Generate topology ( Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:50:39     64s] (I)       #blocked areas for congestion spreading : 34
[12/04 17:50:39     64s] [NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[12/04 17:50:39     64s] (I)       
[12/04 17:50:39     64s] (I)       ============  Phase 1a Route ============
[12/04 17:50:39     64s] (I)       Started Phase 1a ( Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Started Pattern routing (1T) ( Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:50:39     64s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Usage: 34545 = (17052 H, 17493 V) = (0.83% H, 0.83% V) = (8.594e+04um H, 8.816e+04um V)
[12/04 17:50:39     64s] (I)       Started Add via demand to 2D ( Curr Mem: 2465.77 MB )
[12/04 17:50:39     64s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       
[12/04 17:50:39     64s] (I)       ============  Phase 1b Route ============
[12/04 17:50:39     64s] (I)       Started Phase 1b ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Usage: 34545 = (17052 H, 17493 V) = (0.83% H, 0.83% V) = (8.594e+04um H, 8.816e+04um V)
[12/04 17:50:39     64s] (I)       Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.741068e+05um
[12/04 17:50:39     64s] (I)       Congestion metric : 0.01%H 0.02%V, 0.03%HV
[12/04 17:50:39     64s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:50:39     64s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       
[12/04 17:50:39     64s] (I)       ============  Phase 1c Route ============
[12/04 17:50:39     64s] (I)       Started Phase 1c ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Two level routing ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Level2 Grid: 87 x 87
[12/04 17:50:39     64s] (I)       Started Two Level Routing ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Usage: 34547 = (17052 H, 17495 V) = (0.83% H, 0.83% V) = (8.594e+04um H, 8.817e+04um V)
[12/04 17:50:39     64s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       
[12/04 17:50:39     64s] (I)       ============  Phase 1d Route ============
[12/04 17:50:39     64s] (I)       Started Phase 1d ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Detoured routing ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Usage: 34547 = (17052 H, 17495 V) = (0.83% H, 0.83% V) = (8.594e+04um H, 8.817e+04um V)
[12/04 17:50:39     64s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       
[12/04 17:50:39     64s] (I)       ============  Phase 1e Route ============
[12/04 17:50:39     64s] (I)       Started Phase 1e ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Route legalization ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Usage: 34547 = (17052 H, 17495 V) = (0.83% H, 0.83% V) = (8.594e+04um H, 8.817e+04um V)
[12/04 17:50:39     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.741169e+05um
[12/04 17:50:39     64s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       
[12/04 17:50:39     64s] (I)       ============  Phase 1l Route ============
[12/04 17:50:39     64s] (I)       Started Phase 1l ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Layer assignment (1T) ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Clean cong LA ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:50:39     64s] (I)       Layer  2:     697718     15145         5      799311      735368    (52.08%) 
[12/04 17:50:39     64s] (I)       Layer  3:     770395     15314         3      889875      809235    (52.37%) 
[12/04 17:50:39     64s] (I)       Layer  4:    1118589      4675         0      395778     1138901    (25.79%) 
[12/04 17:50:39     64s] (I)       Layer  5:    1290488      2020         0      398826     1300284    (23.47%) 
[12/04 17:50:39     64s] (I)       Layer  6:     290423        16         0       91492      292177    (23.85%) 
[12/04 17:50:39     64s] (I)       Total:       4167613     37170         8     2575282     4275965    (37.59%) 
[12/04 17:50:39     64s] (I)       
[12/04 17:50:39     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:50:39     64s] [NR-eGR]                        OverCon            
[12/04 17:50:39     64s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:50:39     64s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:50:39     64s] [NR-eGR] ----------------------------------------------
[12/04 17:50:39     64s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:39     64s] [NR-eGR]  metal2  (2)         5( 0.01%)   ( 0.01%) 
[12/04 17:50:39     64s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:50:39     64s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:39     64s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:39     64s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:39     64s] [NR-eGR] ----------------------------------------------
[12/04 17:50:39     64s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[12/04 17:50:39     64s] [NR-eGR] 
[12/04 17:50:39     64s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Export 3D cong map ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:50:39     64s] (I)       Started Export 2D cong map ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:50:39     64s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:50:39     64s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       ============= Track Assignment ============
[12/04 17:50:39     64s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Started Track Assignment (1T) ( Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:50:39     64s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:39     64s] (I)       Run Multi-thread track assignment
[12/04 17:50:40     64s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] (I)       Started Export ( Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] [NR-eGR] Started Export DB wires ( Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] [NR-eGR] Started Export all nets ( Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] [NR-eGR] Started Set wire vias ( Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:50:40     64s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[12/04 17:50:40     64s] [NR-eGR] metal2  (2V) length: 6.708513e+04um, number of vias: 8130
[12/04 17:50:40     64s] [NR-eGR] metal3  (3H) length: 7.682572e+04um, number of vias: 788
[12/04 17:50:40     64s] [NR-eGR] metal4  (4V) length: 2.327040e+04um, number of vias: 186
[12/04 17:50:40     64s] [NR-eGR] metal5  (5H) length: 1.017464e+04um, number of vias: 6
[12/04 17:50:40     64s] [NR-eGR] metal6  (6V) length: 8.120000e+01um, number of vias: 0
[12/04 17:50:40     64s] [NR-eGR] Total length: 1.774371e+05um, number of vias: 14641
[12/04 17:50:40     64s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:50:40     64s] [NR-eGR] Total eGR-routed clock nets wire length: 4.493370e+03um 
[12/04 17:50:40     64s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:50:40     64s] (I)       Started Update net boxes ( Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] (I)       Started Update timing ( Curr Mem: 2468.66 MB )
[12/04 17:50:40     64s] (I)       Finished Update timing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2459.15 MB )
[12/04 17:50:40     64s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2459.15 MB )
[12/04 17:50:40     64s] (I)       Started Postprocess design ( Curr Mem: 2459.15 MB )
[12/04 17:50:40     64s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2445.15 MB )
[12/04 17:50:40     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2445.15 MB )
[12/04 17:50:40     64s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=2443.1M
[12/04 17:50:40     64s] 
[12/04 17:50:40     64s] Trim Metal Layers:
[12/04 17:50:40     64s] LayerId::1 widthSet size::4
[12/04 17:50:40     64s] LayerId::2 widthSet size::4
[12/04 17:50:40     64s] LayerId::3 widthSet size::4
[12/04 17:50:40     64s] LayerId::4 widthSet size::4
[12/04 17:50:40     64s] LayerId::5 widthSet size::4
[12/04 17:50:40     64s] LayerId::6 widthSet size::2
[12/04 17:50:40     64s] Updating RC grid for preRoute extraction ...
[12/04 17:50:40     64s] eee: pegSigSF::1.070000
[12/04 17:50:40     64s] Initializing multi-corner capacitance tables ... 
[12/04 17:50:40     64s] Initializing multi-corner resistance tables ...
[12/04 17:50:40     65s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:50:40     65s] eee: l::2 avDens::0.053671 usedTrk::5417.407740 availTrk::100937.122760 sigTrk::5417.407740
[12/04 17:50:40     65s] eee: l::3 avDens::0.050033 usedTrk::5659.245635 availTrk::113110.402097 sigTrk::5659.245635
[12/04 17:50:40     65s] eee: l::4 avDens::0.023534 usedTrk::712.723413 availTrk::30284.346815 sigTrk::712.723413
[12/04 17:50:40     65s] eee: l::5 avDens::0.017380 usedTrk::210.877381 availTrk::12133.661710 sigTrk::210.877381
[12/04 17:50:40     65s] eee: l::6 avDens::0.039271 usedTrk::15.961905 availTrk::406.451613 sigTrk::15.961905
[12/04 17:50:40     65s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:40     65s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.238377 ; uaWl: 1.000000 ; uaWlH: 0.188947 ; aWlH: 0.000000 ; Pmax: 0.830900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:50:40     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=2443.1M
[12/04 17:50:40     65s] Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
[12/04 17:50:40     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:50:40     65s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:50:40     65s] PreRoute RC Extraction called for design CHIP.
[12/04 17:50:40     65s] RC Extraction called in multi-corner(1) mode.
[12/04 17:50:40     65s] RCMode: PreRoute
[12/04 17:50:40     65s]       RC Corner Indexes            0   
[12/04 17:50:40     65s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:50:40     65s] Resistance Scaling Factor    : 1.00000 
[12/04 17:50:40     65s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:50:40     65s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:50:40     65s] Shrink Factor                : 1.00000
[12/04 17:50:40     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:50:40     65s] Using capacitance table file ...
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] Trim Metal Layers:
[12/04 17:50:40     65s] LayerId::1 widthSet size::4
[12/04 17:50:40     65s] LayerId::2 widthSet size::4
[12/04 17:50:40     65s] LayerId::3 widthSet size::4
[12/04 17:50:40     65s] LayerId::4 widthSet size::4
[12/04 17:50:40     65s] LayerId::5 widthSet size::4
[12/04 17:50:40     65s] LayerId::6 widthSet size::2
[12/04 17:50:40     65s] Updating RC grid for preRoute extraction ...
[12/04 17:50:40     65s] eee: pegSigSF::1.070000
[12/04 17:50:40     65s] Initializing multi-corner capacitance tables ... 
[12/04 17:50:40     65s] Initializing multi-corner resistance tables ...
[12/04 17:50:40     65s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:50:40     65s] eee: l::2 avDens::0.053671 usedTrk::5417.407740 availTrk::100937.122760 sigTrk::5417.407740
[12/04 17:50:40     65s] eee: l::3 avDens::0.050033 usedTrk::5659.245635 availTrk::113110.402097 sigTrk::5659.245635
[12/04 17:50:40     65s] eee: l::4 avDens::0.023534 usedTrk::712.723413 availTrk::30284.346815 sigTrk::712.723413
[12/04 17:50:40     65s] eee: l::5 avDens::0.017380 usedTrk::210.877381 availTrk::12133.661710 sigTrk::210.877381
[12/04 17:50:40     65s] eee: l::6 avDens::0.039271 usedTrk::15.961905 availTrk::406.451613 sigTrk::15.961905
[12/04 17:50:40     65s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:40     65s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.238377 ; uaWl: 1.000000 ; uaWlH: 0.188947 ; aWlH: 0.000000 ; Pmax: 0.830900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:50:40     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2443.148M)
[12/04 17:50:40     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2443.1M
[12/04 17:50:40     65s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2443.1M
[12/04 17:50:40     65s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2443.1M
[12/04 17:50:40     65s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2443.1M
[12/04 17:50:40     65s] Fast DP-INIT is on for default
[12/04 17:50:40     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2443.1M
[12/04 17:50:40     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2443.1M
[12/04 17:50:40     65s] Starting delay calculation for Setup views
[12/04 17:50:40     65s] #################################################################################
[12/04 17:50:40     65s] # Design Stage: PreRoute
[12/04 17:50:40     65s] # Design Name: CHIP
[12/04 17:50:40     65s] # Design Mode: 90nm
[12/04 17:50:40     65s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:50:40     65s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:50:40     65s] # Signoff Settings: SI Off 
[12/04 17:50:40     65s] #################################################################################
[12/04 17:50:40     65s] Calculate delays in Single mode...
[12/04 17:50:40     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 2458.7M, InitMEM = 2458.7M)
[12/04 17:50:40     65s] Start delay calculation (fullDC) (1 T). (MEM=2458.69)
[12/04 17:50:40     65s] End AAE Lib Interpolated Model. (MEM=2458.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:50:40     65s] Total number of fetched objects 1612
[12/04 17:50:40     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:50:40     65s] End delay calculation. (MEM=2475.11 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:50:40     65s] End delay calculation (fullDC). (MEM=2475.11 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:50:40     65s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2475.1M) ***
[12/04 17:50:40     65s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:05 mem=2475.1M)
[12/04 17:50:40     65s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.911  |
|           TNS (ns):|-250.197 |
|    Violating Paths:|   239   |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.045   |      4 (4)       |
|   max_tran     |     3 (116)      |   -0.097   |     3 (116)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.506%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1661.3M, totSessionCpu=0:01:05 **
[12/04 17:50:40     65s] *** InitOpt #1 [finish] : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:01:05.5/0:07:27.7 (0.1), mem = 2447.4M
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] =============================================================================================
[12/04 17:50:40     65s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/04 17:50:40     65s] =============================================================================================
[12/04 17:50:40     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:50:40     65s] ---------------------------------------------------------------------------------------------
[12/04 17:50:40     65s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:40     65s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   7.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:50:40     65s] [ ExtractRC              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:50:40     65s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:50:40     65s] [ FullDelayCalc          ]      1   0:00:00.3  (   9.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:50:40     65s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:50:40     65s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:40     65s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:50:40     65s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:40     65s] [ LibAnalyzerInit        ]      2   0:00:02.8  (  75.8 % )     0:00:02.8 /  0:00:02.9    1.0
[12/04 17:50:40     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:40     65s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:40     65s] [ MISC                   ]          0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:50:40     65s] ---------------------------------------------------------------------------------------------
[12/04 17:50:40     65s]  InitOpt #1 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.7    1.0
[12/04 17:50:40     65s] ---------------------------------------------------------------------------------------------
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 17:50:40     65s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:50:40     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=2447.4M
[12/04 17:50:40     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2447.4M
[12/04 17:50:40     65s] z: 2, totalTracks: 1
[12/04 17:50:40     65s] z: 4, totalTracks: 1
[12/04 17:50:40     65s] z: 6, totalTracks: 1
[12/04 17:50:40     65s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:40     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF:     Starting CMU at level 3, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2447.4M
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:40     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2447.4M
[12/04 17:50:40     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2447.4MB).
[12/04 17:50:40     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2447.4M
[12/04 17:50:40     65s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 17:50:40     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=2447.4M
[12/04 17:50:40     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2447.4M
[12/04 17:50:40     65s] TotalInstCnt at PhyDesignMc Destruction: 1,494
[12/04 17:50:40     65s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:50:40     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=2447.4M
[12/04 17:50:40     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2447.4M
[12/04 17:50:40     65s] z: 2, totalTracks: 1
[12/04 17:50:40     65s] z: 4, totalTracks: 1
[12/04 17:50:40     65s] z: 6, totalTracks: 1
[12/04 17:50:40     65s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:40     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF:     Starting CMU at level 3, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2447.4M
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:40     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2447.4M
[12/04 17:50:40     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2447.4MB).
[12/04 17:50:40     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2447.4M
[12/04 17:50:40     65s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 17:50:40     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=2447.4M
[12/04 17:50:40     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2447.4M
[12/04 17:50:40     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2447.4M
[12/04 17:50:40     65s] TotalInstCnt at PhyDesignMc Destruction: 1,494
[12/04 17:50:40     65s] *** Starting optimizing excluded clock nets MEM= 2447.4M) ***
[12/04 17:50:40     65s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2447.4M) ***
[12/04 17:50:40     65s] The useful skew maximum allowed delay is: 0.3
[12/04 17:50:40     65s] Deleting Lib Analyzer.
[12/04 17:50:40     65s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:01:05.6/0:07:27.8 (0.1), mem = 2448.4M
[12/04 17:50:40     65s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:50:40     65s] Info: 87 io nets excluded
[12/04 17:50:40     65s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:50:40     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=2448.4M
[12/04 17:50:40     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=2448.4M
[12/04 17:50:40     65s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:50:40     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.1
[12/04 17:50:40     65s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:50:40     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=2448.4M
[12/04 17:50:40     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2448.4M
[12/04 17:50:40     65s] z: 2, totalTracks: 1
[12/04 17:50:40     65s] z: 4, totalTracks: 1
[12/04 17:50:40     65s] z: 6, totalTracks: 1
[12/04 17:50:40     65s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:40     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2448.4M
[12/04 17:50:40     65s] OPERPROF:     Starting CMU at level 3, MEM:2448.4M
[12/04 17:50:40     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2448.4M
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:40     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2448.4M
[12/04 17:50:40     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2448.4M
[12/04 17:50:40     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2448.4M
[12/04 17:50:40     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2448.4MB).
[12/04 17:50:40     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2448.4M
[12/04 17:50:40     65s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 17:50:40     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=2448.4M
[12/04 17:50:40     65s] ### Creating TopoMgr, started
[12/04 17:50:40     65s] ### Creating TopoMgr, finished
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] Footprint cell information for calculating maxBufDist
[12/04 17:50:40     65s] *info: There are 14 candidate Buffer cells
[12/04 17:50:40     65s] *info: There are 14 candidate Inverter cells
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] #optDebug: Start CG creation (mem=2448.4M)
[12/04 17:50:40     65s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 17:50:40     65s] (cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s]  ...processing cgPrt (cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s]  ...processing cgEgp (cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s]  ...processing cgPbk (cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s]  ...processing cgNrb(cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s]  ...processing cgObs (cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s]  ...processing cgCon (cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s]  ...processing cgPdm (cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2553.1M)
[12/04 17:50:40     65s] ### Creating RouteCongInterface, started
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] Creating Lib Analyzer ...
[12/04 17:50:40     65s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:50:40     65s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:50:40     65s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:50:40     65s] 
[12/04 17:50:40     65s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:42     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=2569.1M
[12/04 17:50:42     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=2569.1M
[12/04 17:50:42     67s] Creating Lib Analyzer, finished. 
[12/04 17:50:42     67s] 
[12/04 17:50:42     67s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:50:42     67s] 
[12/04 17:50:42     67s] #optDebug: {0, 1.000}
[12/04 17:50:42     67s] ### Creating RouteCongInterface, finished
[12/04 17:50:42     67s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2588.2M
[12/04 17:50:42     67s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2588.2M
[12/04 17:50:42     67s] 
[12/04 17:50:42     67s] Netlist preparation processing... 
[12/04 17:50:42     67s] Removed 2 instances
[12/04 17:50:42     67s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 17:50:42     67s] *info: Marking 0 isolation instances dont touch
[12/04 17:50:42     67s] *info: Marking 0 level shifter instances dont touch
[12/04 17:50:42     67s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2569.1M
[12/04 17:50:42     67s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2520.1M
[12/04 17:50:42     67s] TotalInstCnt at PhyDesignMc Destruction: 1,492
[12/04 17:50:42     67s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.1
[12/04 17:50:42     67s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.0/0:00:01.9 (1.0), totSession cpu/real = 0:01:07.5/0:07:29.7 (0.2), mem = 2520.1M
[12/04 17:50:42     67s] 
[12/04 17:50:42     67s] =============================================================================================
[12/04 17:50:42     67s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/04 17:50:42     67s] =============================================================================================
[12/04 17:50:42     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:50:42     67s] ---------------------------------------------------------------------------------------------
[12/04 17:50:42     67s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  67.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:50:42     67s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:42     67s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:50:42     67s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:01.3 /  0:00:01.4    1.0
[12/04 17:50:42     67s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  14.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:50:42     67s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:50:42     67s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 17:50:42     67s] [ MISC                   ]          0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:50:42     67s] ---------------------------------------------------------------------------------------------
[12/04 17:50:42     67s]  SimplifyNetlist #1 TOTAL           0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.0    1.0
[12/04 17:50:42     67s] ---------------------------------------------------------------------------------------------
[12/04 17:50:42     67s] 
[12/04 17:50:42     67s] Deleting Lib Analyzer.
[12/04 17:50:42     67s] Begin: GigaOpt high fanout net optimization
[12/04 17:50:42     67s] GigaOpt HFN: use maxLocalDensity 1.2
[12/04 17:50:42     67s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:50:42     67s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:07.6/0:07:29.8 (0.2), mem = 2520.1M
[12/04 17:50:42     67s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:50:42     67s] Info: 87 io nets excluded
[12/04 17:50:42     67s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:50:42     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.2
[12/04 17:50:42     67s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:50:42     67s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=2520.1M
[12/04 17:50:42     67s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:50:42     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:2520.1M
[12/04 17:50:42     67s] z: 2, totalTracks: 1
[12/04 17:50:42     67s] z: 4, totalTracks: 1
[12/04 17:50:42     67s] z: 6, totalTracks: 1
[12/04 17:50:42     67s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:42     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2520.1M
[12/04 17:50:42     67s] OPERPROF:     Starting CMU at level 3, MEM:2520.1M
[12/04 17:50:42     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2520.1M
[12/04 17:50:42     67s] 
[12/04 17:50:42     67s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:42     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2520.1M
[12/04 17:50:42     67s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2520.1M
[12/04 17:50:42     67s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2520.1M
[12/04 17:50:42     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2520.1MB).
[12/04 17:50:42     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2520.1M
[12/04 17:50:42     67s] TotalInstCnt at PhyDesignMc Initialization: 1,492
[12/04 17:50:42     67s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=2520.1M
[12/04 17:50:42     67s] ### Creating RouteCongInterface, started
[12/04 17:50:42     67s] 
[12/04 17:50:42     67s] Creating Lib Analyzer ...
[12/04 17:50:42     67s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:50:42     67s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:50:42     67s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:50:42     67s] 
[12/04 17:50:42     67s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:43     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=2520.1M
[12/04 17:50:43     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=2520.1M
[12/04 17:50:43     68s] Creating Lib Analyzer, finished. 
[12/04 17:50:44     68s] 
[12/04 17:50:44     68s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:50:44     68s] 
[12/04 17:50:44     68s] #optDebug: {0, 1.000}
[12/04 17:50:44     68s] ### Creating RouteCongInterface, finished
[12/04 17:50:44     68s] {MG  {5 0 47.1 0.880153} }
[12/04 17:50:44     69s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:50:44     69s] Total-nets :: 1594, Stn-nets :: 91, ratio :: 5.70891 %
[12/04 17:50:44     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2520.1M
[12/04 17:50:44     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2520.1M
[12/04 17:50:44     69s] TotalInstCnt at PhyDesignMc Destruction: 1,492
[12/04 17:50:44     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.2
[12/04 17:50:44     69s] *** DrvOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:09.2/0:07:31.3 (0.2), mem = 2520.1M
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] =============================================================================================
[12/04 17:50:44     69s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/04 17:50:44     69s] =============================================================================================
[12/04 17:50:44     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:50:44     69s] ---------------------------------------------------------------------------------------------
[12/04 17:50:44     69s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  84.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:50:44     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:50:44     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:01.4 /  0:00:01.3    1.0
[12/04 17:50:44     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ MISC                   ]          0:00:00.2  (  12.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:50:44     69s] ---------------------------------------------------------------------------------------------
[12/04 17:50:44     69s]  DrvOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:50:44     69s] ---------------------------------------------------------------------------------------------
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/04 17:50:44     69s] End: GigaOpt high fanout net optimization
[12/04 17:50:44     69s] Begin: GigaOpt DRV Optimization
[12/04 17:50:44     69s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:50:44     69s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:01:09.2/0:07:31.3 (0.2), mem = 2520.1M
[12/04 17:50:44     69s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:50:44     69s] Info: 87 io nets excluded
[12/04 17:50:44     69s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:50:44     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.3
[12/04 17:50:44     69s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:50:44     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=2520.1M
[12/04 17:50:44     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:50:44     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2520.1M
[12/04 17:50:44     69s] z: 2, totalTracks: 1
[12/04 17:50:44     69s] z: 4, totalTracks: 1
[12/04 17:50:44     69s] z: 6, totalTracks: 1
[12/04 17:50:44     69s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:44     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2520.1M
[12/04 17:50:44     69s] OPERPROF:     Starting CMU at level 3, MEM:2520.1M
[12/04 17:50:44     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2520.1M
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:44     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2520.1M
[12/04 17:50:44     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2520.1M
[12/04 17:50:44     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2520.1M
[12/04 17:50:44     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2520.1MB).
[12/04 17:50:44     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2520.1M
[12/04 17:50:44     69s] TotalInstCnt at PhyDesignMc Initialization: 1,492
[12/04 17:50:44     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=2520.1M
[12/04 17:50:44     69s] ### Creating RouteCongInterface, started
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] #optDebug: {0, 1.000}
[12/04 17:50:44     69s] ### Creating RouteCongInterface, finished
[12/04 17:50:44     69s] {MG  {5 0 47.1 0.880153} }
[12/04 17:50:44     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2539.2M
[12/04 17:50:44     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2539.2M
[12/04 17:50:44     69s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:50:44     69s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:50:44     69s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:50:44     69s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:50:44     69s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:50:44     69s] Info: violation cost 54.713440 (cap = 4.048580, tran = 50.664856, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:50:44     69s] |    24|   265|    -0.71|    26|    26|    -0.13|     0|     0|     0|     0|    -1.91|  -247.93|       0|       0|       0|  5.50%|          |         |
[12/04 17:50:44     69s] Info: violation cost 0.974001 (cap = 0.394658, tran = 0.579342, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:50:44     69s] |     5|    10|    -0.24|     5|     5|    -0.01|     0|     0|     0|     0|    -2.23|  -133.99|      20|       0|       6|  5.54%| 0:00:00.0|  2590.4M|
[12/04 17:50:44     69s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:50:44     69s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.19|  -130.51|       0|       0|       5|  5.54%| 0:00:00.0|  2590.4M|
[12/04 17:50:44     69s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:50:44     69s] Bottom Preferred Layer:
[12/04 17:50:44     69s]     None
[12/04 17:50:44     69s] Via Pillar Rule:
[12/04 17:50:44     69s]     None
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2590.4M) ***
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] Total-nets :: 1614, Stn-nets :: 119, ratio :: 7.37299 %
[12/04 17:50:44     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2571.3M
[12/04 17:50:44     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2530.3M
[12/04 17:50:44     69s] TotalInstCnt at PhyDesignMc Destruction: 1,512
[12/04 17:50:44     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.3
[12/04 17:50:44     69s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:09.7/0:07:31.9 (0.2), mem = 2530.3M
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] =============================================================================================
[12/04 17:50:44     69s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/04 17:50:44     69s] =============================================================================================
[12/04 17:50:44     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:50:44     69s] ---------------------------------------------------------------------------------------------
[12/04 17:50:44     69s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:50:44     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:50:44     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 17:50:44     69s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ OptEval                ]      3   0:00:00.1  (  17.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:50:44     69s] [ OptCommit              ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:50:44     69s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:50:44     69s] [ IncrDelayCalc          ]     11   0:00:00.1  (  16.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:50:44     69s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:44     69s] [ MISC                   ]          0:00:00.2  (  45.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:50:44     69s] ---------------------------------------------------------------------------------------------
[12/04 17:50:44     69s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:50:44     69s] ---------------------------------------------------------------------------------------------
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] End: GigaOpt DRV Optimization
[12/04 17:50:44     69s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:50:44     69s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1727.4M, totSessionCpu=0:01:10 **
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] Active setup views:
[12/04 17:50:44     69s]  av_func_mode_max
[12/04 17:50:44     69s]   Dominating endpoints: 0
[12/04 17:50:44     69s]   Dominating TNS: -0.000
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:50:44     69s] Deleting Lib Analyzer.
[12/04 17:50:44     69s] Begin: GigaOpt Global Optimization
[12/04 17:50:44     69s] *info: use new DP (enabled)
[12/04 17:50:44     69s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 17:50:44     69s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:50:44     69s] Info: 87 io nets excluded
[12/04 17:50:44     69s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:50:44     69s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:09.7/0:07:31.9 (0.2), mem = 2530.3M
[12/04 17:50:44     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.4
[12/04 17:50:44     69s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:50:44     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=2530.3M
[12/04 17:50:44     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:50:44     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2530.3M
[12/04 17:50:44     69s] z: 2, totalTracks: 1
[12/04 17:50:44     69s] z: 4, totalTracks: 1
[12/04 17:50:44     69s] z: 6, totalTracks: 1
[12/04 17:50:44     69s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:44     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2530.3M
[12/04 17:50:44     69s] OPERPROF:     Starting CMU at level 3, MEM:2530.3M
[12/04 17:50:44     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2530.3M
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:44     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2530.3M
[12/04 17:50:44     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2530.3M
[12/04 17:50:44     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2530.3M
[12/04 17:50:44     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2530.3MB).
[12/04 17:50:44     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2530.3M
[12/04 17:50:44     69s] TotalInstCnt at PhyDesignMc Initialization: 1,512
[12/04 17:50:44     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=2530.3M
[12/04 17:50:44     69s] ### Creating RouteCongInterface, started
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] Creating Lib Analyzer ...
[12/04 17:50:44     69s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:50:44     69s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:50:44     69s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:50:44     69s] 
[12/04 17:50:44     69s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:46     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=2530.3M
[12/04 17:50:46     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=2530.3M
[12/04 17:50:46     71s] Creating Lib Analyzer, finished. 
[12/04 17:50:46     71s] 
[12/04 17:50:46     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:50:46     71s] 
[12/04 17:50:46     71s] #optDebug: {0, 1.000}
[12/04 17:50:46     71s] ### Creating RouteCongInterface, finished
[12/04 17:50:46     71s] {MG  {5 0 47.1 0.880153} }
[12/04 17:50:46     71s] *info: 87 io nets excluded
[12/04 17:50:46     71s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:50:46     71s] *info: 2 clock nets excluded
[12/04 17:50:46     71s] *info: 3 no-driver nets excluded.
[12/04 17:50:46     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2549.4M
[12/04 17:50:46     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2549.4M
[12/04 17:50:46     71s] ** GigaOpt Global Opt WNS Slack -2.186  TNS Slack -130.509 
[12/04 17:50:46     71s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:50:46     71s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:50:46     71s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:50:46     71s] |  -2.186|-130.509|    5.54%|   0:00:00.0| 2549.4M|av_func_mode_max|  default| tetris[48]                          |
[12/04 17:50:46     71s] |  -1.659|-114.366|    5.56%|   0:00:00.0| 2602.6M|av_func_mode_max|  default| tetris[69]                          |
[12/04 17:50:46     71s] |  -1.034| -81.965|    5.70%|   0:00:00.0| 2602.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:46     71s] |  -1.034| -81.965|    5.70%|   0:00:00.0| 2602.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -75.276|    5.76%|   0:00:01.0| 2602.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -74.593|    5.76%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -74.593|    5.76%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -74.593|    5.76%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -74.339|    5.76%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -74.274|    5.77%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -74.274|    5.77%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -74.274|    5.77%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -73.227|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -73.194|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -73.194|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -73.194|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -73.144|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -73.144|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -73.144|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:47     72s] |  -0.923| -73.144|    5.78%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:50:48     72s] |  -0.915| -72.289|    5.80%|   0:00:00.0| 2605.1M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:50:48     73s] |  -0.915| -71.252|    5.83%|   0:00:01.0| 2609.6M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:50:48     73s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:50:48     73s] 
[12/04 17:50:48     73s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2609.6M) ***
[12/04 17:50:48     73s] 
[12/04 17:50:48     73s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2609.6M) ***
[12/04 17:50:48     73s] Bottom Preferred Layer:
[12/04 17:50:48     73s]     None
[12/04 17:50:48     73s] Via Pillar Rule:
[12/04 17:50:48     73s]     None
[12/04 17:50:48     73s] ** GigaOpt Global Opt End WNS Slack -0.915  TNS Slack -71.252 
[12/04 17:50:48     73s] Total-nets :: 1676, Stn-nets :: 119, ratio :: 7.10024 %
[12/04 17:50:48     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2590.6M
[12/04 17:50:48     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2544.6M
[12/04 17:50:48     73s] TotalInstCnt at PhyDesignMc Destruction: 1,574
[12/04 17:50:48     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.4
[12/04 17:50:48     73s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:13.2/0:07:35.4 (0.2), mem = 2544.6M
[12/04 17:50:48     73s] 
[12/04 17:50:48     73s] =============================================================================================
[12/04 17:50:48     73s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/04 17:50:48     73s] =============================================================================================
[12/04 17:50:48     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:50:48     73s] ---------------------------------------------------------------------------------------------
[12/04 17:50:48     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:48     73s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  37.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:50:48     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:48     73s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:50:48     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:50:48     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:48     73s] [ TransformInit          ]      1   0:00:00.3  (   8.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:50:48     73s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.5 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:50:48     73s] [ OptGetWeight           ]     21   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:50:48     73s] [ OptEval                ]     21   0:00:01.2  (  34.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/04 17:50:48     73s] [ OptCommit              ]     21   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:50:48     73s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:50:48     73s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:50:48     73s] [ IncrDelayCalc          ]     47   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:50:48     73s] [ SetupOptGetWorkingSet  ]     21   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.4
[12/04 17:50:48     73s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:50:48     73s] [ SetupOptSlackGraph     ]     21   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:50:48     73s] [ MISC                   ]          0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:50:48     73s] ---------------------------------------------------------------------------------------------
[12/04 17:50:48     73s]  GlobalOpt #1 TOTAL                 0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[12/04 17:50:48     73s] ---------------------------------------------------------------------------------------------
[12/04 17:50:48     73s] 
[12/04 17:50:48     73s] End: GigaOpt Global Optimization
[12/04 17:50:48     73s] *** Timing NOT met, worst failing slack is -0.915
[12/04 17:50:48     73s] *** Check timing (0:00:00.0)
[12/04 17:50:48     73s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:50:48     73s] Deleting Lib Analyzer.
[12/04 17:50:48     73s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 17:50:48     73s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:50:48     73s] Info: 87 io nets excluded
[12/04 17:50:48     73s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:50:48     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2544.6M
[12/04 17:50:48     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2544.6M
[12/04 17:50:48     73s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:50:48     73s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:50:48     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2563.6M
[12/04 17:50:48     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2563.6M
[12/04 17:50:48     73s] z: 2, totalTracks: 1
[12/04 17:50:48     73s] z: 4, totalTracks: 1
[12/04 17:50:48     73s] z: 6, totalTracks: 1
[12/04 17:50:48     73s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:50:48     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2563.6M
[12/04 17:50:48     73s] OPERPROF:     Starting CMU at level 3, MEM:2563.6M
[12/04 17:50:48     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2563.6M
[12/04 17:50:48     73s] 
[12/04 17:50:48     73s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:50:48     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2563.6M
[12/04 17:50:48     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2563.6M
[12/04 17:50:48     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2563.6M
[12/04 17:50:48     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2563.6MB).
[12/04 17:50:48     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2563.6M
[12/04 17:50:48     73s] TotalInstCnt at PhyDesignMc Initialization: 1,574
[12/04 17:50:48     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2563.6M
[12/04 17:50:48     73s] Begin: Area Reclaim Optimization
[12/04 17:50:48     73s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:01:13.3/0:07:35.4 (0.2), mem = 2563.6M
[12/04 17:50:48     73s] 
[12/04 17:50:48     73s] Creating Lib Analyzer ...
[12/04 17:50:48     73s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:50:48     73s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:50:48     73s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:50:48     73s] 
[12/04 17:50:48     73s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:50:49     74s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:15 mem=2565.6M
[12/04 17:50:49     74s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:15 mem=2565.6M
[12/04 17:50:49     74s] Creating Lib Analyzer, finished. 
[12/04 17:50:49     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.5
[12/04 17:50:49     74s] ### Creating RouteCongInterface, started
[12/04 17:50:49     74s] 
[12/04 17:50:49     74s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:50:49     74s] 
[12/04 17:50:49     74s] #optDebug: {0, 1.000}
[12/04 17:50:49     74s] ### Creating RouteCongInterface, finished
[12/04 17:50:49     74s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2565.6M
[12/04 17:50:49     74s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2565.6M
[12/04 17:50:49     74s] Reclaim Optimization WNS Slack -0.915  TNS Slack -71.252 Density 5.83
[12/04 17:50:49     74s] +---------+---------+--------+--------+------------+--------+
[12/04 17:50:49     74s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:50:49     74s] +---------+---------+--------+--------+------------+--------+
[12/04 17:50:49     74s] |    5.83%|        -|  -0.915| -71.252|   0:00:00.0| 2565.6M|
[12/04 17:50:50     74s] |    5.83%|        0|  -0.915| -71.252|   0:00:01.0| 2584.7M|
[12/04 17:50:50     74s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:50:50     74s] |    5.83%|        0|  -0.915| -71.252|   0:00:00.0| 2584.7M|
[12/04 17:50:50     75s] |    5.75%|       33|  -0.915| -71.105|   0:00:00.0| 2603.8M|
[12/04 17:50:51     75s] |    5.54%|      137|  -0.915| -70.971|   0:00:01.0| 2630.9M|
[12/04 17:50:51     76s] |    5.52%|       16|  -0.915| -70.971|   0:00:00.0| 2630.9M|
[12/04 17:50:51     76s] |    5.52%|        3|  -0.915| -70.971|   0:00:00.0| 2630.9M|
[12/04 17:50:51     76s] |    5.52%|        0|  -0.915| -70.971|   0:00:00.0| 2630.9M|
[12/04 17:50:51     76s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:50:51     76s] |    5.52%|        0|  -0.915| -70.971|   0:00:00.0| 2630.9M|
[12/04 17:50:51     76s] +---------+---------+--------+--------+------------+--------+
[12/04 17:50:51     76s] Reclaim Optimization End WNS Slack -0.915  TNS Slack -70.971 Density 5.52
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] ** Summary: Restruct = 0 Buffer Deletion = 30 Declone = 3 Resize = 150 **
[12/04 17:50:51     76s] --------------------------------------------------------------
[12/04 17:50:51     76s] |                                   | Total     | Sequential |
[12/04 17:50:51     76s] --------------------------------------------------------------
[12/04 17:50:51     76s] | Num insts resized                 |     138  |       6    |
[12/04 17:50:51     76s] | Num insts undone                  |       5  |       0    |
[12/04 17:50:51     76s] | Num insts Downsized               |     138  |       6    |
[12/04 17:50:51     76s] | Num insts Samesized               |       0  |       0    |
[12/04 17:50:51     76s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:50:51     76s] | Num multiple commits+uncommits    |      14  |       -    |
[12/04 17:50:51     76s] --------------------------------------------------------------
[12/04 17:50:51     76s] Bottom Preferred Layer:
[12/04 17:50:51     76s]     None
[12/04 17:50:51     76s] Via Pillar Rule:
[12/04 17:50:51     76s]     None
[12/04 17:50:51     76s] End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
[12/04 17:50:51     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.5
[12/04 17:50:51     76s] *** AreaOpt #1 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:01:16.2/0:07:38.3 (0.2), mem = 2630.9M
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] =============================================================================================
[12/04 17:50:51     76s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/04 17:50:51     76s] =============================================================================================
[12/04 17:50:51     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:50:51     76s] ---------------------------------------------------------------------------------------------
[12/04 17:50:51     76s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:51     76s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  46.5 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:50:51     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:51     76s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:50:51     76s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:51     76s] [ OptSingleIteration     ]      8   0:00:00.0  (   1.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:50:51     76s] [ OptGetWeight           ]    154   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:50:51     76s] [ OptEval                ]    154   0:00:00.5  (  16.1 % )     0:00:00.5 /  0:00:00.4    0.9
[12/04 17:50:51     76s] [ OptCommit              ]    154   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:50:51     76s] [ IncrTimingUpdate       ]     48   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    0.8
[12/04 17:50:51     76s] [ PostCommitDelayUpdate  ]    158   0:00:00.1  (   2.4 % )     0:00:00.6 /  0:00:00.6    1.1
[12/04 17:50:51     76s] [ IncrDelayCalc          ]    222   0:00:00.5  (  17.5 % )     0:00:00.5 /  0:00:00.6    1.1
[12/04 17:50:51     76s] [ MISC                   ]          0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:50:51     76s] ---------------------------------------------------------------------------------------------
[12/04 17:50:51     76s]  AreaOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/04 17:50:51     76s] ---------------------------------------------------------------------------------------------
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] Executing incremental physical updates
[12/04 17:50:51     76s] Executing incremental physical updates
[12/04 17:50:51     76s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2611.8M
[12/04 17:50:51     76s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2554.8M
[12/04 17:50:51     76s] TotalInstCnt at PhyDesignMc Destruction: 1,541
[12/04 17:50:51     76s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2554.80M, totSessionCpu=0:01:16).
[12/04 17:50:51     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2554.8M
[12/04 17:50:51     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2554.8M
[12/04 17:50:51     76s] **INFO: Flow update: Design is easy to close.
[12/04 17:50:51     76s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:16.2/0:07:38.4 (0.2), mem = 2554.8M
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] *** Start incrementalPlace ***
[12/04 17:50:51     76s] User Input Parameters:
[12/04 17:50:51     76s] - Congestion Driven    : On
[12/04 17:50:51     76s] - Timing Driven        : On
[12/04 17:50:51     76s] - Area-Violation Based : On
[12/04 17:50:51     76s] - Start Rollback Level : -5
[12/04 17:50:51     76s] - Legalized            : On
[12/04 17:50:51     76s] - Window Based         : Off
[12/04 17:50:51     76s] - eDen incr mode       : Off
[12/04 17:50:51     76s] - Small incr mode      : Off
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] no activity file in design. spp won't run.
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:50:51     76s] Deleting Lib Analyzer.
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] TimeStamp Deleting Cell Server End ...
[12/04 17:50:51     76s] Effort level <high> specified for reg2reg path_group
[12/04 17:50:51     76s] No Views given, use default active views for adaptive view pruning
[12/04 17:50:51     76s] SKP will enable view:
[12/04 17:50:51     76s]   av_func_mode_max
[12/04 17:50:51     76s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2554.8M
[12/04 17:50:51     76s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.021, MEM:2554.8M
[12/04 17:50:51     76s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2554.8M
[12/04 17:50:51     76s] Starting Early Global Route congestion estimation: mem = 2554.8M
[12/04 17:50:51     76s] (I)       Started Import and model ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Create place DB ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Import place data ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read instances and placement ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read nets ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Create route DB ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       == Non-default Options ==
[12/04 17:50:51     76s] (I)       Maximum routing layer                              : 6
[12/04 17:50:51     76s] (I)       Number of threads                                  : 1
[12/04 17:50:51     76s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:50:51     76s] (I)       Method to set GCell size                           : row
[12/04 17:50:51     76s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:50:51     76s] (I)       Started Import route data (1T) ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       ============== Pin Summary ==============
[12/04 17:50:51     76s] (I)       +-------+--------+---------+------------+
[12/04 17:50:51     76s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:50:51     76s] (I)       +-------+--------+---------+------------+
[12/04 17:50:51     76s] (I)       |     1 |   5797 |  100.00 |        Pin |
[12/04 17:50:51     76s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:50:51     76s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:50:51     76s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:50:51     76s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:50:51     76s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:50:51     76s] (I)       +-------+--------+---------+------------+
[12/04 17:50:51     76s] (I)       Use row-based GCell size
[12/04 17:50:51     76s] (I)       Use row-based GCell align
[12/04 17:50:51     76s] (I)       GCell unit size   : 5040
[12/04 17:50:51     76s] (I)       GCell multiplier  : 1
[12/04 17:50:51     76s] (I)       GCell row height  : 5040
[12/04 17:50:51     76s] (I)       Actual row height : 5040
[12/04 17:50:51     76s] (I)       GCell align ref   : 640460 641200
[12/04 17:50:51     76s] [NR-eGR] Track table information for default rule: 
[12/04 17:50:51     76s] [NR-eGR] metal1 has no routable track
[12/04 17:50:51     76s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:50:51     76s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:50:51     76s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:50:51     76s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:50:51     76s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:50:51     76s] (I)       =================== Default via ====================
[12/04 17:50:51     76s] (I)       +---+------------------+---------------------------+
[12/04 17:50:51     76s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:50:51     76s] (I)       +---+------------------+---------------------------+
[12/04 17:50:51     76s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:50:51     76s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:50:51     76s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:50:51     76s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:50:51     76s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:50:51     76s] (I)       +---+------------------+---------------------------+
[12/04 17:50:51     76s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read routing blockages ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read instance blockages ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read PG blockages ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] [NR-eGR] Read 19944 PG shapes
[12/04 17:50:51     76s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read boundary cut boxes ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:50:51     76s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:50:51     76s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:50:51     76s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:50:51     76s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:50:51     76s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read blackboxes ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:50:51     76s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read prerouted ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:50:51     76s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read unlegalized nets ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read nets ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] [NR-eGR] Read numTotalNets=1643  numIgnoredNets=0
[12/04 17:50:51     76s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Set up via pillars ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       early_global_route_priority property id does not exist.
[12/04 17:50:51     76s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Model blockages into capacity
[12/04 17:50:51     76s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:50:51     76s] (I)       Started Initialize 3D capacity ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:50:51     76s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:50:51     76s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:50:51     76s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:50:51     76s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:50:51     76s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       -- layer congestion ratio --
[12/04 17:50:51     76s] (I)       Layer 1 : 0.100000
[12/04 17:50:51     76s] (I)       Layer 2 : 0.700000
[12/04 17:50:51     76s] (I)       Layer 3 : 0.700000
[12/04 17:50:51     76s] (I)       Layer 4 : 0.700000
[12/04 17:50:51     76s] (I)       Layer 5 : 0.700000
[12/04 17:50:51     76s] (I)       Layer 6 : 0.700000
[12/04 17:50:51     76s] (I)       ----------------------------
[12/04 17:50:51     76s] (I)       Number of ignored nets                =      0
[12/04 17:50:51     76s] (I)       Number of connected nets              =      0
[12/04 17:50:51     76s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:50:51     76s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:50:51     76s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:50:51     76s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:50:51     76s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:50:51     76s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:50:51     76s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:50:51     76s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:50:51     76s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:50:51     76s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Read aux data ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Others data preparation ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:50:51     76s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Started Create route kernel ( Curr Mem: 2554.80 MB )
[12/04 17:50:51     76s] (I)       Ndr track 0 does not exist
[12/04 17:50:51     76s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:50:51     76s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:50:51     76s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:50:51     76s] (I)       Site width          :   620  (dbu)
[12/04 17:50:51     76s] (I)       Row height          :  5040  (dbu)
[12/04 17:50:51     76s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:50:51     76s] (I)       GCell width         :  5040  (dbu)
[12/04 17:50:51     76s] (I)       GCell height        :  5040  (dbu)
[12/04 17:50:51     76s] (I)       Grid                :   435   435     6
[12/04 17:50:51     76s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:50:51     76s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:50:51     76s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:50:51     76s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:50:51     76s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:50:51     76s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:50:51     76s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:50:51     76s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:50:51     76s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:50:51     76s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:50:51     76s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:50:51     76s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:50:51     76s] (I)       --------------------------------------------------------
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] [NR-eGR] ============ Routing rule table ============
[12/04 17:50:51     76s] [NR-eGR] Rule id: 0  Nets: 1556 
[12/04 17:50:51     76s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:50:51     76s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:50:51     76s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:51     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:50:51     76s] [NR-eGR] ========================================
[12/04 17:50:51     76s] [NR-eGR] 
[12/04 17:50:51     76s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:50:51     76s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:50:51     76s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:50:51     76s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:50:51     76s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:50:51     76s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:50:51     76s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Reset routing kernel
[12/04 17:50:51     76s] (I)       Started Global Routing ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Initialization ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       totalPins=5623  totalGlobalPin=5424 (96.46%)
[12/04 17:50:51     76s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Net group 1 ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Generate topology ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:50:51     76s] [NR-eGR] Layer group 1: route 1556 net(s) in layer range [2, 6]
[12/04 17:50:51     76s] (I)       
[12/04 17:50:51     76s] (I)       ============  Phase 1a Route ============
[12/04 17:50:51     76s] (I)       Started Phase 1a ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Pattern routing (1T) ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:50:51     76s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Usage: 34266 = (16822 H, 17444 V) = (0.82% H, 0.83% V) = (8.478e+04um H, 8.792e+04um V)
[12/04 17:50:51     76s] (I)       Started Add via demand to 2D ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       
[12/04 17:50:51     76s] (I)       ============  Phase 1b Route ============
[12/04 17:50:51     76s] (I)       Started Phase 1b ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Usage: 34266 = (16822 H, 17444 V) = (0.82% H, 0.83% V) = (8.478e+04um H, 8.792e+04um V)
[12/04 17:50:51     76s] (I)       Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.727006e+05um
[12/04 17:50:51     76s] (I)       Congestion metric : 0.01%H 0.02%V, 0.03%HV
[12/04 17:50:51     76s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:50:51     76s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       
[12/04 17:50:51     76s] (I)       ============  Phase 1c Route ============
[12/04 17:50:51     76s] (I)       Started Phase 1c ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Two level routing ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Level2 Grid: 87 x 87
[12/04 17:50:51     76s] (I)       Started Two Level Routing ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Usage: 34270 = (16822 H, 17448 V) = (0.82% H, 0.83% V) = (8.478e+04um H, 8.794e+04um V)
[12/04 17:50:51     76s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       
[12/04 17:50:51     76s] (I)       ============  Phase 1d Route ============
[12/04 17:50:51     76s] (I)       Started Phase 1d ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Detoured routing ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Usage: 34270 = (16822 H, 17448 V) = (0.82% H, 0.83% V) = (8.478e+04um H, 8.794e+04um V)
[12/04 17:50:51     76s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       
[12/04 17:50:51     76s] (I)       ============  Phase 1e Route ============
[12/04 17:50:51     76s] (I)       Started Phase 1e ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Route legalization ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Usage: 34270 = (16822 H, 17448 V) = (0.82% H, 0.83% V) = (8.478e+04um H, 8.794e+04um V)
[12/04 17:50:51     76s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.727208e+05um
[12/04 17:50:51     76s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       
[12/04 17:50:51     76s] (I)       ============  Phase 1l Route ============
[12/04 17:50:51     76s] (I)       Started Phase 1l ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Layer assignment (1T) ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Clean cong LA ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:50:51     76s] (I)       Layer  2:     697718     14940         4      799311      735368    (52.08%) 
[12/04 17:50:51     76s] (I)       Layer  3:     770395     15089         4      889875      809235    (52.37%) 
[12/04 17:50:51     76s] (I)       Layer  4:    1118589      4917         0      395778     1138901    (25.79%) 
[12/04 17:50:51     76s] (I)       Layer  5:    1290488      2021         0      398826     1300284    (23.47%) 
[12/04 17:50:51     76s] (I)       Layer  6:     290423        22         0       91492      292177    (23.85%) 
[12/04 17:50:51     76s] (I)       Total:       4167613     36989         8     2575282     4275965    (37.59%) 
[12/04 17:50:51     76s] (I)       
[12/04 17:50:51     76s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:50:51     76s] [NR-eGR]                        OverCon            
[12/04 17:50:51     76s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:50:51     76s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:50:51     76s] [NR-eGR] ----------------------------------------------
[12/04 17:50:51     76s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:51     76s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:50:51     76s] [NR-eGR]  metal3  (3)         4( 0.00%)   ( 0.00%) 
[12/04 17:50:51     76s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:51     76s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:51     76s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:50:51     76s] [NR-eGR] ----------------------------------------------
[12/04 17:50:51     76s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[12/04 17:50:51     76s] [NR-eGR] 
[12/04 17:50:51     76s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Started Export 3D cong map ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:50:51     76s] (I)       Started Export 2D cong map ( Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:50:51     76s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:50:51     76s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2562.38 MB )
[12/04 17:50:51     76s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2562.4M
[12/04 17:50:51     76s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.160, REAL:0.165, MEM:2562.4M
[12/04 17:50:51     76s] OPERPROF: Starting HotSpotCal at level 1, MEM:2562.4M
[12/04 17:50:51     76s] [hotspot] +------------+---------------+---------------+
[12/04 17:50:51     76s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:50:51     76s] [hotspot] +------------+---------------+---------------+
[12/04 17:50:51     76s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:50:51     76s] [hotspot] +------------+---------------+---------------+
[12/04 17:50:51     76s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:50:51     76s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:50:51     76s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2562.4M
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] === incrementalPlace Internal Loop 1 ===
[12/04 17:50:51     76s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:50:51     76s] OPERPROF: Starting IPInitSPData at level 1, MEM:2562.4M
[12/04 17:50:51     76s] z: 2, totalTracks: 1
[12/04 17:50:51     76s] z: 4, totalTracks: 1
[12/04 17:50:51     76s] z: 6, totalTracks: 1
[12/04 17:50:51     76s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:50:51     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2562.4M
[12/04 17:50:51     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2562.4M
[12/04 17:50:51     76s] OPERPROF:   Starting post-place ADS at level 2, MEM:2562.4M
[12/04 17:50:51     76s] ADSU 0.056 -> 0.056. site 205985.100 -> 205985.100. GS 40.320
[12/04 17:50:51     76s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.008, MEM:2562.4M
[12/04 17:50:51     76s] OPERPROF:   Starting spMPad at level 2, MEM:2556.4M
[12/04 17:50:51     76s] OPERPROF:     Starting spContextMPad at level 3, MEM:2556.4M
[12/04 17:50:51     76s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2556.4M
[12/04 17:50:51     76s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2556.4M
[12/04 17:50:51     76s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2556.4M
[12/04 17:50:51     76s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2556.4M
[12/04 17:50:51     76s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2556.4M
[12/04 17:50:51     76s] no activity file in design. spp won't run.
[12/04 17:50:51     76s] [spp] 0
[12/04 17:50:51     76s] [adp] 0:1:1:3
[12/04 17:50:51     76s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.000, MEM:2556.4M
[12/04 17:50:51     76s] SP #FI/SF FL/PI 0/0 1541/0
[12/04 17:50:51     76s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.050, REAL:0.043, MEM:2556.4M
[12/04 17:50:51     76s] PP off. flexM 0
[12/04 17:50:51     76s] OPERPROF: Starting CDPad at level 1, MEM:2556.4M
[12/04 17:50:51     76s] 3DP is on.
[12/04 17:50:51     76s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 17:50:51     76s] design sh 0.028.
[12/04 17:50:51     76s] design sh 0.027.
[12/04 17:50:51     76s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:50:51     76s] design sh 0.025.
[12/04 17:50:51     76s] CDPadU 0.090 -> 0.066. R=0.056, N=1541, GS=5.040
[12/04 17:50:51     76s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.101, MEM:2556.4M
[12/04 17:50:51     76s] OPERPROF: Starting InitSKP at level 1, MEM:2556.4M
[12/04 17:50:51     76s] no activity file in design. spp won't run.
[12/04 17:50:51     76s] no activity file in design. spp won't run.
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:50:51     76s] TLC MultiMap info (StdDelay):
[12/04 17:50:51     76s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:50:51     76s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:50:51     76s]  Setting StdDelay to: 53.6ps
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:50:51     76s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 17:50:51     76s] OPERPROF: Finished InitSKP at level 1, CPU:0.160, REAL:0.166, MEM:2558.4M
[12/04 17:50:51     76s] NP #FI/FS/SF FL/PI: 0/124/0 1541/0
[12/04 17:50:51     76s] no activity file in design. spp won't run.
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] AB Est...
[12/04 17:50:51     76s] OPERPROF: Starting npPlace at level 1, MEM:2558.4M
[12/04 17:50:51     76s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.028, MEM:2562.4M
[12/04 17:50:51     76s] Iteration  4: Skipped, with CDP Off
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] AB Est...
[12/04 17:50:51     76s] OPERPROF: Starting npPlace at level 1, MEM:2562.4M
[12/04 17:50:51     76s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.025, MEM:2562.4M
[12/04 17:50:51     76s] Iteration  5: Skipped, with CDP Off
[12/04 17:50:51     76s] 
[12/04 17:50:51     76s] AB Est...
[12/04 17:50:51     76s] OPERPROF: Starting npPlace at level 1, MEM:2562.4M
[12/04 17:50:51     76s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.026, MEM:2562.4M
[12/04 17:50:51     76s] Iteration  6: Skipped, with CDP Off
[12/04 17:50:51     76s] OPERPROF: Starting npPlace at level 1, MEM:2562.4M
[12/04 17:50:52     76s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:50:52     76s] No instances found in the vector
[12/04 17:50:52     76s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2562.4M, DRC: 0)
[12/04 17:50:52     76s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:50:52     77s] Iteration  7: Total net bbox = 1.549e+05 (7.75e+04 7.74e+04)
[12/04 17:50:52     77s]               Est.  stn bbox = 1.716e+05 (8.56e+04 8.61e+04)
[12/04 17:50:52     77s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2552.1M
[12/04 17:50:52     77s] OPERPROF: Finished npPlace at level 1, CPU:0.300, REAL:0.301, MEM:2552.1M
[12/04 17:50:52     77s] no activity file in design. spp won't run.
[12/04 17:50:52     77s] NP #FI/FS/SF FL/PI: 0/124/0 1541/0
[12/04 17:50:52     77s] no activity file in design. spp won't run.
[12/04 17:50:52     77s] OPERPROF: Starting npPlace at level 1, MEM:2552.1M
[12/04 17:50:52     77s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:50:52     77s] No instances found in the vector
[12/04 17:50:52     77s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2552.1M, DRC: 0)
[12/04 17:50:52     77s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:50:52     77s] Iteration  8: Total net bbox = 1.515e+05 (7.58e+04 7.57e+04)
[12/04 17:50:52     77s]               Est.  stn bbox = 1.676e+05 (8.36e+04 8.40e+04)
[12/04 17:50:52     77s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2552.1M
[12/04 17:50:52     77s] OPERPROF: Finished npPlace at level 1, CPU:0.520, REAL:0.518, MEM:2552.1M
[12/04 17:50:52     77s] no activity file in design. spp won't run.
[12/04 17:50:52     77s] NP #FI/FS/SF FL/PI: 0/124/0 1541/0
[12/04 17:50:52     77s] no activity file in design. spp won't run.
[12/04 17:50:52     77s] OPERPROF: Starting npPlace at level 1, MEM:2552.1M
[12/04 17:50:52     77s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:50:52     77s] No instances found in the vector
[12/04 17:50:52     77s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2552.1M, DRC: 0)
[12/04 17:50:52     77s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:50:53     78s] Iteration  9: Total net bbox = 1.526e+05 (7.63e+04 7.62e+04)
[12/04 17:50:53     78s]               Est.  stn bbox = 1.686e+05 (8.41e+04 8.45e+04)
[12/04 17:50:53     78s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2552.1M
[12/04 17:50:53     78s] OPERPROF: Finished npPlace at level 1, CPU:0.950, REAL:0.955, MEM:2552.1M
[12/04 17:50:53     78s] no activity file in design. spp won't run.
[12/04 17:50:53     78s] NP #FI/FS/SF FL/PI: 0/124/0 1541/0
[12/04 17:50:53     78s] no activity file in design. spp won't run.
[12/04 17:50:53     78s] OPERPROF: Starting npPlace at level 1, MEM:2552.1M
[12/04 17:50:53     78s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 17:50:53     78s] No instances found in the vector
[12/04 17:50:53     78s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2552.1M, DRC: 0)
[12/04 17:50:53     78s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:50:53     78s] Starting Early Global Route supply map. mem = 2552.1M
[12/04 17:50:53     78s] Finished Early Global Route supply map. mem = 2567.5M
[12/04 17:50:59     83s] Iteration 10: Total net bbox = 1.555e+05 (7.78e+04 7.77e+04)
[12/04 17:50:59     83s]               Est.  stn bbox = 1.718e+05 (8.57e+04 8.61e+04)
[12/04 17:50:59     83s]               cpu = 0:00:05.1 real = 0:00:06.0 mem = 2576.6M
[12/04 17:50:59     83s] OPERPROF: Finished npPlace at level 1, CPU:5.170, REAL:5.193, MEM:2576.6M
[12/04 17:50:59     83s] no activity file in design. spp won't run.
[12/04 17:50:59     83s] NP #FI/FS/SF FL/PI: 0/124/0 1541/0
[12/04 17:50:59     83s] no activity file in design. spp won't run.
[12/04 17:50:59     83s] OPERPROF: Starting npPlace at level 1, MEM:2576.6M
[12/04 17:50:59     83s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 17:50:59     83s] No instances found in the vector
[12/04 17:50:59     83s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2576.6M, DRC: 0)
[12/04 17:50:59     83s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:51:00     85s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.004, MEM:2561.6M
[12/04 17:51:00     85s] Iteration 11: Total net bbox = 1.567e+05 (7.85e+04 7.83e+04)
[12/04 17:51:00     85s]               Est.  stn bbox = 1.731e+05 (8.64e+04 8.67e+04)
[12/04 17:51:00     85s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 2561.6M
[12/04 17:51:00     85s] OPERPROF: Finished npPlace at level 1, CPU:1.420, REAL:1.420, MEM:2561.6M
[12/04 17:51:00     85s] Move report: Timing Driven Placement moves 1541 insts, mean move: 16.25 um, max move: 73.30 um 
[12/04 17:51:00     85s] 	Max move on inst (CORE/FE_OFC43_n1559): (998.20, 1230.88) --> (1064.43, 1223.81)
[12/04 17:51:00     85s] no activity file in design. spp won't run.
[12/04 17:51:00     85s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2561.6M
[12/04 17:51:00     85s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:51:00     85s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.010, MEM:2561.6M
[12/04 17:51:00     85s] 
[12/04 17:51:00     85s] Finished Incremental Placement (cpu=0:00:08.8, real=0:00:09.0, mem=2561.6M)
[12/04 17:51:00     85s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:51:00     85s] Type 'man IMPSP-9025' for more detail.
[12/04 17:51:00     85s] CongRepair sets shifter mode to gplace
[12/04 17:51:00     85s] TDRefine: refinePlace mode is spiral
[12/04 17:51:00     85s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2561.6M
[12/04 17:51:00     85s] z: 2, totalTracks: 1
[12/04 17:51:00     85s] z: 4, totalTracks: 1
[12/04 17:51:00     85s] z: 6, totalTracks: 1
[12/04 17:51:00     85s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:00     85s] All LLGs are deleted
[12/04 17:51:00     85s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2561.6M
[12/04 17:51:00     85s] Core basic site is core_5040
[12/04 17:51:00     85s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:2561.6M
[12/04 17:51:00     85s] Fast DP-INIT is on for default
[12/04 17:51:00     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:51:00     85s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.013, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:         Starting CMU at level 5, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2561.6M
[12/04 17:51:00     85s] 
[12/04 17:51:00     85s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:00     85s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.015, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2561.6M
[12/04 17:51:00     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2561.6MB).
[12/04 17:51:00     85s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.019, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.019, MEM:2561.6M
[12/04 17:51:00     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.2
[12/04 17:51:00     85s] OPERPROF:   Starting RefinePlace at level 2, MEM:2561.6M
[12/04 17:51:00     85s] *** Starting refinePlace (0:01:25 mem=2561.6M) ***
[12/04 17:51:00     85s] Total net bbox length = 1.577e+05 (7.916e+04 7.851e+04) (ext = 9.519e+04)
[12/04 17:51:00     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:00     85s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2561.6M
[12/04 17:51:00     85s] Starting refinePlace ...
[12/04 17:51:00     85s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:51:00     85s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:51:00     85s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:51:00     85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2561.6MB) @(0:01:25 - 0:01:25).
[12/04 17:51:00     85s] Move report: preRPlace moves 1541 insts, mean move: 1.40 um, max move: 5.01 um 
[12/04 17:51:00     85s] 	Max move on inst (CORE/U1665): (1051.95, 1108.44) --> (1048.42, 1109.92)
[12/04 17:51:00     85s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 17:51:00     85s] 	Violation at original loc: Placement Blockage Violation
[12/04 17:51:00     85s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:51:00     85s] Placement tweakage begins.
[12/04 17:51:00     85s] wire length = 1.726e+05
[12/04 17:51:00     85s] wire length = 1.693e+05
[12/04 17:51:00     85s] Placement tweakage ends.
[12/04 17:51:00     85s] Move report: tweak moves 274 insts, mean move: 6.98 um, max move: 41.54 um 
[12/04 17:51:00     85s] 	Max move on inst (FE_OFC119_C_tetris_52): (1009.98, 1019.20) --> (968.44, 1019.20)
[12/04 17:51:00     85s] 
[12/04 17:51:00     85s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:51:00     85s] Move report: legalization moves 9 insts, mean move: 6.24 um, max move: 19.46 um spiral
[12/04 17:51:00     85s] 	Max move on inst (CORE/tetris_reg_6_): (1192.26, 1034.32) --> (1187.92, 1049.44)
[12/04 17:51:00     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2561.6MB) @(0:01:25 - 0:01:25).
[12/04 17:51:00     85s] Move report: Detail placement moves 1541 insts, mean move: 2.61 um, max move: 42.12 um 
[12/04 17:51:00     85s] 	Max move on inst (FE_OFC119_C_tetris_52): (1010.25, 1019.50) --> (968.44, 1019.20)
[12/04 17:51:00     85s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2561.6MB
[12/04 17:51:00     85s] Statistics of distance of Instance movement in refine placement:
[12/04 17:51:00     85s]   maximum (X+Y) =        42.12 um
[12/04 17:51:00     85s]   inst (FE_OFC119_C_tetris_52) with max move: (1010.25, 1019.5) -> (968.44, 1019.2)
[12/04 17:51:00     85s]   mean    (X+Y) =         2.61 um
[12/04 17:51:00     85s] Summary Report:
[12/04 17:51:00     85s] Instances move: 1541 (out of 1541 movable)
[12/04 17:51:00     85s] Instances flipped: 0
[12/04 17:51:00     85s] Mean displacement: 2.61 um
[12/04 17:51:00     85s] Max displacement: 42.12 um (Instance: FE_OFC119_C_tetris_52) (1010.25, 1019.5) -> (968.44, 1019.2)
[12/04 17:51:00     85s] 	Length: 12 sites, height: 1 rows, site name: core_5040, cell type: BUF6
[12/04 17:51:00     85s] Total instances moved : 1541
[12/04 17:51:00     85s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.090, REAL:0.097, MEM:2561.6M
[12/04 17:51:00     85s] Total net bbox length = 1.552e+05 (7.642e+04 7.877e+04) (ext = 9.488e+04)
[12/04 17:51:00     85s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2561.6MB
[12/04 17:51:00     85s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2561.6MB) @(0:01:25 - 0:01:25).
[12/04 17:51:00     85s] *** Finished refinePlace (0:01:25 mem=2561.6M) ***
[12/04 17:51:00     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.2
[12/04 17:51:00     85s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.090, REAL:0.101, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2561.6M
[12/04 17:51:00     85s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.004, MEM:2557.6M
[12/04 17:51:00     85s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.120, REAL:0.125, MEM:2557.6M
[12/04 17:51:00     85s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2557.6M
[12/04 17:51:00     85s] Starting Early Global Route congestion estimation: mem = 2557.6M
[12/04 17:51:00     85s] (I)       Started Import and model ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Create place DB ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Import place data ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read instances and placement ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read nets ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Create route DB ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       == Non-default Options ==
[12/04 17:51:00     85s] (I)       Maximum routing layer                              : 6
[12/04 17:51:00     85s] (I)       Number of threads                                  : 1
[12/04 17:51:00     85s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:51:00     85s] (I)       Method to set GCell size                           : row
[12/04 17:51:00     85s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:51:00     85s] (I)       Started Import route data (1T) ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       ============== Pin Summary ==============
[12/04 17:51:00     85s] (I)       +-------+--------+---------+------------+
[12/04 17:51:00     85s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:51:00     85s] (I)       +-------+--------+---------+------------+
[12/04 17:51:00     85s] (I)       |     1 |   5797 |  100.00 |        Pin |
[12/04 17:51:00     85s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:51:00     85s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:51:00     85s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:51:00     85s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:51:00     85s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:51:00     85s] (I)       +-------+--------+---------+------------+
[12/04 17:51:00     85s] (I)       Use row-based GCell size
[12/04 17:51:00     85s] (I)       Use row-based GCell align
[12/04 17:51:00     85s] (I)       GCell unit size   : 5040
[12/04 17:51:00     85s] (I)       GCell multiplier  : 1
[12/04 17:51:00     85s] (I)       GCell row height  : 5040
[12/04 17:51:00     85s] (I)       Actual row height : 5040
[12/04 17:51:00     85s] (I)       GCell align ref   : 640460 641200
[12/04 17:51:00     85s] [NR-eGR] Track table information for default rule: 
[12/04 17:51:00     85s] [NR-eGR] metal1 has no routable track
[12/04 17:51:00     85s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:51:00     85s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:51:00     85s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:51:00     85s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:51:00     85s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:51:00     85s] (I)       =================== Default via ====================
[12/04 17:51:00     85s] (I)       +---+------------------+---------------------------+
[12/04 17:51:00     85s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:51:00     85s] (I)       +---+------------------+---------------------------+
[12/04 17:51:00     85s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:51:00     85s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:51:00     85s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:51:00     85s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:51:00     85s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:51:00     85s] (I)       +---+------------------+---------------------------+
[12/04 17:51:00     85s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read routing blockages ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read instance blockages ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read PG blockages ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] [NR-eGR] Read 19944 PG shapes
[12/04 17:51:00     85s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read boundary cut boxes ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:51:00     85s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:51:00     85s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:51:00     85s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:51:00     85s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:51:00     85s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read blackboxes ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:51:00     85s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read prerouted ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:51:00     85s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read unlegalized nets ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read nets ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] [NR-eGR] Read numTotalNets=1643  numIgnoredNets=0
[12/04 17:51:00     85s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Set up via pillars ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       early_global_route_priority property id does not exist.
[12/04 17:51:00     85s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Model blockages into capacity
[12/04 17:51:00     85s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:51:00     85s] (I)       Started Initialize 3D capacity ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:51:00     85s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:51:00     85s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:51:00     85s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:51:00     85s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:51:00     85s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       -- layer congestion ratio --
[12/04 17:51:00     85s] (I)       Layer 1 : 0.100000
[12/04 17:51:00     85s] (I)       Layer 2 : 0.700000
[12/04 17:51:00     85s] (I)       Layer 3 : 0.700000
[12/04 17:51:00     85s] (I)       Layer 4 : 0.700000
[12/04 17:51:00     85s] (I)       Layer 5 : 0.700000
[12/04 17:51:00     85s] (I)       Layer 6 : 0.700000
[12/04 17:51:00     85s] (I)       ----------------------------
[12/04 17:51:00     85s] (I)       Number of ignored nets                =      0
[12/04 17:51:00     85s] (I)       Number of connected nets              =      0
[12/04 17:51:00     85s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:51:00     85s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:51:00     85s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:51:00     85s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:51:00     85s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:51:00     85s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:51:00     85s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:51:00     85s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:51:00     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:51:00     85s] (I)       Finished Import route data (1T) ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Create route DB ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Read aux data ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Others data preparation ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:51:00     85s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Started Create route kernel ( Curr Mem: 2557.59 MB )
[12/04 17:51:00     85s] (I)       Ndr track 0 does not exist
[12/04 17:51:00     85s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:51:00     85s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:51:00     85s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:51:00     85s] (I)       Site width          :   620  (dbu)
[12/04 17:51:00     85s] (I)       Row height          :  5040  (dbu)
[12/04 17:51:00     85s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:51:00     85s] (I)       GCell width         :  5040  (dbu)
[12/04 17:51:00     85s] (I)       GCell height        :  5040  (dbu)
[12/04 17:51:00     85s] (I)       Grid                :   435   435     6
[12/04 17:51:00     85s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:51:00     85s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:51:00     85s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:51:00     85s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:51:00     85s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:51:00     85s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:51:00     85s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:51:00     85s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:51:00     85s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:51:00     85s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:51:00     85s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:51:00     85s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:51:00     85s] (I)       --------------------------------------------------------
[12/04 17:51:00     85s] 
[12/04 17:51:00     85s] [NR-eGR] ============ Routing rule table ============
[12/04 17:51:00     85s] [NR-eGR] Rule id: 0  Nets: 1556 
[12/04 17:51:00     85s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:51:00     85s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:51:00     85s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:00     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:00     85s] [NR-eGR] ========================================
[12/04 17:51:00     85s] [NR-eGR] 
[12/04 17:51:00     85s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:51:00     85s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:51:00     85s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:51:00     85s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:51:00     85s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:51:00     85s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:51:00     85s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Reset routing kernel
[12/04 17:51:00     85s] (I)       Started Global Routing ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Initialization ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       totalPins=5623  totalGlobalPin=5429 (96.55%)
[12/04 17:51:00     85s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Net group 1 ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Generate topology ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:51:00     85s] [NR-eGR] Layer group 1: route 1556 net(s) in layer range [2, 6]
[12/04 17:51:00     85s] (I)       
[12/04 17:51:00     85s] (I)       ============  Phase 1a Route ============
[12/04 17:51:00     85s] (I)       Started Phase 1a ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Pattern routing (1T) ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:51:00     85s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Usage: 33009 = (16187 H, 16822 V) = (0.79% H, 0.80% V) = (8.158e+04um H, 8.478e+04um V)
[12/04 17:51:00     85s] (I)       Started Add via demand to 2D ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       
[12/04 17:51:00     85s] (I)       ============  Phase 1b Route ============
[12/04 17:51:00     85s] (I)       Started Phase 1b ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Usage: 33009 = (16187 H, 16822 V) = (0.79% H, 0.80% V) = (8.158e+04um H, 8.478e+04um V)
[12/04 17:51:00     85s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.663654e+05um
[12/04 17:51:00     85s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:51:00     85s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:51:00     85s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       
[12/04 17:51:00     85s] (I)       ============  Phase 1c Route ============
[12/04 17:51:00     85s] (I)       Started Phase 1c ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Two level routing ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Level2 Grid: 87 x 87
[12/04 17:51:00     85s] (I)       Started Two Level Routing ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Usage: 33013 = (16187 H, 16826 V) = (0.79% H, 0.80% V) = (8.158e+04um H, 8.480e+04um V)
[12/04 17:51:00     85s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       
[12/04 17:51:00     85s] (I)       ============  Phase 1d Route ============
[12/04 17:51:00     85s] (I)       Started Phase 1d ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Detoured routing ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Usage: 33013 = (16187 H, 16826 V) = (0.79% H, 0.80% V) = (8.158e+04um H, 8.480e+04um V)
[12/04 17:51:00     85s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       
[12/04 17:51:00     85s] (I)       ============  Phase 1e Route ============
[12/04 17:51:00     85s] (I)       Started Phase 1e ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Route legalization ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Usage: 33013 = (16187 H, 16826 V) = (0.79% H, 0.80% V) = (8.158e+04um H, 8.480e+04um V)
[12/04 17:51:00     85s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.663855e+05um
[12/04 17:51:00     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       
[12/04 17:51:00     85s] (I)       ============  Phase 1l Route ============
[12/04 17:51:00     85s] (I)       Started Phase 1l ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Layer assignment (1T) ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Clean cong LA ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:51:00     85s] (I)       Layer  2:     697718     14415         3      799311      735368    (52.08%) 
[12/04 17:51:00     85s] (I)       Layer  3:     770395     14595         3      889875      809235    (52.37%) 
[12/04 17:51:00     85s] (I)       Layer  4:    1118589      4724         0      395778     1138901    (25.79%) 
[12/04 17:51:00     85s] (I)       Layer  5:    1290488      1921         0      398826     1300284    (23.47%) 
[12/04 17:51:00     85s] (I)       Layer  6:     290423        48         0       91492      292177    (23.85%) 
[12/04 17:51:00     85s] (I)       Total:       4167613     35703         6     2575282     4275965    (37.59%) 
[12/04 17:51:00     85s] (I)       
[12/04 17:51:00     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:51:00     85s] [NR-eGR]                        OverCon            
[12/04 17:51:00     85s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:51:00     85s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:51:00     85s] [NR-eGR] ----------------------------------------------
[12/04 17:51:00     85s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:00     85s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:00     85s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:00     85s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:00     85s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:00     85s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:00     85s] [NR-eGR] ----------------------------------------------
[12/04 17:51:00     85s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/04 17:51:00     85s] [NR-eGR] 
[12/04 17:51:00     85s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Export 3D cong map ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:51:00     85s] (I)       Started Export 2D cong map ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:51:00     85s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:51:00     85s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 2565.2M
[12/04 17:51:00     85s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.190, REAL:0.180, MEM:2565.2M
[12/04 17:51:00     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:2565.2M
[12/04 17:51:00     85s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:00     85s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:51:00     85s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:00     85s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:51:00     85s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:00     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:51:00     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:51:00     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2565.2M
[12/04 17:51:00     85s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2565.2M
[12/04 17:51:00     85s] Starting Early Global Route wiring: mem = 2565.2M
[12/04 17:51:00     85s] (I)       ============= Track Assignment ============
[12/04 17:51:00     85s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Track Assignment (1T) ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:51:00     85s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Run Multi-thread track assignment
[12/04 17:51:00     85s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Export ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] [NR-eGR] Started Export DB wires ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] [NR-eGR] Started Export all nets ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] [NR-eGR] Started Set wire vias ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:00     85s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5623
[12/04 17:51:00     85s] [NR-eGR] metal2  (2V) length: 6.331641e+04um, number of vias: 8150
[12/04 17:51:00     85s] [NR-eGR] metal3  (3H) length: 7.294410e+04um, number of vias: 845
[12/04 17:51:00     85s] [NR-eGR] metal4  (4V) length: 2.347116e+04um, number of vias: 185
[12/04 17:51:00     85s] [NR-eGR] metal5  (5H) length: 9.660790e+03um, number of vias: 8
[12/04 17:51:00     85s] [NR-eGR] metal6  (6V) length: 2.430400e+02um, number of vias: 0
[12/04 17:51:00     85s] [NR-eGR] Total length: 1.696355e+05um, number of vias: 14811
[12/04 17:51:00     85s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:00     85s] [NR-eGR] Total eGR-routed clock nets wire length: 4.304630e+03um 
[12/04 17:51:00     85s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:00     85s] (I)       Started Update net boxes ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Update timing ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Started Postprocess design ( Curr Mem: 2565.17 MB )
[12/04 17:51:00     85s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2557.17 MB )
[12/04 17:51:00     85s] Early Global Route wiring runtime: 0.09 seconds, mem = 2557.2M
[12/04 17:51:00     85s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.093, MEM:2557.2M
[12/04 17:51:00     85s] 0 delay mode for cte disabled.
[12/04 17:51:00     85s] SKP cleared!
[12/04 17:51:00     85s] 
[12/04 17:51:00     85s] *** Finished incrementalPlace (cpu=0:00:09.5, real=0:00:09.0)***
[12/04 17:51:00     85s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2557.2M
[12/04 17:51:00     85s] All LLGs are deleted
[12/04 17:51:00     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2557.2M
[12/04 17:51:00     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2557.2M
[12/04 17:51:00     85s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:2552.2M
[12/04 17:51:00     85s] Start to check current routing status for nets...
[12/04 17:51:00     85s] All nets are already routed correctly.
[12/04 17:51:00     85s] End to check current routing status for nets (mem=2552.2M)
[12/04 17:51:00     85s] 
[12/04 17:51:00     85s] Creating Lib Analyzer ...
[12/04 17:51:00     85s] 
[12/04 17:51:00     85s] Trim Metal Layers:
[12/04 17:51:00     85s] LayerId::1 widthSet size::4
[12/04 17:51:00     85s] LayerId::2 widthSet size::4
[12/04 17:51:00     85s] LayerId::3 widthSet size::4
[12/04 17:51:00     85s] LayerId::4 widthSet size::4
[12/04 17:51:00     85s] LayerId::5 widthSet size::4
[12/04 17:51:00     85s] LayerId::6 widthSet size::2
[12/04 17:51:00     85s] Updating RC grid for preRoute extraction ...
[12/04 17:51:00     85s] eee: pegSigSF::1.070000
[12/04 17:51:00     85s] Initializing multi-corner capacitance tables ... 
[12/04 17:51:00     85s] Initializing multi-corner resistance tables ...
[12/04 17:51:00     85s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:51:00     85s] eee: l::2 avDens::0.052466 usedTrk::5342.631547 availTrk::101830.631815 sigTrk::5342.631547
[12/04 17:51:00     85s] eee: l::3 avDens::0.049364 usedTrk::5582.229362 availTrk::113083.529028 sigTrk::5582.229362
[12/04 17:51:00     85s] eee: l::4 avDens::0.024365 usedTrk::716.706745 availTrk::29415.051033 sigTrk::716.706745
[12/04 17:51:00     85s] eee: l::5 avDens::0.015808 usedTrk::200.681944 availTrk::12694.579287 sigTrk::200.681944
[12/04 17:51:00     85s] eee: l::6 avDens::0.041019 usedTrk::19.173016 availTrk::467.419355 sigTrk::19.173016
[12/04 17:51:00     85s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:00     85s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251718 ; uaWl: 1.000000 ; uaWlH: 0.196745 ; aWlH: 0.000000 ; Pmax: 0.832300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:51:00     85s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:00     85s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:00     85s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:00     85s] 
[12/04 17:51:00     85s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:02     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=2558.2M
[12/04 17:51:02     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=2558.2M
[12/04 17:51:02     87s] Creating Lib Analyzer, finished. 
[12/04 17:51:02     87s] Extraction called for design 'CHIP' of instances=1665 and nets=1648 using extraction engine 'preRoute' .
[12/04 17:51:02     87s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:51:02     87s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:51:02     87s] PreRoute RC Extraction called for design CHIP.
[12/04 17:51:02     87s] RC Extraction called in multi-corner(1) mode.
[12/04 17:51:02     87s] RCMode: PreRoute
[12/04 17:51:02     87s]       RC Corner Indexes            0   
[12/04 17:51:02     87s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:51:02     87s] Resistance Scaling Factor    : 1.00000 
[12/04 17:51:02     87s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:51:02     87s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:51:02     87s] Shrink Factor                : 1.00000
[12/04 17:51:02     87s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:51:02     87s] Using capacitance table file ...
[12/04 17:51:02     87s] 
[12/04 17:51:02     87s] Trim Metal Layers:
[12/04 17:51:02     87s] LayerId::1 widthSet size::4
[12/04 17:51:02     87s] LayerId::2 widthSet size::4
[12/04 17:51:02     87s] LayerId::3 widthSet size::4
[12/04 17:51:02     87s] LayerId::4 widthSet size::4
[12/04 17:51:02     87s] LayerId::5 widthSet size::4
[12/04 17:51:02     87s] LayerId::6 widthSet size::2
[12/04 17:51:02     87s] Updating RC grid for preRoute extraction ...
[12/04 17:51:02     87s] eee: pegSigSF::1.070000
[12/04 17:51:02     87s] Initializing multi-corner capacitance tables ... 
[12/04 17:51:02     87s] Initializing multi-corner resistance tables ...
[12/04 17:51:02     87s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:51:02     87s] eee: l::2 avDens::0.052466 usedTrk::5342.631547 availTrk::101830.631815 sigTrk::5342.631547
[12/04 17:51:02     87s] eee: l::3 avDens::0.049364 usedTrk::5582.229362 availTrk::113083.529028 sigTrk::5582.229362
[12/04 17:51:02     87s] eee: l::4 avDens::0.024365 usedTrk::716.706745 availTrk::29415.051033 sigTrk::716.706745
[12/04 17:51:02     87s] eee: l::5 avDens::0.015808 usedTrk::200.681944 availTrk::12694.579287 sigTrk::200.681944
[12/04 17:51:02     87s] eee: l::6 avDens::0.041019 usedTrk::19.173016 availTrk::467.419355 sigTrk::19.173016
[12/04 17:51:02     87s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:02     87s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251718 ; uaWl: 1.000000 ; uaWlH: 0.196745 ; aWlH: 0.000000 ; Pmax: 0.832300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:51:02     87s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2558.188M)
[12/04 17:51:02     87s] Compute RC Scale Done ...
[12/04 17:51:02     87s] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1718.6M, totSessionCpu=0:01:27 **
[12/04 17:51:02     87s] #################################################################################
[12/04 17:51:02     87s] # Design Stage: PreRoute
[12/04 17:51:02     87s] # Design Name: CHIP
[12/04 17:51:02     87s] # Design Mode: 90nm
[12/04 17:51:02     87s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:51:02     87s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:51:02     87s] # Signoff Settings: SI Off 
[12/04 17:51:02     87s] #################################################################################
[12/04 17:51:02     87s] Calculate delays in Single mode...
[12/04 17:51:02     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 2565.7M, InitMEM = 2565.7M)
[12/04 17:51:02     87s] Start delay calculation (fullDC) (1 T). (MEM=2565.73)
[12/04 17:51:02     87s] End AAE Lib Interpolated Model. (MEM=2565.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:51:02     87s] Total number of fetched objects 1659
[12/04 17:51:02     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:51:02     87s] End delay calculation. (MEM=2574.15 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:51:02     87s] End delay calculation (fullDC). (MEM=2574.15 CPU=0:00:00.4 REAL=0:00:00.0)
[12/04 17:51:02     87s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2574.1M) ***
[12/04 17:51:02     87s] *** IncrReplace #1 [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 0:01:27.8/0:07:50.0 (0.2), mem = 2574.1M
[12/04 17:51:02     87s] 
[12/04 17:51:02     87s] =============================================================================================
[12/04 17:51:02     87s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/04 17:51:02     87s] =============================================================================================
[12/04 17:51:02     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:02     87s] ---------------------------------------------------------------------------------------------
[12/04 17:51:02     87s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:51:02     87s] [ FullDelayCalc          ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.4    1.0
[12/04 17:51:02     87s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:02     87s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  12.2 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:51:02     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:02     87s] [ MISC                   ]          0:00:09.8  (  84.4 % )     0:00:09.8 /  0:00:09.7    1.0
[12/04 17:51:02     87s] ---------------------------------------------------------------------------------------------
[12/04 17:51:02     87s]  IncrReplace #1 TOTAL               0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:11.6    1.0
[12/04 17:51:02     87s] ---------------------------------------------------------------------------------------------
[12/04 17:51:02     87s] 
[12/04 17:51:02     87s] *** Timing NOT met, worst failing slack is -0.928
[12/04 17:51:02     87s] *** Check timing (0:00:00.0)
[12/04 17:51:02     87s] Deleting Lib Analyzer.
[12/04 17:51:02     87s] Begin: GigaOpt Optimization in WNS mode
[12/04 17:51:02     87s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 17:51:02     87s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:02     87s] Info: 87 io nets excluded
[12/04 17:51:02     87s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:02     87s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:01:27.8/0:07:50.1 (0.2), mem = 2590.2M
[12/04 17:51:02     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.6
[12/04 17:51:02     87s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:02     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=2590.2M
[12/04 17:51:02     87s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:51:02     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:2590.2M
[12/04 17:51:02     87s] z: 2, totalTracks: 1
[12/04 17:51:02     87s] z: 4, totalTracks: 1
[12/04 17:51:02     87s] z: 6, totalTracks: 1
[12/04 17:51:02     87s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:51:02     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2590.2M
[12/04 17:51:02     87s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2590.2M
[12/04 17:51:02     87s] Core basic site is core_5040
[12/04 17:51:02     87s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2590.2M
[12/04 17:51:02     87s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2590.2M
[12/04 17:51:02     87s] Fast DP-INIT is on for default
[12/04 17:51:02     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:51:02     87s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:2590.2M
[12/04 17:51:02     87s] OPERPROF:     Starting CMU at level 3, MEM:2590.2M
[12/04 17:51:02     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2590.2M
[12/04 17:51:02     87s] 
[12/04 17:51:02     87s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:02     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2590.2M
[12/04 17:51:02     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2590.2M
[12/04 17:51:02     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2590.2M
[12/04 17:51:02     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2590.2MB).
[12/04 17:51:02     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:2590.2M
[12/04 17:51:02     87s] TotalInstCnt at PhyDesignMc Initialization: 1,541
[12/04 17:51:02     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=2590.2M
[12/04 17:51:02     87s] ### Creating RouteCongInterface, started
[12/04 17:51:02     87s] 
[12/04 17:51:02     87s] Creating Lib Analyzer ...
[12/04 17:51:03     87s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:03     87s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:03     87s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:03     87s] 
[12/04 17:51:03     87s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:04     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=2590.2M
[12/04 17:51:04     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2590.2M
[12/04 17:51:04     89s] Creating Lib Analyzer, finished. 
[12/04 17:51:04     89s] 
[12/04 17:51:04     89s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:51:04     89s] 
[12/04 17:51:04     89s] #optDebug: {0, 1.000}
[12/04 17:51:04     89s] ### Creating RouteCongInterface, finished
[12/04 17:51:04     89s] {MG  {5 0 47.1 0.880153} }
[12/04 17:51:04     89s] ### Creating LA Mngr. totSessionCpu=0:01:29 mem=2590.2M
[12/04 17:51:04     89s] ### Creating LA Mngr, finished. totSessionCpu=0:01:29 mem=2590.2M
[12/04 17:51:04     89s] *info: 87 io nets excluded
[12/04 17:51:04     89s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:04     89s] *info: 2 clock nets excluded
[12/04 17:51:04     89s] *info: 3 no-driver nets excluded.
[12/04 17:51:04     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.1
[12/04 17:51:04     89s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:51:04     89s] ** GigaOpt Optimizer WNS Slack -0.928 TNS Slack -72.013 Density 5.52
[12/04 17:51:04     89s] Optimizer WNS Pass 0
[12/04 17:51:04     89s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.928|-71.989|
|reg2reg   |-0.009| -0.024|
|HEPG      |-0.009| -0.024|
|All Paths |-0.928|-72.013|
+----------+------+-------+

[12/04 17:51:04     89s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2625.2M
[12/04 17:51:04     89s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2625.2M
[12/04 17:51:05     89s] Active Path Group: reg2reg  
[12/04 17:51:05     89s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:05     89s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:05     89s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:05     89s] |  -0.009|   -0.928|  -0.024|  -72.013|    5.52%|   0:00:00.0| 2625.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
[12/04 17:51:05     90s] |   0.021|   -0.928|   0.000|  -71.989|    5.54%|   0:00:00.0| 2633.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:51:05     90s] |   0.046|   -0.928|   0.000|  -71.989|    5.54%|   0:00:00.0| 2633.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
[12/04 17:51:06     90s] |   0.053|   -0.928|   0.000|  -71.989|    5.55%|   0:00:01.0| 2633.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:51:06     91s] |   0.080|   -0.928|   0.000|  -71.989|    5.58%|   0:00:00.0| 2633.2M|              NA|       NA| NA                                  |
[12/04 17:51:06     91s] |   0.080|   -0.928|   0.000|  -71.989|    5.58%|   0:00:00.0| 2633.2M|av_func_mode_max|       NA| NA                                  |
[12/04 17:51:06     91s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:06     91s] 
[12/04 17:51:06     91s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2633.2M) ***
[12/04 17:51:06     91s] Active Path Group: default 
[12/04 17:51:06     91s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:06     91s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:06     91s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:06     91s] |  -0.928|   -0.928| -71.989|  -71.989|    5.58%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:51:06     91s] |  -0.901|   -0.901| -70.653|  -70.653|    5.56%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[2]                           |
[12/04 17:51:06     91s] |  -0.871|   -0.871| -69.058|  -69.058|    5.53%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:51:07     91s] |  -0.871|   -0.871| -67.028|  -67.028|    5.50%|   0:00:01.0| 2633.2M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:51:07     91s] |  -0.844|   -0.844| -66.689|  -66.689|    5.49%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[35]                          |
[12/04 17:51:07     92s] |  -0.829|   -0.829| -66.211|  -66.211|    5.50%|   0:00:00.0| 2633.2M|av_func_mode_max|  default| tetris[52]                          |
[12/04 17:51:07     92s] |  -0.825|   -0.825| -66.082|  -66.082|    5.54%|   0:00:00.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:07     92s] |  -0.825|   -0.825| -65.857|  -65.857|    5.52%|   0:00:00.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:07     92s] |  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:00.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:07     92s] |  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:00.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:07     92s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:07     92s] 
[12/04 17:51:07     92s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2628.7M) ***
[12/04 17:51:07     92s] 
[12/04 17:51:07     92s] *** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:02.0 mem=2628.7M) ***
[12/04 17:51:07     92s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

[12/04 17:51:07     92s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -65.801 Density 5.51
[12/04 17:51:07     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.1
[12/04 17:51:07     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:       Starting CMU at level 4, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:2628.7M
[12/04 17:51:07     92s] TDRefine: refinePlace mode is spiral
[12/04 17:51:07     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.3
[12/04 17:51:07     92s] OPERPROF: Starting RefinePlace at level 1, MEM:2628.7M
[12/04 17:51:07     92s] *** Starting refinePlace (0:01:33 mem=2628.7M) ***
[12/04 17:51:07     92s] Total net bbox length = 1.552e+05 (7.632e+04 7.892e+04) (ext = 9.542e+04)
[12/04 17:51:07     92s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:07     92s] 
[12/04 17:51:07     92s] Starting Small incrNP...
[12/04 17:51:07     92s] User Input Parameters:
[12/04 17:51:07     92s] - Congestion Driven    : Off
[12/04 17:51:07     92s] - Timing Driven        : Off
[12/04 17:51:07     92s] - Area-Violation Based : Off
[12/04 17:51:07     92s] - Start Rollback Level : -5
[12/04 17:51:07     92s] - Legalized            : On
[12/04 17:51:07     92s] - Window Based         : Off
[12/04 17:51:07     92s] - eDen incr mode       : Off
[12/04 17:51:07     92s] - Small incr mode      : On
[12/04 17:51:07     92s] 
[12/04 17:51:07     92s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2628.7M
[12/04 17:51:07     92s] default core: bins with density > 0.750 =  0.29 % ( 1 / 342 )
[12/04 17:51:07     92s] Density distribution unevenness ratio = 87.432%
[12/04 17:51:07     92s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2628.7M
[12/04 17:51:07     92s] cost 0.775309, thresh 1.000000
[12/04 17:51:07     92s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2628.7M)
[12/04 17:51:07     92s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:51:07     92s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2628.7M
[12/04 17:51:07     92s] Starting refinePlace ...
[12/04 17:51:07     92s] Rule aware DDP is turned off due to no Spiral.
[12/04 17:51:07     92s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:51:07     92s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2628.7MB) @(0:01:33 - 0:01:33).
[12/04 17:51:07     92s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:07     92s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:07     92s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2628.7MB
[12/04 17:51:07     92s] Statistics of distance of Instance movement in refine placement:
[12/04 17:51:07     92s]   maximum (X+Y) =         0.00 um
[12/04 17:51:07     92s]   mean    (X+Y) =         0.00 um
[12/04 17:51:07     92s] Summary Report:
[12/04 17:51:07     92s] Instances move: 0 (out of 1495 movable)
[12/04 17:51:07     92s] Instances flipped: 0
[12/04 17:51:07     92s] Mean displacement: 0.00 um
[12/04 17:51:07     92s] Max displacement: 0.00 um 
[12/04 17:51:07     92s] Total instances moved : 0
[12/04 17:51:07     92s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:2628.7M
[12/04 17:51:07     92s] Total net bbox length = 1.552e+05 (7.632e+04 7.892e+04) (ext = 9.542e+04)
[12/04 17:51:07     92s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2628.7MB
[12/04 17:51:07     92s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2628.7MB) @(0:01:33 - 0:01:33).
[12/04 17:51:07     92s] *** Finished refinePlace (0:01:33 mem=2628.7M) ***
[12/04 17:51:07     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.3
[12/04 17:51:07     92s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.016, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2628.7M
[12/04 17:51:07     92s] *** maximum move = 0.00 um ***
[12/04 17:51:07     92s] *** Finished re-routing un-routed nets (2628.7M) ***
[12/04 17:51:07     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:     Starting CMU at level 3, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2628.7M
[12/04 17:51:07     92s] 
[12/04 17:51:07     92s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2628.7M) ***
[12/04 17:51:07     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.1
[12/04 17:51:07     92s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -65.801 Density 5.51
[12/04 17:51:07     92s] Optimizer WNS Pass 1
[12/04 17:51:07     92s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

[12/04 17:51:07     92s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2628.7M
[12/04 17:51:07     92s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2628.7M
[12/04 17:51:07     92s] Active Path Group: default 
[12/04 17:51:08     92s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:08     92s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:08     92s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:08     92s] |  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:01.0| 2628.7M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:08     93s] |  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:00.0| 2630.2M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:08     93s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2630.2M) ***
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2630.2M) ***
[12/04 17:51:08     93s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

[12/04 17:51:08     93s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

[12/04 17:51:08     93s] Bottom Preferred Layer:
[12/04 17:51:08     93s]     None
[12/04 17:51:08     93s] Via Pillar Rule:
[12/04 17:51:08     93s]     None
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=2630.2M) ***
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.1
[12/04 17:51:08     93s] Total-nets :: 1597, Stn-nets :: 174, ratio :: 10.8954 %
[12/04 17:51:08     93s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2611.2M
[12/04 17:51:08     93s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2565.2M
[12/04 17:51:08     93s] TotalInstCnt at PhyDesignMc Destruction: 1,495
[12/04 17:51:08     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.6
[12/04 17:51:08     93s] *** WnsOpt #1 [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:01:33.2/0:07:55.4 (0.2), mem = 2565.2M
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] =============================================================================================
[12/04 17:51:08     93s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/04 17:51:08     93s] =============================================================================================
[12/04 17:51:08     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:08     93s] ---------------------------------------------------------------------------------------------
[12/04 17:51:08     93s] [ RefinePlace            ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:51:08     93s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:51:08     93s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  29.3 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:51:08     93s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:08     93s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:51:08     93s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:51:08     93s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:08     93s] [ TransformInit          ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:51:08     93s] [ OptimizationStep       ]      3   0:00:00.0  (   0.7 % )     0:00:03.0 /  0:00:03.0    1.0
[12/04 17:51:08     93s] [ OptSingleIteration     ]     18   0:00:00.0  (   0.4 % )     0:00:03.0 /  0:00:03.0    1.0
[12/04 17:51:08     93s] [ OptGetWeight           ]     18   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:51:08     93s] [ OptEval                ]     18   0:00:02.4  (  45.1 % )     0:00:02.4 /  0:00:02.4    1.0
[12/04 17:51:08     93s] [ OptCommit              ]     18   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:51:08     93s] [ IncrTimingUpdate       ]     21   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:51:08     93s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 17:51:08     93s] [ IncrDelayCalc          ]     72   0:00:00.3  (   5.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:08     93s] [ SetupOptGetWorkingSet  ]     53   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:51:08     93s] [ SetupOptGetActiveNode  ]     53   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:08     93s] [ SetupOptSlackGraph     ]     18   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:08     93s] [ MISC                   ]          0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:08     93s] ---------------------------------------------------------------------------------------------
[12/04 17:51:08     93s]  WnsOpt #1 TOTAL                    0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[12/04 17:51:08     93s] ---------------------------------------------------------------------------------------------
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] End: GigaOpt Optimization in WNS mode
[12/04 17:51:08     93s] *** Timing NOT met, worst failing slack is -0.825
[12/04 17:51:08     93s] *** Check timing (0:00:00.0)
[12/04 17:51:08     93s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:51:08     93s] Deleting Lib Analyzer.
[12/04 17:51:08     93s] Begin: GigaOpt Optimization in TNS mode
[12/04 17:51:08     93s] **INFO: Flow update: High effort path group timing met.
[12/04 17:51:08     93s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 17:51:08     93s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:08     93s] Info: 87 io nets excluded
[12/04 17:51:08     93s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:08     93s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:01:33.2/0:07:55.4 (0.2), mem = 2565.2M
[12/04 17:51:08     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.7
[12/04 17:51:08     93s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:08     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=2565.2M
[12/04 17:51:08     93s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:51:08     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:2565.2M
[12/04 17:51:08     93s] z: 2, totalTracks: 1
[12/04 17:51:08     93s] z: 4, totalTracks: 1
[12/04 17:51:08     93s] z: 6, totalTracks: 1
[12/04 17:51:08     93s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:08     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2565.2M
[12/04 17:51:08     93s] OPERPROF:     Starting CMU at level 3, MEM:2565.2M
[12/04 17:51:08     93s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2565.2M
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:08     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2565.2M
[12/04 17:51:08     93s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2565.2M
[12/04 17:51:08     93s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2565.2M
[12/04 17:51:08     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2565.2MB).
[12/04 17:51:08     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2565.2M
[12/04 17:51:08     93s] TotalInstCnt at PhyDesignMc Initialization: 1,495
[12/04 17:51:08     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=2565.2M
[12/04 17:51:08     93s] ### Creating RouteCongInterface, started
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] Creating Lib Analyzer ...
[12/04 17:51:08     93s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:08     93s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:08     93s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:08     93s] 
[12/04 17:51:08     93s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:09     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=2567.2M
[12/04 17:51:09     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=2567.2M
[12/04 17:51:09     94s] Creating Lib Analyzer, finished. 
[12/04 17:51:09     94s] 
[12/04 17:51:09     94s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:51:09     94s] 
[12/04 17:51:09     94s] #optDebug: {0, 1.000}
[12/04 17:51:09     94s] ### Creating RouteCongInterface, finished
[12/04 17:51:09     94s] {MG  {5 0 47.1 0.880153} }
[12/04 17:51:09     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=2567.2M
[12/04 17:51:09     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=2567.2M
[12/04 17:51:10     94s] *info: 87 io nets excluded
[12/04 17:51:10     94s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:10     94s] *info: 2 clock nets excluded
[12/04 17:51:10     94s] *info: 3 no-driver nets excluded.
[12/04 17:51:10     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.2
[12/04 17:51:10     94s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:51:10     94s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -65.801 Density 5.51
[12/04 17:51:10     94s] Optimizer TNS Opt
[12/04 17:51:10     94s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-65.801|
|reg2reg   | 0.086|  0.000|
|HEPG      | 0.086|  0.000|
|All Paths |-0.825|-65.801|
+----------+------+-------+

[12/04 17:51:10     94s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2586.2M
[12/04 17:51:10     94s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2586.2M
[12/04 17:51:10     95s] Active Path Group: default 
[12/04 17:51:10     95s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:10     95s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:10     95s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:10     95s] |  -0.825|   -0.825| -65.801|  -65.801|    5.51%|   0:00:00.0| 2586.2M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:12     97s] |  -0.825|   -0.825| -64.987|  -64.987|    5.52%|   0:00:02.0| 2630.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:51:12     97s] |  -0.825|   -0.825| -64.640|  -64.640|    5.53%|   0:00:00.0| 2630.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:51:13     98s] |  -0.825|   -0.825| -64.304|  -64.304|    5.53%|   0:00:01.0| 2630.0M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 17:51:13     98s] |  -0.825|   -0.825| -63.983|  -63.983|    5.53%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 17:51:14     99s] |  -0.825|   -0.825| -63.908|  -63.908|    5.54%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 17:51:14     99s] |  -0.825|   -0.825| -63.515|  -63.515|    5.55%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 17:51:15    100s] |  -0.825|   -0.825| -63.447|  -63.447|    5.56%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:51:15    100s] |  -0.825|   -0.825| -63.332|  -63.332|    5.56%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:51:15    100s] |  -0.825|   -0.825| -63.245|  -63.245|    5.56%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:51:15    100s] |  -0.825|   -0.825| -63.221|  -63.221|    5.56%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 17:51:15    100s] |  -0.825|   -0.825| -63.178|  -63.178|    5.57%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:51:15    100s] |  -0.825|   -0.825| -63.123|  -63.123|    5.57%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
[12/04 17:51:16    100s] |  -0.825|   -0.825| -63.079|  -63.079|    5.57%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 17:51:16    101s] |  -0.825|   -0.825| -63.072|  -63.072|    5.57%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 17:51:16    101s] |  -0.825|   -0.825| -62.972|  -62.972|    5.58%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:51:16    101s] |  -0.825|   -0.825| -62.931|  -62.931|    5.58%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 17:51:16    101s] |  -0.825|   -0.825| -62.777|  -62.777|    5.59%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 17:51:17    101s] |  -0.825|   -0.825| -62.749|  -62.749|    5.59%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 17:51:17    102s] |  -0.825|   -0.825| -62.715|  -62.715|    5.59%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 17:51:17    102s] |  -0.825|   -0.825| -62.697|  -62.697|    5.59%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 17:51:17    102s] |  -0.825|   -0.825| -62.439|  -62.439|    5.59%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__1_/D  |
[12/04 17:51:17    102s] |  -0.825|   -0.825| -62.430|  -62.430|    5.60%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__1_/D  |
[12/04 17:51:17    102s] |  -0.825|   -0.825| -62.429|  -62.429|    5.60%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 17:51:18    103s] |  -0.825|   -0.825| -62.383|  -62.383|    5.60%|   0:00:01.0| 2649.0M|av_func_mode_max|  default| CORE/cnt_f_reg_1_/D                 |
[12/04 17:51:18    103s] |  -0.825|   -0.825| -62.383|  -62.383|    5.60%|   0:00:00.0| 2649.0M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:18    103s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] *** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:08.0 mem=2649.0M) ***
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] *** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:08.0 mem=2649.0M) ***
[12/04 17:51:18    103s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.383|
|reg2reg   | 0.073|  0.000|
|HEPG      | 0.073|  0.000|
|All Paths |-0.825|-62.383|
+----------+------+-------+

[12/04 17:51:18    103s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.383 Density 5.60
[12/04 17:51:18    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.2
[12/04 17:51:18    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2649.0M
[12/04 17:51:18    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.009, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:       Starting CMU at level 4, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.016, MEM:2630.0M
[12/04 17:51:18    103s] TDRefine: refinePlace mode is spiral
[12/04 17:51:18    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.4
[12/04 17:51:18    103s] OPERPROF: Starting RefinePlace at level 1, MEM:2630.0M
[12/04 17:51:18    103s] *** Starting refinePlace (0:01:43 mem=2630.0M) ***
[12/04 17:51:18    103s] Total net bbox length = 1.555e+05 (7.647e+04 7.904e+04) (ext = 9.484e+04)
[12/04 17:51:18    103s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] Starting Small incrNP...
[12/04 17:51:18    103s] User Input Parameters:
[12/04 17:51:18    103s] - Congestion Driven    : Off
[12/04 17:51:18    103s] - Timing Driven        : Off
[12/04 17:51:18    103s] - Area-Violation Based : Off
[12/04 17:51:18    103s] - Start Rollback Level : -5
[12/04 17:51:18    103s] - Legalized            : On
[12/04 17:51:18    103s] - Window Based         : Off
[12/04 17:51:18    103s] - eDen incr mode       : Off
[12/04 17:51:18    103s] - Small incr mode      : On
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.003, MEM:2630.0M
[12/04 17:51:18    103s] default core: bins with density > 0.750 =  0.29 % ( 1 / 342 )
[12/04 17:51:18    103s] Density distribution unevenness ratio = 87.238%
[12/04 17:51:18    103s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.003, MEM:2630.0M
[12/04 17:51:18    103s] cost 0.775309, thresh 1.000000
[12/04 17:51:18    103s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2630.0M)
[12/04 17:51:18    103s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:51:18    103s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2630.0M
[12/04 17:51:18    103s] Starting refinePlace ...
[12/04 17:51:18    103s] One DDP V2 for no tweak run.
[12/04 17:51:18    103s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:51:18    103s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:51:18    103s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:51:18    103s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2630.0MB) @(0:01:43 - 0:01:43).
[12/04 17:51:18    103s] Move report: preRPlace moves 124 insts, mean move: 1.91 um, max move: 12.48 um 
[12/04 17:51:18    103s] 	Max move on inst (CORE/U1335): (916.98, 1120.00) --> (924.42, 1114.96)
[12/04 17:51:18    103s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
[12/04 17:51:18    103s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:51:18    103s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:51:18    103s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2630.0MB) @(0:01:43 - 0:01:43).
[12/04 17:51:18    103s] Move report: Detail placement moves 124 insts, mean move: 1.91 um, max move: 12.48 um 
[12/04 17:51:18    103s] 	Max move on inst (CORE/U1335): (916.98, 1120.00) --> (924.42, 1114.96)
[12/04 17:51:18    103s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2630.0MB
[12/04 17:51:18    103s] Statistics of distance of Instance movement in refine placement:
[12/04 17:51:18    103s]   maximum (X+Y) =        12.48 um
[12/04 17:51:18    103s]   inst (CORE/U1335) with max move: (916.98, 1120) -> (924.42, 1114.96)
[12/04 17:51:18    103s]   mean    (X+Y) =         1.91 um
[12/04 17:51:18    103s] Summary Report:
[12/04 17:51:18    103s] Instances move: 124 (out of 1513 movable)
[12/04 17:51:18    103s] Instances flipped: 0
[12/04 17:51:18    103s] Mean displacement: 1.91 um
[12/04 17:51:18    103s] Max displacement: 12.48 um (Instance: CORE/U1335) (916.98, 1120) -> (924.42, 1114.96)
[12/04 17:51:18    103s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
[12/04 17:51:18    103s] Total instances moved : 124
[12/04 17:51:18    103s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.034, MEM:2630.0M
[12/04 17:51:18    103s] Total net bbox length = 1.556e+05 (7.655e+04 7.910e+04) (ext = 9.483e+04)
[12/04 17:51:18    103s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2630.0MB
[12/04 17:51:18    103s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2630.0MB) @(0:01:43 - 0:01:43).
[12/04 17:51:18    103s] *** Finished refinePlace (0:01:43 mem=2630.0M) ***
[12/04 17:51:18    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.4
[12/04 17:51:18    103s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.043, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2630.0M
[12/04 17:51:18    103s] *** maximum move = 12.48 um ***
[12/04 17:51:18    103s] *** Finished re-routing un-routed nets (2630.0M) ***
[12/04 17:51:18    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:     Starting CMU at level 3, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2630.0M
[12/04 17:51:18    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2630.0M
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2630.0M) ***
[12/04 17:51:18    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.2
[12/04 17:51:18    103s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.383 Density 5.60
[12/04 17:51:18    103s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.383|
|reg2reg   | 0.073|  0.000|
|HEPG      | 0.073|  0.000|
|All Paths |-0.825|-62.383|
+----------+------+-------+

[12/04 17:51:18    103s] Bottom Preferred Layer:
[12/04 17:51:18    103s]     None
[12/04 17:51:18    103s] Via Pillar Rule:
[12/04 17:51:18    103s]     None
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.4 real=0:00:08.0 mem=2630.0M) ***
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.2
[12/04 17:51:18    103s] Total-nets :: 1615, Stn-nets :: 238, ratio :: 14.7368 %
[12/04 17:51:18    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2611.0M
[12/04 17:51:18    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2568.0M
[12/04 17:51:18    103s] TotalInstCnt at PhyDesignMc Destruction: 1,513
[12/04 17:51:18    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.7
[12/04 17:51:18    103s] *** TnsOpt #1 [finish] : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:01:43.3/0:08:05.6 (0.2), mem = 2568.0M
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] =============================================================================================
[12/04 17:51:18    103s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[12/04 17:51:18    103s] =============================================================================================
[12/04 17:51:18    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:18    103s] ---------------------------------------------------------------------------------------------
[12/04 17:51:18    103s] [ RefinePlace            ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:51:18    103s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:51:18    103s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  13.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:51:18    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:18    103s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:51:18    103s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:51:18    103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:18    103s] [ TransformInit          ]      1   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:18    103s] [ OptimizationStep       ]      1   0:00:00.1  (   0.5 % )     0:00:08.1 /  0:00:08.1    1.0
[12/04 17:51:18    103s] [ OptSingleIteration     ]     38   0:00:00.1  (   0.6 % )     0:00:08.1 /  0:00:08.1    1.0
[12/04 17:51:18    103s] [ OptGetWeight           ]     38   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:51:18    103s] [ OptEval                ]     38   0:00:07.6  (  74.7 % )     0:00:07.6 /  0:00:07.5    1.0
[12/04 17:51:18    103s] [ OptCommit              ]     38   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 17:51:18    103s] [ IncrTimingUpdate       ]     39   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:51:18    103s] [ PostCommitDelayUpdate  ]     38   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.3
[12/04 17:51:18    103s] [ IncrDelayCalc          ]    129   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 17:51:18    103s] [ SetupOptGetWorkingSet  ]    108   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:51:18    103s] [ SetupOptGetActiveNode  ]    108   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:18    103s] [ SetupOptSlackGraph     ]     38   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:51:18    103s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:51:18    103s] ---------------------------------------------------------------------------------------------
[12/04 17:51:18    103s]  TnsOpt #1 TOTAL                    0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:10.1    1.0
[12/04 17:51:18    103s] ---------------------------------------------------------------------------------------------
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] End: GigaOpt Optimization in TNS mode
[12/04 17:51:18    103s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 17:51:18    103s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:18    103s] Info: 87 io nets excluded
[12/04 17:51:18    103s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:18    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2568.0M
[12/04 17:51:18    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2568.0M
[12/04 17:51:18    103s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:51:18    103s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:18    103s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=2587.0M
[12/04 17:51:18    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2587.0M
[12/04 17:51:18    103s] z: 2, totalTracks: 1
[12/04 17:51:18    103s] z: 4, totalTracks: 1
[12/04 17:51:18    103s] z: 6, totalTracks: 1
[12/04 17:51:18    103s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:18    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2587.0M
[12/04 17:51:18    103s] OPERPROF:     Starting CMU at level 3, MEM:2587.0M
[12/04 17:51:18    103s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2587.0M
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:18    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2587.0M
[12/04 17:51:18    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2587.0M
[12/04 17:51:18    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2587.0M
[12/04 17:51:18    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2587.0MB).
[12/04 17:51:18    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2587.0M
[12/04 17:51:18    103s] TotalInstCnt at PhyDesignMc Initialization: 1,513
[12/04 17:51:18    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=2587.0M
[12/04 17:51:18    103s] Begin: Area Reclaim Optimization
[12/04 17:51:18    103s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:01:43.4/0:08:05.6 (0.2), mem = 2587.0M
[12/04 17:51:18    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.8
[12/04 17:51:18    103s] ### Creating RouteCongInterface, started
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:51:18    103s] 
[12/04 17:51:18    103s] #optDebug: {0, 1.000}
[12/04 17:51:18    103s] ### Creating RouteCongInterface, finished
[12/04 17:51:18    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2587.0M
[12/04 17:51:18    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2587.0M
[12/04 17:51:18    103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2587.0M
[12/04 17:51:18    103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2587.0M
[12/04 17:51:18    103s] Reclaim Optimization WNS Slack -0.825  TNS Slack -62.383 Density 5.60
[12/04 17:51:18    103s] +---------+---------+--------+--------+------------+--------+
[12/04 17:51:18    103s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:51:18    103s] +---------+---------+--------+--------+------------+--------+
[12/04 17:51:18    103s] |    5.60%|        -|  -0.825| -62.383|   0:00:00.0| 2587.0M|
[12/04 17:51:18    103s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:51:18    103s] |    5.60%|        0|  -0.825| -62.383|   0:00:00.0| 2587.0M|
[12/04 17:51:18    103s] |    5.57%|        6|  -0.825| -62.383|   0:00:00.0| 2625.2M|
[12/04 17:51:19    104s] |    5.48%|       61|  -0.825| -62.397|   0:00:01.0| 2625.2M|
[12/04 17:51:19    104s] |    5.47%|        5|  -0.825| -62.394|   0:00:00.0| 2625.2M|
[12/04 17:51:19    104s] |    5.47%|        0|  -0.825| -62.394|   0:00:00.0| 2625.2M|
[12/04 17:51:19    104s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:51:19    104s] |    5.47%|        0|  -0.825| -62.394|   0:00:00.0| 2625.2M|
[12/04 17:51:19    104s] +---------+---------+--------+--------+------------+--------+
[12/04 17:51:19    104s] Reclaim Optimization End WNS Slack -0.825  TNS Slack -62.394 Density 5.47
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 2 Resize = 62 **
[12/04 17:51:19    104s] --------------------------------------------------------------
[12/04 17:51:19    104s] |                                   | Total     | Sequential |
[12/04 17:51:19    104s] --------------------------------------------------------------
[12/04 17:51:19    104s] | Num insts resized                 |      61  |       5    |
[12/04 17:51:19    104s] | Num insts undone                  |       4  |       0    |
[12/04 17:51:19    104s] | Num insts Downsized               |      61  |       5    |
[12/04 17:51:19    104s] | Num insts Samesized               |       0  |       0    |
[12/04 17:51:19    104s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:51:19    104s] | Num multiple commits+uncommits    |       1  |       -    |
[12/04 17:51:19    104s] --------------------------------------------------------------
[12/04 17:51:19    104s] Bottom Preferred Layer:
[12/04 17:51:19    104s]     None
[12/04 17:51:19    104s] Via Pillar Rule:
[12/04 17:51:19    104s]     None
[12/04 17:51:19    104s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[12/04 17:51:19    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:       Starting CMU at level 4, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:2625.2M
[12/04 17:51:19    104s] TDRefine: refinePlace mode is spiral
[12/04 17:51:19    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.5
[12/04 17:51:19    104s] OPERPROF: Starting RefinePlace at level 1, MEM:2625.2M
[12/04 17:51:19    104s] *** Starting refinePlace (0:01:44 mem=2625.2M) ***
[12/04 17:51:19    104s] Total net bbox length = 1.554e+05 (7.655e+04 7.888e+04) (ext = 9.483e+04)
[12/04 17:51:19    104s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:19    104s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2625.2M
[12/04 17:51:19    104s] Starting refinePlace ...
[12/04 17:51:19    104s] One DDP V2 for no tweak run.
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:51:19    104s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:51:19    104s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2625.2MB) @(0:01:44 - 0:01:44).
[12/04 17:51:19    104s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:19    104s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2625.2MB
[12/04 17:51:19    104s] Statistics of distance of Instance movement in refine placement:
[12/04 17:51:19    104s]   maximum (X+Y) =         0.00 um
[12/04 17:51:19    104s]   mean    (X+Y) =         0.00 um
[12/04 17:51:19    104s] Summary Report:
[12/04 17:51:19    104s] Instances move: 0 (out of 1507 movable)
[12/04 17:51:19    104s] Instances flipped: 0
[12/04 17:51:19    104s] Mean displacement: 0.00 um
[12/04 17:51:19    104s] Max displacement: 0.00 um 
[12/04 17:51:19    104s] Total instances moved : 0
[12/04 17:51:19    104s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.021, MEM:2625.2M
[12/04 17:51:19    104s] Total net bbox length = 1.554e+05 (7.655e+04 7.888e+04) (ext = 9.483e+04)
[12/04 17:51:19    104s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2625.2MB
[12/04 17:51:19    104s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2625.2MB) @(0:01:44 - 0:01:44).
[12/04 17:51:19    104s] *** Finished refinePlace (0:01:44 mem=2625.2M) ***
[12/04 17:51:19    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.5
[12/04 17:51:19    104s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.027, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2625.2M
[12/04 17:51:19    104s] *** maximum move = 0.00 um ***
[12/04 17:51:19    104s] *** Finished re-routing un-routed nets (2625.2M) ***
[12/04 17:51:19    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:     Starting CMU at level 3, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2625.2M
[12/04 17:51:19    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:2625.2M
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2625.2M) ***
[12/04 17:51:19    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.8
[12/04 17:51:19    104s] *** AreaOpt #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:44.4/0:08:06.6 (0.2), mem = 2625.2M
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] =============================================================================================
[12/04 17:51:19    104s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/04 17:51:19    104s] =============================================================================================
[12/04 17:51:19    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:19    104s] ---------------------------------------------------------------------------------------------
[12/04 17:51:19    104s] [ RefinePlace            ]      1   0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:51:19    104s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:19    104s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.8 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:51:19    104s] [ OptGetWeight           ]     87   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ OptEval                ]     87   0:00:00.2  (  22.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:51:19    104s] [ OptCommit              ]     87   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:19    104s] [ IncrTimingUpdate       ]     27   0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:51:19    104s] [ PostCommitDelayUpdate  ]     91   0:00:00.0  (   3.3 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:51:19    104s] [ IncrDelayCalc          ]    129   0:00:00.2  (  19.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:51:19    104s] [ MISC                   ]          0:00:00.2  (  23.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:51:19    104s] ---------------------------------------------------------------------------------------------
[12/04 17:51:19    104s]  AreaOpt #2 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 17:51:19    104s] ---------------------------------------------------------------------------------------------
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2606.1M
[12/04 17:51:19    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2568.1M
[12/04 17:51:19    104s] TotalInstCnt at PhyDesignMc Destruction: 1,507
[12/04 17:51:19    104s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2568.11M, totSessionCpu=0:01:44).
[12/04 17:51:19    104s] Begin: GigaOpt postEco DRV Optimization
[12/04 17:51:19    104s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 17:51:19    104s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:01:44.4/0:08:06.6 (0.2), mem = 2568.1M
[12/04 17:51:19    104s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:19    104s] Info: 87 io nets excluded
[12/04 17:51:19    104s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:19    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.9
[12/04 17:51:19    104s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:19    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=2568.1M
[12/04 17:51:19    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2568.1M
[12/04 17:51:19    104s] z: 2, totalTracks: 1
[12/04 17:51:19    104s] z: 4, totalTracks: 1
[12/04 17:51:19    104s] z: 6, totalTracks: 1
[12/04 17:51:19    104s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:19    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF:     Starting CMU at level 3, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2568.1M
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:19    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2568.1M
[12/04 17:51:19    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2568.1MB).
[12/04 17:51:19    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.009, MEM:2568.1M
[12/04 17:51:19    104s] TotalInstCnt at PhyDesignMc Initialization: 1,507
[12/04 17:51:19    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=2568.1M
[12/04 17:51:19    104s] ### Creating RouteCongInterface, started
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] #optDebug: {0, 1.000}
[12/04 17:51:19    104s] ### Creating RouteCongInterface, finished
[12/04 17:51:19    104s] {MG  {5 0 47.1 0.880153} }
[12/04 17:51:19    104s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2568.1M
[12/04 17:51:19    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2568.1M
[12/04 17:51:19    104s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2587.2M
[12/04 17:51:19    104s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2587.2M
[12/04 17:51:19    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:51:19    104s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:51:19    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:51:19    104s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:51:19    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:51:19    104s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:51:19    104s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|   -62.39|       0|       0|       0|  5.47%|          |         |
[12/04 17:51:19    104s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:51:19    104s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.83|   -62.39|       0|       0|       0|  5.47%| 0:00:00.0|  2587.2M|
[12/04 17:51:19    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:51:19    104s] Bottom Preferred Layer:
[12/04 17:51:19    104s]     None
[12/04 17:51:19    104s] Via Pillar Rule:
[12/04 17:51:19    104s]     None
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2587.2M) ***
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] Total-nets :: 1609, Stn-nets :: 235, ratio :: 14.6053 %
[12/04 17:51:19    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2568.1M
[12/04 17:51:19    104s] TotalInstCnt at PhyDesignMc Destruction: 1,507
[12/04 17:51:19    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.9
[12/04 17:51:19    104s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:44.7/0:08:06.9 (0.2), mem = 2568.1M
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] =============================================================================================
[12/04 17:51:19    104s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/04 17:51:19    104s] =============================================================================================
[12/04 17:51:19    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:19    104s] ---------------------------------------------------------------------------------------------
[12/04 17:51:19    104s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:51:19    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:19    104s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:19    104s] [ MISC                   ]          0:00:00.2  (  78.4 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:51:19    104s] ---------------------------------------------------------------------------------------------
[12/04 17:51:19    104s]  DrvOpt #3 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:19    104s] ---------------------------------------------------------------------------------------------
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] End: GigaOpt postEco DRV Optimization
[12/04 17:51:19    104s] GigaOpt: WNS changes after postEco optimization: -0.083 -> -0.083 (bump = 0.0)
[12/04 17:51:19    104s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 17:51:19    104s] Design TNS changes after trial route: -62.394 -> -62.394
[12/04 17:51:19    104s] Begin: GigaOpt TNS non-legal recovery
[12/04 17:51:19    104s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 17:51:19    104s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:19    104s] Info: 87 io nets excluded
[12/04 17:51:19    104s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:19    104s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:01:44.7/0:08:06.9 (0.2), mem = 2568.1M
[12/04 17:51:19    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.10
[12/04 17:51:19    104s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:19    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=2568.1M
[12/04 17:51:19    104s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:51:19    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2568.1M
[12/04 17:51:19    104s] z: 2, totalTracks: 1
[12/04 17:51:19    104s] z: 4, totalTracks: 1
[12/04 17:51:19    104s] z: 6, totalTracks: 1
[12/04 17:51:19    104s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:19    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF:     Starting CMU at level 3, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2568.1M
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:19    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2568.1M
[12/04 17:51:19    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2568.1M
[12/04 17:51:19    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2568.1MB).
[12/04 17:51:19    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2568.1M
[12/04 17:51:19    104s] TotalInstCnt at PhyDesignMc Initialization: 1,507
[12/04 17:51:19    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=2568.1M
[12/04 17:51:19    104s] ### Creating RouteCongInterface, started
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:51:19    104s] 
[12/04 17:51:19    104s] #optDebug: {0, 1.000}
[12/04 17:51:19    104s] ### Creating RouteCongInterface, finished
[12/04 17:51:19    104s] {MG  {5 0 47.1 0.880153} }
[12/04 17:51:19    104s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=2568.1M
[12/04 17:51:19    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=2568.1M
[12/04 17:51:20    105s] *info: 87 io nets excluded
[12/04 17:51:20    105s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:20    105s] *info: 2 clock nets excluded
[12/04 17:51:20    105s] *info: 3 no-driver nets excluded.
[12/04 17:51:20    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.3
[12/04 17:51:20    105s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:51:20    105s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.394 Density 5.47
[12/04 17:51:20    105s] Optimizer TNS Opt
[12/04 17:51:20    105s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.394|
|reg2reg   |-0.001| -0.001|
|HEPG      |-0.001| -0.001|
|All Paths |-0.825|-62.394|
+----------+------+-------+

[12/04 17:51:20    105s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2589.2M
[12/04 17:51:20    105s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2589.2M
[12/04 17:51:20    105s] Active Path Group: reg2reg  
[12/04 17:51:20    105s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:20    105s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:20    105s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:20    105s] |  -0.001|   -0.825|  -0.001|  -62.394|    5.47%|   0:00:00.0| 2589.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:51:20    105s] |   0.000|   -0.825|   0.000|  -62.394|    5.47%|   0:00:00.0| 2631.9M|av_func_mode_max|       NA| NA                                  |
[12/04 17:51:20    105s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:20    105s] 
[12/04 17:51:20    105s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2631.9M) ***
[12/04 17:51:20    105s] Active Path Group: default 
[12/04 17:51:20    105s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:20    105s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:20    105s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:20    105s] |  -0.825|   -0.825| -62.394|  -62.394|    5.47%|   0:00:00.0| 2631.9M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:21    106s] |  -0.825|   -0.825| -62.242|  -62.242|    5.48%|   0:00:01.0| 2631.9M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:21    106s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2631.9M) ***
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:01.0 mem=2631.9M) ***
[12/04 17:51:21    106s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

[12/04 17:51:21    106s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.242 Density 5.48
[12/04 17:51:21    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.3
[12/04 17:51:21    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:       Starting CMU at level 4, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:2631.9M
[12/04 17:51:21    106s] TDRefine: refinePlace mode is spiral
[12/04 17:51:21    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.6
[12/04 17:51:21    106s] OPERPROF: Starting RefinePlace at level 1, MEM:2631.9M
[12/04 17:51:21    106s] *** Starting refinePlace (0:01:47 mem=2631.9M) ***
[12/04 17:51:21    106s] Total net bbox length = 1.554e+05 (7.656e+04 7.888e+04) (ext = 9.483e+04)
[12/04 17:51:21    106s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] Starting Small incrNP...
[12/04 17:51:21    106s] User Input Parameters:
[12/04 17:51:21    106s] - Congestion Driven    : Off
[12/04 17:51:21    106s] - Timing Driven        : Off
[12/04 17:51:21    106s] - Area-Violation Based : Off
[12/04 17:51:21    106s] - Start Rollback Level : -5
[12/04 17:51:21    106s] - Legalized            : On
[12/04 17:51:21    106s] - Window Based         : Off
[12/04 17:51:21    106s] - eDen incr mode       : Off
[12/04 17:51:21    106s] - Small incr mode      : On
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2631.9M
[12/04 17:51:21    106s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.002, MEM:2631.9M
[12/04 17:51:21    106s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[12/04 17:51:21    106s] Density distribution unevenness ratio = 87.237%
[12/04 17:51:21    106s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.003, MEM:2631.9M
[12/04 17:51:21    106s] cost 0.739198, thresh 1.000000
[12/04 17:51:21    106s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2631.9M)
[12/04 17:51:21    106s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:51:21    106s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2631.9M
[12/04 17:51:21    106s] Starting refinePlace ...
[12/04 17:51:21    106s] One DDP V2 for no tweak run.
[12/04 17:51:21    106s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:51:21    106s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2631.9MB) @(0:01:47 - 0:01:47).
[12/04 17:51:21    106s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:21    106s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:51:21    106s] Move report: legalization moves 10 insts, mean move: 2.92 um, max move: 6.20 um spiral
[12/04 17:51:21    106s] 	Max move on inst (CORE/U1404): (957.90, 1235.92) --> (964.10, 1235.92)
[12/04 17:51:21    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2636.0MB) @(0:01:47 - 0:01:47).
[12/04 17:51:21    106s] Move report: Detail placement moves 10 insts, mean move: 2.92 um, max move: 6.20 um 
[12/04 17:51:21    106s] 	Max move on inst (CORE/U1404): (957.90, 1235.92) --> (964.10, 1235.92)
[12/04 17:51:21    106s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2636.0MB
[12/04 17:51:21    106s] Statistics of distance of Instance movement in refine placement:
[12/04 17:51:21    106s]   maximum (X+Y) =         6.20 um
[12/04 17:51:21    106s]   inst (CORE/U1404) with max move: (957.9, 1235.92) -> (964.1, 1235.92)
[12/04 17:51:21    106s]   mean    (X+Y) =         2.92 um
[12/04 17:51:21    106s] Summary Report:
[12/04 17:51:21    106s] Instances move: 10 (out of 1508 movable)
[12/04 17:51:21    106s] Instances flipped: 0
[12/04 17:51:21    106s] Mean displacement: 2.92 um
[12/04 17:51:21    106s] Max displacement: 6.20 um (Instance: CORE/U1404) (957.9, 1235.92) -> (964.1, 1235.92)
[12/04 17:51:21    106s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 17:51:21    106s] Total instances moved : 10
[12/04 17:51:21    106s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.031, MEM:2636.0M
[12/04 17:51:21    106s] Total net bbox length = 1.555e+05 (7.656e+04 7.890e+04) (ext = 9.483e+04)
[12/04 17:51:21    106s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2636.0MB
[12/04 17:51:21    106s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2636.0MB) @(0:01:47 - 0:01:47).
[12/04 17:51:21    106s] *** Finished refinePlace (0:01:47 mem=2636.0M) ***
[12/04 17:51:21    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.6
[12/04 17:51:21    106s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.041, MEM:2636.0M
[12/04 17:51:21    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2636.0M
[12/04 17:51:21    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2632.0M
[12/04 17:51:21    106s] *** maximum move = 6.20 um ***
[12/04 17:51:21    106s] *** Finished re-routing un-routed nets (2632.0M) ***
[12/04 17:51:21    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:2632.0M
[12/04 17:51:21    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2632.0M
[12/04 17:51:21    106s] OPERPROF:     Starting CMU at level 3, MEM:2632.0M
[12/04 17:51:21    106s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2632.0M
[12/04 17:51:21    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2632.0M
[12/04 17:51:21    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2632.0M
[12/04 17:51:21    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2632.0M
[12/04 17:51:21    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2632.0M
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2632.0M) ***
[12/04 17:51:21    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.3
[12/04 17:51:21    106s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.242 Density 5.48
[12/04 17:51:21    106s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

[12/04 17:51:21    106s] Bottom Preferred Layer:
[12/04 17:51:21    106s]     None
[12/04 17:51:21    106s] Via Pillar Rule:
[12/04 17:51:21    106s]     None
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2632.0M) ***
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.3
[12/04 17:51:21    106s] Total-nets :: 1610, Stn-nets :: 238, ratio :: 14.7826 %
[12/04 17:51:21    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2612.9M
[12/04 17:51:21    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:2569.9M
[12/04 17:51:21    106s] TotalInstCnt at PhyDesignMc Destruction: 1,508
[12/04 17:51:21    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.10
[12/04 17:51:21    106s] *** TnsOpt #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:46.7/0:08:09.0 (0.2), mem = 2569.9M
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] =============================================================================================
[12/04 17:51:21    106s]  Step TAT Report for TnsOpt #2                                                  20.15-s105_1
[12/04 17:51:21    106s] =============================================================================================
[12/04 17:51:21    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:21    106s] ---------------------------------------------------------------------------------------------
[12/04 17:51:21    106s] [ RefinePlace            ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:51:21    106s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:51:21    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:21    106s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:21    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:21    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:21    106s] [ TransformInit          ]      1   0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:21    106s] [ OptimizationStep       ]      2   0:00:00.0  (   1.5 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 17:51:21    106s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.3 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 17:51:21    106s] [ OptGetWeight           ]     11   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:21    106s] [ OptEval                ]     11   0:00:01.4  (  68.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:51:21    106s] [ OptCommit              ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:21    106s] [ IncrTimingUpdate       ]     16   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:21    106s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 17:51:21    106s] [ IncrDelayCalc          ]     16   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:51:21    106s] [ SetupOptGetWorkingSet  ]     13   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:21    106s] [ SetupOptGetActiveNode  ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:21    106s] [ SetupOptSlackGraph     ]     11   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:21    106s] [ MISC                   ]          0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:51:21    106s] ---------------------------------------------------------------------------------------------
[12/04 17:51:21    106s]  TnsOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 17:51:21    106s] ---------------------------------------------------------------------------------------------
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] End: GigaOpt TNS non-legal recovery
[12/04 17:51:21    106s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 17:51:21    106s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 17:51:21    106s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:21    106s] Info: 87 io nets excluded
[12/04 17:51:21    106s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:21    106s] *** TnsOpt #3 [begin] : totSession cpu/real = 0:01:46.7/0:08:09.0 (0.2), mem = 2569.9M
[12/04 17:51:21    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.11
[12/04 17:51:21    106s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:21    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=2569.9M
[12/04 17:51:21    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:2569.9M
[12/04 17:51:21    106s] z: 2, totalTracks: 1
[12/04 17:51:21    106s] z: 4, totalTracks: 1
[12/04 17:51:21    106s] z: 6, totalTracks: 1
[12/04 17:51:21    106s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:21    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2569.9M
[12/04 17:51:21    106s] OPERPROF:     Starting CMU at level 3, MEM:2569.9M
[12/04 17:51:21    106s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2569.9M
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:21    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2569.9M
[12/04 17:51:21    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2569.9M
[12/04 17:51:21    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2569.9M
[12/04 17:51:21    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2569.9MB).
[12/04 17:51:21    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2569.9M
[12/04 17:51:21    106s] TotalInstCnt at PhyDesignMc Initialization: 1,508
[12/04 17:51:21    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=2569.9M
[12/04 17:51:21    106s] ### Creating RouteCongInterface, started
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:51:21    106s] 
[12/04 17:51:21    106s] #optDebug: {0, 1.000}
[12/04 17:51:21    106s] ### Creating RouteCongInterface, finished
[12/04 17:51:21    106s] {MG  {5 0 47.1 0.880153} }
[12/04 17:51:21    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=2569.9M
[12/04 17:51:21    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=2569.9M
[12/04 17:51:22    107s] *info: 87 io nets excluded
[12/04 17:51:22    107s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:22    107s] *info: 2 clock nets excluded
[12/04 17:51:22    107s] *info: 3 no-driver nets excluded.
[12/04 17:51:22    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.4
[12/04 17:51:22    107s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:51:22    107s] ** GigaOpt Optimizer WNS Slack -0.825 TNS Slack -62.242 Density 5.48
[12/04 17:51:22    107s] Optimizer TNS Opt
[12/04 17:51:22    107s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

[12/04 17:51:22    107s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2591.0M
[12/04 17:51:22    107s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2591.0M
[12/04 17:51:22    107s] Active Path Group: default 
[12/04 17:51:22    107s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:22    107s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:22    107s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:22    107s] |  -0.825|   -0.825| -62.242|  -62.242|    5.48%|   0:00:00.0| 2591.0M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:22    107s] |  -0.825|   -0.825| -62.242|  -62.242|    5.48%|   0:00:00.0| 2610.0M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:51:22    107s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2610.0M) ***
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2610.0M) ***
[12/04 17:51:22    107s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

[12/04 17:51:22    107s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.825|-62.242|
|reg2reg   | 0.007|  0.000|
|HEPG      | 0.007|  0.000|
|All Paths |-0.825|-62.242|
+----------+------+-------+

[12/04 17:51:22    107s] Bottom Preferred Layer:
[12/04 17:51:22    107s]     None
[12/04 17:51:22    107s] Via Pillar Rule:
[12/04 17:51:22    107s]     None
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2610.0M) ***
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.4
[12/04 17:51:22    107s] Total-nets :: 1610, Stn-nets :: 238, ratio :: 14.7826 %
[12/04 17:51:22    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2591.0M
[12/04 17:51:22    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2570.0M
[12/04 17:51:22    107s] TotalInstCnt at PhyDesignMc Destruction: 1,508
[12/04 17:51:22    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.11
[12/04 17:51:22    107s] *** TnsOpt #3 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:47.3/0:08:09.5 (0.2), mem = 2570.0M
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] =============================================================================================
[12/04 17:51:22    107s]  Step TAT Report for TnsOpt #3                                                  20.15-s105_1
[12/04 17:51:22    107s] =============================================================================================
[12/04 17:51:22    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:22    107s] ---------------------------------------------------------------------------------------------
[12/04 17:51:22    107s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:22    107s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:51:22    107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ TransformInit          ]      1   0:00:00.3  (  61.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:22    107s] [ OptimizationStep       ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:22    107s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:51:22    107s] [ OptGetWeight           ]      6   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ OptEval                ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:22    107s] [ MISC                   ]          0:00:00.1  (  21.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:51:22    107s] ---------------------------------------------------------------------------------------------
[12/04 17:51:22    107s]  TnsOpt #3 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:51:22    107s] ---------------------------------------------------------------------------------------------
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] Active setup views:
[12/04 17:51:22    107s]  av_func_mode_max
[12/04 17:51:22    107s]   Dominating endpoints: 0
[12/04 17:51:22    107s]   Dominating TNS: -0.000
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] Extraction called for design 'CHIP' of instances=1632 and nets=1615 using extraction engine 'preRoute' .
[12/04 17:51:22    107s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:51:22    107s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:51:22    107s] PreRoute RC Extraction called for design CHIP.
[12/04 17:51:22    107s] RC Extraction called in multi-corner(1) mode.
[12/04 17:51:22    107s] RCMode: PreRoute
[12/04 17:51:22    107s]       RC Corner Indexes            0   
[12/04 17:51:22    107s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:51:22    107s] Resistance Scaling Factor    : 1.00000 
[12/04 17:51:22    107s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:51:22    107s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:51:22    107s] Shrink Factor                : 1.00000
[12/04 17:51:22    107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:51:22    107s] Using capacitance table file ...
[12/04 17:51:22    107s] RC Grid backup saved.
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] Trim Metal Layers:
[12/04 17:51:22    107s] LayerId::1 widthSet size::4
[12/04 17:51:22    107s] LayerId::2 widthSet size::4
[12/04 17:51:22    107s] LayerId::3 widthSet size::4
[12/04 17:51:22    107s] LayerId::4 widthSet size::4
[12/04 17:51:22    107s] LayerId::5 widthSet size::4
[12/04 17:51:22    107s] LayerId::6 widthSet size::2
[12/04 17:51:22    107s] Skipped RC grid update for preRoute extraction.
[12/04 17:51:22    107s] eee: pegSigSF::1.070000
[12/04 17:51:22    107s] Initializing multi-corner capacitance tables ... 
[12/04 17:51:22    107s] Initializing multi-corner resistance tables ...
[12/04 17:51:22    107s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:51:22    107s] eee: l::2 avDens::0.052466 usedTrk::5342.631547 availTrk::101830.631815 sigTrk::5342.631547
[12/04 17:51:22    107s] eee: l::3 avDens::0.049364 usedTrk::5582.229362 availTrk::113083.529028 sigTrk::5582.229362
[12/04 17:51:22    107s] eee: l::4 avDens::0.024365 usedTrk::716.706745 availTrk::29415.051033 sigTrk::716.706745
[12/04 17:51:22    107s] eee: l::5 avDens::0.015808 usedTrk::200.681944 availTrk::12694.579287 sigTrk::200.681944
[12/04 17:51:22    107s] eee: l::6 avDens::0.041019 usedTrk::19.173016 availTrk::467.419355 sigTrk::19.173016
[12/04 17:51:22    107s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:22    107s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251718 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.832300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:51:22    107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2548.453M)
[12/04 17:51:22    107s] Skewing Data Summary (End_of_FINAL)
[12/04 17:51:22    107s] --------------------------------------------------
[12/04 17:51:22    107s]  Total skewed count:0
[12/04 17:51:22    107s] --------------------------------------------------
[12/04 17:51:22    107s] Starting delay calculation for Setup views
[12/04 17:51:22    107s] #################################################################################
[12/04 17:51:22    107s] # Design Stage: PreRoute
[12/04 17:51:22    107s] # Design Name: CHIP
[12/04 17:51:22    107s] # Design Mode: 90nm
[12/04 17:51:22    107s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:51:22    107s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:51:22    107s] # Signoff Settings: SI Off 
[12/04 17:51:22    107s] #################################################################################
[12/04 17:51:22    107s] Calculate delays in Single mode...
[12/04 17:51:22    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 2557.8M, InitMEM = 2557.8M)
[12/04 17:51:22    107s] Start delay calculation (fullDC) (1 T). (MEM=2557.75)
[12/04 17:51:22    107s] End AAE Lib Interpolated Model. (MEM=2557.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:51:22    107s] Total number of fetched objects 1626
[12/04 17:51:22    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:51:22    107s] End delay calculation. (MEM=2573.44 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:51:22    107s] End delay calculation (fullDC). (MEM=2573.44 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:51:22    107s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2573.4M) ***
[12/04 17:51:22    107s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:48 mem=2573.4M)
[12/04 17:51:22    107s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Import and model ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Create place DB ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Import place data ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read instances and placement ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read nets ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Create route DB ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       == Non-default Options ==
[12/04 17:51:22    107s] (I)       Build term to term wires                           : false
[12/04 17:51:22    107s] (I)       Maximum routing layer                              : 6
[12/04 17:51:22    107s] (I)       Number of threads                                  : 1
[12/04 17:51:22    107s] (I)       Method to set GCell size                           : row
[12/04 17:51:22    107s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:51:22    107s] (I)       Started Import route data (1T) ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       ============== Pin Summary ==============
[12/04 17:51:22    107s] (I)       +-------+--------+---------+------------+
[12/04 17:51:22    107s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:51:22    107s] (I)       +-------+--------+---------+------------+
[12/04 17:51:22    107s] (I)       |     1 |   5736 |  100.00 |        Pin |
[12/04 17:51:22    107s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:51:22    107s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:51:22    107s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:51:22    107s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:51:22    107s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:51:22    107s] (I)       +-------+--------+---------+------------+
[12/04 17:51:22    107s] (I)       Use row-based GCell size
[12/04 17:51:22    107s] (I)       Use row-based GCell align
[12/04 17:51:22    107s] (I)       GCell unit size   : 5040
[12/04 17:51:22    107s] (I)       GCell multiplier  : 1
[12/04 17:51:22    107s] (I)       GCell row height  : 5040
[12/04 17:51:22    107s] (I)       Actual row height : 5040
[12/04 17:51:22    107s] (I)       GCell align ref   : 640460 641200
[12/04 17:51:22    107s] [NR-eGR] Track table information for default rule: 
[12/04 17:51:22    107s] [NR-eGR] metal1 has no routable track
[12/04 17:51:22    107s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:51:22    107s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:51:22    107s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:51:22    107s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:51:22    107s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:51:22    107s] (I)       =================== Default via ====================
[12/04 17:51:22    107s] (I)       +---+------------------+---------------------------+
[12/04 17:51:22    107s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:51:22    107s] (I)       +---+------------------+---------------------------+
[12/04 17:51:22    107s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:51:22    107s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:51:22    107s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:51:22    107s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:51:22    107s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:51:22    107s] (I)       +---+------------------+---------------------------+
[12/04 17:51:22    107s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read routing blockages ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read instance blockages ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read PG blockages ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] [NR-eGR] Read 19944 PG shapes
[12/04 17:51:22    107s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read boundary cut boxes ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:51:22    107s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:51:22    107s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:51:22    107s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:51:22    107s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:51:22    107s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read blackboxes ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:51:22    107s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read prerouted ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:51:22    107s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read unlegalized nets ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read nets ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] [NR-eGR] Read numTotalNets=1610  numIgnoredNets=0
[12/04 17:51:22    107s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Set up via pillars ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       early_global_route_priority property id does not exist.
[12/04 17:51:22    107s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Model blockages into capacity
[12/04 17:51:22    107s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:51:22    107s] (I)       Started Initialize 3D capacity ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:51:22    107s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:51:22    107s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:51:22    107s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:51:22    107s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:51:22    107s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       -- layer congestion ratio --
[12/04 17:51:22    107s] (I)       Layer 1 : 0.100000
[12/04 17:51:22    107s] (I)       Layer 2 : 0.700000
[12/04 17:51:22    107s] (I)       Layer 3 : 0.700000
[12/04 17:51:22    107s] (I)       Layer 4 : 0.700000
[12/04 17:51:22    107s] (I)       Layer 5 : 0.700000
[12/04 17:51:22    107s] (I)       Layer 6 : 0.700000
[12/04 17:51:22    107s] (I)       ----------------------------
[12/04 17:51:22    107s] (I)       Number of ignored nets                =      0
[12/04 17:51:22    107s] (I)       Number of connected nets              =      0
[12/04 17:51:22    107s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:51:22    107s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:51:22    107s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:51:22    107s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:51:22    107s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:51:22    107s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:51:22    107s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:51:22    107s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:51:22    107s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:51:22    107s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Read aux data ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Others data preparation ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:51:22    107s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Create route kernel ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Ndr track 0 does not exist
[12/04 17:51:22    107s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:51:22    107s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:51:22    107s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:51:22    107s] (I)       Site width          :   620  (dbu)
[12/04 17:51:22    107s] (I)       Row height          :  5040  (dbu)
[12/04 17:51:22    107s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:51:22    107s] (I)       GCell width         :  5040  (dbu)
[12/04 17:51:22    107s] (I)       GCell height        :  5040  (dbu)
[12/04 17:51:22    107s] (I)       Grid                :   435   435     6
[12/04 17:51:22    107s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:51:22    107s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:51:22    107s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:51:22    107s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:51:22    107s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:51:22    107s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:51:22    107s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:51:22    107s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:51:22    107s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:51:22    107s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:51:22    107s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:51:22    107s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:51:22    107s] (I)       --------------------------------------------------------
[12/04 17:51:22    107s] 
[12/04 17:51:22    107s] [NR-eGR] ============ Routing rule table ============
[12/04 17:51:22    107s] [NR-eGR] Rule id: 0  Nets: 1523 
[12/04 17:51:22    107s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:51:22    107s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:51:22    107s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:22    107s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:22    107s] [NR-eGR] ========================================
[12/04 17:51:22    107s] [NR-eGR] 
[12/04 17:51:22    107s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:51:22    107s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:51:22    107s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:51:22    107s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:51:22    107s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:51:22    107s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:51:22    107s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Reset routing kernel
[12/04 17:51:22    107s] (I)       Started Global Routing ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Initialization ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       totalPins=5562  totalGlobalPin=5361 (96.39%)
[12/04 17:51:22    107s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Net group 1 ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Started Generate topology ( Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:22    107s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:51:23    107s] [NR-eGR] Layer group 1: route 1523 net(s) in layer range [2, 6]
[12/04 17:51:23    107s] (I)       
[12/04 17:51:23    107s] (I)       ============  Phase 1a Route ============
[12/04 17:51:23    107s] (I)       Started Phase 1a ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Pattern routing (1T) ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:51:23    107s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Usage: 33057 = (16216 H, 16841 V) = (0.79% H, 0.80% V) = (8.173e+04um H, 8.488e+04um V)
[12/04 17:51:23    107s] (I)       Started Add via demand to 2D ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       
[12/04 17:51:23    107s] (I)       ============  Phase 1b Route ============
[12/04 17:51:23    107s] (I)       Started Phase 1b ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Usage: 33057 = (16216 H, 16841 V) = (0.79% H, 0.80% V) = (8.173e+04um H, 8.488e+04um V)
[12/04 17:51:23    107s] (I)       Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.666073e+05um
[12/04 17:51:23    107s] (I)       Congestion metric : 0.01%H 0.02%V, 0.02%HV
[12/04 17:51:23    107s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:51:23    107s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       
[12/04 17:51:23    107s] (I)       ============  Phase 1c Route ============
[12/04 17:51:23    107s] (I)       Started Phase 1c ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Two level routing ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Level2 Grid: 87 x 87
[12/04 17:51:23    107s] (I)       Started Two Level Routing ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Usage: 33061 = (16216 H, 16845 V) = (0.79% H, 0.80% V) = (8.173e+04um H, 8.490e+04um V)
[12/04 17:51:23    107s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       
[12/04 17:51:23    107s] (I)       ============  Phase 1d Route ============
[12/04 17:51:23    107s] (I)       Started Phase 1d ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Detoured routing ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Usage: 33061 = (16216 H, 16845 V) = (0.79% H, 0.80% V) = (8.173e+04um H, 8.490e+04um V)
[12/04 17:51:23    107s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       
[12/04 17:51:23    107s] (I)       ============  Phase 1e Route ============
[12/04 17:51:23    107s] (I)       Started Phase 1e ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Route legalization ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Usage: 33061 = (16216 H, 16845 V) = (0.79% H, 0.80% V) = (8.173e+04um H, 8.490e+04um V)
[12/04 17:51:23    107s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.666274e+05um
[12/04 17:51:23    107s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       
[12/04 17:51:23    107s] (I)       ============  Phase 1l Route ============
[12/04 17:51:23    107s] (I)       Started Phase 1l ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Started Layer assignment (1T) ( Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2573.44 MB )
[12/04 17:51:23    107s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] (I)       Started Clean cong LA ( Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:51:23    107s] (I)       Layer  2:     697718     14506         3      799311      735368    (52.08%) 
[12/04 17:51:23    107s] (I)       Layer  3:     770395     14562         3      889875      809235    (52.37%) 
[12/04 17:51:23    107s] (I)       Layer  4:    1118589      4645         0      395778     1138901    (25.79%) 
[12/04 17:51:23    107s] (I)       Layer  5:    1290488      1996         0      398826     1300284    (23.47%) 
[12/04 17:51:23    107s] (I)       Layer  6:     290423        51         0       91492      292177    (23.85%) 
[12/04 17:51:23    107s] (I)       Total:       4167613     35760         6     2575282     4275965    (37.59%) 
[12/04 17:51:23    107s] (I)       
[12/04 17:51:23    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:51:23    107s] [NR-eGR]                        OverCon            
[12/04 17:51:23    107s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:51:23    107s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:51:23    107s] [NR-eGR] ----------------------------------------------
[12/04 17:51:23    107s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:23    107s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:23    107s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:23    107s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:23    107s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:23    107s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:23    107s] [NR-eGR] ----------------------------------------------
[12/04 17:51:23    107s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/04 17:51:23    107s] [NR-eGR] 
[12/04 17:51:23    107s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] (I)       Started Export 3D cong map ( Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:51:23    107s] (I)       Started Export 2D cong map ( Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:51:23    107s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:51:23    107s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2581.44 MB )
[12/04 17:51:23    107s] OPERPROF: Starting HotSpotCal at level 1, MEM:2581.4M
[12/04 17:51:23    107s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:23    107s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:51:23    107s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:23    107s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:51:23    107s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:23    107s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:51:23    107s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:51:23    107s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2581.4M
[12/04 17:51:23    107s] Reported timing to dir ./timingReports
[12/04 17:51:23    107s] **optDesign ... cpu = 0:00:46, real = 0:00:47, mem = 1760.2M, totSessionCpu=0:01:48 **
[12/04 17:51:23    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2534.4M
[12/04 17:51:23    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2534.4M
[12/04 17:51:24    108s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.825  |  0.007  | -0.825  |
|           TNS (ns):| -62.240 |  0.000  | -62.240 |
|    Violating Paths:|   96    |    0    |   96    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:51:24    108s] Density: 5.476%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:48, mem = 1761.0M, totSessionCpu=0:01:48 **
[12/04 17:51:24    108s] 
[12/04 17:51:24    108s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:51:24    108s] Deleting Lib Analyzer.
[12/04 17:51:24    108s] 
[12/04 17:51:24    108s] TimeStamp Deleting Cell Server End ...
[12/04 17:51:24    108s] *** Finished optDesign ***
[12/04 17:51:24    108s] 
[12/04 17:51:24    108s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:48.6 real=0:00:50.0)
[12/04 17:51:24    108s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.0 real=0:00:01.9)
[12/04 17:51:24    108s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[12/04 17:51:24    108s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.9 real=0:00:03.9)
[12/04 17:51:24    108s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:11.1 real=0:00:11.1)
[12/04 17:51:24    108s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:05.3 real=0:00:05.3)
[12/04 17:51:24    108s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:10.1 real=0:00:10.1)
[12/04 17:51:24    108s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[12/04 17:51:24    108s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:51:24    108s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:51:24    108s] clean pInstBBox. size 0
[12/04 17:51:24    108s] All LLGs are deleted
[12/04 17:51:24    108s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2549.7M
[12/04 17:51:24    108s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2549.7M
[12/04 17:51:24    108s] #optDebug: fT-D <X 1 0 0 0>
[12/04 17:51:24    108s] VSMManager cleared!
[12/04 17:51:24    108s] **place_opt_design ... cpu = 0:00:47, real = 0:00:48, mem = 2496.7M **
[12/04 17:51:24    108s] *** Finished GigaPlace ***
[12/04 17:51:24    108s] 
[12/04 17:51:24    108s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:51:24    108s] Severity  ID               Count  Summary                                  
[12/04 17:51:24    108s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[12/04 17:51:24    108s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:51:24    108s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/04 17:51:24    108s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/04 17:51:24    108s] *** Message Summary: 6 warning(s), 0 error(s)
[12/04 17:51:24    108s] 
[12/04 17:51:24    108s] *** place_opt_design #1 [finish] : cpu/real = 0:00:46.6/0:00:47.9 (1.0), totSession cpu/real = 0:01:48.2/0:08:11.8 (0.2), mem = 2496.7M
[12/04 17:51:24    108s] 
[12/04 17:51:24    108s] =============================================================================================
[12/04 17:51:24    108s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/04 17:51:24    108s] =============================================================================================
[12/04 17:51:24    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:24    108s] ---------------------------------------------------------------------------------------------
[12/04 17:51:24    108s] [ InitOpt                ]      1   0:00:03.0  (   6.3 % )     0:00:03.8 /  0:00:03.7    1.0
[12/04 17:51:24    108s] [ WnsOpt                 ]      1   0:00:05.3  (  11.0 % )     0:00:05.3 /  0:00:05.3    1.0
[12/04 17:51:24    108s] [ TnsOpt                 ]      3   0:00:12.5  (  26.0 % )     0:00:12.7 /  0:00:12.7    1.0
[12/04 17:51:24    108s] [ GlobalOpt              ]      1   0:00:03.5  (   7.3 % )     0:00:03.5 /  0:00:03.5    1.0
[12/04 17:51:24    108s] [ DrvOpt                 ]      3   0:00:02.4  (   4.9 % )     0:00:02.4 /  0:00:02.4    1.0
[12/04 17:51:24    108s] [ SimplifyNetlist        ]      1   0:00:01.9  (   4.0 % )     0:00:01.9 /  0:00:02.0    1.0
[12/04 17:51:24    108s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[12/04 17:51:24    108s] [ AreaOpt                ]      2   0:00:03.8  (   7.8 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 17:51:24    108s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:51:24    108s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:24    108s] [ IncrReplace            ]      1   0:00:11.2  (  23.4 % )     0:00:11.6 /  0:00:11.6    1.0
[12/04 17:51:24    108s] [ RefinePlace            ]      4   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:51:24    108s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:51:24    108s] [ ExtractRC              ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:51:24    108s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:00.7 /  0:00:00.8    1.0
[12/04 17:51:24    108s] [ FullDelayCalc          ]      3   0:00:01.0  (   2.1 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 17:51:24    108s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.9 /  0:00:00.5    0.3
[12/04 17:51:24    108s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:51:24    108s] [ DrvReport              ]      2   0:00:01.4  (   2.8 % )     0:00:01.4 /  0:00:00.1    0.0
[12/04 17:51:24    108s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:51:24    108s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:51:24    108s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:24    108s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:24    108s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:24    108s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:51:24    108s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:24    108s] [ MISC                   ]          0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:51:24    108s] ---------------------------------------------------------------------------------------------
[12/04 17:51:24    108s]  place_opt_design #1 TOTAL          0:00:47.9  ( 100.0 % )     0:00:47.9 /  0:00:46.6    1.0
[12/04 17:51:24    108s] ---------------------------------------------------------------------------------------------
[12/04 17:51:24    108s] 
[12/04 17:51:31    108s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 17:51:31    108s] <CMD> optDesign -preCTS
[12/04 17:51:31    108s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1700.1M, totSessionCpu=0:01:49 **
[12/04 17:51:31    108s] Executing: place_opt_design -opt
[12/04 17:51:31    108s] **INFO: User settings:
[12/04 17:51:31    108s] setExtractRCMode -engine                    preRoute
[12/04 17:51:31    108s] setDelayCalMode -enable_high_fanout         true
[12/04 17:51:31    108s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 17:51:31    108s] setDelayCalMode -engine                     aae
[12/04 17:51:31    108s] setDelayCalMode -ignoreNetLoad              false
[12/04 17:51:31    108s] setDelayCalMode -socv_accuracy_mode         low
[12/04 17:51:31    108s] setOptMode -activeHoldViews                 { av_func_mode_min }
[12/04 17:51:31    108s] setOptMode -activeSetupViews                { av_func_mode_max }
[12/04 17:51:31    108s] setOptMode -autoSetupViews                  { av_func_mode_max}
[12/04 17:51:31    108s] setOptMode -autoTDGRSetupViews              { av_func_mode_max}
[12/04 17:51:31    108s] setOptMode -drcMargin                       0
[12/04 17:51:31    108s] setOptMode -fixCap                          true
[12/04 17:51:31    108s] setOptMode -fixDrc                          true
[12/04 17:51:31    108s] setOptMode -fixFanoutLoad                   true
[12/04 17:51:31    108s] setOptMode -fixTran                         true
[12/04 17:51:31    108s] setOptMode -optimizeFF                      true
[12/04 17:51:31    108s] setOptMode -setupTargetSlack                0
[12/04 17:51:31    108s] setPlaceMode -place_design_floorplan_mode   false
[12/04 17:51:31    108s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[12/04 17:51:31    108s] setAnalysisMode -analysisType               single
[12/04 17:51:31    108s] setAnalysisMode -checkType                  setup
[12/04 17:51:31    108s] setAnalysisMode -clkSrcPath                 true
[12/04 17:51:31    108s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 17:51:31    108s] setAnalysisMode -usefulSkew                 true
[12/04 17:51:31    108s] setAnalysisMode -virtualIPO                 false
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:01:48.7/0:08:18.4 (0.2), mem = 2497.3M
[12/04 17:51:31    108s] *** Starting GigaPlace ***
[12/04 17:51:31    108s] #optDebug: fT-E <X 2 3 1 0>
[12/04 17:51:31    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:2497.3M
[12/04 17:51:31    108s] z: 2, totalTracks: 1
[12/04 17:51:31    108s] z: 4, totalTracks: 1
[12/04 17:51:31    108s] z: 6, totalTracks: 1
[12/04 17:51:31    108s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:31    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2496.3M
[12/04 17:51:31    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2496.3M
[12/04 17:51:31    108s] Core basic site is core_5040
[12/04 17:51:31    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2496.3M
[12/04 17:51:31    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2496.3M
[12/04 17:51:31    108s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[12/04 17:51:31    108s] SiteArray: use 1,105,920 bytes
[12/04 17:51:31    108s] SiteArray: current memory after site array memory allocation 2497.3M
[12/04 17:51:31    108s] SiteArray: FP blocked sites are writable
[12/04 17:51:31    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:51:31    108s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:     Starting CMU at level 3, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2497.3M
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:31    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2497.3M
[12/04 17:51:31    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2497.3MB).
[12/04 17:51:31    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.020, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2497.3M
[12/04 17:51:31    108s] All LLGs are deleted
[12/04 17:51:31    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:2497.3M
[12/04 17:51:31    108s] *** GlobalPlace #2 [begin] : totSession cpu/real = 0:01:48.7/0:08:18.4 (0.2), mem = 2497.3M
[12/04 17:51:31    108s] VSMManager cleared!
[12/04 17:51:31    108s] *** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:48.7/0:08:18.4 (0.2), mem = 2497.3M
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] =============================================================================================
[12/04 17:51:31    108s]  Step TAT Report for GlobalPlace #2                                             20.15-s105_1
[12/04 17:51:31    108s] =============================================================================================
[12/04 17:51:31    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:31    108s] ---------------------------------------------------------------------------------------------
[12/04 17:51:31    108s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:31    108s] ---------------------------------------------------------------------------------------------
[12/04 17:51:31    108s]  GlobalPlace #2 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:31    108s] ---------------------------------------------------------------------------------------------
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1700.1M, totSessionCpu=0:01:49 **
[12/04 17:51:31    108s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 17:51:31    108s] *** InitOpt #2 [begin] : totSession cpu/real = 0:01:48.7/0:08:18.4 (0.2), mem = 2497.3M
[12/04 17:51:31    108s] GigaOpt running with 1 threads.
[12/04 17:51:31    108s] Info: 1 threads available for lower-level modules during optimization.
[12/04 17:51:31    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:2497.3M
[12/04 17:51:31    108s] z: 2, totalTracks: 1
[12/04 17:51:31    108s] z: 4, totalTracks: 1
[12/04 17:51:31    108s] z: 6, totalTracks: 1
[12/04 17:51:31    108s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:31    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2497.3M
[12/04 17:51:31    108s] Core basic site is core_5040
[12/04 17:51:31    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2497.3M
[12/04 17:51:31    108s] Fast DP-INIT is on for default
[12/04 17:51:31    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:51:31    108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:     Starting CMU at level 3, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2497.3M
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:31    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2497.3M
[12/04 17:51:31    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2497.3MB).
[12/04 17:51:31    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2497.3M
[12/04 17:51:31    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2497.3M
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:51:31    108s] Summary for sequential cells identification: 
[12/04 17:51:31    108s]   Identified SBFF number: 42
[12/04 17:51:31    108s]   Identified MBFF number: 0
[12/04 17:51:31    108s]   Identified SB Latch number: 0
[12/04 17:51:31    108s]   Identified MB Latch number: 0
[12/04 17:51:31    108s]   Not identified SBFF number: 10
[12/04 17:51:31    108s]   Not identified MBFF number: 0
[12/04 17:51:31    108s]   Not identified SB Latch number: 0
[12/04 17:51:31    108s]   Not identified MB Latch number: 0
[12/04 17:51:31    108s]   Number of sequential cells which are not FFs: 27
[12/04 17:51:31    108s]  Visiting view : av_func_mode_max
[12/04 17:51:31    108s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:51:31    108s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:51:31    108s]  Visiting view : av_func_mode_min
[12/04 17:51:31    108s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:51:31    108s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:51:31    108s] TLC MultiMap info (StdDelay):
[12/04 17:51:31    108s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:51:31    108s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:51:31    108s]  Setting StdDelay to: 53.6ps
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] Creating Lib Analyzer ...
[12/04 17:51:31    108s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:31    108s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:31    108s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:31    108s] 
[12/04 17:51:31    108s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:32    110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=2519.3M
[12/04 17:51:32    110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=2519.3M
[12/04 17:51:32    110s] Creating Lib Analyzer, finished. 
[12/04 17:51:32    110s] #optDebug: fT-S <1 2 3 1 0>
[12/04 17:51:32    110s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 17:51:32    110s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 17:51:32    110s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell XMD is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell XMC is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell PUI is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell PDIX is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell PDI is dont_touch but not dont_use
[12/04 17:51:32    110s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 17:51:32    110s] 	...
[12/04 17:51:32    110s] 	Reporting only the 20 first cells found...
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1704.9M, totSessionCpu=0:01:50 **
[12/04 17:51:32    110s] *** optDesign -preCTS ***
[12/04 17:51:32    110s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 17:51:32    110s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 17:51:32    110s] Hold Target Slack: user slack 0
[12/04 17:51:32    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2519.3M
[12/04 17:51:32    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:2519.3M
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:51:32    110s] Deleting Lib Analyzer.
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] TimeStamp Deleting Cell Server End ...
[12/04 17:51:32    110s] Multi-VT timing optimization disabled based on library information.
[12/04 17:51:32    110s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:51:32    110s] Summary for sequential cells identification: 
[12/04 17:51:32    110s]   Identified SBFF number: 42
[12/04 17:51:32    110s]   Identified MBFF number: 0
[12/04 17:51:32    110s]   Identified SB Latch number: 0
[12/04 17:51:32    110s]   Identified MB Latch number: 0
[12/04 17:51:32    110s]   Not identified SBFF number: 10
[12/04 17:51:32    110s]   Not identified MBFF number: 0
[12/04 17:51:32    110s]   Not identified SB Latch number: 0
[12/04 17:51:32    110s]   Not identified MB Latch number: 0
[12/04 17:51:32    110s]   Number of sequential cells which are not FFs: 27
[12/04 17:51:32    110s]  Visiting view : av_func_mode_max
[12/04 17:51:32    110s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:51:32    110s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:51:32    110s]  Visiting view : av_func_mode_min
[12/04 17:51:32    110s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:51:32    110s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:51:32    110s] TLC MultiMap info (StdDelay):
[12/04 17:51:32    110s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:51:32    110s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:51:32    110s]  Setting StdDelay to: 53.6ps
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] TimeStamp Deleting Cell Server End ...
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] Creating Lib Analyzer ...
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:51:32    110s] Summary for sequential cells identification: 
[12/04 17:51:32    110s]   Identified SBFF number: 42
[12/04 17:51:32    110s]   Identified MBFF number: 0
[12/04 17:51:32    110s]   Identified SB Latch number: 0
[12/04 17:51:32    110s]   Identified MB Latch number: 0
[12/04 17:51:32    110s]   Not identified SBFF number: 10
[12/04 17:51:32    110s]   Not identified MBFF number: 0
[12/04 17:51:32    110s]   Not identified SB Latch number: 0
[12/04 17:51:32    110s]   Not identified MB Latch number: 0
[12/04 17:51:32    110s]   Number of sequential cells which are not FFs: 27
[12/04 17:51:32    110s]  Visiting view : av_func_mode_max
[12/04 17:51:32    110s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:51:32    110s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:51:32    110s]  Visiting view : av_func_mode_min
[12/04 17:51:32    110s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:51:32    110s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:51:32    110s] TLC MultiMap info (StdDelay):
[12/04 17:51:32    110s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:51:32    110s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:51:32    110s]  Setting StdDelay to: 53.6ps
[12/04 17:51:32    110s] 
[12/04 17:51:32    110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:51:32    110s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:32    110s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:32    110s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:32    110s] 
[12/04 17:51:33    110s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:34    111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:52 mem=2519.3M
[12/04 17:51:34    111s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:52 mem=2519.3M
[12/04 17:51:34    111s] Creating Lib Analyzer, finished. 
[12/04 17:51:34    111s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2519.3M
[12/04 17:51:34    111s] All LLGs are deleted
[12/04 17:51:34    111s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2519.3M
[12/04 17:51:34    111s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2519.3M
[12/04 17:51:34    111s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2519.3M
[12/04 17:51:34    111s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=2519.3M
[12/04 17:51:34    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=2519.3M
[12/04 17:51:34    111s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Import and model ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Create place DB ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Import place data ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read instances and placement ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Number of ignored instance 0
[12/04 17:51:34    111s] (I)       Number of inbound cells 124
[12/04 17:51:34    111s] (I)       Number of opened ILM blockages 0
[12/04 17:51:34    111s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 17:51:34    111s] (I)       numMoveCells=1508, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 17:51:34    111s] (I)       cell height: 5040, count: 1508
[12/04 17:51:34    111s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read nets ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Number of nets = 1610 ( 0 ignored )
[12/04 17:51:34    111s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Read rows... (mem=2519.3M)
[12/04 17:51:34    111s] (I)       Done Read rows (cpu=0.000s, mem=2519.3M)
[12/04 17:51:34    111s] (I)       Identified Clock instances: Flop 257, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 17:51:34    111s] (I)       Read module constraints... (mem=2519.3M)
[12/04 17:51:34    111s] (I)       Done Read module constraints (cpu=0.000s, mem=2519.3M)
[12/04 17:51:34    111s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Create route DB ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       == Non-default Options ==
[12/04 17:51:34    111s] (I)       Maximum routing layer                              : 6
[12/04 17:51:34    111s] (I)       Buffering-aware routing                            : true
[12/04 17:51:34    111s] (I)       Spread congestion away from blockages              : true
[12/04 17:51:34    111s] (I)       Number of threads                                  : 1
[12/04 17:51:34    111s] (I)       Overflow penalty cost                              : 10
[12/04 17:51:34    111s] (I)       Punch through distance                             : 9134.390000
[12/04 17:51:34    111s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:51:34    111s] (I)       Method to set GCell size                           : row
[12/04 17:51:34    111s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:51:34    111s] (I)       Started Import route data (1T) ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       ============== Pin Summary ==============
[12/04 17:51:34    111s] (I)       +-------+--------+---------+------------+
[12/04 17:51:34    111s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:51:34    111s] (I)       +-------+--------+---------+------------+
[12/04 17:51:34    111s] (I)       |     1 |   5736 |  100.00 |        Pin |
[12/04 17:51:34    111s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:51:34    111s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:51:34    111s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:51:34    111s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:51:34    111s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:51:34    111s] (I)       +-------+--------+---------+------------+
[12/04 17:51:34    111s] (I)       Use row-based GCell size
[12/04 17:51:34    111s] (I)       Use row-based GCell align
[12/04 17:51:34    111s] (I)       GCell unit size   : 5040
[12/04 17:51:34    111s] (I)       GCell multiplier  : 1
[12/04 17:51:34    111s] (I)       GCell row height  : 5040
[12/04 17:51:34    111s] (I)       Actual row height : 5040
[12/04 17:51:34    111s] (I)       GCell align ref   : 640460 641200
[12/04 17:51:34    111s] [NR-eGR] Track table information for default rule: 
[12/04 17:51:34    111s] [NR-eGR] metal1 has no routable track
[12/04 17:51:34    111s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:51:34    111s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:51:34    111s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:51:34    111s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:51:34    111s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:51:34    111s] (I)       =================== Default via ====================
[12/04 17:51:34    111s] (I)       +---+------------------+---------------------------+
[12/04 17:51:34    111s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:51:34    111s] (I)       +---+------------------+---------------------------+
[12/04 17:51:34    111s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:51:34    111s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:51:34    111s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:51:34    111s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:51:34    111s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:51:34    111s] (I)       +---+------------------+---------------------------+
[12/04 17:51:34    111s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read routing blockages ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read instance blockages ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read PG blockages ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] [NR-eGR] Read 19944 PG shapes
[12/04 17:51:34    111s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read boundary cut boxes ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:51:34    111s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:51:34    111s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:51:34    111s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:51:34    111s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:51:34    111s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read blackboxes ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:51:34    111s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read prerouted ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:51:34    111s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read unlegalized nets ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read nets ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] [NR-eGR] Read numTotalNets=1610  numIgnoredNets=0
[12/04 17:51:34    111s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Set up via pillars ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       early_global_route_priority property id does not exist.
[12/04 17:51:34    111s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Model blockages into capacity
[12/04 17:51:34    111s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:51:34    111s] (I)       Started Initialize 3D capacity ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:51:34    111s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:51:34    111s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:51:34    111s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:51:34    111s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:51:34    111s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       -- layer congestion ratio --
[12/04 17:51:34    111s] (I)       Layer 1 : 0.100000
[12/04 17:51:34    111s] (I)       Layer 2 : 0.700000
[12/04 17:51:34    111s] (I)       Layer 3 : 0.700000
[12/04 17:51:34    111s] (I)       Layer 4 : 0.700000
[12/04 17:51:34    111s] (I)       Layer 5 : 0.700000
[12/04 17:51:34    111s] (I)       Layer 6 : 0.700000
[12/04 17:51:34    111s] (I)       ----------------------------
[12/04 17:51:34    111s] (I)       Number of ignored nets                =      0
[12/04 17:51:34    111s] (I)       Number of connected nets              =      0
[12/04 17:51:34    111s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:51:34    111s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:51:34    111s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:51:34    111s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:51:34    111s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:51:34    111s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:51:34    111s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:51:34    111s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:51:34    111s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:51:34    111s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Read aux data ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Constructing bin map
[12/04 17:51:34    111s] (I)       Initialize bin information with width=10080 height=10080
[12/04 17:51:34    111s] (I)       Done constructing bin map
[12/04 17:51:34    111s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Others data preparation ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:51:34    111s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Started Create route kernel ( Curr Mem: 2519.34 MB )
[12/04 17:51:34    111s] (I)       Ndr track 0 does not exist
[12/04 17:51:34    111s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:51:34    111s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:51:34    111s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:51:34    111s] (I)       Site width          :   620  (dbu)
[12/04 17:51:34    111s] (I)       Row height          :  5040  (dbu)
[12/04 17:51:34    111s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:51:34    111s] (I)       GCell width         :  5040  (dbu)
[12/04 17:51:34    111s] (I)       GCell height        :  5040  (dbu)
[12/04 17:51:34    111s] (I)       Grid                :   435   435     6
[12/04 17:51:34    111s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:51:34    111s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:51:34    111s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:51:34    111s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:51:34    111s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:51:34    111s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:51:34    111s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:51:34    111s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:51:34    111s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:51:34    111s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:51:34    111s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:51:34    111s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:51:34    111s] (I)       --------------------------------------------------------
[12/04 17:51:34    111s] 
[12/04 17:51:34    111s] [NR-eGR] ============ Routing rule table ============
[12/04 17:51:34    111s] [NR-eGR] Rule id: 0  Nets: 1523 
[12/04 17:51:34    111s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:51:34    111s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:51:34    111s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:34    111s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:34    111s] [NR-eGR] ========================================
[12/04 17:51:34    111s] [NR-eGR] 
[12/04 17:51:34    111s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:51:34    111s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:51:34    111s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:51:34    111s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:51:34    111s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:51:34    111s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:51:34    111s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Reset routing kernel
[12/04 17:51:34    111s] (I)       Started Global Routing ( Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Started Initialization ( Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       totalPins=5562  totalGlobalPin=5361 (96.39%)
[12/04 17:51:34    111s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Started Net group 1 ( Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Started Generate topology ( Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:51:34    111s] (I)       #blocked areas for congestion spreading : 34
[12/04 17:51:34    111s] [NR-eGR] Layer group 1: route 1523 net(s) in layer range [2, 6]
[12/04 17:51:34    111s] (I)       
[12/04 17:51:34    111s] (I)       ============  Phase 1a Route ============
[12/04 17:51:34    111s] (I)       Started Phase 1a ( Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Started Pattern routing (1T) ( Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:51:34    111s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Usage: 33305 = (16444 H, 16861 V) = (0.80% H, 0.80% V) = (8.288e+04um H, 8.498e+04um V)
[12/04 17:51:34    111s] (I)       Started Add via demand to 2D ( Curr Mem: 2526.93 MB )
[12/04 17:51:34    111s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       
[12/04 17:51:34    111s] (I)       ============  Phase 1b Route ============
[12/04 17:51:34    111s] (I)       Started Phase 1b ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Usage: 33305 = (16444 H, 16861 V) = (0.80% H, 0.80% V) = (8.288e+04um H, 8.498e+04um V)
[12/04 17:51:34    111s] (I)       Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.678572e+05um
[12/04 17:51:34    111s] (I)       Congestion metric : 0.01%H 0.02%V, 0.02%HV
[12/04 17:51:34    111s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:51:34    111s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       
[12/04 17:51:34    111s] (I)       ============  Phase 1c Route ============
[12/04 17:51:34    111s] (I)       Started Phase 1c ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Two level routing ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Level2 Grid: 87 x 87
[12/04 17:51:34    111s] (I)       Started Two Level Routing ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Usage: 33307 = (16444 H, 16863 V) = (0.80% H, 0.80% V) = (8.288e+04um H, 8.499e+04um V)
[12/04 17:51:34    111s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       
[12/04 17:51:34    111s] (I)       ============  Phase 1d Route ============
[12/04 17:51:34    111s] (I)       Started Phase 1d ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Detoured routing ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Usage: 33307 = (16444 H, 16863 V) = (0.80% H, 0.80% V) = (8.288e+04um H, 8.499e+04um V)
[12/04 17:51:34    111s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       
[12/04 17:51:34    111s] (I)       ============  Phase 1e Route ============
[12/04 17:51:34    111s] (I)       Started Phase 1e ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Route legalization ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Usage: 33307 = (16444 H, 16863 V) = (0.80% H, 0.80% V) = (8.288e+04um H, 8.499e+04um V)
[12/04 17:51:34    111s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.678673e+05um
[12/04 17:51:34    111s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       
[12/04 17:51:34    111s] (I)       ============  Phase 1l Route ============
[12/04 17:51:34    111s] (I)       Started Phase 1l ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Layer assignment (1T) ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Clean cong LA ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:51:34    111s] (I)       Layer  2:     697718     14505         3      799311      735368    (52.08%) 
[12/04 17:51:34    111s] (I)       Layer  3:     770395     14870         3      889875      809235    (52.37%) 
[12/04 17:51:34    111s] (I)       Layer  4:    1118589      4681         0      395778     1138901    (25.79%) 
[12/04 17:51:34    111s] (I)       Layer  5:    1290488      1937         0      398826     1300284    (23.47%) 
[12/04 17:51:34    111s] (I)       Layer  6:     290423        58         0       91492      292177    (23.85%) 
[12/04 17:51:34    111s] (I)       Total:       4167613     36051         6     2575282     4275965    (37.59%) 
[12/04 17:51:34    111s] (I)       
[12/04 17:51:34    111s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:51:34    111s] [NR-eGR]                        OverCon            
[12/04 17:51:34    111s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:51:34    111s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:51:34    111s] [NR-eGR] ----------------------------------------------
[12/04 17:51:34    111s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:34    111s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:34    111s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:34    111s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:34    111s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:34    111s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:34    111s] [NR-eGR] ----------------------------------------------
[12/04 17:51:34    111s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/04 17:51:34    111s] [NR-eGR] 
[12/04 17:51:34    111s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Export 3D cong map ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:51:34    111s] (I)       Started Export 2D cong map ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:51:34    111s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:51:34    111s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       ============= Track Assignment ============
[12/04 17:51:34    111s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Track Assignment (1T) ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:51:34    111s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Run Multi-thread track assignment
[12/04 17:51:34    111s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Export ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] [NR-eGR] Started Export DB wires ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] [NR-eGR] Started Export all nets ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] [NR-eGR] Started Set wire vias ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:34    111s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5562
[12/04 17:51:34    111s] [NR-eGR] metal2  (2V) length: 6.374385e+04um, number of vias: 8041
[12/04 17:51:34    111s] [NR-eGR] metal3  (3H) length: 7.408656e+04um, number of vias: 907
[12/04 17:51:34    111s] [NR-eGR] metal4  (4V) length: 2.325616e+04um, number of vias: 228
[12/04 17:51:34    111s] [NR-eGR] metal5  (5H) length: 9.766730e+03um, number of vias: 18
[12/04 17:51:34    111s] [NR-eGR] metal6  (6V) length: 2.934400e+02um, number of vias: 0
[12/04 17:51:34    111s] [NR-eGR] Total length: 1.711467e+05um, number of vias: 14756
[12/04 17:51:34    111s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:34    111s] [NR-eGR] Total eGR-routed clock nets wire length: 4.563870e+03um 
[12/04 17:51:34    111s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:34    111s] (I)       Started Update net boxes ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Started Update timing ( Curr Mem: 2529.82 MB )
[12/04 17:51:34    111s] (I)       Finished Update timing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2520.30 MB )
[12/04 17:51:34    111s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2520.30 MB )
[12/04 17:51:34    111s] (I)       Started Postprocess design ( Curr Mem: 2520.30 MB )
[12/04 17:51:34    111s] Saved RC grid cleaned up.
[12/04 17:51:34    111s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2507.30 MB )
[12/04 17:51:34    111s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2507.30 MB )
[12/04 17:51:34    111s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=2507.3M
[12/04 17:51:34    111s] 
[12/04 17:51:34    111s] Trim Metal Layers:
[12/04 17:51:34    111s] LayerId::1 widthSet size::4
[12/04 17:51:34    111s] LayerId::2 widthSet size::4
[12/04 17:51:34    111s] LayerId::3 widthSet size::4
[12/04 17:51:34    111s] LayerId::4 widthSet size::4
[12/04 17:51:34    111s] LayerId::5 widthSet size::4
[12/04 17:51:34    111s] LayerId::6 widthSet size::2
[12/04 17:51:34    111s] Updating RC grid for preRoute extraction ...
[12/04 17:51:34    111s] eee: pegSigSF::1.070000
[12/04 17:51:34    111s] Initializing multi-corner capacitance tables ... 
[12/04 17:51:34    111s] Initializing multi-corner resistance tables ...
[12/04 17:51:34    111s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:51:34    111s] eee: l::2 avDens::0.053285 usedTrk::5351.112505 availTrk::100424.721533 sigTrk::5351.112505
[12/04 17:51:34    111s] eee: l::3 avDens::0.049856 usedTrk::5604.897217 availTrk::112421.584595 sigTrk::5604.897217
[12/04 17:51:34    111s] eee: l::4 avDens::0.024459 usedTrk::712.440872 availTrk::29128.065332 sigTrk::712.440872
[12/04 17:51:34    111s] eee: l::5 avDens::0.017908 usedTrk::202.783928 availTrk::11323.702834 sigTrk::202.783928
[12/04 17:51:34    111s] eee: l::6 avDens::0.043158 usedTrk::20.173016 availTrk::467.419355 sigTrk::20.173016
[12/04 17:51:34    111s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:34    111s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.270596 ; uaWl: 1.000000 ; uaWlH: 0.194665 ; aWlH: 0.000000 ; Pmax: 0.831900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:51:34    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=2507.3M
[12/04 17:51:34    111s] Extraction called for design 'CHIP' of instances=1632 and nets=1615 using extraction engine 'preRoute' .
[12/04 17:51:34    111s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:51:34    111s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:51:34    111s] PreRoute RC Extraction called for design CHIP.
[12/04 17:51:34    111s] RC Extraction called in multi-corner(1) mode.
[12/04 17:51:34    111s] RCMode: PreRoute
[12/04 17:51:34    111s]       RC Corner Indexes            0   
[12/04 17:51:34    111s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:51:34    111s] Resistance Scaling Factor    : 1.00000 
[12/04 17:51:34    111s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:51:34    111s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:51:34    111s] Shrink Factor                : 1.00000
[12/04 17:51:34    111s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:51:34    111s] Using capacitance table file ...
[12/04 17:51:34    111s] 
[12/04 17:51:34    111s] Trim Metal Layers:
[12/04 17:51:34    111s] LayerId::1 widthSet size::4
[12/04 17:51:34    111s] LayerId::2 widthSet size::4
[12/04 17:51:34    111s] LayerId::3 widthSet size::4
[12/04 17:51:34    111s] LayerId::4 widthSet size::4
[12/04 17:51:34    111s] LayerId::5 widthSet size::4
[12/04 17:51:34    111s] LayerId::6 widthSet size::2
[12/04 17:51:34    111s] Updating RC grid for preRoute extraction ...
[12/04 17:51:34    111s] eee: pegSigSF::1.070000
[12/04 17:51:34    111s] Initializing multi-corner capacitance tables ... 
[12/04 17:51:34    112s] Initializing multi-corner resistance tables ...
[12/04 17:51:34    112s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:51:34    112s] eee: l::2 avDens::0.053285 usedTrk::5351.112505 availTrk::100424.721533 sigTrk::5351.112505
[12/04 17:51:34    112s] eee: l::3 avDens::0.049856 usedTrk::5604.897217 availTrk::112421.584595 sigTrk::5604.897217
[12/04 17:51:34    112s] eee: l::4 avDens::0.024459 usedTrk::712.440872 availTrk::29128.065332 sigTrk::712.440872
[12/04 17:51:34    112s] eee: l::5 avDens::0.017908 usedTrk::202.783928 availTrk::11323.702834 sigTrk::202.783928
[12/04 17:51:34    112s] eee: l::6 avDens::0.043158 usedTrk::20.173016 availTrk::467.419355 sigTrk::20.173016
[12/04 17:51:34    112s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:34    112s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.270596 ; uaWl: 1.000000 ; uaWlH: 0.194665 ; aWlH: 0.000000 ; Pmax: 0.831900 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:51:34    112s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2507.305M)
[12/04 17:51:34    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2507.3M
[12/04 17:51:34    112s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2507.3M
[12/04 17:51:34    112s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2507.3M
[12/04 17:51:34    112s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2507.3M
[12/04 17:51:34    112s] Fast DP-INIT is on for default
[12/04 17:51:34    112s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2507.3M
[12/04 17:51:34    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2507.3M
[12/04 17:51:34    112s] Starting delay calculation for Setup views
[12/04 17:51:34    112s] #################################################################################
[12/04 17:51:34    112s] # Design Stage: PreRoute
[12/04 17:51:34    112s] # Design Name: CHIP
[12/04 17:51:34    112s] # Design Mode: 90nm
[12/04 17:51:34    112s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:51:34    112s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:51:34    112s] # Signoff Settings: SI Off 
[12/04 17:51:34    112s] #################################################################################
[12/04 17:51:34    112s] Calculate delays in Single mode...
[12/04 17:51:34    112s] Topological Sorting (REAL = 0:00:00.0, MEM = 2522.8M, InitMEM = 2522.8M)
[12/04 17:51:34    112s] Start delay calculation (fullDC) (1 T). (MEM=2522.84)
[12/04 17:51:34    112s] End AAE Lib Interpolated Model. (MEM=2522.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:51:35    112s] Total number of fetched objects 1626
[12/04 17:51:35    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:51:35    112s] End delay calculation. (MEM=2531.27 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 17:51:35    112s] End delay calculation (fullDC). (MEM=2531.27 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 17:51:35    112s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2531.3M) ***
[12/04 17:51:35    112s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:52 mem=2531.3M)
[12/04 17:51:35    112s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.846  |
|           TNS (ns):| -62.767 |
|    Violating Paths:|   106   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.476%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1710.6M, totSessionCpu=0:01:52 **
[12/04 17:51:35    112s] *** InitOpt #2 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:01:52.5/0:08:22.2 (0.2), mem = 2498.5M
[12/04 17:51:35    112s] 
[12/04 17:51:35    112s] =============================================================================================
[12/04 17:51:35    112s]  Step TAT Report for InitOpt #2                                                 20.15-s105_1
[12/04 17:51:35    112s] =============================================================================================
[12/04 17:51:35    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:35    112s] ---------------------------------------------------------------------------------------------
[12/04 17:51:35    112s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:35    112s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:35    112s] [ ExtractRC              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:51:35    112s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:51:35    112s] [ FullDelayCalc          ]      1   0:00:00.4  (   9.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:51:35    112s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:51:35    112s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:35    112s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:51:35    112s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.0
[12/04 17:51:35    112s] [ LibAnalyzerInit        ]      2   0:00:02.9  (  76.2 % )     0:00:02.9 /  0:00:02.9    1.0
[12/04 17:51:35    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:35    112s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:35    112s] [ MISC                   ]          0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:51:35    112s] ---------------------------------------------------------------------------------------------
[12/04 17:51:35    112s]  InitOpt #2 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:51:35    112s] ---------------------------------------------------------------------------------------------
[12/04 17:51:35    112s] 
[12/04 17:51:35    112s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 17:51:35    112s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:35    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=2498.5M
[12/04 17:51:35    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:2498.5M
[12/04 17:51:35    112s] z: 2, totalTracks: 1
[12/04 17:51:35    112s] z: 4, totalTracks: 1
[12/04 17:51:35    112s] z: 6, totalTracks: 1
[12/04 17:51:35    112s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:35    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:     Starting CMU at level 3, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2498.5M
[12/04 17:51:35    112s] 
[12/04 17:51:35    112s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:35    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2498.5M
[12/04 17:51:35    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2498.5MB).
[12/04 17:51:35    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2498.5M
[12/04 17:51:35    112s] TotalInstCnt at PhyDesignMc Initialization: 1,508
[12/04 17:51:35    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=2498.5M
[12/04 17:51:35    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2498.5M
[12/04 17:51:35    112s] TotalInstCnt at PhyDesignMc Destruction: 1,508
[12/04 17:51:35    112s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:35    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=2498.5M
[12/04 17:51:35    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:2498.5M
[12/04 17:51:35    112s] z: 2, totalTracks: 1
[12/04 17:51:35    112s] z: 4, totalTracks: 1
[12/04 17:51:35    112s] z: 6, totalTracks: 1
[12/04 17:51:35    112s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:35    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:     Starting CMU at level 3, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2498.5M
[12/04 17:51:35    112s] 
[12/04 17:51:35    112s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:35    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2498.5M
[12/04 17:51:35    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2498.5MB).
[12/04 17:51:35    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2498.5M
[12/04 17:51:35    112s] TotalInstCnt at PhyDesignMc Initialization: 1,508
[12/04 17:51:35    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=2498.5M
[12/04 17:51:35    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2498.5M
[12/04 17:51:35    112s] TotalInstCnt at PhyDesignMc Destruction: 1,508
[12/04 17:51:35    112s] *** Starting optimizing excluded clock nets MEM= 2498.5M) ***
[12/04 17:51:35    112s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2498.5M) ***
[12/04 17:51:35    112s] The useful skew maximum allowed delay is: 0.3
[12/04 17:51:35    112s] Deleting Lib Analyzer.
[12/04 17:51:35    112s] *** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:01:52.6/0:08:22.3 (0.2), mem = 2498.5M
[12/04 17:51:35    112s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:35    112s] Info: 87 io nets excluded
[12/04 17:51:35    112s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:35    112s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=2498.5M
[12/04 17:51:35    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=2498.5M
[12/04 17:51:35    112s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:51:35    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.12
[12/04 17:51:35    112s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:35    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=2498.5M
[12/04 17:51:35    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:2498.5M
[12/04 17:51:35    112s] z: 2, totalTracks: 1
[12/04 17:51:35    112s] z: 4, totalTracks: 1
[12/04 17:51:35    112s] z: 6, totalTracks: 1
[12/04 17:51:35    112s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:35    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:     Starting CMU at level 3, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2498.5M
[12/04 17:51:35    112s] 
[12/04 17:51:35    112s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:35    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2498.5M
[12/04 17:51:35    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2498.5M
[12/04 17:51:35    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2498.5MB).
[12/04 17:51:35    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2498.5M
[12/04 17:51:35    112s] TotalInstCnt at PhyDesignMc Initialization: 1,508
[12/04 17:51:35    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=2498.5M
[12/04 17:51:35    112s] #optDebug: Start CG creation (mem=2498.5M)
[12/04 17:51:35    112s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 17:51:35    112s] (cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s]  ...processing cgPrt (cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s]  ...processing cgEgp (cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s]  ...processing cgPbk (cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s]  ...processing cgNrb(cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s]  ...processing cgObs (cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s]  ...processing cgCon (cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s]  ...processing cgPdm (cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2598.5M)
[12/04 17:51:35    112s] ### Creating RouteCongInterface, started
[12/04 17:51:35    112s] 
[12/04 17:51:35    112s] Creating Lib Analyzer ...
[12/04 17:51:35    112s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:35    112s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:35    112s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:35    112s] 
[12/04 17:51:35    112s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:36    114s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:54 mem=2614.5M
[12/04 17:51:36    114s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:54 mem=2614.5M
[12/04 17:51:36    114s] Creating Lib Analyzer, finished. 
[12/04 17:51:36    114s] 
[12/04 17:51:36    114s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:51:36    114s] 
[12/04 17:51:36    114s] #optDebug: {0, 1.000}
[12/04 17:51:36    114s] ### Creating RouteCongInterface, finished
[12/04 17:51:37    114s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2633.6M
[12/04 17:51:37    114s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2633.6M
[12/04 17:51:37    114s] 
[12/04 17:51:37    114s] Netlist preparation processing... 
[12/04 17:51:37    114s] Removed 0 instance
[12/04 17:51:37    114s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 17:51:37    114s] *info: Marking 0 isolation instances dont touch
[12/04 17:51:37    114s] *info: Marking 0 level shifter instances dont touch
[12/04 17:51:37    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2614.5M
[12/04 17:51:37    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2564.5M
[12/04 17:51:37    114s] TotalInstCnt at PhyDesignMc Destruction: 1,508
[12/04 17:51:37    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.12
[12/04 17:51:37    114s] *** SimplifyNetlist #2 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:54.5/0:08:24.3 (0.2), mem = 2564.5M
[12/04 17:51:37    114s] 
[12/04 17:51:37    114s] =============================================================================================
[12/04 17:51:37    114s]  Step TAT Report for SimplifyNetlist #2                                         20.15-s105_1
[12/04 17:51:37    114s] =============================================================================================
[12/04 17:51:37    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:37    114s] ---------------------------------------------------------------------------------------------
[12/04 17:51:37    114s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  78.6 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:51:37    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:37    114s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:37    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:51:37    114s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:51:37    114s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:37    114s] [ MISC                   ]          0:00:00.3  (  12.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:37    114s] ---------------------------------------------------------------------------------------------
[12/04 17:51:37    114s]  SimplifyNetlist #2 TOTAL           0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:51:37    114s] ---------------------------------------------------------------------------------------------
[12/04 17:51:37    114s] 
[12/04 17:51:37    114s] 
[12/04 17:51:37    114s] Active setup views:
[12/04 17:51:37    114s]  av_func_mode_max
[12/04 17:51:37    114s]   Dominating endpoints: 0
[12/04 17:51:37    114s]   Dominating TNS: -0.000
[12/04 17:51:37    114s] 
[12/04 17:51:37    114s] Deleting Lib Analyzer.
[12/04 17:51:37    114s] Begin: GigaOpt Global Optimization
[12/04 17:51:37    114s] *info: use new DP (enabled)
[12/04 17:51:37    114s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 17:51:37    114s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:37    114s] Info: 87 io nets excluded
[12/04 17:51:37    114s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:37    114s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:01:54.6/0:08:24.4 (0.2), mem = 2564.5M
[12/04 17:51:37    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.13
[12/04 17:51:37    114s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:37    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:55 mem=2564.5M
[12/04 17:51:37    114s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:51:37    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:2564.5M
[12/04 17:51:37    114s] z: 2, totalTracks: 1
[12/04 17:51:37    114s] z: 4, totalTracks: 1
[12/04 17:51:37    114s] z: 6, totalTracks: 1
[12/04 17:51:37    114s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:37    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2564.5M
[12/04 17:51:37    114s] OPERPROF:     Starting CMU at level 3, MEM:2564.5M
[12/04 17:51:37    114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2564.5M
[12/04 17:51:37    114s] 
[12/04 17:51:37    114s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:37    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2564.5M
[12/04 17:51:37    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2564.5M
[12/04 17:51:37    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2564.5M
[12/04 17:51:37    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2564.5MB).
[12/04 17:51:37    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2564.5M
[12/04 17:51:37    114s] TotalInstCnt at PhyDesignMc Initialization: 1,508
[12/04 17:51:37    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=2564.5M
[12/04 17:51:37    114s] ### Creating RouteCongInterface, started
[12/04 17:51:37    114s] 
[12/04 17:51:37    114s] Creating Lib Analyzer ...
[12/04 17:51:37    114s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:37    114s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:37    114s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:37    114s] 
[12/04 17:51:37    114s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:38    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:56 mem=2564.5M
[12/04 17:51:38    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:56 mem=2564.5M
[12/04 17:51:38    116s] Creating Lib Analyzer, finished. 
[12/04 17:51:38    116s] 
[12/04 17:51:38    116s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:51:38    116s] 
[12/04 17:51:38    116s] #optDebug: {0, 1.000}
[12/04 17:51:38    116s] ### Creating RouteCongInterface, finished
[12/04 17:51:38    116s] {MG  {5 0 47.1 0.880153} }
[12/04 17:51:39    116s] *info: 87 io nets excluded
[12/04 17:51:39    116s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:39    116s] *info: 2 clock nets excluded
[12/04 17:51:39    116s] *info: 3 no-driver nets excluded.
[12/04 17:51:39    116s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2583.6M
[12/04 17:51:39    116s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2583.6M
[12/04 17:51:39    116s] ** GigaOpt Global Opt WNS Slack -0.846  TNS Slack -62.767 
[12/04 17:51:39    116s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:39    116s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:39    116s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:39    116s] |  -0.846| -62.767|    5.48%|   0:00:00.0| 2583.6M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    116s] |  -0.846| -62.577|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    116s] |  -0.846| -62.577|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    116s] |  -0.846| -62.577|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:39    117s] |  -0.846| -62.524|    5.48%|   0:00:00.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:40    117s] |  -0.846| -62.524|    5.48%|   0:00:01.0| 2628.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:40    117s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:40    117s] 
[12/04 17:51:40    117s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2628.3M) ***
[12/04 17:51:40    117s] 
[12/04 17:51:40    117s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2628.3M) ***
[12/04 17:51:40    117s] Bottom Preferred Layer:
[12/04 17:51:40    117s]     None
[12/04 17:51:40    117s] Via Pillar Rule:
[12/04 17:51:40    117s]     None
[12/04 17:51:40    117s] ** GigaOpt Global Opt End WNS Slack -0.846  TNS Slack -62.524 
[12/04 17:51:40    117s] Total-nets :: 1610, Stn-nets :: 87, ratio :: 5.40373 %
[12/04 17:51:40    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2609.2M
[12/04 17:51:40    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2566.2M
[12/04 17:51:40    117s] TotalInstCnt at PhyDesignMc Destruction: 1,508
[12/04 17:51:40    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.13
[12/04 17:51:40    117s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:01:57.4/0:08:27.2 (0.2), mem = 2566.2M
[12/04 17:51:40    117s] 
[12/04 17:51:40    117s] =============================================================================================
[12/04 17:51:40    117s]  Step TAT Report for GlobalOpt #2                                               20.15-s105_1
[12/04 17:51:40    117s] =============================================================================================
[12/04 17:51:40    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:40    117s] ---------------------------------------------------------------------------------------------
[12/04 17:51:40    117s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:40    117s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  55.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:51:40    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:40    117s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:51:40    117s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:51:40    117s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:40    117s] [ TransformInit          ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:51:40    117s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 17:51:40    117s] [ OptGetWeight           ]     17   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:51:40    117s] [ OptEval                ]     17   0:00:00.6  (  21.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:51:40    117s] [ OptCommit              ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:40    117s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:51:40    117s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[12/04 17:51:40    117s] [ IncrDelayCalc          ]     12   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:40    117s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:51:40    117s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 17:51:40    117s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:51:40    117s] [ MISC                   ]          0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:51:40    117s] ---------------------------------------------------------------------------------------------
[12/04 17:51:40    117s]  GlobalOpt #2 TOTAL                 0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[12/04 17:51:40    117s] ---------------------------------------------------------------------------------------------
[12/04 17:51:40    117s] 
[12/04 17:51:40    117s] End: GigaOpt Global Optimization
[12/04 17:51:40    117s] *** Timing NOT met, worst failing slack is -0.846
[12/04 17:51:40    117s] *** Check timing (0:00:00.0)
[12/04 17:51:40    117s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:51:40    117s] Deleting Lib Analyzer.
[12/04 17:51:40    117s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 17:51:40    117s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:40    117s] Info: 87 io nets excluded
[12/04 17:51:40    117s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:40    117s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=2566.2M
[12/04 17:51:40    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=2566.2M
[12/04 17:51:40    117s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:51:40    117s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:40    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=2585.3M
[12/04 17:51:40    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:2585.3M
[12/04 17:51:40    117s] z: 2, totalTracks: 1
[12/04 17:51:40    117s] z: 4, totalTracks: 1
[12/04 17:51:40    117s] z: 6, totalTracks: 1
[12/04 17:51:40    117s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:40    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2585.3M
[12/04 17:51:40    117s] OPERPROF:     Starting CMU at level 3, MEM:2585.3M
[12/04 17:51:40    117s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2585.3M
[12/04 17:51:40    117s] 
[12/04 17:51:40    117s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:40    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2585.3M
[12/04 17:51:40    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2585.3M
[12/04 17:51:40    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2585.3M
[12/04 17:51:40    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2585.3MB).
[12/04 17:51:40    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2585.3M
[12/04 17:51:40    117s] TotalInstCnt at PhyDesignMc Initialization: 1,508
[12/04 17:51:40    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=2585.3M
[12/04 17:51:40    117s] Begin: Area Reclaim Optimization
[12/04 17:51:40    117s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:01:57.5/0:08:27.2 (0.2), mem = 2585.3M
[12/04 17:51:40    117s] 
[12/04 17:51:40    117s] Creating Lib Analyzer ...
[12/04 17:51:40    117s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:40    117s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:40    117s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:40    117s] 
[12/04 17:51:40    117s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:41    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:59 mem=2587.3M
[12/04 17:51:41    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:59 mem=2587.3M
[12/04 17:51:41    118s] Creating Lib Analyzer, finished. 
[12/04 17:51:41    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.14
[12/04 17:51:41    118s] ### Creating RouteCongInterface, started
[12/04 17:51:41    118s] 
[12/04 17:51:41    118s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:51:41    118s] 
[12/04 17:51:41    118s] #optDebug: {0, 1.000}
[12/04 17:51:41    118s] ### Creating RouteCongInterface, finished
[12/04 17:51:41    119s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2587.3M
[12/04 17:51:41    119s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2587.3M
[12/04 17:51:41    119s] Reclaim Optimization WNS Slack -0.846  TNS Slack -62.524 Density 5.48
[12/04 17:51:41    119s] +---------+---------+--------+--------+------------+--------+
[12/04 17:51:41    119s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:51:41    119s] +---------+---------+--------+--------+------------+--------+
[12/04 17:51:41    119s] |    5.48%|        -|  -0.846| -62.524|   0:00:00.0| 2587.3M|
[12/04 17:51:41    119s] |    5.48%|        0|  -0.846| -62.524|   0:00:00.0| 2606.4M|
[12/04 17:51:41    119s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:51:41    119s] |    5.48%|        0|  -0.846| -62.524|   0:00:00.0| 2606.4M|
[12/04 17:51:41    119s] |    5.48%|        0|  -0.846| -62.524|   0:00:00.0| 2606.4M|
[12/04 17:51:42    119s] |    5.45%|       24|  -0.846| -62.498|   0:00:01.0| 2625.5M|
[12/04 17:51:42    119s] |    5.45%|        5|  -0.846| -62.498|   0:00:00.0| 2625.5M|
[12/04 17:51:42    119s] |    5.45%|        0|  -0.846| -62.498|   0:00:00.0| 2625.5M|
[12/04 17:51:42    119s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:51:42    119s] |    5.45%|        0|  -0.846| -62.498|   0:00:00.0| 2625.5M|
[12/04 17:51:42    119s] +---------+---------+--------+--------+------------+--------+
[12/04 17:51:42    119s] Reclaim Optimization End WNS Slack -0.846  TNS Slack -62.498 Density 5.45
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 26 **
[12/04 17:51:42    119s] --------------------------------------------------------------
[12/04 17:51:42    119s] |                                   | Total     | Sequential |
[12/04 17:51:42    119s] --------------------------------------------------------------
[12/04 17:51:42    119s] | Num insts resized                 |      24  |       1    |
[12/04 17:51:42    119s] | Num insts undone                  |       3  |       0    |
[12/04 17:51:42    119s] | Num insts Downsized               |      24  |       1    |
[12/04 17:51:42    119s] | Num insts Samesized               |       0  |       0    |
[12/04 17:51:42    119s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:51:42    119s] | Num multiple commits+uncommits    |       2  |       -    |
[12/04 17:51:42    119s] --------------------------------------------------------------
[12/04 17:51:42    119s] Bottom Preferred Layer:
[12/04 17:51:42    119s]     None
[12/04 17:51:42    119s] Via Pillar Rule:
[12/04 17:51:42    119s]     None
[12/04 17:51:42    119s] End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
[12/04 17:51:42    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.14
[12/04 17:51:42    119s] *** AreaOpt #3 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:59.6/0:08:29.3 (0.2), mem = 2625.5M
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] =============================================================================================
[12/04 17:51:42    119s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[12/04 17:51:42    119s] =============================================================================================
[12/04 17:51:42    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:42    119s] ---------------------------------------------------------------------------------------------
[12/04 17:51:42    119s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:42    119s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  63.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:51:42    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:42    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:42    119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:42    119s] [ OptSingleIteration     ]      7   0:00:00.0  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.1
[12/04 17:51:42    119s] [ OptGetWeight           ]    105   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:42    119s] [ OptEval                ]    105   0:00:00.3  (  13.0 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 17:51:42    119s] [ OptCommit              ]    105   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:42    119s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.0    0.8
[12/04 17:51:42    119s] [ PostCommitDelayUpdate  ]    108   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.2
[12/04 17:51:42    119s] [ IncrDelayCalc          ]     85   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.2    1.2
[12/04 17:51:42    119s] [ MISC                   ]          0:00:00.2  (  10.8 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:51:42    119s] ---------------------------------------------------------------------------------------------
[12/04 17:51:42    119s]  AreaOpt #3 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 17:51:42    119s] ---------------------------------------------------------------------------------------------
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] Executing incremental physical updates
[12/04 17:51:42    119s] Executing incremental physical updates
[12/04 17:51:42    119s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2606.4M
[12/04 17:51:42    119s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2568.4M
[12/04 17:51:42    119s] TotalInstCnt at PhyDesignMc Destruction: 1,508
[12/04 17:51:42    119s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2568.41M, totSessionCpu=0:02:00).
[12/04 17:51:42    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2568.4M
[12/04 17:51:42    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2568.4M
[12/04 17:51:42    119s] **INFO: Flow update: Design is easy to close.
[12/04 17:51:42    119s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:01:59.6/0:08:29.4 (0.2), mem = 2568.4M
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] *** Start incrementalPlace ***
[12/04 17:51:42    119s] User Input Parameters:
[12/04 17:51:42    119s] - Congestion Driven    : On
[12/04 17:51:42    119s] - Timing Driven        : On
[12/04 17:51:42    119s] - Area-Violation Based : On
[12/04 17:51:42    119s] - Start Rollback Level : -5
[12/04 17:51:42    119s] - Legalized            : On
[12/04 17:51:42    119s] - Window Based         : Off
[12/04 17:51:42    119s] - eDen incr mode       : Off
[12/04 17:51:42    119s] - Small incr mode      : Off
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] no activity file in design. spp won't run.
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:51:42    119s] Deleting Lib Analyzer.
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] TimeStamp Deleting Cell Server End ...
[12/04 17:51:42    119s] Effort level <high> specified for reg2reg path_group
[12/04 17:51:42    119s] No Views given, use default active views for adaptive view pruning
[12/04 17:51:42    119s] SKP will enable view:
[12/04 17:51:42    119s]   av_func_mode_max
[12/04 17:51:42    119s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2568.4M
[12/04 17:51:42    119s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:2568.4M
[12/04 17:51:42    119s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2568.4M
[12/04 17:51:42    119s] Starting Early Global Route congestion estimation: mem = 2568.4M
[12/04 17:51:42    119s] (I)       Started Import and model ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Create place DB ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Import place data ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read instances and placement ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read nets ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Create route DB ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       == Non-default Options ==
[12/04 17:51:42    119s] (I)       Maximum routing layer                              : 6
[12/04 17:51:42    119s] (I)       Number of threads                                  : 1
[12/04 17:51:42    119s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:51:42    119s] (I)       Method to set GCell size                           : row
[12/04 17:51:42    119s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:51:42    119s] (I)       Started Import route data (1T) ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       ============== Pin Summary ==============
[12/04 17:51:42    119s] (I)       +-------+--------+---------+------------+
[12/04 17:51:42    119s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:51:42    119s] (I)       +-------+--------+---------+------------+
[12/04 17:51:42    119s] (I)       |     1 |   5736 |  100.00 |        Pin |
[12/04 17:51:42    119s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:51:42    119s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:51:42    119s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:51:42    119s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:51:42    119s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:51:42    119s] (I)       +-------+--------+---------+------------+
[12/04 17:51:42    119s] (I)       Use row-based GCell size
[12/04 17:51:42    119s] (I)       Use row-based GCell align
[12/04 17:51:42    119s] (I)       GCell unit size   : 5040
[12/04 17:51:42    119s] (I)       GCell multiplier  : 1
[12/04 17:51:42    119s] (I)       GCell row height  : 5040
[12/04 17:51:42    119s] (I)       Actual row height : 5040
[12/04 17:51:42    119s] (I)       GCell align ref   : 640460 641200
[12/04 17:51:42    119s] [NR-eGR] Track table information for default rule: 
[12/04 17:51:42    119s] [NR-eGR] metal1 has no routable track
[12/04 17:51:42    119s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:51:42    119s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:51:42    119s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:51:42    119s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:51:42    119s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:51:42    119s] (I)       =================== Default via ====================
[12/04 17:51:42    119s] (I)       +---+------------------+---------------------------+
[12/04 17:51:42    119s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:51:42    119s] (I)       +---+------------------+---------------------------+
[12/04 17:51:42    119s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:51:42    119s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:51:42    119s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:51:42    119s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:51:42    119s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:51:42    119s] (I)       +---+------------------+---------------------------+
[12/04 17:51:42    119s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read routing blockages ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read instance blockages ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read PG blockages ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] [NR-eGR] Read 19944 PG shapes
[12/04 17:51:42    119s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read boundary cut boxes ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:51:42    119s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:51:42    119s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:51:42    119s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:51:42    119s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:51:42    119s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read blackboxes ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:51:42    119s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read prerouted ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:51:42    119s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read unlegalized nets ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read nets ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] [NR-eGR] Read numTotalNets=1610  numIgnoredNets=0
[12/04 17:51:42    119s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Set up via pillars ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       early_global_route_priority property id does not exist.
[12/04 17:51:42    119s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Model blockages into capacity
[12/04 17:51:42    119s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:51:42    119s] (I)       Started Initialize 3D capacity ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:51:42    119s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:51:42    119s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:51:42    119s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:51:42    119s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:51:42    119s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       -- layer congestion ratio --
[12/04 17:51:42    119s] (I)       Layer 1 : 0.100000
[12/04 17:51:42    119s] (I)       Layer 2 : 0.700000
[12/04 17:51:42    119s] (I)       Layer 3 : 0.700000
[12/04 17:51:42    119s] (I)       Layer 4 : 0.700000
[12/04 17:51:42    119s] (I)       Layer 5 : 0.700000
[12/04 17:51:42    119s] (I)       Layer 6 : 0.700000
[12/04 17:51:42    119s] (I)       ----------------------------
[12/04 17:51:42    119s] (I)       Number of ignored nets                =      0
[12/04 17:51:42    119s] (I)       Number of connected nets              =      0
[12/04 17:51:42    119s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:51:42    119s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:51:42    119s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:51:42    119s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:51:42    119s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:51:42    119s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:51:42    119s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:51:42    119s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:51:42    119s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:51:42    119s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Read aux data ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Others data preparation ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:51:42    119s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Started Create route kernel ( Curr Mem: 2568.41 MB )
[12/04 17:51:42    119s] (I)       Ndr track 0 does not exist
[12/04 17:51:42    119s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:51:42    119s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:51:42    119s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:51:42    119s] (I)       Site width          :   620  (dbu)
[12/04 17:51:42    119s] (I)       Row height          :  5040  (dbu)
[12/04 17:51:42    119s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:51:42    119s] (I)       GCell width         :  5040  (dbu)
[12/04 17:51:42    119s] (I)       GCell height        :  5040  (dbu)
[12/04 17:51:42    119s] (I)       Grid                :   435   435     6
[12/04 17:51:42    119s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:51:42    119s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:51:42    119s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:51:42    119s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:51:42    119s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:51:42    119s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:51:42    119s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:51:42    119s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:51:42    119s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:51:42    119s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:51:42    119s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:51:42    119s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:51:42    119s] (I)       --------------------------------------------------------
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] [NR-eGR] ============ Routing rule table ============
[12/04 17:51:42    119s] [NR-eGR] Rule id: 0  Nets: 1523 
[12/04 17:51:42    119s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:51:42    119s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:51:42    119s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:42    119s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:42    119s] [NR-eGR] ========================================
[12/04 17:51:42    119s] [NR-eGR] 
[12/04 17:51:42    119s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:51:42    119s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:51:42    119s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:51:42    119s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:51:42    119s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:51:42    119s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:51:42    119s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Finished Import and model ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Reset routing kernel
[12/04 17:51:42    119s] (I)       Started Global Routing ( Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Started Initialization ( Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       totalPins=5562  totalGlobalPin=5361 (96.39%)
[12/04 17:51:42    119s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Started Net group 1 ( Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Started Generate topology ( Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:51:42    119s] [NR-eGR] Layer group 1: route 1523 net(s) in layer range [2, 6]
[12/04 17:51:42    119s] (I)       
[12/04 17:51:42    119s] (I)       ============  Phase 1a Route ============
[12/04 17:51:42    119s] (I)       Started Phase 1a ( Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Started Pattern routing (1T) ( Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:51:42    119s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Usage: 33065 = (16220 H, 16845 V) = (0.79% H, 0.80% V) = (8.175e+04um H, 8.490e+04um V)
[12/04 17:51:42    119s] (I)       Started Add via demand to 2D ( Curr Mem: 2576.00 MB )
[12/04 17:51:42    119s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       
[12/04 17:51:42    119s] (I)       ============  Phase 1b Route ============
[12/04 17:51:42    119s] (I)       Started Phase 1b ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Usage: 33065 = (16220 H, 16845 V) = (0.79% H, 0.80% V) = (8.175e+04um H, 8.490e+04um V)
[12/04 17:51:42    119s] (I)       Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.666476e+05um
[12/04 17:51:42    119s] (I)       Congestion metric : 0.01%H 0.02%V, 0.02%HV
[12/04 17:51:42    119s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:51:42    119s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       
[12/04 17:51:42    119s] (I)       ============  Phase 1c Route ============
[12/04 17:51:42    119s] (I)       Started Phase 1c ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Two level routing ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Level2 Grid: 87 x 87
[12/04 17:51:42    119s] (I)       Started Two Level Routing ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Usage: 33069 = (16220 H, 16849 V) = (0.79% H, 0.80% V) = (8.175e+04um H, 8.492e+04um V)
[12/04 17:51:42    119s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       
[12/04 17:51:42    119s] (I)       ============  Phase 1d Route ============
[12/04 17:51:42    119s] (I)       Started Phase 1d ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Detoured routing ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Usage: 33069 = (16220 H, 16849 V) = (0.79% H, 0.80% V) = (8.175e+04um H, 8.492e+04um V)
[12/04 17:51:42    119s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       
[12/04 17:51:42    119s] (I)       ============  Phase 1e Route ============
[12/04 17:51:42    119s] (I)       Started Phase 1e ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Route legalization ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Usage: 33069 = (16220 H, 16849 V) = (0.79% H, 0.80% V) = (8.175e+04um H, 8.492e+04um V)
[12/04 17:51:42    119s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.666678e+05um
[12/04 17:51:42    119s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       
[12/04 17:51:42    119s] (I)       ============  Phase 1l Route ============
[12/04 17:51:42    119s] (I)       Started Phase 1l ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Layer assignment (1T) ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Clean cong LA ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:51:42    119s] (I)       Layer  2:     697718     14518         3      799311      735368    (52.08%) 
[12/04 17:51:42    119s] (I)       Layer  3:     770395     14563         3      889875      809235    (52.37%) 
[12/04 17:51:42    119s] (I)       Layer  4:    1118589      4646         0      395778     1138901    (25.79%) 
[12/04 17:51:42    119s] (I)       Layer  5:    1290488      1994         0      398826     1300284    (23.47%) 
[12/04 17:51:42    119s] (I)       Layer  6:     290423        47         0       91492      292177    (23.85%) 
[12/04 17:51:42    119s] (I)       Total:       4167613     35768         6     2575282     4275965    (37.59%) 
[12/04 17:51:42    119s] (I)       
[12/04 17:51:42    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:51:42    119s] [NR-eGR]                        OverCon            
[12/04 17:51:42    119s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:51:42    119s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:51:42    119s] [NR-eGR] ----------------------------------------------
[12/04 17:51:42    119s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:42    119s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:42    119s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:42    119s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:42    119s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:42    119s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:42    119s] [NR-eGR] ----------------------------------------------
[12/04 17:51:42    119s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/04 17:51:42    119s] [NR-eGR] 
[12/04 17:51:42    119s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Started Export 3D cong map ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:51:42    119s] (I)       Started Export 2D cong map ( Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:51:42    119s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:51:42    119s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2577.44 MB )
[12/04 17:51:42    119s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2577.4M
[12/04 17:51:42    119s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.160, REAL:0.160, MEM:2577.4M
[12/04 17:51:42    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:2577.4M
[12/04 17:51:42    119s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:42    119s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:51:42    119s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:42    119s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:51:42    119s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:42    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:51:42    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:51:42    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2577.4M
[12/04 17:51:42    119s] 
[12/04 17:51:42    119s] === incrementalPlace Internal Loop 1 ===
[12/04 17:51:42    119s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:51:42    119s] OPERPROF: Starting IPInitSPData at level 1, MEM:2577.4M
[12/04 17:51:42    119s] z: 2, totalTracks: 1
[12/04 17:51:42    119s] z: 4, totalTracks: 1
[12/04 17:51:42    119s] z: 6, totalTracks: 1
[12/04 17:51:42    119s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:51:42    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2577.4M
[12/04 17:51:42    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2577.4M
[12/04 17:51:42    119s] OPERPROF:   Starting post-place ADS at level 2, MEM:2577.4M
[12/04 17:51:42    119s] ADSU 0.055 -> 0.055. site 205985.100 -> 205985.100. GS 40.320
[12/04 17:51:42    119s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.008, MEM:2577.4M
[12/04 17:51:42    119s] OPERPROF:   Starting spMPad at level 2, MEM:2569.4M
[12/04 17:51:42    119s] OPERPROF:     Starting spContextMPad at level 3, MEM:2569.4M
[12/04 17:51:42    119s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.010, REAL:0.000, MEM:2569.4M
[12/04 17:51:42    119s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.002, MEM:2569.4M
[12/04 17:51:42    119s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2569.4M
[12/04 17:51:42    119s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2569.4M
[12/04 17:51:42    119s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2569.4M
[12/04 17:51:42    119s] no activity file in design. spp won't run.
[12/04 17:51:42    119s] [spp] 0
[12/04 17:51:42    119s] [adp] 0:1:1:3
[12/04 17:51:42    119s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2569.4M
[12/04 17:51:42    119s] SP #FI/SF FL/PI 0/0 1508/0
[12/04 17:51:42    119s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.040, REAL:0.042, MEM:2569.4M
[12/04 17:51:42    119s] PP off. flexM 0
[12/04 17:51:42    119s] OPERPROF: Starting CDPad at level 1, MEM:2569.4M
[12/04 17:51:42    119s] 3DP is on.
[12/04 17:51:42    119s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 17:51:42    119s] design sh 0.022.
[12/04 17:51:42    119s] design sh 0.021.
[12/04 17:51:42    119s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:51:42    119s] design sh 0.020.
[12/04 17:51:42    120s] CDPadU 0.083 -> 0.064. R=0.055, N=1508, GS=5.040
[12/04 17:51:42    120s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.102, MEM:2569.4M
[12/04 17:51:42    120s] OPERPROF: Starting InitSKP at level 1, MEM:2569.4M
[12/04 17:51:42    120s] no activity file in design. spp won't run.
[12/04 17:51:42    120s] no activity file in design. spp won't run.
[12/04 17:51:42    120s] 
[12/04 17:51:42    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:51:42    120s] TLC MultiMap info (StdDelay):
[12/04 17:51:42    120s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:51:42    120s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:51:42    120s]  Setting StdDelay to: 53.6ps
[12/04 17:51:42    120s] 
[12/04 17:51:42    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:51:42    120s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 17:51:42    120s] OPERPROF: Finished InitSKP at level 1, CPU:0.160, REAL:0.162, MEM:2571.4M
[12/04 17:51:42    120s] NP #FI/FS/SF FL/PI: 0/124/0 1508/0
[12/04 17:51:42    120s] no activity file in design. spp won't run.
[12/04 17:51:42    120s] 
[12/04 17:51:42    120s] AB Est...
[12/04 17:51:42    120s] OPERPROF: Starting npPlace at level 1, MEM:2571.4M
[12/04 17:51:42    120s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.028, MEM:2577.7M
[12/04 17:51:42    120s] Iteration  4: Skipped, with CDP Off
[12/04 17:51:42    120s] 
[12/04 17:51:42    120s] AB Est...
[12/04 17:51:42    120s] OPERPROF: Starting npPlace at level 1, MEM:2577.7M
[12/04 17:51:42    120s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.026, MEM:2577.7M
[12/04 17:51:42    120s] Iteration  5: Skipped, with CDP Off
[12/04 17:51:42    120s] 
[12/04 17:51:42    120s] AB Est...
[12/04 17:51:42    120s] OPERPROF: Starting npPlace at level 1, MEM:2577.7M
[12/04 17:51:42    120s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.026, MEM:2577.7M
[12/04 17:51:42    120s] Iteration  6: Skipped, with CDP Off
[12/04 17:51:42    120s] OPERPROF: Starting npPlace at level 1, MEM:2577.7M
[12/04 17:51:42    120s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:51:42    120s] No instances found in the vector
[12/04 17:51:42    120s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2577.7M, DRC: 0)
[12/04 17:51:42    120s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:51:43    120s] Iteration  7: Total net bbox = 1.533e+05 (7.67e+04 7.65e+04)
[12/04 17:51:43    120s]               Est.  stn bbox = 1.688e+05 (8.43e+04 8.45e+04)
[12/04 17:51:43    120s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2567.4M
[12/04 17:51:43    120s] OPERPROF: Finished npPlace at level 1, CPU:0.280, REAL:0.278, MEM:2567.4M
[12/04 17:51:43    120s] no activity file in design. spp won't run.
[12/04 17:51:43    120s] NP #FI/FS/SF FL/PI: 0/124/0 1508/0
[12/04 17:51:43    120s] no activity file in design. spp won't run.
[12/04 17:51:43    120s] OPERPROF: Starting npPlace at level 1, MEM:2567.4M
[12/04 17:51:43    120s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:51:43    120s] No instances found in the vector
[12/04 17:51:43    120s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2567.4M, DRC: 0)
[12/04 17:51:43    120s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:51:43    120s] Iteration  8: Total net bbox = 1.511e+05 (7.56e+04 7.54e+04)
[12/04 17:51:43    120s]               Est.  stn bbox = 1.664e+05 (8.31e+04 8.33e+04)
[12/04 17:51:43    120s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2567.4M
[12/04 17:51:43    120s] OPERPROF: Finished npPlace at level 1, CPU:0.330, REAL:0.322, MEM:2567.4M
[12/04 17:51:43    120s] no activity file in design. spp won't run.
[12/04 17:51:43    120s] NP #FI/FS/SF FL/PI: 0/124/0 1508/0
[12/04 17:51:43    120s] no activity file in design. spp won't run.
[12/04 17:51:43    120s] OPERPROF: Starting npPlace at level 1, MEM:2567.4M
[12/04 17:51:43    120s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:51:43    120s] No instances found in the vector
[12/04 17:51:43    120s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2567.4M, DRC: 0)
[12/04 17:51:43    120s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:51:44    121s] Iteration  9: Total net bbox = 1.516e+05 (7.59e+04 7.57e+04)
[12/04 17:51:44    121s]               Est.  stn bbox = 1.669e+05 (8.33e+04 8.35e+04)
[12/04 17:51:44    121s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2567.4M
[12/04 17:51:44    121s] OPERPROF: Finished npPlace at level 1, CPU:0.530, REAL:0.534, MEM:2567.4M
[12/04 17:51:44    121s] no activity file in design. spp won't run.
[12/04 17:51:44    121s] NP #FI/FS/SF FL/PI: 0/124/0 1508/0
[12/04 17:51:44    121s] no activity file in design. spp won't run.
[12/04 17:51:44    121s] OPERPROF: Starting npPlace at level 1, MEM:2567.4M
[12/04 17:51:44    121s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 17:51:44    121s] No instances found in the vector
[12/04 17:51:44    121s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2567.4M, DRC: 0)
[12/04 17:51:44    121s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:51:44    121s] Starting Early Global Route supply map. mem = 2567.4M
[12/04 17:51:44    121s] Finished Early Global Route supply map. mem = 2577.9M
[12/04 17:51:48    126s] Iteration 10: Total net bbox = 1.547e+05 (7.75e+04 7.72e+04)
[12/04 17:51:48    126s]               Est.  stn bbox = 1.702e+05 (8.51e+04 8.51e+04)
[12/04 17:51:48    126s]               cpu = 0:00:04.7 real = 0:00:04.0 mem = 2591.0M
[12/04 17:51:48    126s] OPERPROF: Finished npPlace at level 1, CPU:4.730, REAL:4.730, MEM:2591.0M
[12/04 17:51:48    126s] no activity file in design. spp won't run.
[12/04 17:51:48    126s] NP #FI/FS/SF FL/PI: 0/124/0 1508/0
[12/04 17:51:48    126s] no activity file in design. spp won't run.
[12/04 17:51:48    126s] OPERPROF: Starting npPlace at level 1, MEM:2591.0M
[12/04 17:51:48    126s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 17:51:48    126s] No instances found in the vector
[12/04 17:51:48    126s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2591.0M, DRC: 0)
[12/04 17:51:48    126s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:51:50    127s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.006, MEM:2572.0M
[12/04 17:51:50    127s] Iteration 11: Total net bbox = 1.555e+05 (7.79e+04 7.76e+04)
[12/04 17:51:50    127s]               Est.  stn bbox = 1.711e+05 (8.55e+04 8.56e+04)
[12/04 17:51:50    127s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 2572.0M
[12/04 17:51:50    127s] OPERPROF: Finished npPlace at level 1, CPU:1.430, REAL:1.437, MEM:2572.0M
[12/04 17:51:50    127s] Move report: Timing Driven Placement moves 1508 insts, mean move: 8.10 um, max move: 90.20 um 
[12/04 17:51:50    127s] 	Max move on inst (CORE/FE_OCPC127_C_tetrominoes_2): (725.40, 1543.36) --> (788.89, 1516.65)
[12/04 17:51:50    127s] no activity file in design. spp won't run.
[12/04 17:51:50    127s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.004, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2572.0M
[12/04 17:51:50    127s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:51:50    127s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.013, MEM:2572.0M
[12/04 17:51:50    127s] 
[12/04 17:51:50    127s] Finished Incremental Placement (cpu=0:00:07.7, real=0:00:08.0, mem=2572.0M)
[12/04 17:51:50    127s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:51:50    127s] Type 'man IMPSP-9025' for more detail.
[12/04 17:51:50    127s] CongRepair sets shifter mode to gplace
[12/04 17:51:50    127s] TDRefine: refinePlace mode is spiral
[12/04 17:51:50    127s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2572.0M
[12/04 17:51:50    127s] z: 2, totalTracks: 1
[12/04 17:51:50    127s] z: 4, totalTracks: 1
[12/04 17:51:50    127s] z: 6, totalTracks: 1
[12/04 17:51:50    127s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:50    127s] All LLGs are deleted
[12/04 17:51:50    127s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2572.0M
[12/04 17:51:50    127s] Core basic site is core_5040
[12/04 17:51:50    127s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:2572.0M
[12/04 17:51:50    127s] Fast DP-INIT is on for default
[12/04 17:51:50    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:51:50    127s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.019, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:         Starting CMU at level 5, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2572.0M
[12/04 17:51:50    127s] 
[12/04 17:51:50    127s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:50    127s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.022, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2572.0M
[12/04 17:51:50    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2572.0MB).
[12/04 17:51:50    127s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.027, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.027, MEM:2572.0M
[12/04 17:51:50    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.7
[12/04 17:51:50    127s] OPERPROF:   Starting RefinePlace at level 2, MEM:2572.0M
[12/04 17:51:50    127s] *** Starting refinePlace (0:02:08 mem=2572.0M) ***
[12/04 17:51:50    127s] Total net bbox length = 1.563e+05 (7.837e+04 7.792e+04) (ext = 9.538e+04)
[12/04 17:51:50    127s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:50    127s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2572.0M
[12/04 17:51:50    127s] Starting refinePlace ...
[12/04 17:51:50    127s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:51:50    127s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:51:50    127s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:51:50    127s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2572.0MB) @(0:02:08 - 0:02:08).
[12/04 17:51:50    127s] Move report: preRPlace moves 1508 insts, mean move: 1.35 um, max move: 4.75 um 
[12/04 17:51:50    127s] 	Max move on inst (CORE/U1711): (1005.80, 1087.95) --> (1008.74, 1089.76)
[12/04 17:51:50    127s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 17:51:50    127s] 	Violation at original loc: Placement Blockage Violation
[12/04 17:51:50    127s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:51:50    127s] Placement tweakage begins.
[12/04 17:51:50    127s] wire length = 1.704e+05
[12/04 17:51:50    127s] wire length = 1.675e+05
[12/04 17:51:50    127s] Placement tweakage ends.
[12/04 17:51:50    127s] Move report: tweak moves 274 insts, mean move: 5.62 um, max move: 34.72 um 
[12/04 17:51:50    127s] 	Max move on inst (CORE/tetris_reg_4_): (1217.06, 1190.56) --> (1182.34, 1190.56)
[12/04 17:51:50    127s] 
[12/04 17:51:50    127s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:51:50    127s] Move report: legalization moves 2 insts, mean move: 1.24 um, max move: 1.86 um spiral
[12/04 17:51:50    127s] 	Max move on inst (CORE/U1456): (1107.32, 1155.28) --> (1109.18, 1155.28)
[12/04 17:51:50    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2572.0MB) @(0:02:08 - 0:02:08).
[12/04 17:51:50    127s] Move report: Detail placement moves 1508 insts, mean move: 2.33 um, max move: 35.57 um 
[12/04 17:51:50    127s] 	Max move on inst (CORE/tetris_reg_4_): (1216.96, 1191.51) --> (1182.34, 1190.56)
[12/04 17:51:50    127s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2572.0MB
[12/04 17:51:50    127s] Statistics of distance of Instance movement in refine placement:
[12/04 17:51:50    127s]   maximum (X+Y) =        35.57 um
[12/04 17:51:50    127s]   inst (CORE/tetris_reg_4_) with max move: (1216.96, 1191.51) -> (1182.34, 1190.56)
[12/04 17:51:50    127s]   mean    (X+Y) =         2.33 um
[12/04 17:51:50    127s] Summary Report:
[12/04 17:51:50    127s] Instances move: 1508 (out of 1508 movable)
[12/04 17:51:50    127s] Instances flipped: 0
[12/04 17:51:50    127s] Mean displacement: 2.33 um
[12/04 17:51:50    127s] Max displacement: 35.57 um (Instance: CORE/tetris_reg_4_) (1216.96, 1191.51) -> (1182.34, 1190.56)
[12/04 17:51:50    127s] 	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBP
[12/04 17:51:50    127s] Total instances moved : 1508
[12/04 17:51:50    127s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.130, REAL:0.125, MEM:2572.0M
[12/04 17:51:50    127s] Total net bbox length = 1.537e+05 (7.574e+04 7.794e+04) (ext = 9.507e+04)
[12/04 17:51:50    127s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2572.0MB
[12/04 17:51:50    127s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2572.0MB) @(0:02:08 - 0:02:08).
[12/04 17:51:50    127s] *** Finished refinePlace (0:02:08 mem=2572.0M) ***
[12/04 17:51:50    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.7
[12/04 17:51:50    127s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.130, REAL:0.131, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2572.0M
[12/04 17:51:50    127s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.004, MEM:2568.0M
[12/04 17:51:50    127s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.170, REAL:0.162, MEM:2568.0M
[12/04 17:51:50    127s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2568.0M
[12/04 17:51:50    127s] Starting Early Global Route congestion estimation: mem = 2568.0M
[12/04 17:51:50    127s] (I)       Started Import and model ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Create place DB ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Import place data ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read instances and placement ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read nets ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Create route DB ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       == Non-default Options ==
[12/04 17:51:50    127s] (I)       Maximum routing layer                              : 6
[12/04 17:51:50    127s] (I)       Number of threads                                  : 1
[12/04 17:51:50    127s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:51:50    127s] (I)       Method to set GCell size                           : row
[12/04 17:51:50    127s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:51:50    127s] (I)       Started Import route data (1T) ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       ============== Pin Summary ==============
[12/04 17:51:50    127s] (I)       +-------+--------+---------+------------+
[12/04 17:51:50    127s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:51:50    127s] (I)       +-------+--------+---------+------------+
[12/04 17:51:50    127s] (I)       |     1 |   5736 |  100.00 |        Pin |
[12/04 17:51:50    127s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:51:50    127s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:51:50    127s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:51:50    127s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:51:50    127s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:51:50    127s] (I)       +-------+--------+---------+------------+
[12/04 17:51:50    127s] (I)       Use row-based GCell size
[12/04 17:51:50    127s] (I)       Use row-based GCell align
[12/04 17:51:50    127s] (I)       GCell unit size   : 5040
[12/04 17:51:50    127s] (I)       GCell multiplier  : 1
[12/04 17:51:50    127s] (I)       GCell row height  : 5040
[12/04 17:51:50    127s] (I)       Actual row height : 5040
[12/04 17:51:50    127s] (I)       GCell align ref   : 640460 641200
[12/04 17:51:50    127s] [NR-eGR] Track table information for default rule: 
[12/04 17:51:50    127s] [NR-eGR] metal1 has no routable track
[12/04 17:51:50    127s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:51:50    127s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:51:50    127s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:51:50    127s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:51:50    127s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:51:50    127s] (I)       =================== Default via ====================
[12/04 17:51:50    127s] (I)       +---+------------------+---------------------------+
[12/04 17:51:50    127s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:51:50    127s] (I)       +---+------------------+---------------------------+
[12/04 17:51:50    127s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:51:50    127s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:51:50    127s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:51:50    127s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:51:50    127s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:51:50    127s] (I)       +---+------------------+---------------------------+
[12/04 17:51:50    127s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read routing blockages ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read instance blockages ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read PG blockages ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] [NR-eGR] Read 19944 PG shapes
[12/04 17:51:50    127s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read boundary cut boxes ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:51:50    127s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:51:50    127s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:51:50    127s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:51:50    127s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:51:50    127s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read blackboxes ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:51:50    127s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read prerouted ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:51:50    127s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read unlegalized nets ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read nets ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] [NR-eGR] Read numTotalNets=1610  numIgnoredNets=0
[12/04 17:51:50    127s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Set up via pillars ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       early_global_route_priority property id does not exist.
[12/04 17:51:50    127s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Model blockages into capacity
[12/04 17:51:50    127s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:51:50    127s] (I)       Started Initialize 3D capacity ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:51:50    127s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:51:50    127s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:51:50    127s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:51:50    127s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:51:50    127s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       -- layer congestion ratio --
[12/04 17:51:50    127s] (I)       Layer 1 : 0.100000
[12/04 17:51:50    127s] (I)       Layer 2 : 0.700000
[12/04 17:51:50    127s] (I)       Layer 3 : 0.700000
[12/04 17:51:50    127s] (I)       Layer 4 : 0.700000
[12/04 17:51:50    127s] (I)       Layer 5 : 0.700000
[12/04 17:51:50    127s] (I)       Layer 6 : 0.700000
[12/04 17:51:50    127s] (I)       ----------------------------
[12/04 17:51:50    127s] (I)       Number of ignored nets                =      0
[12/04 17:51:50    127s] (I)       Number of connected nets              =      0
[12/04 17:51:50    127s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:51:50    127s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:51:50    127s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:51:50    127s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:51:50    127s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:51:50    127s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:51:50    127s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:51:50    127s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:51:50    127s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:51:50    127s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Read aux data ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Others data preparation ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:51:50    127s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Started Create route kernel ( Curr Mem: 2567.96 MB )
[12/04 17:51:50    127s] (I)       Ndr track 0 does not exist
[12/04 17:51:50    127s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:51:50    127s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:51:50    127s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:51:50    127s] (I)       Site width          :   620  (dbu)
[12/04 17:51:50    127s] (I)       Row height          :  5040  (dbu)
[12/04 17:51:50    127s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:51:50    127s] (I)       GCell width         :  5040  (dbu)
[12/04 17:51:50    127s] (I)       GCell height        :  5040  (dbu)
[12/04 17:51:50    127s] (I)       Grid                :   435   435     6
[12/04 17:51:50    127s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:51:50    127s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:51:50    127s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:51:50    127s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:51:50    127s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:51:50    127s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:51:50    127s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:51:50    127s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:51:50    127s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:51:50    127s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:51:50    127s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:51:50    127s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:51:50    127s] (I)       --------------------------------------------------------
[12/04 17:51:50    127s] 
[12/04 17:51:50    127s] [NR-eGR] ============ Routing rule table ============
[12/04 17:51:50    127s] [NR-eGR] Rule id: 0  Nets: 1523 
[12/04 17:51:50    127s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:51:50    127s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:51:50    127s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:50    127s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:51:50    127s] [NR-eGR] ========================================
[12/04 17:51:50    127s] [NR-eGR] 
[12/04 17:51:50    127s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:51:50    127s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:51:50    127s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:51:50    127s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:51:50    127s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:51:50    127s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:51:50    127s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Reset routing kernel
[12/04 17:51:50    127s] (I)       Started Global Routing ( Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Started Initialization ( Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       totalPins=5562  totalGlobalPin=5339 (95.99%)
[12/04 17:51:50    127s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Started Net group 1 ( Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Started Generate topology ( Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:51:50    127s] [NR-eGR] Layer group 1: route 1523 net(s) in layer range [2, 6]
[12/04 17:51:50    127s] (I)       
[12/04 17:51:50    127s] (I)       ============  Phase 1a Route ============
[12/04 17:51:50    127s] (I)       Started Phase 1a ( Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Started Pattern routing (1T) ( Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:51:50    127s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Usage: 32717 = (16036 H, 16681 V) = (0.78% H, 0.79% V) = (8.082e+04um H, 8.407e+04um V)
[12/04 17:51:50    127s] (I)       Started Add via demand to 2D ( Curr Mem: 2575.54 MB )
[12/04 17:51:50    127s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       
[12/04 17:51:50    127s] (I)       ============  Phase 1b Route ============
[12/04 17:51:50    127s] (I)       Started Phase 1b ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Usage: 32717 = (16036 H, 16681 V) = (0.78% H, 0.79% V) = (8.082e+04um H, 8.407e+04um V)
[12/04 17:51:50    127s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.648937e+05um
[12/04 17:51:50    127s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:51:50    127s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:51:50    127s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       
[12/04 17:51:50    127s] (I)       ============  Phase 1c Route ============
[12/04 17:51:50    127s] (I)       Started Phase 1c ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Two level routing ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Level2 Grid: 87 x 87
[12/04 17:51:50    127s] (I)       Started Two Level Routing ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Usage: 32721 = (16036 H, 16685 V) = (0.78% H, 0.79% V) = (8.082e+04um H, 8.409e+04um V)
[12/04 17:51:50    127s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       
[12/04 17:51:50    127s] (I)       ============  Phase 1d Route ============
[12/04 17:51:50    127s] (I)       Started Phase 1d ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Detoured routing ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Usage: 32721 = (16036 H, 16685 V) = (0.78% H, 0.79% V) = (8.082e+04um H, 8.409e+04um V)
[12/04 17:51:50    127s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       
[12/04 17:51:50    127s] (I)       ============  Phase 1e Route ============
[12/04 17:51:50    127s] (I)       Started Phase 1e ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Route legalization ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Usage: 32721 = (16036 H, 16685 V) = (0.78% H, 0.79% V) = (8.082e+04um H, 8.409e+04um V)
[12/04 17:51:50    127s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.649138e+05um
[12/04 17:51:50    127s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       
[12/04 17:51:50    127s] (I)       ============  Phase 1l Route ============
[12/04 17:51:50    127s] (I)       Started Phase 1l ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Layer assignment (1T) ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Clean cong LA ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:51:50    127s] (I)       Layer  2:     697718     13910         4      799311      735368    (52.08%) 
[12/04 17:51:50    127s] (I)       Layer  3:     770395     14371         3      889875      809235    (52.37%) 
[12/04 17:51:50    127s] (I)       Layer  4:    1118589      5141         0      395778     1138901    (25.79%) 
[12/04 17:51:50    127s] (I)       Layer  5:    1290488      2041         0      398826     1300284    (23.47%) 
[12/04 17:51:50    127s] (I)       Layer  6:     290423        64         0       91492      292177    (23.85%) 
[12/04 17:51:50    127s] (I)       Total:       4167613     35527         7     2575282     4275965    (37.59%) 
[12/04 17:51:50    127s] (I)       
[12/04 17:51:50    127s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:51:50    127s] [NR-eGR]                        OverCon            
[12/04 17:51:50    127s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:51:50    127s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:51:50    127s] [NR-eGR] ----------------------------------------------
[12/04 17:51:50    127s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:50    127s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:51:50    127s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:51:50    127s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:50    127s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:50    127s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:51:50    127s] [NR-eGR] ----------------------------------------------
[12/04 17:51:50    127s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/04 17:51:50    127s] [NR-eGR] 
[12/04 17:51:50    127s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Export 3D cong map ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:51:50    127s] (I)       Started Export 2D cong map ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:51:50    127s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:51:50    127s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2577.0M
[12/04 17:51:50    127s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.160, REAL:0.165, MEM:2577.0M
[12/04 17:51:50    127s] OPERPROF: Starting HotSpotCal at level 1, MEM:2577.0M
[12/04 17:51:50    127s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:50    127s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:51:50    127s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:50    127s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:51:50    127s] [hotspot] +------------+---------------+---------------+
[12/04 17:51:50    127s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:51:50    127s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:51:50    127s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2577.0M
[12/04 17:51:50    127s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2577.0M
[12/04 17:51:50    127s] Starting Early Global Route wiring: mem = 2577.0M
[12/04 17:51:50    127s] (I)       ============= Track Assignment ============
[12/04 17:51:50    127s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Started Track Assignment (1T) ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:51:50    127s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    127s] (I)       Run Multi-thread track assignment
[12/04 17:51:50    128s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] (I)       Started Export ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] [NR-eGR] Started Export DB wires ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] [NR-eGR] Started Export all nets ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] [NR-eGR] Started Set wire vias ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:50    128s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5562
[12/04 17:51:50    128s] [NR-eGR] metal2  (2V) length: 6.050269e+04um, number of vias: 7793
[12/04 17:51:50    128s] [NR-eGR] metal3  (3H) length: 7.133111e+04um, number of vias: 905
[12/04 17:51:50    128s] [NR-eGR] metal4  (4V) length: 2.547624e+04um, number of vias: 216
[12/04 17:51:50    128s] [NR-eGR] metal5  (5H) length: 1.023771e+04um, number of vias: 21
[12/04 17:51:50    128s] [NR-eGR] metal6  (6V) length: 3.298400e+02um, number of vias: 0
[12/04 17:51:50    128s] [NR-eGR] Total length: 1.678776e+05um, number of vias: 14497
[12/04 17:51:50    128s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:50    128s] [NR-eGR] Total eGR-routed clock nets wire length: 4.296550e+03um 
[12/04 17:51:50    128s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:51:50    128s] (I)       Started Update net boxes ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] (I)       Started Update timing ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] (I)       Started Postprocess design ( Curr Mem: 2576.99 MB )
[12/04 17:51:50    128s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2570.99 MB )
[12/04 17:51:50    128s] Early Global Route wiring runtime: 0.08 seconds, mem = 2571.0M
[12/04 17:51:50    128s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.085, MEM:2571.0M
[12/04 17:51:50    128s] 0 delay mode for cte disabled.
[12/04 17:51:50    128s] SKP cleared!
[12/04 17:51:50    128s] 
[12/04 17:51:50    128s] *** Finished incrementalPlace (cpu=0:00:08.4, real=0:00:08.0)***
[12/04 17:51:50    128s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2571.0M
[12/04 17:51:50    128s] All LLGs are deleted
[12/04 17:51:50    128s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2571.0M
[12/04 17:51:50    128s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2571.0M
[12/04 17:51:50    128s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2571.0M
[12/04 17:51:50    128s] Start to check current routing status for nets...
[12/04 17:51:50    128s] All nets are already routed correctly.
[12/04 17:51:50    128s] End to check current routing status for nets (mem=2571.0M)
[12/04 17:51:50    128s] 
[12/04 17:51:50    128s] Creating Lib Analyzer ...
[12/04 17:51:50    128s] 
[12/04 17:51:50    128s] Trim Metal Layers:
[12/04 17:51:50    128s] LayerId::1 widthSet size::4
[12/04 17:51:50    128s] LayerId::2 widthSet size::4
[12/04 17:51:50    128s] LayerId::3 widthSet size::4
[12/04 17:51:50    128s] LayerId::4 widthSet size::4
[12/04 17:51:50    128s] LayerId::5 widthSet size::4
[12/04 17:51:50    128s] LayerId::6 widthSet size::2
[12/04 17:51:50    128s] Updating RC grid for preRoute extraction ...
[12/04 17:51:50    128s] eee: pegSigSF::1.070000
[12/04 17:51:50    128s] Initializing multi-corner capacitance tables ... 
[12/04 17:51:50    128s] Initializing multi-corner resistance tables ...
[12/04 17:51:50    128s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:51:50    128s] eee: l::2 avDens::0.053038 usedTrk::5286.803770 availTrk::99678.811694 sigTrk::5286.803770
[12/04 17:51:50    128s] eee: l::3 avDens::0.048932 usedTrk::5550.225586 availTrk::113426.718514 sigTrk::5550.225586
[12/04 17:51:50    128s] eee: l::4 avDens::0.022947 usedTrk::756.490080 availTrk::32967.296337 sigTrk::756.490080
[12/04 17:51:50    128s] eee: l::5 avDens::0.016249 usedTrk::212.128768 availTrk::13054.595697 sigTrk::212.128768
[12/04 17:51:50    128s] eee: l::6 avDens::0.041127 usedTrk::20.895238 availTrk::508.064516 sigTrk::20.895238
[12/04 17:51:50    128s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:50    128s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.259591 ; uaWl: 1.000000 ; uaWlH: 0.214703 ; aWlH: 0.000000 ; Pmax: 0.835600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:51:50    128s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:50    128s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:50    128s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:50    128s] 
[12/04 17:51:50    128s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:52    129s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=2577.0M
[12/04 17:51:52    129s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=2577.0M
[12/04 17:51:52    129s] Creating Lib Analyzer, finished. 
[12/04 17:51:52    129s] Extraction called for design 'CHIP' of instances=1632 and nets=1615 using extraction engine 'preRoute' .
[12/04 17:51:52    129s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:51:52    129s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:51:52    129s] PreRoute RC Extraction called for design CHIP.
[12/04 17:51:52    129s] RC Extraction called in multi-corner(1) mode.
[12/04 17:51:52    129s] RCMode: PreRoute
[12/04 17:51:52    129s]       RC Corner Indexes            0   
[12/04 17:51:52    129s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:51:52    129s] Resistance Scaling Factor    : 1.00000 
[12/04 17:51:52    129s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:51:52    129s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:51:52    129s] Shrink Factor                : 1.00000
[12/04 17:51:52    129s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:51:52    129s] Using capacitance table file ...
[12/04 17:51:52    129s] 
[12/04 17:51:52    129s] Trim Metal Layers:
[12/04 17:51:52    129s] LayerId::1 widthSet size::4
[12/04 17:51:52    129s] LayerId::2 widthSet size::4
[12/04 17:51:52    129s] LayerId::3 widthSet size::4
[12/04 17:51:52    129s] LayerId::4 widthSet size::4
[12/04 17:51:52    129s] LayerId::5 widthSet size::4
[12/04 17:51:52    129s] LayerId::6 widthSet size::2
[12/04 17:51:52    129s] Updating RC grid for preRoute extraction ...
[12/04 17:51:52    129s] eee: pegSigSF::1.070000
[12/04 17:51:52    129s] Initializing multi-corner capacitance tables ... 
[12/04 17:51:52    129s] Initializing multi-corner resistance tables ...
[12/04 17:51:52    129s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:51:52    129s] eee: l::2 avDens::0.053038 usedTrk::5286.803770 availTrk::99678.811694 sigTrk::5286.803770
[12/04 17:51:52    129s] eee: l::3 avDens::0.048932 usedTrk::5550.225586 availTrk::113426.718514 sigTrk::5550.225586
[12/04 17:51:52    129s] eee: l::4 avDens::0.022947 usedTrk::756.490080 availTrk::32967.296337 sigTrk::756.490080
[12/04 17:51:52    129s] eee: l::5 avDens::0.016249 usedTrk::212.128768 availTrk::13054.595697 sigTrk::212.128768
[12/04 17:51:52    129s] eee: l::6 avDens::0.041127 usedTrk::20.895238 availTrk::508.064516 sigTrk::20.895238
[12/04 17:51:52    129s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:52    129s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.259591 ; uaWl: 1.000000 ; uaWlH: 0.214703 ; aWlH: 0.000000 ; Pmax: 0.835600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:51:52    129s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2577.004M)
[12/04 17:51:52    129s] Compute RC Scale Done ...
[12/04 17:51:52    129s] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1745.5M, totSessionCpu=0:02:10 **
[12/04 17:51:52    129s] #################################################################################
[12/04 17:51:52    129s] # Design Stage: PreRoute
[12/04 17:51:52    129s] # Design Name: CHIP
[12/04 17:51:52    129s] # Design Mode: 90nm
[12/04 17:51:52    129s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:51:52    129s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:51:52    129s] # Signoff Settings: SI Off 
[12/04 17:51:52    129s] #################################################################################
[12/04 17:51:52    129s] Calculate delays in Single mode...
[12/04 17:51:52    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 2592.5M, InitMEM = 2592.5M)
[12/04 17:51:52    129s] Start delay calculation (fullDC) (1 T). (MEM=2592.54)
[12/04 17:51:52    129s] End AAE Lib Interpolated Model. (MEM=2592.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:51:52    129s] Total number of fetched objects 1626
[12/04 17:51:52    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:51:52    129s] End delay calculation. (MEM=2608.97 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:51:52    129s] End delay calculation (fullDC). (MEM=2608.97 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:51:52    129s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2609.0M) ***
[12/04 17:51:52    129s] *** IncrReplace #2 [finish] : cpu/real = 0:00:10.4/0:00:10.4 (1.0), totSession cpu/real = 0:02:10.0/0:08:39.8 (0.3), mem = 2609.0M
[12/04 17:51:52    129s] 
[12/04 17:51:52    129s] =============================================================================================
[12/04 17:51:52    129s]  Step TAT Report for IncrReplace #2                                             20.15-s105_1
[12/04 17:51:52    129s] =============================================================================================
[12/04 17:51:52    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:52    129s] ---------------------------------------------------------------------------------------------
[12/04 17:51:52    129s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:51:52    129s] [ FullDelayCalc          ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:52    129s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:52    129s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  13.2 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:51:52    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:52    129s] [ MISC                   ]          0:00:08.7  (  83.1 % )     0:00:08.7 /  0:00:08.6    1.0
[12/04 17:51:52    129s] ---------------------------------------------------------------------------------------------
[12/04 17:51:52    129s]  IncrReplace #2 TOTAL               0:00:10.4  ( 100.0 % )     0:00:10.4 /  0:00:10.4    1.0
[12/04 17:51:52    129s] ---------------------------------------------------------------------------------------------
[12/04 17:51:52    129s] 
[12/04 17:51:52    130s] *** Timing NOT met, worst failing slack is -0.829
[12/04 17:51:52    130s] *** Check timing (0:00:00.0)
[12/04 17:51:52    130s] Deleting Lib Analyzer.
[12/04 17:51:52    130s] Begin: GigaOpt Optimization in WNS mode
[12/04 17:51:52    130s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 17:51:52    130s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:52    130s] Info: 87 io nets excluded
[12/04 17:51:52    130s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:52    130s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:02:10.1/0:08:39.8 (0.3), mem = 2625.0M
[12/04 17:51:52    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.15
[12/04 17:51:52    130s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:52    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=2625.0M
[12/04 17:51:52    130s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:51:52    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:2625.0M
[12/04 17:51:52    130s] z: 2, totalTracks: 1
[12/04 17:51:52    130s] z: 4, totalTracks: 1
[12/04 17:51:52    130s] z: 6, totalTracks: 1
[12/04 17:51:52    130s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:51:52    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2625.0M
[12/04 17:51:52    130s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2625.0M
[12/04 17:51:52    130s] Core basic site is core_5040
[12/04 17:51:52    130s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2625.0M
[12/04 17:51:52    130s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2625.0M
[12/04 17:51:52    130s] Fast DP-INIT is on for default
[12/04 17:51:52    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:51:52    130s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2625.0M
[12/04 17:51:52    130s] OPERPROF:     Starting CMU at level 3, MEM:2625.0M
[12/04 17:51:52    130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2625.0M
[12/04 17:51:52    130s] 
[12/04 17:51:52    130s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:52    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2625.0M
[12/04 17:51:52    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2625.0M
[12/04 17:51:52    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2625.0M
[12/04 17:51:52    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2625.0MB).
[12/04 17:51:52    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2625.0M
[12/04 17:51:52    130s] TotalInstCnt at PhyDesignMc Initialization: 1,508
[12/04 17:51:52    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=2625.0M
[12/04 17:51:52    130s] ### Creating RouteCongInterface, started
[12/04 17:51:52    130s] 
[12/04 17:51:52    130s] Creating Lib Analyzer ...
[12/04 17:51:52    130s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:52    130s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:52    130s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:52    130s] 
[12/04 17:51:52    130s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:51:54    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:12 mem=2625.0M
[12/04 17:51:54    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=2625.0M
[12/04 17:51:54    131s] Creating Lib Analyzer, finished. 
[12/04 17:51:54    131s] 
[12/04 17:51:54    131s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:51:54    131s] 
[12/04 17:51:54    131s] #optDebug: {0, 1.000}
[12/04 17:51:54    131s] ### Creating RouteCongInterface, finished
[12/04 17:51:54    131s] {MG  {5 0 47.1 0.880153} }
[12/04 17:51:54    131s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=2625.0M
[12/04 17:51:54    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=2625.0M
[12/04 17:51:54    131s] *info: 87 io nets excluded
[12/04 17:51:54    131s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:54    131s] *info: 2 clock nets excluded
[12/04 17:51:54    131s] *info: 3 no-driver nets excluded.
[12/04 17:51:54    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.5
[12/04 17:51:54    131s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:51:54    131s] ** GigaOpt Optimizer WNS Slack -0.829 TNS Slack -62.451 Density 5.45
[12/04 17:51:54    131s] Optimizer WNS Pass 0
[12/04 17:51:54    131s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.829|-62.434|
|reg2reg   |-0.011| -0.017|
|HEPG      |-0.011| -0.017|
|All Paths |-0.829|-62.451|
+----------+------+-------+

[12/04 17:51:54    131s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2660.1M
[12/04 17:51:54    131s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2660.1M
[12/04 17:51:54    132s] Active Path Group: reg2reg  
[12/04 17:51:54    132s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:54    132s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:54    132s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:54    132s] |  -0.011|   -0.829|  -0.017|  -62.451|    5.45%|   0:00:00.0| 2660.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:51:55    132s] |   0.017|   -0.829|   0.000|  -62.433|    5.45%|   0:00:01.0| 2660.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:51:56    133s] |   0.027|   -0.829|   0.000|  -62.433|    5.47%|   0:00:01.0| 2668.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:51:56    133s] |   0.045|   -0.829|   0.000|  -62.433|    5.48%|   0:00:00.0| 2668.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:51:57    134s] |   0.066|   -0.829|   0.000|  -62.433|    5.49%|   0:00:01.0| 2668.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:51:57    134s] |   0.066|   -0.829|   0.000|  -62.434|    5.49%|   0:00:00.0| 2668.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:51:57    134s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:57    134s] 
[12/04 17:51:57    134s] *** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=2668.1M) ***
[12/04 17:51:57    134s] Active Path Group: default 
[12/04 17:51:57    134s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:57    134s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:57    134s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:57    134s] |  -0.829|   -0.829| -62.434|  -62.434|    5.49%|   0:00:00.0| 2668.1M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:51:58    135s] |  -0.815|   -0.815| -62.206|  -62.206|    5.51%|   0:00:01.0| 2666.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:51:58    135s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:58    135s] 
[12/04 17:51:58    135s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2666.6M) ***
[12/04 17:51:58    135s] 
[12/04 17:51:58    135s] *** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:04.0 mem=2666.6M) ***
[12/04 17:51:58    135s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

[12/04 17:51:58    135s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -62.206 Density 5.51
[12/04 17:51:58    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.4
[12/04 17:51:58    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2666.6M
[12/04 17:51:58    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:       Starting CMU at level 4, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.020, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.020, MEM:2663.6M
[12/04 17:51:58    135s] TDRefine: refinePlace mode is spiral
[12/04 17:51:58    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.8
[12/04 17:51:58    135s] OPERPROF: Starting RefinePlace at level 1, MEM:2663.6M
[12/04 17:51:58    135s] *** Starting refinePlace (0:02:15 mem=2663.6M) ***
[12/04 17:51:58    135s] Total net bbox length = 1.538e+05 (7.577e+04 7.803e+04) (ext = 9.507e+04)
[12/04 17:51:58    135s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:58    135s] 
[12/04 17:51:58    135s] Starting Small incrNP...
[12/04 17:51:58    135s] User Input Parameters:
[12/04 17:51:58    135s] - Congestion Driven    : Off
[12/04 17:51:58    135s] - Timing Driven        : Off
[12/04 17:51:58    135s] - Area-Violation Based : Off
[12/04 17:51:58    135s] - Start Rollback Level : -5
[12/04 17:51:58    135s] - Legalized            : On
[12/04 17:51:58    135s] - Window Based         : Off
[12/04 17:51:58    135s] - eDen incr mode       : Off
[12/04 17:51:58    135s] - Small incr mode      : On
[12/04 17:51:58    135s] 
[12/04 17:51:58    135s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.002, MEM:2663.6M
[12/04 17:51:58    135s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[12/04 17:51:58    135s] Density distribution unevenness ratio = 87.373%
[12/04 17:51:58    135s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.002, MEM:2663.6M
[12/04 17:51:58    135s] cost 0.731481, thresh 1.000000
[12/04 17:51:58    135s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2663.6M)
[12/04 17:51:58    135s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:51:58    135s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2663.6M
[12/04 17:51:58    135s] Starting refinePlace ...
[12/04 17:51:58    135s] Rule aware DDP is turned off due to no Spiral.
[12/04 17:51:58    135s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:51:58    135s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2663.6MB) @(0:02:15 - 0:02:15).
[12/04 17:51:58    135s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:58    135s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:51:58    135s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2663.6MB
[12/04 17:51:58    135s] Statistics of distance of Instance movement in refine placement:
[12/04 17:51:58    135s]   maximum (X+Y) =         0.00 um
[12/04 17:51:58    135s]   mean    (X+Y) =         0.00 um
[12/04 17:51:58    135s] Summary Report:
[12/04 17:51:58    135s] Instances move: 0 (out of 1519 movable)
[12/04 17:51:58    135s] Instances flipped: 0
[12/04 17:51:58    135s] Mean displacement: 0.00 um
[12/04 17:51:58    135s] Max displacement: 0.00 um 
[12/04 17:51:58    135s] Total instances moved : 0
[12/04 17:51:58    135s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.006, MEM:2663.6M
[12/04 17:51:58    135s] Total net bbox length = 1.538e+05 (7.577e+04 7.803e+04) (ext = 9.507e+04)
[12/04 17:51:58    135s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2663.6MB
[12/04 17:51:58    135s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2663.6MB) @(0:02:15 - 0:02:15).
[12/04 17:51:58    135s] *** Finished refinePlace (0:02:15 mem=2663.6M) ***
[12/04 17:51:58    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.8
[12/04 17:51:58    135s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.015, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2663.6M
[12/04 17:51:58    135s] *** maximum move = 0.00 um ***
[12/04 17:51:58    135s] *** Finished re-routing un-routed nets (2663.6M) ***
[12/04 17:51:58    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:     Starting CMU at level 3, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2663.6M
[12/04 17:51:58    135s] 
[12/04 17:51:58    135s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2663.6M) ***
[12/04 17:51:58    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.4
[12/04 17:51:58    135s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -62.206 Density 5.51
[12/04 17:51:58    135s] Optimizer WNS Pass 1
[12/04 17:51:58    135s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

[12/04 17:51:58    135s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2663.6M
[12/04 17:51:58    135s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2663.6M
[12/04 17:51:58    135s] Active Path Group: default 
[12/04 17:51:58    135s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:58    135s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:51:58    135s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:58    135s] |  -0.815|   -0.815| -62.206|  -62.206|    5.51%|   0:00:00.0| 2663.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:51:58    136s] |  -0.815|   -0.815| -62.206|  -62.206|    5.51%|   0:00:00.0| 2663.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:51:58    136s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2663.6M) ***
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2663.6M) ***
[12/04 17:51:58    136s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

[12/04 17:51:58    136s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

[12/04 17:51:58    136s] Bottom Preferred Layer:
[12/04 17:51:58    136s]     None
[12/04 17:51:58    136s] Via Pillar Rule:
[12/04 17:51:58    136s]     None
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=2663.6M) ***
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.5
[12/04 17:51:58    136s] Total-nets :: 1621, Stn-nets :: 162, ratio :: 9.99383 %
[12/04 17:51:58    136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2644.5M
[12/04 17:51:58    136s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:2601.5M
[12/04 17:51:58    136s] TotalInstCnt at PhyDesignMc Destruction: 1,519
[12/04 17:51:58    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.15
[12/04 17:51:58    136s] *** WnsOpt #2 [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:02:16.1/0:08:45.9 (0.3), mem = 2601.5M
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] =============================================================================================
[12/04 17:51:58    136s]  Step TAT Report for WnsOpt #2                                                  20.15-s105_1
[12/04 17:51:58    136s] =============================================================================================
[12/04 17:51:58    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:51:58    136s] ---------------------------------------------------------------------------------------------
[12/04 17:51:58    136s] [ RefinePlace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:51:58    136s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:51:58    136s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  25.7 % )     0:00:01.6 /  0:00:01.5    1.0
[12/04 17:51:58    136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:58    136s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:51:58    136s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:51:58    136s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:58    136s] [ TransformInit          ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:51:58    136s] [ OptimizationStep       ]      3   0:00:00.0  (   0.7 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:51:58    136s] [ OptSingleIteration     ]     15   0:00:00.0  (   0.3 % )     0:00:03.7 /  0:00:03.8    1.0
[12/04 17:51:58    136s] [ OptGetWeight           ]     15   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:51:58    136s] [ OptEval                ]     15   0:00:03.3  (  53.8 % )     0:00:03.3 /  0:00:03.2    1.0
[12/04 17:51:58    136s] [ OptCommit              ]     15   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.8
[12/04 17:51:58    136s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:51:58    136s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:51:58    136s] [ IncrDelayCalc          ]     55   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:51:58    136s] [ SetupOptGetWorkingSet  ]     44   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:51:58    136s] [ SetupOptGetActiveNode  ]     44   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:51:58    136s] [ SetupOptSlackGraph     ]     15   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:51:58    136s] [ MISC                   ]          0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:51:58    136s] ---------------------------------------------------------------------------------------------
[12/04 17:51:58    136s]  WnsOpt #2 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[12/04 17:51:58    136s] ---------------------------------------------------------------------------------------------
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] End: GigaOpt Optimization in WNS mode
[12/04 17:51:58    136s] *** Timing NOT met, worst failing slack is -0.815
[12/04 17:51:58    136s] *** Check timing (0:00:00.0)
[12/04 17:51:58    136s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:51:58    136s] Deleting Lib Analyzer.
[12/04 17:51:58    136s] Begin: GigaOpt Optimization in TNS mode
[12/04 17:51:58    136s] **INFO: Flow update: High effort path group timing met.
[12/04 17:51:58    136s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 17:51:58    136s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:51:58    136s] Info: 87 io nets excluded
[12/04 17:51:58    136s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:51:58    136s] *** TnsOpt #4 [begin] : totSession cpu/real = 0:02:16.1/0:08:45.9 (0.3), mem = 2601.5M
[12/04 17:51:58    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.16
[12/04 17:51:58    136s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:51:58    136s] ### Creating PhyDesignMc. totSessionCpu=0:02:16 mem=2601.5M
[12/04 17:51:58    136s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:51:58    136s] OPERPROF: Starting DPlace-Init at level 1, MEM:2601.5M
[12/04 17:51:58    136s] z: 2, totalTracks: 1
[12/04 17:51:58    136s] z: 4, totalTracks: 1
[12/04 17:51:58    136s] z: 6, totalTracks: 1
[12/04 17:51:58    136s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:51:58    136s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2601.5M
[12/04 17:51:58    136s] OPERPROF:     Starting CMU at level 3, MEM:2601.5M
[12/04 17:51:58    136s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2601.5M
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:51:58    136s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2601.5M
[12/04 17:51:58    136s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2601.5M
[12/04 17:51:58    136s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2601.5M
[12/04 17:51:58    136s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2601.5MB).
[12/04 17:51:58    136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2601.5M
[12/04 17:51:58    136s] TotalInstCnt at PhyDesignMc Initialization: 1,519
[12/04 17:51:58    136s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:16 mem=2601.5M
[12/04 17:51:58    136s] ### Creating RouteCongInterface, started
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] Creating Lib Analyzer ...
[12/04 17:51:58    136s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:51:58    136s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:51:58    136s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:51:58    136s] 
[12/04 17:51:58    136s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:00    137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:17 mem=2603.5M
[12/04 17:52:00    137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:17 mem=2603.5M
[12/04 17:52:00    137s] Creating Lib Analyzer, finished. 
[12/04 17:52:00    137s] 
[12/04 17:52:00    137s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:52:00    137s] 
[12/04 17:52:00    137s] #optDebug: {0, 1.000}
[12/04 17:52:00    137s] ### Creating RouteCongInterface, finished
[12/04 17:52:00    137s] {MG  {5 0 47.1 0.880153} }
[12/04 17:52:00    137s] ### Creating LA Mngr. totSessionCpu=0:02:18 mem=2603.5M
[12/04 17:52:00    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:18 mem=2603.5M
[12/04 17:52:00    137s] *info: 87 io nets excluded
[12/04 17:52:00    137s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:00    137s] *info: 2 clock nets excluded
[12/04 17:52:00    137s] *info: 3 no-driver nets excluded.
[12/04 17:52:00    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.6
[12/04 17:52:00    137s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:52:00    137s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -62.206 Density 5.51
[12/04 17:52:00    137s] Optimizer TNS Opt
[12/04 17:52:00    137s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-62.206|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-62.206|
+----------+------+-------+

[12/04 17:52:00    137s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2622.6M
[12/04 17:52:00    137s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2622.6M
[12/04 17:52:00    137s] Active Path Group: default 
[12/04 17:52:00    137s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:00    137s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:52:00    137s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:00    137s] |  -0.815|   -0.815| -62.206|  -62.206|    5.51%|   0:00:00.0| 2622.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:52:04    142s] |  -0.815|   -0.815| -61.966|  -61.966|    5.52%|   0:00:04.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:52:04    142s] |  -0.815|   -0.815| -61.915|  -61.915|    5.52%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__1_/D  |
[12/04 17:52:05    143s] |  -0.815|   -0.815| -61.906|  -61.906|    5.55%|   0:00:01.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 17:52:06    143s] |  -0.815|   -0.815| -61.839|  -61.839|    5.55%|   0:00:01.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 17:52:06    143s] |  -0.815|   -0.815| -61.822|  -61.822|    5.55%|   0:00:00.0| 2682.9M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 17:52:07    144s] |  -0.815|   -0.815| -61.830|  -61.830|    5.56%|   0:00:01.0| 2682.9M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:52:07    144s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] *** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:07.0 mem=2682.9M) ***
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] *** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:07.0 mem=2682.9M) ***
[12/04 17:52:07    144s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.830|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-61.830|
+----------+------+-------+

[12/04 17:52:07    144s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.830 Density 5.56
[12/04 17:52:07    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.5
[12/04 17:52:07    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2682.9M
[12/04 17:52:07    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:       Starting CMU at level 4, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.019, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:2663.9M
[12/04 17:52:07    144s] TDRefine: refinePlace mode is spiral
[12/04 17:52:07    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.9
[12/04 17:52:07    144s] OPERPROF: Starting RefinePlace at level 1, MEM:2663.9M
[12/04 17:52:07    144s] *** Starting refinePlace (0:02:24 mem=2663.9M) ***
[12/04 17:52:07    144s] Total net bbox length = 1.547e+05 (7.581e+04 7.884e+04) (ext = 9.464e+04)
[12/04 17:52:07    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] Starting Small incrNP...
[12/04 17:52:07    144s] User Input Parameters:
[12/04 17:52:07    144s] - Congestion Driven    : Off
[12/04 17:52:07    144s] - Timing Driven        : Off
[12/04 17:52:07    144s] - Area-Violation Based : Off
[12/04 17:52:07    144s] - Start Rollback Level : -5
[12/04 17:52:07    144s] - Legalized            : On
[12/04 17:52:07    144s] - Window Based         : Off
[12/04 17:52:07    144s] - eDen incr mode       : Off
[12/04 17:52:07    144s] - Small incr mode      : On
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.003, MEM:2663.9M
[12/04 17:52:07    144s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[12/04 17:52:07    144s] Density distribution unevenness ratio = 87.191%
[12/04 17:52:07    144s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.004, MEM:2663.9M
[12/04 17:52:07    144s] cost 0.731481, thresh 1.000000
[12/04 17:52:07    144s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2663.9M)
[12/04 17:52:07    144s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:52:07    144s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2663.9M
[12/04 17:52:07    144s] Starting refinePlace ...
[12/04 17:52:07    144s] One DDP V2 for no tweak run.
[12/04 17:52:07    144s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:52:07    144s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:52:07    144s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:52:07    144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2663.9MB) @(0:02:24 - 0:02:24).
[12/04 17:52:07    144s] Move report: preRPlace moves 81 insts, mean move: 1.42 um, max move: 5.04 um 
[12/04 17:52:07    144s] 	Max move on inst (FE_OCPC154_C_tetris_32): (951.70, 1034.32) --> (951.70, 1029.28)
[12/04 17:52:07    144s] 	Length: 13 sites, height: 1 rows, site name: core_5040, cell type: BUF8
[12/04 17:52:07    144s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:52:07    144s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:52:07    144s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2663.9MB) @(0:02:24 - 0:02:24).
[12/04 17:52:07    144s] Move report: Detail placement moves 81 insts, mean move: 1.42 um, max move: 5.04 um 
[12/04 17:52:07    144s] 	Max move on inst (FE_OCPC154_C_tetris_32): (951.70, 1034.32) --> (951.70, 1029.28)
[12/04 17:52:07    144s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2663.9MB
[12/04 17:52:07    144s] Statistics of distance of Instance movement in refine placement:
[12/04 17:52:07    144s]   maximum (X+Y) =         5.04 um
[12/04 17:52:07    144s]   inst (FE_OCPC154_C_tetris_32) with max move: (951.7, 1034.32) -> (951.7, 1029.28)
[12/04 17:52:07    144s]   mean    (X+Y) =         1.42 um
[12/04 17:52:07    144s] Summary Report:
[12/04 17:52:07    144s] Instances move: 81 (out of 1534 movable)
[12/04 17:52:07    144s] Instances flipped: 0
[12/04 17:52:07    144s] Mean displacement: 1.42 um
[12/04 17:52:07    144s] Max displacement: 5.04 um (Instance: FE_OCPC154_C_tetris_32) (951.7, 1034.32) -> (951.7, 1029.28)
[12/04 17:52:07    144s] 	Length: 13 sites, height: 1 rows, site name: core_5040, cell type: BUF8
[12/04 17:52:07    144s] Total instances moved : 81
[12/04 17:52:07    144s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.034, MEM:2663.9M
[12/04 17:52:07    144s] Total net bbox length = 1.547e+05 (7.585e+04 7.885e+04) (ext = 9.463e+04)
[12/04 17:52:07    144s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2663.9MB
[12/04 17:52:07    144s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2663.9MB) @(0:02:24 - 0:02:24).
[12/04 17:52:07    144s] *** Finished refinePlace (0:02:24 mem=2663.9M) ***
[12/04 17:52:07    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.9
[12/04 17:52:07    144s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.044, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2663.9M
[12/04 17:52:07    144s] *** maximum move = 5.04 um ***
[12/04 17:52:07    144s] *** Finished re-routing un-routed nets (2663.9M) ***
[12/04 17:52:07    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:     Starting CMU at level 3, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2663.9M
[12/04 17:52:07    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2663.9M
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2663.9M) ***
[12/04 17:52:07    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.5
[12/04 17:52:07    144s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.830 Density 5.56
[12/04 17:52:07    144s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.830|
|reg2reg   | 0.066|  0.000|
|HEPG      | 0.066|  0.000|
|All Paths |-0.815|-61.830|
+----------+------+-------+

[12/04 17:52:07    144s] Bottom Preferred Layer:
[12/04 17:52:07    144s]     None
[12/04 17:52:07    144s] Via Pillar Rule:
[12/04 17:52:07    144s]     None
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=2663.9M) ***
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.6
[12/04 17:52:07    144s] Total-nets :: 1636, Stn-nets :: 202, ratio :: 12.3472 %
[12/04 17:52:07    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2644.8M
[12/04 17:52:07    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2601.8M
[12/04 17:52:07    144s] TotalInstCnt at PhyDesignMc Destruction: 1,534
[12/04 17:52:07    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.16
[12/04 17:52:07    144s] *** TnsOpt #4 [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:02:24.5/0:08:54.3 (0.3), mem = 2601.8M
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] =============================================================================================
[12/04 17:52:07    144s]  Step TAT Report for TnsOpt #4                                                  20.15-s105_1
[12/04 17:52:07    144s] =============================================================================================
[12/04 17:52:07    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:07    144s] ---------------------------------------------------------------------------------------------
[12/04 17:52:07    144s] [ RefinePlace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:52:07    144s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:52:07    144s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  16.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:52:07    144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:07    144s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:07    144s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:52:07    144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:07    144s] [ TransformInit          ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:07    144s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:06.4 /  0:00:06.4    1.0
[12/04 17:52:07    144s] [ OptSingleIteration     ]     30   0:00:00.0  (   0.4 % )     0:00:06.4 /  0:00:06.4    1.0
[12/04 17:52:07    144s] [ OptGetWeight           ]     30   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:52:07    144s] [ OptEval                ]     30   0:00:06.1  (  72.7 % )     0:00:06.1 /  0:00:06.1    1.0
[12/04 17:52:07    144s] [ OptCommit              ]     30   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:52:07    144s] [ IncrTimingUpdate       ]     27   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.8
[12/04 17:52:07    144s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:52:07    144s] [ IncrDelayCalc          ]     70   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:52:07    144s] [ SetupOptGetWorkingSet  ]     90   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.5
[12/04 17:52:07    144s] [ SetupOptGetActiveNode  ]     90   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:07    144s] [ SetupOptSlackGraph     ]     30   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.5
[12/04 17:52:07    144s] [ MISC                   ]          0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:52:07    144s] ---------------------------------------------------------------------------------------------
[12/04 17:52:07    144s]  TnsOpt #4 TOTAL                    0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.4    1.0
[12/04 17:52:07    144s] ---------------------------------------------------------------------------------------------
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] End: GigaOpt Optimization in TNS mode
[12/04 17:52:07    144s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 17:52:07    144s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:07    144s] Info: 87 io nets excluded
[12/04 17:52:07    144s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:07    144s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=2601.8M
[12/04 17:52:07    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=2601.8M
[12/04 17:52:07    144s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:52:07    144s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:07    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=2620.9M
[12/04 17:52:07    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:2620.9M
[12/04 17:52:07    144s] z: 2, totalTracks: 1
[12/04 17:52:07    144s] z: 4, totalTracks: 1
[12/04 17:52:07    144s] z: 6, totalTracks: 1
[12/04 17:52:07    144s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:07    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2620.9M
[12/04 17:52:07    144s] OPERPROF:     Starting CMU at level 3, MEM:2620.9M
[12/04 17:52:07    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2620.9M
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:07    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2620.9M
[12/04 17:52:07    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2620.9M
[12/04 17:52:07    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2620.9M
[12/04 17:52:07    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2620.9MB).
[12/04 17:52:07    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2620.9M
[12/04 17:52:07    144s] TotalInstCnt at PhyDesignMc Initialization: 1,534
[12/04 17:52:07    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=2620.9M
[12/04 17:52:07    144s] Begin: Area Reclaim Optimization
[12/04 17:52:07    144s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:02:24.6/0:08:54.3 (0.3), mem = 2620.9M
[12/04 17:52:07    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.17
[12/04 17:52:07    144s] ### Creating RouteCongInterface, started
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:52:07    144s] 
[12/04 17:52:07    144s] #optDebug: {0, 1.000}
[12/04 17:52:07    144s] ### Creating RouteCongInterface, finished
[12/04 17:52:07    144s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=2620.9M
[12/04 17:52:07    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=2620.9M
[12/04 17:52:07    144s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2620.9M
[12/04 17:52:07    144s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2620.9M
[12/04 17:52:07    144s] Reclaim Optimization WNS Slack -0.815  TNS Slack -61.830 Density 5.56
[12/04 17:52:07    144s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:07    144s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:52:07    144s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:07    144s] |    5.56%|        -|  -0.815| -61.830|   0:00:00.0| 2620.9M|
[12/04 17:52:07    144s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:52:07    144s] |    5.56%|        0|  -0.815| -61.830|   0:00:00.0| 2620.9M|
[12/04 17:52:07    144s] |    5.53%|        7|  -0.815| -61.830|   0:00:00.0| 2659.0M|
[12/04 17:52:08    145s] |    5.47%|       53|  -0.815| -61.863|   0:00:01.0| 2659.0M|
[12/04 17:52:08    145s] |    5.47%|        2|  -0.815| -61.863|   0:00:00.0| 2659.0M|
[12/04 17:52:08    145s] |    5.47%|        0|  -0.815| -61.863|   0:00:00.0| 2659.0M|
[12/04 17:52:08    145s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:52:08    145s] |    5.47%|        0|  -0.815| -61.863|   0:00:00.0| 2659.0M|
[12/04 17:52:08    145s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:08    145s] Reclaim Optimization End WNS Slack -0.815  TNS Slack -61.863 Density 5.47
[12/04 17:52:08    145s] 
[12/04 17:52:08    145s] ** Summary: Restruct = 0 Buffer Deletion = 11 Declone = 0 Resize = 52 **
[12/04 17:52:08    145s] --------------------------------------------------------------
[12/04 17:52:08    145s] |                                   | Total     | Sequential |
[12/04 17:52:08    145s] --------------------------------------------------------------
[12/04 17:52:08    145s] | Num insts resized                 |      50  |       6    |
[12/04 17:52:08    145s] | Num insts undone                  |       3  |       0    |
[12/04 17:52:08    145s] | Num insts Downsized               |      50  |       6    |
[12/04 17:52:08    145s] | Num insts Samesized               |       0  |       0    |
[12/04 17:52:08    145s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:52:08    145s] | Num multiple commits+uncommits    |       2  |       -    |
[12/04 17:52:08    145s] --------------------------------------------------------------
[12/04 17:52:08    145s] Bottom Preferred Layer:
[12/04 17:52:08    145s]     None
[12/04 17:52:08    145s] Via Pillar Rule:
[12/04 17:52:08    145s]     None
[12/04 17:52:08    145s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[12/04 17:52:08    145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:       Starting CMU at level 4, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.019, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.019, MEM:2659.0M
[12/04 17:52:08    145s] TDRefine: refinePlace mode is spiral
[12/04 17:52:08    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.10
[12/04 17:52:08    145s] OPERPROF: Starting RefinePlace at level 1, MEM:2659.0M
[12/04 17:52:08    145s] *** Starting refinePlace (0:02:26 mem=2659.0M) ***
[12/04 17:52:08    145s] Total net bbox length = 1.545e+05 (7.580e+04 7.874e+04) (ext = 9.463e+04)
[12/04 17:52:08    145s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:52:08    145s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2659.0M
[12/04 17:52:08    145s] Starting refinePlace ...
[12/04 17:52:08    145s] One DDP V2 for no tweak run.
[12/04 17:52:08    145s] 
[12/04 17:52:08    145s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:52:08    145s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:52:08    145s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2659.0MB) @(0:02:26 - 0:02:26).
[12/04 17:52:08    145s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:52:08    145s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2659.0MB
[12/04 17:52:08    145s] Statistics of distance of Instance movement in refine placement:
[12/04 17:52:08    145s]   maximum (X+Y) =         0.00 um
[12/04 17:52:08    145s]   mean    (X+Y) =         0.00 um
[12/04 17:52:08    145s] Summary Report:
[12/04 17:52:08    145s] Instances move: 0 (out of 1523 movable)
[12/04 17:52:08    145s] Instances flipped: 0
[12/04 17:52:08    145s] Mean displacement: 0.00 um
[12/04 17:52:08    145s] Max displacement: 0.00 um 
[12/04 17:52:08    145s] Total instances moved : 0
[12/04 17:52:08    145s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.021, MEM:2659.0M
[12/04 17:52:08    145s] Total net bbox length = 1.545e+05 (7.580e+04 7.874e+04) (ext = 9.463e+04)
[12/04 17:52:08    145s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2659.0MB
[12/04 17:52:08    145s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2659.0MB) @(0:02:26 - 0:02:26).
[12/04 17:52:08    145s] *** Finished refinePlace (0:02:26 mem=2659.0M) ***
[12/04 17:52:08    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.10
[12/04 17:52:08    145s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.027, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2659.0M
[12/04 17:52:08    145s] *** maximum move = 0.00 um ***
[12/04 17:52:08    145s] *** Finished re-routing un-routed nets (2659.0M) ***
[12/04 17:52:08    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:     Starting CMU at level 3, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2659.0M
[12/04 17:52:08    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2659.0M
[12/04 17:52:08    145s] 
[12/04 17:52:08    145s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2659.0M) ***
[12/04 17:52:08    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.17
[12/04 17:52:08    145s] *** AreaOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:02:25.8/0:08:55.6 (0.3), mem = 2659.0M
[12/04 17:52:08    145s] 
[12/04 17:52:08    145s] =============================================================================================
[12/04 17:52:08    145s]  Step TAT Report for AreaOpt #4                                                 20.15-s105_1
[12/04 17:52:08    145s] =============================================================================================
[12/04 17:52:08    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:08    145s] ---------------------------------------------------------------------------------------------
[12/04 17:52:08    145s] [ RefinePlace            ]      1   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:52:08    145s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    145s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:08    145s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    145s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.1 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 17:52:08    145s] [ OptGetWeight           ]     90   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    145s] [ OptEval                ]     90   0:00:00.3  (  23.8 % )     0:00:00.3 /  0:00:00.3    0.9
[12/04 17:52:08    145s] [ OptCommit              ]     90   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:52:08    145s] [ IncrTimingUpdate       ]     25   0:00:00.2  (  17.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:52:08    145s] [ PostCommitDelayUpdate  ]     92   0:00:00.1  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:08    145s] [ IncrDelayCalc          ]    112   0:00:00.3  (  20.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:08    145s] [ MISC                   ]          0:00:00.2  (  18.1 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:52:08    145s] ---------------------------------------------------------------------------------------------
[12/04 17:52:08    145s]  AreaOpt #4 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:52:08    145s] ---------------------------------------------------------------------------------------------
[12/04 17:52:08    145s] 
[12/04 17:52:08    145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2639.9M
[12/04 17:52:08    145s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2601.9M
[12/04 17:52:08    145s] TotalInstCnt at PhyDesignMc Destruction: 1,523
[12/04 17:52:08    145s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2601.93M, totSessionCpu=0:02:26).
[12/04 17:52:08    145s] Begin: GigaOpt postEco DRV Optimization
[12/04 17:52:08    145s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 17:52:08    145s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:02:25.9/0:08:55.7 (0.3), mem = 2601.9M
[12/04 17:52:08    145s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:08    145s] Info: 87 io nets excluded
[12/04 17:52:08    145s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:08    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.18
[12/04 17:52:08    145s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:08    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=2601.9M
[12/04 17:52:08    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:2601.9M
[12/04 17:52:08    145s] z: 2, totalTracks: 1
[12/04 17:52:08    145s] z: 4, totalTracks: 1
[12/04 17:52:08    145s] z: 6, totalTracks: 1
[12/04 17:52:08    145s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:08    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2601.9M
[12/04 17:52:08    145s] OPERPROF:     Starting CMU at level 3, MEM:2601.9M
[12/04 17:52:08    145s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2601.9M
[12/04 17:52:08    145s] 
[12/04 17:52:08    145s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:08    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2601.9M
[12/04 17:52:08    145s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2601.9M
[12/04 17:52:08    145s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2601.9M
[12/04 17:52:08    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2601.9MB).
[12/04 17:52:08    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2601.9M
[12/04 17:52:08    145s] TotalInstCnt at PhyDesignMc Initialization: 1,523
[12/04 17:52:08    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=2601.9M
[12/04 17:52:08    145s] ### Creating RouteCongInterface, started
[12/04 17:52:08    145s] 
[12/04 17:52:08    145s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:52:08    145s] 
[12/04 17:52:08    145s] #optDebug: {0, 1.000}
[12/04 17:52:08    145s] ### Creating RouteCongInterface, finished
[12/04 17:52:08    145s] {MG  {5 0 47.1 0.880153} }
[12/04 17:52:08    145s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=2601.9M
[12/04 17:52:08    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=2601.9M
[12/04 17:52:08    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2621.0M
[12/04 17:52:08    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2621.0M
[12/04 17:52:08    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:52:08    146s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:52:08    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:52:08    146s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:52:08    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:52:08    146s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:52:08    146s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|   -61.86|       0|       0|       0|  5.47%|          |         |
[12/04 17:52:08    146s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:52:08    146s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|   -61.86|       0|       0|       0|  5.47%| 0:00:00.0|  2621.0M|
[12/04 17:52:08    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:52:08    146s] Bottom Preferred Layer:
[12/04 17:52:08    146s]     None
[12/04 17:52:08    146s] Via Pillar Rule:
[12/04 17:52:08    146s]     None
[12/04 17:52:08    146s] 
[12/04 17:52:08    146s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2621.0M) ***
[12/04 17:52:08    146s] 
[12/04 17:52:08    146s] Total-nets :: 1625, Stn-nets :: 195, ratio :: 12 %
[12/04 17:52:08    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2601.9M
[12/04 17:52:08    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2601.9M
[12/04 17:52:08    146s] TotalInstCnt at PhyDesignMc Destruction: 1,523
[12/04 17:52:08    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.18
[12/04 17:52:08    146s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:26.1/0:08:55.9 (0.3), mem = 2601.9M
[12/04 17:52:08    146s] 
[12/04 17:52:08    146s] =============================================================================================
[12/04 17:52:08    146s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/04 17:52:08    146s] =============================================================================================
[12/04 17:52:08    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:08    146s] ---------------------------------------------------------------------------------------------
[12/04 17:52:08    146s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    146s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:08    146s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:08    146s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    146s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    146s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:08    146s] [ MISC                   ]          0:00:00.2  (  78.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:52:08    146s] ---------------------------------------------------------------------------------------------
[12/04 17:52:08    146s]  DrvOpt #4 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:08    146s] ---------------------------------------------------------------------------------------------
[12/04 17:52:08    146s] 
[12/04 17:52:08    146s] End: GigaOpt postEco DRV Optimization
[12/04 17:52:08    146s] GigaOpt: WNS changes after postEco optimization: -0.082 -> -0.082 (bump = 0.0)
[12/04 17:52:08    146s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 17:52:08    146s] Design TNS changes after trial route: -61.863 -> -61.863
[12/04 17:52:08    146s] Begin: GigaOpt TNS non-legal recovery
[12/04 17:52:08    146s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 17:52:08    146s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:08    146s] Info: 87 io nets excluded
[12/04 17:52:08    146s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:08    146s] *** TnsOpt #5 [begin] : totSession cpu/real = 0:02:26.2/0:08:55.9 (0.3), mem = 2601.9M
[12/04 17:52:08    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.19
[12/04 17:52:08    146s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:08    146s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=2601.9M
[12/04 17:52:08    146s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:52:08    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:2601.9M
[12/04 17:52:08    146s] z: 2, totalTracks: 1
[12/04 17:52:08    146s] z: 4, totalTracks: 1
[12/04 17:52:08    146s] z: 6, totalTracks: 1
[12/04 17:52:08    146s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:08    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2601.9M
[12/04 17:52:08    146s] OPERPROF:     Starting CMU at level 3, MEM:2601.9M
[12/04 17:52:08    146s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2601.9M
[12/04 17:52:08    146s] 
[12/04 17:52:08    146s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:08    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2601.9M
[12/04 17:52:08    146s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2601.9M
[12/04 17:52:08    146s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2601.9M
[12/04 17:52:08    146s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2601.9MB).
[12/04 17:52:08    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2601.9M
[12/04 17:52:08    146s] TotalInstCnt at PhyDesignMc Initialization: 1,523
[12/04 17:52:08    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=2601.9M
[12/04 17:52:08    146s] ### Creating RouteCongInterface, started
[12/04 17:52:08    146s] 
[12/04 17:52:08    146s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:52:08    146s] 
[12/04 17:52:08    146s] #optDebug: {0, 1.000}
[12/04 17:52:08    146s] ### Creating RouteCongInterface, finished
[12/04 17:52:08    146s] {MG  {5 0 47.1 0.880153} }
[12/04 17:52:08    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=2601.9M
[12/04 17:52:08    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=2601.9M
[12/04 17:52:09    146s] *info: 87 io nets excluded
[12/04 17:52:09    146s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:09    146s] *info: 2 clock nets excluded
[12/04 17:52:09    146s] *info: 3 no-driver nets excluded.
[12/04 17:52:09    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.7
[12/04 17:52:09    146s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:52:09    146s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.863 Density 5.47
[12/04 17:52:09    146s] Optimizer TNS Opt
[12/04 17:52:09    146s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.863|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.863|
+----------+------+-------+

[12/04 17:52:09    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2623.0M
[12/04 17:52:09    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2623.0M
[12/04 17:52:09    146s] Active Path Group: default 
[12/04 17:52:09    146s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:09    146s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:52:09    146s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:09    146s] |  -0.815|   -0.815| -61.863|  -61.863|    5.47%|   0:00:00.0| 2623.0M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:52:10    147s] |  -0.815|   -0.815| -61.825|  -61.825|    5.47%|   0:00:01.0| 2664.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:52:10    147s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:10    147s] 
[12/04 17:52:10    147s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2664.2M) ***
[12/04 17:52:10    147s] 
[12/04 17:52:10    147s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=2664.2M) ***
[12/04 17:52:10    147s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

[12/04 17:52:10    147s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.825 Density 5.47
[12/04 17:52:10    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.6
[12/04 17:52:10    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:       Starting CMU at level 4, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.023, MEM:2664.2M
[12/04 17:52:10    147s] TDRefine: refinePlace mode is spiral
[12/04 17:52:10    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.11
[12/04 17:52:10    147s] OPERPROF: Starting RefinePlace at level 1, MEM:2664.2M
[12/04 17:52:10    147s] *** Starting refinePlace (0:02:28 mem=2664.2M) ***
[12/04 17:52:10    147s] Total net bbox length = 1.545e+05 (7.580e+04 7.874e+04) (ext = 9.463e+04)
[12/04 17:52:10    147s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:52:10    147s] 
[12/04 17:52:10    147s] Starting Small incrNP...
[12/04 17:52:10    147s] User Input Parameters:
[12/04 17:52:10    147s] - Congestion Driven    : Off
[12/04 17:52:10    147s] - Timing Driven        : Off
[12/04 17:52:10    147s] - Area-Violation Based : Off
[12/04 17:52:10    147s] - Start Rollback Level : -5
[12/04 17:52:10    147s] - Legalized            : On
[12/04 17:52:10    147s] - Window Based         : Off
[12/04 17:52:10    147s] - eDen incr mode       : Off
[12/04 17:52:10    147s] - Small incr mode      : On
[12/04 17:52:10    147s] 
[12/04 17:52:10    147s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.003, MEM:2664.2M
[12/04 17:52:10    147s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[12/04 17:52:10    147s] Density distribution unevenness ratio = 87.156%
[12/04 17:52:10    147s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.004, MEM:2664.2M
[12/04 17:52:10    147s] cost 0.708333, thresh 1.000000
[12/04 17:52:10    147s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2664.2M)
[12/04 17:52:10    147s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:52:10    147s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2664.2M
[12/04 17:52:10    147s] Starting refinePlace ...
[12/04 17:52:10    147s] One DDP V2 for no tweak run.
[12/04 17:52:10    147s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:52:10    147s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2664.2MB) @(0:02:28 - 0:02:28).
[12/04 17:52:10    147s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:52:10    147s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:52:10    147s] 
[12/04 17:52:10    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:52:10    147s] Move report: legalization moves 2 insts, mean move: 1.86 um, max move: 2.48 um spiral
[12/04 17:52:10    147s] 	Max move on inst (CORE/U2043): (970.30, 1251.04) --> (972.78, 1251.04)
[12/04 17:52:10    147s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2664.2MB) @(0:02:28 - 0:02:28).
[12/04 17:52:10    147s] Move report: Detail placement moves 2 insts, mean move: 1.86 um, max move: 2.48 um 
[12/04 17:52:10    147s] 	Max move on inst (CORE/U2043): (970.30, 1251.04) --> (972.78, 1251.04)
[12/04 17:52:10    147s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2664.2MB
[12/04 17:52:10    147s] Statistics of distance of Instance movement in refine placement:
[12/04 17:52:10    147s]   maximum (X+Y) =         2.48 um
[12/04 17:52:10    147s]   inst (CORE/U2043) with max move: (970.3, 1251.04) -> (972.78, 1251.04)
[12/04 17:52:10    147s]   mean    (X+Y) =         1.86 um
[12/04 17:52:10    147s] Summary Report:
[12/04 17:52:10    147s] Instances move: 2 (out of 1523 movable)
[12/04 17:52:10    147s] Instances flipped: 0
[12/04 17:52:10    147s] Mean displacement: 1.86 um
[12/04 17:52:10    147s] Max displacement: 2.48 um (Instance: CORE/U2043) (970.3, 1251.04) -> (972.78, 1251.04)
[12/04 17:52:10    147s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: NR2T
[12/04 17:52:10    147s] Total instances moved : 2
[12/04 17:52:10    147s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.031, MEM:2664.2M
[12/04 17:52:10    147s] Total net bbox length = 1.545e+05 (7.580e+04 7.874e+04) (ext = 9.463e+04)
[12/04 17:52:10    147s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2664.2MB
[12/04 17:52:10    147s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2664.2MB) @(0:02:28 - 0:02:28).
[12/04 17:52:10    147s] *** Finished refinePlace (0:02:28 mem=2664.2M) ***
[12/04 17:52:10    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.11
[12/04 17:52:10    147s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.044, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2664.2M
[12/04 17:52:10    147s] *** maximum move = 2.48 um ***
[12/04 17:52:10    147s] *** Finished re-routing un-routed nets (2664.2M) ***
[12/04 17:52:10    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:     Starting CMU at level 3, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2664.2M
[12/04 17:52:10    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:2664.2M
[12/04 17:52:10    147s] 
[12/04 17:52:10    147s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2664.2M) ***
[12/04 17:52:10    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.6
[12/04 17:52:10    147s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.825 Density 5.47
[12/04 17:52:10    147s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

[12/04 17:52:10    147s] Bottom Preferred Layer:
[12/04 17:52:10    147s]     None
[12/04 17:52:10    147s] Via Pillar Rule:
[12/04 17:52:10    147s]     None
[12/04 17:52:10    147s] 
[12/04 17:52:10    147s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2664.2M) ***
[12/04 17:52:10    147s] 
[12/04 17:52:10    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.7
[12/04 17:52:10    147s] Total-nets :: 1625, Stn-nets :: 195, ratio :: 12 %
[12/04 17:52:10    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2645.1M
[12/04 17:52:10    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2602.1M
[12/04 17:52:10    148s] TotalInstCnt at PhyDesignMc Destruction: 1,523
[12/04 17:52:10    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.19
[12/04 17:52:10    148s] *** TnsOpt #5 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:02:28.0/0:08:57.8 (0.3), mem = 2602.1M
[12/04 17:52:10    148s] 
[12/04 17:52:10    148s] =============================================================================================
[12/04 17:52:10    148s]  Step TAT Report for TnsOpt #5                                                  20.15-s105_1
[12/04 17:52:10    148s] =============================================================================================
[12/04 17:52:10    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:10    148s] ---------------------------------------------------------------------------------------------
[12/04 17:52:10    148s] [ RefinePlace            ]      1   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:52:10    148s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:52:10    148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:10    148s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:10    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ TransformInit          ]      1   0:00:00.3  (  16.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:10    148s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:01.2 /  0:00:01.3    1.0
[12/04 17:52:10    148s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.3 % )     0:00:01.2 /  0:00:01.2    1.0
[12/04 17:52:10    148s] [ OptGetWeight           ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ OptEval                ]     10   0:00:01.2  (  63.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/04 17:52:10    148s] [ OptCommit              ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:52:10    148s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ SetupOptGetWorkingSet  ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:10    148s] [ MISC                   ]          0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:52:10    148s] ---------------------------------------------------------------------------------------------
[12/04 17:52:10    148s]  TnsOpt #5 TOTAL                    0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/04 17:52:10    148s] ---------------------------------------------------------------------------------------------
[12/04 17:52:10    148s] 
[12/04 17:52:10    148s] End: GigaOpt TNS non-legal recovery
[12/04 17:52:10    148s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 17:52:10    148s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 17:52:10    148s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:10    148s] Info: 87 io nets excluded
[12/04 17:52:10    148s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:10    148s] *** TnsOpt #6 [begin] : totSession cpu/real = 0:02:28.0/0:08:57.8 (0.3), mem = 2602.1M
[12/04 17:52:10    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.20
[12/04 17:52:10    148s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:10    148s] ### Creating PhyDesignMc. totSessionCpu=0:02:28 mem=2602.1M
[12/04 17:52:10    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:2602.1M
[12/04 17:52:10    148s] z: 2, totalTracks: 1
[12/04 17:52:10    148s] z: 4, totalTracks: 1
[12/04 17:52:10    148s] z: 6, totalTracks: 1
[12/04 17:52:10    148s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:10    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2602.1M
[12/04 17:52:10    148s] OPERPROF:     Starting CMU at level 3, MEM:2602.1M
[12/04 17:52:10    148s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2602.1M
[12/04 17:52:10    148s] 
[12/04 17:52:10    148s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:10    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2602.1M
[12/04 17:52:10    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2602.1M
[12/04 17:52:10    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2602.1M
[12/04 17:52:10    148s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2602.1MB).
[12/04 17:52:10    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2602.1M
[12/04 17:52:10    148s] TotalInstCnt at PhyDesignMc Initialization: 1,523
[12/04 17:52:10    148s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:28 mem=2602.1M
[12/04 17:52:10    148s] ### Creating RouteCongInterface, started
[12/04 17:52:10    148s] 
[12/04 17:52:10    148s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:52:10    148s] 
[12/04 17:52:10    148s] #optDebug: {0, 1.000}
[12/04 17:52:10    148s] ### Creating RouteCongInterface, finished
[12/04 17:52:10    148s] {MG  {5 0 47.1 0.880153} }
[12/04 17:52:10    148s] ### Creating LA Mngr. totSessionCpu=0:02:28 mem=2602.1M
[12/04 17:52:10    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:28 mem=2602.1M
[12/04 17:52:11    148s] *info: 87 io nets excluded
[12/04 17:52:11    148s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:11    148s] *info: 2 clock nets excluded
[12/04 17:52:11    148s] *info: 3 no-driver nets excluded.
[12/04 17:52:11    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.8
[12/04 17:52:11    148s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:52:11    148s] ** GigaOpt Optimizer WNS Slack -0.815 TNS Slack -61.825 Density 5.47
[12/04 17:52:11    148s] Optimizer TNS Opt
[12/04 17:52:11    148s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

[12/04 17:52:11    148s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2623.2M
[12/04 17:52:11    148s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2623.2M
[12/04 17:52:11    148s] Active Path Group: default 
[12/04 17:52:11    148s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:11    148s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:52:11    148s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:11    148s] |  -0.815|   -0.815| -61.825|  -61.825|    5.47%|   0:00:00.0| 2623.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:52:11    148s] |  -0.815|   -0.815| -61.825|  -61.825|    5.47%|   0:00:00.0| 2642.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:52:11    148s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2642.3M) ***
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2642.3M) ***
[12/04 17:52:11    148s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

[12/04 17:52:11    148s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.815|-61.825|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.815|-61.825|
+----------+------+-------+

[12/04 17:52:11    148s] Bottom Preferred Layer:
[12/04 17:52:11    148s]     None
[12/04 17:52:11    148s] Via Pillar Rule:
[12/04 17:52:11    148s]     None
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2642.3M) ***
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.8
[12/04 17:52:11    148s] Total-nets :: 1625, Stn-nets :: 195, ratio :: 12 %
[12/04 17:52:11    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2623.2M
[12/04 17:52:11    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2602.2M
[12/04 17:52:11    148s] TotalInstCnt at PhyDesignMc Destruction: 1,523
[12/04 17:52:11    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.20
[12/04 17:52:11    148s] *** TnsOpt #6 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:02:28.5/0:08:58.3 (0.3), mem = 2602.2M
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] =============================================================================================
[12/04 17:52:11    148s]  Step TAT Report for TnsOpt #6                                                  20.15-s105_1
[12/04 17:52:11    148s] =============================================================================================
[12/04 17:52:11    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:11    148s] ---------------------------------------------------------------------------------------------
[12/04 17:52:11    148s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:11    148s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:11    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ TransformInit          ]      1   0:00:00.3  (  59.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:11    148s] [ OptimizationStep       ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:11    148s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:52:11    148s] [ OptGetWeight           ]      6   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ OptEval                ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:11    148s] [ MISC                   ]          0:00:00.1  (  24.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:52:11    148s] ---------------------------------------------------------------------------------------------
[12/04 17:52:11    148s]  TnsOpt #6 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:52:11    148s] ---------------------------------------------------------------------------------------------
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] Active setup views:
[12/04 17:52:11    148s]  av_func_mode_max
[12/04 17:52:11    148s]   Dominating endpoints: 0
[12/04 17:52:11    148s]   Dominating TNS: -0.000
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] Extraction called for design 'CHIP' of instances=1647 and nets=1630 using extraction engine 'preRoute' .
[12/04 17:52:11    148s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:52:11    148s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:52:11    148s] PreRoute RC Extraction called for design CHIP.
[12/04 17:52:11    148s] RC Extraction called in multi-corner(1) mode.
[12/04 17:52:11    148s] RCMode: PreRoute
[12/04 17:52:11    148s]       RC Corner Indexes            0   
[12/04 17:52:11    148s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:52:11    148s] Resistance Scaling Factor    : 1.00000 
[12/04 17:52:11    148s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:52:11    148s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:52:11    148s] Shrink Factor                : 1.00000
[12/04 17:52:11    148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:52:11    148s] Using capacitance table file ...
[12/04 17:52:11    148s] RC Grid backup saved.
[12/04 17:52:11    148s] 
[12/04 17:52:11    148s] Trim Metal Layers:
[12/04 17:52:11    148s] LayerId::1 widthSet size::4
[12/04 17:52:11    148s] LayerId::2 widthSet size::4
[12/04 17:52:11    148s] LayerId::3 widthSet size::4
[12/04 17:52:11    148s] LayerId::4 widthSet size::4
[12/04 17:52:11    148s] LayerId::5 widthSet size::4
[12/04 17:52:11    148s] LayerId::6 widthSet size::2
[12/04 17:52:11    148s] Skipped RC grid update for preRoute extraction.
[12/04 17:52:11    148s] eee: pegSigSF::1.070000
[12/04 17:52:11    148s] Initializing multi-corner capacitance tables ... 
[12/04 17:52:11    148s] Initializing multi-corner resistance tables ...
[12/04 17:52:11    148s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:52:11    148s] eee: l::2 avDens::0.053038 usedTrk::5286.803770 availTrk::99678.811694 sigTrk::5286.803770
[12/04 17:52:11    148s] eee: l::3 avDens::0.048932 usedTrk::5550.225586 availTrk::113426.718514 sigTrk::5550.225586
[12/04 17:52:11    148s] eee: l::4 avDens::0.022947 usedTrk::756.490080 availTrk::32967.296337 sigTrk::756.490080
[12/04 17:52:11    148s] eee: l::5 avDens::0.016249 usedTrk::212.128768 availTrk::13054.595697 sigTrk::212.128768
[12/04 17:52:11    148s] eee: l::6 avDens::0.041127 usedTrk::20.895238 availTrk::508.064516 sigTrk::20.895238
[12/04 17:52:11    148s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:11    148s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.259591 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:52:11    148s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2586.719M)
[12/04 17:52:11    148s] Skewing Data Summary (End_of_FINAL)
[12/04 17:52:11    148s] --------------------------------------------------
[12/04 17:52:11    148s]  Total skewed count:0
[12/04 17:52:11    148s] --------------------------------------------------
[12/04 17:52:11    148s] Starting delay calculation for Setup views
[12/04 17:52:11    148s] #################################################################################
[12/04 17:52:11    148s] # Design Stage: PreRoute
[12/04 17:52:11    148s] # Design Name: CHIP
[12/04 17:52:11    148s] # Design Mode: 90nm
[12/04 17:52:11    148s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:52:11    148s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:52:11    148s] # Signoff Settings: SI Off 
[12/04 17:52:11    148s] #################################################################################
[12/04 17:52:11    148s] Calculate delays in Single mode...
[12/04 17:52:11    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 2594.3M, InitMEM = 2594.3M)
[12/04 17:52:11    148s] Start delay calculation (fullDC) (1 T). (MEM=2594.26)
[12/04 17:52:11    148s] End AAE Lib Interpolated Model. (MEM=2594.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:52:11    149s] Total number of fetched objects 1641
[12/04 17:52:11    149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:52:11    149s] End delay calculation. (MEM=2609.95 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:52:11    149s] End delay calculation (fullDC). (MEM=2609.95 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:52:11    149s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2609.9M) ***
[12/04 17:52:11    149s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:29 mem=2609.9M)
[12/04 17:52:11    149s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Import and model ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Create place DB ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Import place data ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read instances and placement ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read nets ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Create route DB ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       == Non-default Options ==
[12/04 17:52:11    149s] (I)       Build term to term wires                           : false
[12/04 17:52:11    149s] (I)       Maximum routing layer                              : 6
[12/04 17:52:11    149s] (I)       Number of threads                                  : 1
[12/04 17:52:11    149s] (I)       Method to set GCell size                           : row
[12/04 17:52:11    149s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:52:11    149s] (I)       Started Import route data (1T) ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       ============== Pin Summary ==============
[12/04 17:52:11    149s] (I)       +-------+--------+---------+------------+
[12/04 17:52:11    149s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:52:11    149s] (I)       +-------+--------+---------+------------+
[12/04 17:52:11    149s] (I)       |     1 |   5767 |  100.00 |        Pin |
[12/04 17:52:11    149s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:52:11    149s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:52:11    149s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:52:11    149s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:52:11    149s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:52:11    149s] (I)       +-------+--------+---------+------------+
[12/04 17:52:11    149s] (I)       Use row-based GCell size
[12/04 17:52:11    149s] (I)       Use row-based GCell align
[12/04 17:52:11    149s] (I)       GCell unit size   : 5040
[12/04 17:52:11    149s] (I)       GCell multiplier  : 1
[12/04 17:52:11    149s] (I)       GCell row height  : 5040
[12/04 17:52:11    149s] (I)       Actual row height : 5040
[12/04 17:52:11    149s] (I)       GCell align ref   : 640460 641200
[12/04 17:52:11    149s] [NR-eGR] Track table information for default rule: 
[12/04 17:52:11    149s] [NR-eGR] metal1 has no routable track
[12/04 17:52:11    149s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:52:11    149s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:52:11    149s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:52:11    149s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:52:11    149s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:52:11    149s] (I)       =================== Default via ====================
[12/04 17:52:11    149s] (I)       +---+------------------+---------------------------+
[12/04 17:52:11    149s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:52:11    149s] (I)       +---+------------------+---------------------------+
[12/04 17:52:11    149s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:52:11    149s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:52:11    149s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:52:11    149s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:52:11    149s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:52:11    149s] (I)       +---+------------------+---------------------------+
[12/04 17:52:11    149s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read routing blockages ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read instance blockages ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read PG blockages ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] [NR-eGR] Read 19944 PG shapes
[12/04 17:52:11    149s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read boundary cut boxes ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:52:11    149s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:52:11    149s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:52:11    149s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:52:11    149s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:52:11    149s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read blackboxes ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:52:11    149s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read prerouted ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:52:11    149s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read unlegalized nets ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read nets ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] [NR-eGR] Read numTotalNets=1625  numIgnoredNets=0
[12/04 17:52:11    149s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Set up via pillars ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       early_global_route_priority property id does not exist.
[12/04 17:52:11    149s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Model blockages into capacity
[12/04 17:52:11    149s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:52:11    149s] (I)       Started Initialize 3D capacity ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:52:11    149s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:52:11    149s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:52:11    149s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:52:11    149s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:52:11    149s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       -- layer congestion ratio --
[12/04 17:52:11    149s] (I)       Layer 1 : 0.100000
[12/04 17:52:11    149s] (I)       Layer 2 : 0.700000
[12/04 17:52:11    149s] (I)       Layer 3 : 0.700000
[12/04 17:52:11    149s] (I)       Layer 4 : 0.700000
[12/04 17:52:11    149s] (I)       Layer 5 : 0.700000
[12/04 17:52:11    149s] (I)       Layer 6 : 0.700000
[12/04 17:52:11    149s] (I)       ----------------------------
[12/04 17:52:11    149s] (I)       Number of ignored nets                =      0
[12/04 17:52:11    149s] (I)       Number of connected nets              =      0
[12/04 17:52:11    149s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:52:11    149s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:52:11    149s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:52:11    149s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:52:11    149s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:52:11    149s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:52:11    149s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:52:11    149s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:52:11    149s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:52:11    149s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Read aux data ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Others data preparation ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:52:11    149s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Create route kernel ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Ndr track 0 does not exist
[12/04 17:52:11    149s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:52:11    149s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:52:11    149s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:52:11    149s] (I)       Site width          :   620  (dbu)
[12/04 17:52:11    149s] (I)       Row height          :  5040  (dbu)
[12/04 17:52:11    149s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:52:11    149s] (I)       GCell width         :  5040  (dbu)
[12/04 17:52:11    149s] (I)       GCell height        :  5040  (dbu)
[12/04 17:52:11    149s] (I)       Grid                :   435   435     6
[12/04 17:52:11    149s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:52:11    149s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:52:11    149s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:52:11    149s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:52:11    149s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:52:11    149s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:52:11    149s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:52:11    149s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:52:11    149s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:52:11    149s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:52:11    149s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:52:11    149s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:52:11    149s] (I)       --------------------------------------------------------
[12/04 17:52:11    149s] 
[12/04 17:52:11    149s] [NR-eGR] ============ Routing rule table ============
[12/04 17:52:11    149s] [NR-eGR] Rule id: 0  Nets: 1538 
[12/04 17:52:11    149s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:52:11    149s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:52:11    149s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:52:11    149s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:52:11    149s] [NR-eGR] ========================================
[12/04 17:52:11    149s] [NR-eGR] 
[12/04 17:52:11    149s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:52:11    149s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:52:11    149s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:52:11    149s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:52:11    149s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:52:11    149s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:52:11    149s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Reset routing kernel
[12/04 17:52:11    149s] (I)       Started Global Routing ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Initialization ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       totalPins=5593  totalGlobalPin=5358 (95.80%)
[12/04 17:52:11    149s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Net group 1 ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Generate topology ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:52:11    149s] [NR-eGR] Layer group 1: route 1538 net(s) in layer range [2, 6]
[12/04 17:52:11    149s] (I)       
[12/04 17:52:11    149s] (I)       ============  Phase 1a Route ============
[12/04 17:52:11    149s] (I)       Started Phase 1a ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Pattern routing (1T) ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:52:11    149s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Usage: 32891 = (16070 H, 16821 V) = (0.78% H, 0.80% V) = (8.099e+04um H, 8.478e+04um V)
[12/04 17:52:11    149s] (I)       Started Add via demand to 2D ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       
[12/04 17:52:11    149s] (I)       ============  Phase 1b Route ============
[12/04 17:52:11    149s] (I)       Started Phase 1b ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Usage: 32891 = (16070 H, 16821 V) = (0.78% H, 0.80% V) = (8.099e+04um H, 8.478e+04um V)
[12/04 17:52:11    149s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.657706e+05um
[12/04 17:52:11    149s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:52:11    149s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:52:11    149s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       
[12/04 17:52:11    149s] (I)       ============  Phase 1c Route ============
[12/04 17:52:11    149s] (I)       Started Phase 1c ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Two level routing ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Level2 Grid: 87 x 87
[12/04 17:52:11    149s] (I)       Started Two Level Routing ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Usage: 32895 = (16070 H, 16825 V) = (0.78% H, 0.80% V) = (8.099e+04um H, 8.480e+04um V)
[12/04 17:52:11    149s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       
[12/04 17:52:11    149s] (I)       ============  Phase 1d Route ============
[12/04 17:52:11    149s] (I)       Started Phase 1d ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Detoured routing ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Usage: 32895 = (16070 H, 16825 V) = (0.78% H, 0.80% V) = (8.099e+04um H, 8.480e+04um V)
[12/04 17:52:11    149s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       
[12/04 17:52:11    149s] (I)       ============  Phase 1e Route ============
[12/04 17:52:11    149s] (I)       Started Phase 1e ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Route legalization ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Usage: 32895 = (16070 H, 16825 V) = (0.78% H, 0.80% V) = (8.099e+04um H, 8.480e+04um V)
[12/04 17:52:11    149s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.657908e+05um
[12/04 17:52:11    149s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       
[12/04 17:52:11    149s] (I)       ============  Phase 1l Route ============
[12/04 17:52:11    149s] (I)       Started Phase 1l ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Started Layer assignment (1T) ( Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2609.95 MB )
[12/04 17:52:11    149s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] (I)       Started Clean cong LA ( Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:52:11    149s] (I)       Layer  2:     697718     13857         3      799311      735368    (52.08%) 
[12/04 17:52:11    149s] (I)       Layer  3:     770395     14117         4      889875      809235    (52.37%) 
[12/04 17:52:11    149s] (I)       Layer  4:    1118589      5413         0      395778     1138901    (25.79%) 
[12/04 17:52:11    149s] (I)       Layer  5:    1290488      2334         0      398826     1300284    (23.47%) 
[12/04 17:52:11    149s] (I)       Layer  6:     290423        37         0       91492      292177    (23.85%) 
[12/04 17:52:11    149s] (I)       Total:       4167613     35758         7     2575282     4275965    (37.59%) 
[12/04 17:52:11    149s] (I)       
[12/04 17:52:11    149s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:52:11    149s] [NR-eGR]                        OverCon            
[12/04 17:52:11    149s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:52:11    149s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:52:11    149s] [NR-eGR] ----------------------------------------------
[12/04 17:52:11    149s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:11    149s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:52:11    149s] [NR-eGR]  metal3  (3)         4( 0.00%)   ( 0.00%) 
[12/04 17:52:11    149s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:11    149s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:11    149s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:11    149s] [NR-eGR] ----------------------------------------------
[12/04 17:52:11    149s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/04 17:52:11    149s] [NR-eGR] 
[12/04 17:52:11    149s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] (I)       Started Export 3D cong map ( Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:52:11    149s] (I)       Started Export 2D cong map ( Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:52:11    149s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:52:11    149s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2617.95 MB )
[12/04 17:52:11    149s] OPERPROF: Starting HotSpotCal at level 1, MEM:2617.9M
[12/04 17:52:11    149s] [hotspot] +------------+---------------+---------------+
[12/04 17:52:11    149s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:52:11    149s] [hotspot] +------------+---------------+---------------+
[12/04 17:52:11    149s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:52:11    149s] [hotspot] +------------+---------------+---------------+
[12/04 17:52:11    149s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:52:11    149s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:52:11    149s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2617.9M
[12/04 17:52:11    149s] Reported timing to dir ./timingReports
[12/04 17:52:11    149s] **optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1780.0M, totSessionCpu=0:02:29 **
[12/04 17:52:11    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2568.0M
[12/04 17:52:11    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2568.0M
[12/04 17:52:13    149s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.815  |  0.001  | -0.815  |
|           TNS (ns):| -61.825 |  0.000  | -61.825 |
|    Violating Paths:|   94    |    0    |   94    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:52:13    149s] Density: 5.475%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 1780.9M, totSessionCpu=0:02:29 **
[12/04 17:52:13    149s] 
[12/04 17:52:13    149s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:52:13    149s] Deleting Lib Analyzer.
[12/04 17:52:13    149s] 
[12/04 17:52:13    149s] TimeStamp Deleting Cell Server End ...
[12/04 17:52:13    149s] *** Finished optDesign ***
[12/04 17:52:13    149s] 
[12/04 17:52:13    149s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:43.1 real=0:00:44.3)
[12/04 17:52:13    149s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[12/04 17:52:13    149s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[12/04 17:52:13    149s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.5 real=0:00:03.4)
[12/04 17:52:13    149s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:09.9 real=0:00:09.9)
[12/04 17:52:13    149s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.0 real=0:00:06.0)
[12/04 17:52:13    149s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:08.4 real=0:00:08.4)
[12/04 17:52:13    149s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[12/04 17:52:13    149s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:52:13    149s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:52:13    149s] clean pInstBBox. size 0
[12/04 17:52:13    149s] All LLGs are deleted
[12/04 17:52:13    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2583.2M
[12/04 17:52:13    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2583.2M
[12/04 17:52:13    149s] #optDebug: fT-D <X 1 0 0 0>
[12/04 17:52:13    149s] VSMManager cleared!
[12/04 17:52:13    149s] **place_opt_design ... cpu = 0:00:41, real = 0:00:42, mem = 2531.2M **
[12/04 17:52:13    149s] *** Finished GigaPlace ***
[12/04 17:52:13    149s] 
[12/04 17:52:13    149s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:52:13    149s] Severity  ID               Count  Summary                                  
[12/04 17:52:13    149s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[12/04 17:52:13    149s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:52:13    149s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/04 17:52:13    149s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/04 17:52:13    149s] *** Message Summary: 6 warning(s), 0 error(s)
[12/04 17:52:13    149s] 
[12/04 17:52:13    149s] *** place_opt_design #2 [finish] : cpu/real = 0:00:40.9/0:00:42.2 (1.0), totSession cpu/real = 0:02:29.5/0:09:00.6 (0.3), mem = 2531.2M
[12/04 17:52:13    149s] 
[12/04 17:52:13    149s] =============================================================================================
[12/04 17:52:13    149s]  Final TAT Report for place_opt_design #2                                       20.15-s105_1
[12/04 17:52:13    149s] =============================================================================================
[12/04 17:52:13    149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:13    149s] ---------------------------------------------------------------------------------------------
[12/04 17:52:13    149s] [ InitOpt                ]      1   0:00:03.1  (   7.2 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:52:13    149s] [ WnsOpt                 ]      1   0:00:06.0  (  14.1 % )     0:00:06.0 /  0:00:06.0    1.0
[12/04 17:52:13    149s] [ TnsOpt                 ]      3   0:00:10.5  (  25.0 % )     0:00:10.8 /  0:00:10.8    1.0
[12/04 17:52:13    149s] [ GlobalOpt              ]      1   0:00:02.8  (   6.7 % )     0:00:02.8 /  0:00:02.8    1.0
[12/04 17:52:13    149s] [ DrvOpt                 ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:13    149s] [ SimplifyNetlist        ]      1   0:00:02.0  (   4.7 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:52:13    149s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[12/04 17:52:13    149s] [ AreaOpt                ]      2   0:00:03.3  (   7.7 % )     0:00:03.4 /  0:00:03.4    1.0
[12/04 17:52:13    149s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:13    149s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:13    149s] [ IncrReplace            ]      1   0:00:10.0  (  23.8 % )     0:00:10.4 /  0:00:10.4    1.0
[12/04 17:52:13    149s] [ RefinePlace            ]      4   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    0.9
[12/04 17:52:13    149s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:52:13    149s] [ ExtractRC              ]      3   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:52:13    149s] [ TimingUpdate           ]      4   0:00:00.1  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 17:52:13    149s] [ FullDelayCalc          ]      3   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 17:52:13    149s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:01.9 /  0:00:00.6    0.3
[12/04 17:52:13    149s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 17:52:13    149s] [ DrvReport              ]      2   0:00:01.3  (   3.1 % )     0:00:01.3 /  0:00:00.1    0.1
[12/04 17:52:13    149s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:52:13    149s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:52:13    149s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:13    149s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:13    149s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.0
[12/04 17:52:13    149s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:52:13    149s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:13    149s] [ MISC                   ]          0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.1
[12/04 17:52:13    149s] ---------------------------------------------------------------------------------------------
[12/04 17:52:13    149s]  place_opt_design #2 TOTAL          0:00:42.2  ( 100.0 % )     0:00:42.2 /  0:00:40.9    1.0
[12/04 17:52:13    149s] ---------------------------------------------------------------------------------------------
[12/04 17:52:13    149s] 
[12/04 17:52:35    150s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/04 17:52:35    150s] <CMD> setEndCapMode -reset
[12/04 17:52:35    150s] <CMD> setEndCapMode -boundary_tap false
[12/04 17:52:35    150s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/04 17:52:35    150s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/04 17:52:35    150s] <CMD> setUsefulSkewMode -maxSkew true -noBoundary true -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
[12/04 17:52:35    150s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[12/04 17:52:35    150s] setAnalysisMode -usefulSkew already set.
[12/04 17:52:36    150s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 17:52:36    150s] <CMD> optDesign -preCTS
[12/04 17:52:36    150s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1726.9M, totSessionCpu=0:02:31 **
[12/04 17:52:36    150s] Executing: place_opt_design -opt
[12/04 17:52:36    150s] **INFO: User settings:
[12/04 17:52:36    150s] setExtractRCMode -engine                          preRoute
[12/04 17:52:36    150s] setUsefulSkewMode -maxAllowedDelay                1
[12/04 17:52:36    150s] setUsefulSkewMode -maxSkew                        true
[12/04 17:52:36    150s] setUsefulSkewMode -noBoundary                     true
[12/04 17:52:36    150s] setUsefulSkewMode -useCells                       {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
[12/04 17:52:36    150s] setDelayCalMode -enable_high_fanout               true
[12/04 17:52:36    150s] setDelayCalMode -eng_copyNetPropToNewNet          true
[12/04 17:52:36    150s] setDelayCalMode -engine                           aae
[12/04 17:52:36    150s] setDelayCalMode -ignoreNetLoad                    false
[12/04 17:52:36    150s] setDelayCalMode -socv_accuracy_mode               low
[12/04 17:52:36    150s] setOptMode -activeHoldViews                       { av_func_mode_min }
[12/04 17:52:36    150s] setOptMode -activeSetupViews                      { av_func_mode_max }
[12/04 17:52:36    150s] setOptMode -allEndPoints                          false
[12/04 17:52:36    150s] setOptMode -autoSetupViews                        { av_func_mode_max}
[12/04 17:52:36    150s] setOptMode -autoTDGRSetupViews                    { av_func_mode_max}
[12/04 17:52:36    150s] setOptMode -drcMargin                             0
[12/04 17:52:36    150s] setOptMode -effort                                high
[12/04 17:52:36    150s] setOptMode -fixCap                                true
[12/04 17:52:36    150s] setOptMode -fixDrc                                true
[12/04 17:52:36    150s] setOptMode -fixFanoutLoad                         true
[12/04 17:52:36    150s] setOptMode -fixTran                               true
[12/04 17:52:36    150s] setOptMode -holdTargetSlack                       0
[12/04 17:52:36    150s] setOptMode -leakageToDynamicRatio                 1
[12/04 17:52:36    150s] setOptMode -maxDensity                            0.95
[12/04 17:52:36    150s] setOptMode -optimizeFF                            true
[12/04 17:52:36    150s] setOptMode -powerEffort                           high
[12/04 17:52:36    150s] setOptMode -reclaimArea                           true
[12/04 17:52:36    150s] setOptMode -setupTargetSlack                      0
[12/04 17:52:36    150s] setOptMode -simplifyNetlist                       true
[12/04 17:52:36    150s] setOptMode -usefulSkew                            true
[12/04 17:52:36    150s] setPlaceMode -place_design_floorplan_mode         false
[12/04 17:52:36    150s] setPlaceMode -place_detail_preroute_as_obs        {2 3}
[12/04 17:52:36    150s] setAnalysisMode -analysisType                     single
[12/04 17:52:36    150s] setAnalysisMode -checkType                        setup
[12/04 17:52:36    150s] setAnalysisMode -clkSrcPath                       true
[12/04 17:52:36    150s] setAnalysisMode -clockPropagation                 forcedIdeal
[12/04 17:52:36    150s] setAnalysisMode -usefulSkew                       true
[12/04 17:52:36    150s] setAnalysisMode -virtualIPO                       false
[12/04 17:52:36    150s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[12/04 17:52:36    150s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[12/04 17:52:36    150s] 
[12/04 17:52:36    150s] *** place_opt_design #3 [begin] : totSession cpu/real = 0:02:30.9/0:09:23.9 (0.3), mem = 2531.8M
[12/04 17:52:36    150s] *** Starting GigaPlace ***
[12/04 17:52:36    150s] #optDebug: fT-E <X 2 3 1 0>
[12/04 17:52:36    150s] OPERPROF: Starting DPlace-Init at level 1, MEM:2531.8M
[12/04 17:52:36    150s] z: 2, totalTracks: 1
[12/04 17:52:36    150s] z: 4, totalTracks: 1
[12/04 17:52:36    150s] z: 6, totalTracks: 1
[12/04 17:52:36    150s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:36    150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2530.8M
[12/04 17:52:36    150s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2530.8M
[12/04 17:52:36    150s] Core basic site is core_5040
[12/04 17:52:36    150s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2530.8M
[12/04 17:52:36    150s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2530.8M
[12/04 17:52:36    150s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[12/04 17:52:36    150s] SiteArray: use 1,105,920 bytes
[12/04 17:52:36    150s] SiteArray: current memory after site array memory allocation 2531.8M
[12/04 17:52:36    150s] SiteArray: FP blocked sites are writable
[12/04 17:52:36    150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:52:36    150s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.004, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:     Starting CMU at level 3, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2531.8M
[12/04 17:52:36    150s] 
[12/04 17:52:36    150s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:36    150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2531.8M
[12/04 17:52:36    150s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2531.8MB).
[12/04 17:52:36    150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2531.8M
[12/04 17:52:36    150s] All LLGs are deleted
[12/04 17:52:36    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2531.8M
[12/04 17:52:36    150s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:2531.8M
[12/04 17:52:36    150s] *** GlobalPlace #3 [begin] : totSession cpu/real = 0:02:31.0/0:09:23.9 (0.3), mem = 2531.8M
[12/04 17:52:36    150s] VSMManager cleared!
[12/04 17:52:36    150s] *** GlobalPlace #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:31.0/0:09:23.9 (0.3), mem = 2531.8M
[12/04 17:52:36    150s] 
[12/04 17:52:36    150s] =============================================================================================
[12/04 17:52:36    150s]  Step TAT Report for GlobalPlace #3                                             20.15-s105_1
[12/04 17:52:36    150s] =============================================================================================
[12/04 17:52:36    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:36    150s] ---------------------------------------------------------------------------------------------
[12/04 17:52:36    150s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:36    150s] ---------------------------------------------------------------------------------------------
[12/04 17:52:36    150s]  GlobalPlace #3 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:36    150s] ---------------------------------------------------------------------------------------------
[12/04 17:52:36    150s] 
[12/04 17:52:36    150s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1726.9M, totSessionCpu=0:02:31 **
[12/04 17:52:36    151s] *** InitOpt #3 [begin] : totSession cpu/real = 0:02:31.0/0:09:23.9 (0.3), mem = 2531.8M
[12/04 17:52:36    151s] GigaOpt running with 1 threads.
[12/04 17:52:36    151s] Info: 1 threads available for lower-level modules during optimization.
[12/04 17:52:36    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:2531.8M
[12/04 17:52:36    151s] z: 2, totalTracks: 1
[12/04 17:52:36    151s] z: 4, totalTracks: 1
[12/04 17:52:36    151s] z: 6, totalTracks: 1
[12/04 17:52:36    151s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:36    151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2531.8M
[12/04 17:52:36    151s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2531.8M
[12/04 17:52:36    151s] Core basic site is core_5040
[12/04 17:52:36    151s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2531.8M
[12/04 17:52:36    151s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2531.8M
[12/04 17:52:36    151s] Fast DP-INIT is on for default
[12/04 17:52:36    151s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:52:36    151s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2531.8M
[12/04 17:52:36    151s] OPERPROF:     Starting CMU at level 3, MEM:2531.8M
[12/04 17:52:36    151s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2531.8M
[12/04 17:52:36    151s] 
[12/04 17:52:36    151s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:36    151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2531.8M
[12/04 17:52:36    151s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2531.8M
[12/04 17:52:36    151s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2531.8M
[12/04 17:52:36    151s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2531.8MB).
[12/04 17:52:36    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:2531.8M
[12/04 17:52:36    151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2531.8M
[12/04 17:52:36    151s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2531.8M
[12/04 17:52:36    151s] 
[12/04 17:52:36    151s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:52:36    151s] Summary for sequential cells identification: 
[12/04 17:52:36    151s]   Identified SBFF number: 42
[12/04 17:52:36    151s]   Identified MBFF number: 0
[12/04 17:52:36    151s]   Identified SB Latch number: 0
[12/04 17:52:36    151s]   Identified MB Latch number: 0
[12/04 17:52:36    151s]   Not identified SBFF number: 10
[12/04 17:52:36    151s]   Not identified MBFF number: 0
[12/04 17:52:36    151s]   Not identified SB Latch number: 0
[12/04 17:52:36    151s]   Not identified MB Latch number: 0
[12/04 17:52:36    151s]   Number of sequential cells which are not FFs: 27
[12/04 17:52:36    151s]  Visiting view : av_func_mode_max
[12/04 17:52:36    151s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:52:36    151s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:52:36    151s]  Visiting view : av_func_mode_min
[12/04 17:52:36    151s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:52:36    151s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:52:36    151s] TLC MultiMap info (StdDelay):
[12/04 17:52:36    151s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:52:36    151s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:52:36    151s]  Setting StdDelay to: 53.6ps
[12/04 17:52:36    151s] 
[12/04 17:52:36    151s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:52:36    151s] 
[12/04 17:52:36    151s] Creating Lib Analyzer ...
[12/04 17:52:36    151s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:52:36    151s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:52:36    151s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:52:36    151s] 
[12/04 17:52:36    151s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:38    152s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:33 mem=2553.9M
[12/04 17:52:38    152s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:33 mem=2553.9M
[12/04 17:52:38    152s] Creating Lib Analyzer, finished. 
[12/04 17:52:38    152s] #optDebug: fT-S <1 2 3 1 0>
[12/04 17:52:38    152s] **INFO: No dynamic/leakage power view specified, setting up the setup view "av_func_mode_max" as power view
[12/04 17:52:38    152s] 
[12/04 17:52:38    152s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:52:38    152s] Deleting Lib Analyzer.
[12/04 17:52:38    152s] 
[12/04 17:52:38    152s] TimeStamp Deleting Cell Server End ...
[12/04 17:52:38    152s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 17:52:38    152s] 
[12/04 17:52:38    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:52:38    152s] Summary for sequential cells identification: 
[12/04 17:52:38    152s]   Identified SBFF number: 42
[12/04 17:52:38    152s]   Identified MBFF number: 0
[12/04 17:52:38    152s]   Identified SB Latch number: 0
[12/04 17:52:38    152s]   Identified MB Latch number: 0
[12/04 17:52:38    152s]   Not identified SBFF number: 10
[12/04 17:52:38    152s]   Not identified MBFF number: 0
[12/04 17:52:38    152s]   Not identified SB Latch number: 0
[12/04 17:52:38    152s]   Not identified MB Latch number: 0
[12/04 17:52:38    152s]   Number of sequential cells which are not FFs: 27
[12/04 17:52:38    152s]  Visiting view : av_func_mode_max
[12/04 17:52:38    152s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:52:38    152s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:52:38    152s]  Visiting view : av_func_mode_min
[12/04 17:52:38    152s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:52:38    152s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:52:38    152s] TLC MultiMap info (StdDelay):
[12/04 17:52:38    152s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:52:38    152s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:52:38    152s]  Setting StdDelay to: 53.6ps
[12/04 17:52:38    152s] 
[12/04 17:52:38    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:52:38    152s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 17:52:38    152s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 17:52:38    152s] 			Cell PUI is dont_touch but not dont_use
[12/04 17:52:38    152s] 			Cell PDIX is dont_touch but not dont_use
[12/04 17:52:38    152s] 			Cell PDI is dont_touch but not dont_use
[12/04 17:52:38    152s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 17:52:38    152s] 	...
[12/04 17:52:38    152s] 	Reporting only the 20 first cells found...
[12/04 17:52:38    152s] 
[12/04 17:52:38    152s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1767.8M, totSessionCpu=0:02:33 **
[12/04 17:52:38    152s] *** optDesign -preCTS ***
[12/04 17:52:38    152s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 17:52:38    152s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 17:52:38    152s] Hold Target Slack: user slack 0
[12/04 17:52:38    152s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[12/04 17:52:38    152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2583.5M
[12/04 17:52:38    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.008, MEM:2583.5M
[12/04 17:52:38    152s] 
[12/04 17:52:38    152s] Creating Lib Analyzer ...
[12/04 17:52:38    152s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:52:38    152s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:52:38    152s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:52:38    152s] 
[12/04 17:52:38    152s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:39    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:34 mem=2589.5M
[12/04 17:52:39    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:34 mem=2589.5M
[12/04 17:52:39    154s] Creating Lib Analyzer, finished. 
[12/04 17:52:39    154s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2589.5M
[12/04 17:52:39    154s] All LLGs are deleted
[12/04 17:52:39    154s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2589.5M
[12/04 17:52:39    154s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2589.5M
[12/04 17:52:39    154s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2589.5M
[12/04 17:52:39    154s] ### Creating LA Mngr. totSessionCpu=0:02:34 mem=2589.5M
[12/04 17:52:39    154s] ### Creating LA Mngr, finished. totSessionCpu=0:02:34 mem=2589.5M
[12/04 17:52:39    154s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Import and model ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Create place DB ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Import place data ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read instances and placement ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Number of ignored instance 0
[12/04 17:52:39    154s] (I)       Number of inbound cells 124
[12/04 17:52:39    154s] (I)       Number of opened ILM blockages 0
[12/04 17:52:39    154s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 17:52:39    154s] (I)       numMoveCells=1523, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 17:52:39    154s] (I)       cell height: 5040, count: 1523
[12/04 17:52:39    154s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read nets ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Number of nets = 1625 ( 0 ignored )
[12/04 17:52:39    154s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Read rows... (mem=2589.5M)
[12/04 17:52:39    154s] (I)       Done Read rows (cpu=0.000s, mem=2589.5M)
[12/04 17:52:39    154s] (I)       Identified Clock instances: Flop 257, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 17:52:39    154s] (I)       Read module constraints... (mem=2589.5M)
[12/04 17:52:39    154s] (I)       Done Read module constraints (cpu=0.000s, mem=2589.5M)
[12/04 17:52:39    154s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Create route DB ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       == Non-default Options ==
[12/04 17:52:39    154s] (I)       Maximum routing layer                              : 6
[12/04 17:52:39    154s] (I)       Buffering-aware routing                            : true
[12/04 17:52:39    154s] (I)       Spread congestion away from blockages              : true
[12/04 17:52:39    154s] (I)       Number of threads                                  : 1
[12/04 17:52:39    154s] (I)       Overflow penalty cost                              : 10
[12/04 17:52:39    154s] (I)       Punch through distance                             : 9134.390000
[12/04 17:52:39    154s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:52:39    154s] (I)       Method to set GCell size                           : row
[12/04 17:52:39    154s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:52:39    154s] (I)       Started Import route data (1T) ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       ============== Pin Summary ==============
[12/04 17:52:39    154s] (I)       +-------+--------+---------+------------+
[12/04 17:52:39    154s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:52:39    154s] (I)       +-------+--------+---------+------------+
[12/04 17:52:39    154s] (I)       |     1 |   5767 |  100.00 |        Pin |
[12/04 17:52:39    154s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:52:39    154s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:52:39    154s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:52:39    154s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:52:39    154s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:52:39    154s] (I)       +-------+--------+---------+------------+
[12/04 17:52:39    154s] (I)       Use row-based GCell size
[12/04 17:52:39    154s] (I)       Use row-based GCell align
[12/04 17:52:39    154s] (I)       GCell unit size   : 5040
[12/04 17:52:39    154s] (I)       GCell multiplier  : 1
[12/04 17:52:39    154s] (I)       GCell row height  : 5040
[12/04 17:52:39    154s] (I)       Actual row height : 5040
[12/04 17:52:39    154s] (I)       GCell align ref   : 640460 641200
[12/04 17:52:39    154s] [NR-eGR] Track table information for default rule: 
[12/04 17:52:39    154s] [NR-eGR] metal1 has no routable track
[12/04 17:52:39    154s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:52:39    154s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:52:39    154s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:52:39    154s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:52:39    154s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:52:39    154s] (I)       =================== Default via ====================
[12/04 17:52:39    154s] (I)       +---+------------------+---------------------------+
[12/04 17:52:39    154s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:52:39    154s] (I)       +---+------------------+---------------------------+
[12/04 17:52:39    154s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:52:39    154s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:52:39    154s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:52:39    154s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:52:39    154s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:52:39    154s] (I)       +---+------------------+---------------------------+
[12/04 17:52:39    154s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read routing blockages ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read instance blockages ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read PG blockages ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] [NR-eGR] Read 19944 PG shapes
[12/04 17:52:39    154s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read boundary cut boxes ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:52:39    154s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:52:39    154s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:52:39    154s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:52:39    154s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:52:39    154s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read blackboxes ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:52:39    154s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read prerouted ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:52:39    154s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read unlegalized nets ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read nets ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] [NR-eGR] Read numTotalNets=1625  numIgnoredNets=0
[12/04 17:52:39    154s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Set up via pillars ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       early_global_route_priority property id does not exist.
[12/04 17:52:39    154s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Model blockages into capacity
[12/04 17:52:39    154s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:52:39    154s] (I)       Started Initialize 3D capacity ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:52:39    154s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:52:39    154s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:52:39    154s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:52:39    154s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:52:39    154s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       -- layer congestion ratio --
[12/04 17:52:39    154s] (I)       Layer 1 : 0.100000
[12/04 17:52:39    154s] (I)       Layer 2 : 0.700000
[12/04 17:52:39    154s] (I)       Layer 3 : 0.700000
[12/04 17:52:39    154s] (I)       Layer 4 : 0.700000
[12/04 17:52:39    154s] (I)       Layer 5 : 0.700000
[12/04 17:52:39    154s] (I)       Layer 6 : 0.700000
[12/04 17:52:39    154s] (I)       ----------------------------
[12/04 17:52:39    154s] (I)       Number of ignored nets                =      0
[12/04 17:52:39    154s] (I)       Number of connected nets              =      0
[12/04 17:52:39    154s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:52:39    154s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:52:39    154s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:52:39    154s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:52:39    154s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:52:39    154s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:52:39    154s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:52:39    154s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:52:39    154s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:52:39    154s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Read aux data ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Constructing bin map
[12/04 17:52:39    154s] (I)       Initialize bin information with width=10080 height=10080
[12/04 17:52:39    154s] (I)       Done constructing bin map
[12/04 17:52:39    154s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Others data preparation ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:52:39    154s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Started Create route kernel ( Curr Mem: 2589.49 MB )
[12/04 17:52:39    154s] (I)       Ndr track 0 does not exist
[12/04 17:52:39    154s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:52:39    154s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:52:39    154s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:52:39    154s] (I)       Site width          :   620  (dbu)
[12/04 17:52:39    154s] (I)       Row height          :  5040  (dbu)
[12/04 17:52:39    154s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:52:39    154s] (I)       GCell width         :  5040  (dbu)
[12/04 17:52:39    154s] (I)       GCell height        :  5040  (dbu)
[12/04 17:52:39    154s] (I)       Grid                :   435   435     6
[12/04 17:52:39    154s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:52:39    154s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:52:39    154s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:52:39    154s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:52:39    154s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:52:39    154s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:52:39    154s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:52:39    154s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:52:39    154s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:52:39    154s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:52:39    154s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:52:39    154s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:52:39    154s] (I)       --------------------------------------------------------
[12/04 17:52:39    154s] 
[12/04 17:52:39    154s] [NR-eGR] ============ Routing rule table ============
[12/04 17:52:39    154s] [NR-eGR] Rule id: 0  Nets: 1538 
[12/04 17:52:39    154s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:52:39    154s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:52:39    154s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:52:39    154s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:52:39    154s] [NR-eGR] ========================================
[12/04 17:52:39    154s] [NR-eGR] 
[12/04 17:52:39    154s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:52:39    154s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:52:39    154s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:52:39    154s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:52:39    154s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:52:39    154s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:52:39    154s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Reset routing kernel
[12/04 17:52:39    154s] (I)       Started Global Routing ( Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Started Initialization ( Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       totalPins=5593  totalGlobalPin=5358 (95.80%)
[12/04 17:52:39    154s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Started Net group 1 ( Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Started Generate topology ( Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:52:39    154s] (I)       #blocked areas for congestion spreading : 34
[12/04 17:52:39    154s] [NR-eGR] Layer group 1: route 1538 net(s) in layer range [2, 6]
[12/04 17:52:39    154s] (I)       
[12/04 17:52:39    154s] (I)       ============  Phase 1a Route ============
[12/04 17:52:39    154s] (I)       Started Phase 1a ( Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Started Pattern routing (1T) ( Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:52:39    154s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Usage: 33068 = (16247 H, 16821 V) = (0.79% H, 0.80% V) = (8.188e+04um H, 8.478e+04um V)
[12/04 17:52:39    154s] (I)       Started Add via demand to 2D ( Curr Mem: 2597.08 MB )
[12/04 17:52:39    154s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       
[12/04 17:52:39    154s] (I)       ============  Phase 1b Route ============
[12/04 17:52:39    154s] (I)       Started Phase 1b ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Usage: 33068 = (16247 H, 16821 V) = (0.79% H, 0.80% V) = (8.188e+04um H, 8.478e+04um V)
[12/04 17:52:39    154s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.666627e+05um
[12/04 17:52:39    154s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:52:39    154s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:52:39    154s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       
[12/04 17:52:39    154s] (I)       ============  Phase 1c Route ============
[12/04 17:52:39    154s] (I)       Started Phase 1c ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Two level routing ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Level2 Grid: 87 x 87
[12/04 17:52:39    154s] (I)       Started Two Level Routing ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Usage: 33070 = (16247 H, 16823 V) = (0.79% H, 0.80% V) = (8.188e+04um H, 8.479e+04um V)
[12/04 17:52:39    154s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       
[12/04 17:52:39    154s] (I)       ============  Phase 1d Route ============
[12/04 17:52:39    154s] (I)       Started Phase 1d ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Detoured routing ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Usage: 33070 = (16247 H, 16823 V) = (0.79% H, 0.80% V) = (8.188e+04um H, 8.479e+04um V)
[12/04 17:52:39    154s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       
[12/04 17:52:39    154s] (I)       ============  Phase 1e Route ============
[12/04 17:52:39    154s] (I)       Started Phase 1e ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Route legalization ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Usage: 33070 = (16247 H, 16823 V) = (0.79% H, 0.80% V) = (8.188e+04um H, 8.479e+04um V)
[12/04 17:52:39    154s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.666728e+05um
[12/04 17:52:39    154s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       
[12/04 17:52:39    154s] (I)       ============  Phase 1l Route ============
[12/04 17:52:39    154s] (I)       Started Phase 1l ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Layer assignment (1T) ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Clean cong LA ( Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:52:39    154s] (I)       Layer  2:     697718     13897         4      799311      735368    (52.08%) 
[12/04 17:52:39    154s] (I)       Layer  3:     770395     14298         3      889875      809235    (52.37%) 
[12/04 17:52:39    154s] (I)       Layer  4:    1118589      5381         0      395778     1138901    (25.79%) 
[12/04 17:52:39    154s] (I)       Layer  5:    1290488      2357         0      398826     1300284    (23.47%) 
[12/04 17:52:39    154s] (I)       Layer  6:     290423        76         0       91492      292177    (23.85%) 
[12/04 17:52:39    154s] (I)       Total:       4167613     36009         7     2575282     4275965    (37.59%) 
[12/04 17:52:39    154s] (I)       
[12/04 17:52:39    154s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:52:39    154s] [NR-eGR]                        OverCon            
[12/04 17:52:39    154s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:52:39    154s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:52:39    154s] [NR-eGR] ----------------------------------------------
[12/04 17:52:39    154s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:39    154s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:52:39    154s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:52:39    154s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:39    154s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:39    154s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:39    154s] [NR-eGR] ----------------------------------------------
[12/04 17:52:39    154s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/04 17:52:39    154s] [NR-eGR] 
[12/04 17:52:39    154s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:39    154s] (I)       Started Export 3D cong map ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:52:40    154s] (I)       Started Export 2D cong map ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:52:40    154s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:52:40    154s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       ============= Track Assignment ============
[12/04 17:52:40    154s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Started Track Assignment (1T) ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:52:40    154s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Run Multi-thread track assignment
[12/04 17:52:40    154s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Started Export ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] [NR-eGR] Started Export DB wires ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] [NR-eGR] Started Export all nets ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] [NR-eGR] Started Set wire vias ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:52:40    154s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5593
[12/04 17:52:40    154s] [NR-eGR] metal2  (2V) length: 6.005408e+04um, number of vias: 7799
[12/04 17:52:40    154s] [NR-eGR] metal3  (3H) length: 7.068462e+04um, number of vias: 983
[12/04 17:52:40    154s] [NR-eGR] metal4  (4V) length: 2.668421e+04um, number of vias: 268
[12/04 17:52:40    154s] [NR-eGR] metal5  (5H) length: 1.185999e+04um, number of vias: 20
[12/04 17:52:40    154s] [NR-eGR] metal6  (6V) length: 3.864000e+02um, number of vias: 0
[12/04 17:52:40    154s] [NR-eGR] Total length: 1.696693e+05um, number of vias: 14663
[12/04 17:52:40    154s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:52:40    154s] [NR-eGR] Total eGR-routed clock nets wire length: 4.833890e+03um 
[12/04 17:52:40    154s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:52:40    154s] (I)       Started Update net boxes ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Started Update timing ( Curr Mem: 2598.52 MB )
[12/04 17:52:40    154s] (I)       Finished Update timing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2589.01 MB )
[12/04 17:52:40    154s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2589.01 MB )
[12/04 17:52:40    154s] (I)       Started Postprocess design ( Curr Mem: 2589.01 MB )
[12/04 17:52:40    154s] Saved RC grid cleaned up.
[12/04 17:52:40    154s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2577.01 MB )
[12/04 17:52:40    154s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2577.01 MB )
[12/04 17:52:40    154s] ### Creating LA Mngr. totSessionCpu=0:02:34 mem=2577.0M
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Trim Metal Layers:
[12/04 17:52:40    154s] LayerId::1 widthSet size::4
[12/04 17:52:40    154s] LayerId::2 widthSet size::4
[12/04 17:52:40    154s] LayerId::3 widthSet size::4
[12/04 17:52:40    154s] LayerId::4 widthSet size::4
[12/04 17:52:40    154s] LayerId::5 widthSet size::4
[12/04 17:52:40    154s] LayerId::6 widthSet size::2
[12/04 17:52:40    154s] Updating RC grid for preRoute extraction ...
[12/04 17:52:40    154s] eee: pegSigSF::1.070000
[12/04 17:52:40    154s] Initializing multi-corner capacitance tables ... 
[12/04 17:52:40    154s] Initializing multi-corner resistance tables ...
[12/04 17:52:40    154s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:52:40    154s] eee: l::2 avDens::0.052969 usedTrk::5277.902781 availTrk::99641.427862 sigTrk::5277.902781
[12/04 17:52:40    154s] eee: l::3 avDens::0.049321 usedTrk::5537.398411 availTrk::112272.692748 sigTrk::5537.398411
[12/04 17:52:40    154s] eee: l::4 avDens::0.023441 usedTrk::780.457739 availTrk::33294.632431 sigTrk::780.457739
[12/04 17:52:40    154s] eee: l::5 avDens::0.016532 usedTrk::244.316862 availTrk::14778.597992 sigTrk::244.316862
[12/04 17:52:40    154s] eee: l::6 avDens::0.047104 usedTrk::22.017460 availTrk::467.419355 sigTrk::22.017460
[12/04 17:52:40    154s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:40    154s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.258247 ; uaWl: 1.000000 ; uaWlH: 0.229450 ; aWlH: 0.000000 ; Pmax: 0.838400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:52:40    154s] ### Creating LA Mngr, finished. totSessionCpu=0:02:34 mem=2577.0M
[12/04 17:52:40    154s] Extraction called for design 'CHIP' of instances=1647 and nets=1630 using extraction engine 'preRoute' .
[12/04 17:52:40    154s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:52:40    154s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:52:40    154s] PreRoute RC Extraction called for design CHIP.
[12/04 17:52:40    154s] RC Extraction called in multi-corner(1) mode.
[12/04 17:52:40    154s] RCMode: PreRoute
[12/04 17:52:40    154s]       RC Corner Indexes            0   
[12/04 17:52:40    154s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:52:40    154s] Resistance Scaling Factor    : 1.00000 
[12/04 17:52:40    154s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:52:40    154s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:52:40    154s] Shrink Factor                : 1.00000
[12/04 17:52:40    154s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:52:40    154s] Using capacitance table file ...
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Trim Metal Layers:
[12/04 17:52:40    154s] LayerId::1 widthSet size::4
[12/04 17:52:40    154s] LayerId::2 widthSet size::4
[12/04 17:52:40    154s] LayerId::3 widthSet size::4
[12/04 17:52:40    154s] LayerId::4 widthSet size::4
[12/04 17:52:40    154s] LayerId::5 widthSet size::4
[12/04 17:52:40    154s] LayerId::6 widthSet size::2
[12/04 17:52:40    154s] Updating RC grid for preRoute extraction ...
[12/04 17:52:40    154s] eee: pegSigSF::1.070000
[12/04 17:52:40    154s] Initializing multi-corner capacitance tables ... 
[12/04 17:52:40    154s] Initializing multi-corner resistance tables ...
[12/04 17:52:40    154s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:52:40    154s] eee: l::2 avDens::0.052969 usedTrk::5277.902781 availTrk::99641.427862 sigTrk::5277.902781
[12/04 17:52:40    154s] eee: l::3 avDens::0.049321 usedTrk::5537.398411 availTrk::112272.692748 sigTrk::5537.398411
[12/04 17:52:40    154s] eee: l::4 avDens::0.023441 usedTrk::780.457739 availTrk::33294.632431 sigTrk::780.457739
[12/04 17:52:40    154s] eee: l::5 avDens::0.016532 usedTrk::244.316862 availTrk::14778.597992 sigTrk::244.316862
[12/04 17:52:40    154s] eee: l::6 avDens::0.047104 usedTrk::22.017460 availTrk::467.419355 sigTrk::22.017460
[12/04 17:52:40    154s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:40    154s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.258247 ; uaWl: 1.000000 ; uaWlH: 0.229450 ; aWlH: 0.000000 ; Pmax: 0.838400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:52:40    154s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2577.008M)
[12/04 17:52:40    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2577.0M
[12/04 17:52:40    154s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2577.0M
[12/04 17:52:40    154s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2577.0M
[12/04 17:52:40    154s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2577.0M
[12/04 17:52:40    154s] Fast DP-INIT is on for default
[12/04 17:52:40    154s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2577.0M
[12/04 17:52:40    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2577.0M
[12/04 17:52:40    154s] Starting delay calculation for Setup views
[12/04 17:52:40    154s] #################################################################################
[12/04 17:52:40    154s] # Design Stage: PreRoute
[12/04 17:52:40    154s] # Design Name: CHIP
[12/04 17:52:40    154s] # Design Mode: 90nm
[12/04 17:52:40    154s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:52:40    154s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:52:40    154s] # Signoff Settings: SI Off 
[12/04 17:52:40    154s] #################################################################################
[12/04 17:52:40    154s] Calculate delays in Single mode...
[12/04 17:52:40    154s] Topological Sorting (REAL = 0:00:00.0, MEM = 2592.5M, InitMEM = 2592.5M)
[12/04 17:52:40    154s] Start delay calculation (fullDC) (1 T). (MEM=2592.55)
[12/04 17:52:40    154s] End AAE Lib Interpolated Model. (MEM=2592.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:52:40    154s] Total number of fetched objects 1641
[12/04 17:52:40    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:52:40    154s] End delay calculation. (MEM=2600.97 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:52:40    154s] End delay calculation (fullDC). (MEM=2600.97 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:52:40    154s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2601.0M) ***
[12/04 17:52:40    154s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:35 mem=2601.0M)
[12/04 17:52:40    154s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.820  |
|           TNS (ns):| -62.150 |
|    Violating Paths:|   102   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.475%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1776.4M, totSessionCpu=0:02:35 **
[12/04 17:52:40    154s] *** InitOpt #3 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:02:34.9/0:09:27.8 (0.3), mem = 2569.2M
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] =============================================================================================
[12/04 17:52:40    154s]  Step TAT Report for InitOpt #3                                                 20.15-s105_1
[12/04 17:52:40    154s] =============================================================================================
[12/04 17:52:40    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:40    154s] ---------------------------------------------------------------------------------------------
[12/04 17:52:40    154s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:40    154s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:40    154s] [ ExtractRC              ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    1.0
[12/04 17:52:40    154s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:52:40    154s] [ FullDelayCalc          ]      1   0:00:00.4  (   9.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:52:40    154s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.5    1.0
[12/04 17:52:40    154s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:40    154s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:52:40    154s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 17:52:40    154s] [ LibAnalyzerInit        ]      2   0:00:02.8  (  73.4 % )     0:00:02.8 /  0:00:02.8    1.0
[12/04 17:52:40    154s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:40    154s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:40    154s] [ MISC                   ]          0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:52:40    154s] ---------------------------------------------------------------------------------------------
[12/04 17:52:40    154s]  InitOpt #3 TOTAL                   0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 17:52:40    154s] ---------------------------------------------------------------------------------------------
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 17:52:40    154s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:40    154s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=2569.2M
[12/04 17:52:40    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2569.2M
[12/04 17:52:40    154s] z: 2, totalTracks: 1
[12/04 17:52:40    154s] z: 4, totalTracks: 1
[12/04 17:52:40    154s] z: 6, totalTracks: 1
[12/04 17:52:40    154s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:40    154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF:     Starting CMU at level 3, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2569.2M
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:40    154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2569.2M
[12/04 17:52:40    154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2569.2MB).
[12/04 17:52:40    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2569.2M
[12/04 17:52:40    154s] TotalInstCnt at PhyDesignMc Initialization: 1,523
[12/04 17:52:40    154s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=2569.2M
[12/04 17:52:40    154s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2569.2M
[12/04 17:52:40    154s] TotalInstCnt at PhyDesignMc Destruction: 1,523
[12/04 17:52:40    154s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:40    154s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=2569.2M
[12/04 17:52:40    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2569.2M
[12/04 17:52:40    154s] z: 2, totalTracks: 1
[12/04 17:52:40    154s] z: 4, totalTracks: 1
[12/04 17:52:40    154s] z: 6, totalTracks: 1
[12/04 17:52:40    154s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:40    154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF:     Starting CMU at level 3, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2569.2M
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:40    154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2569.2M
[12/04 17:52:40    154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2569.2MB).
[12/04 17:52:40    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.010, MEM:2569.2M
[12/04 17:52:40    154s] TotalInstCnt at PhyDesignMc Initialization: 1,523
[12/04 17:52:40    154s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=2569.2M
[12/04 17:52:40    154s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2569.2M
[12/04 17:52:40    154s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2569.2M
[12/04 17:52:40    154s] TotalInstCnt at PhyDesignMc Destruction: 1,523
[12/04 17:52:40    154s] *** Starting optimizing excluded clock nets MEM= 2569.2M) ***
[12/04 17:52:40    154s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2569.2M) ***
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Power Net Detected:
[12/04 17:52:40    154s]         Voltage	    Name
[12/04 17:52:40    154s]              0V	    GND
[12/04 17:52:40    154s]           1.62V	    VCC
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Begin Power Analysis
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s]              0V	    GND
[12/04 17:52:40    154s]           1.62V	    VCC
[12/04 17:52:40    154s] Begin Processing Timing Library for Power Calculation
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Begin Processing Timing Library for Power Calculation
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Begin Processing Power Net/Grid for Power Calculation
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.07MB/3816.91MB/1812.91MB)
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Begin Processing Timing Window Data for Power Calculation
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] clk(285.714MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.18MB/3816.91MB/1812.91MB)
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Begin Processing User Attributes
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.25MB/3816.91MB/1812.91MB)
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Begin Processing Signal Activity
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.52MB/3816.91MB/1812.91MB)
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] Begin Power Computation
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s]       ----------------------------------------------------------
[12/04 17:52:40    154s]       # of cell(s) missing both power/leakage table: 0
[12/04 17:52:40    154s]       # of cell(s) missing power table: 0
[12/04 17:52:40    154s]       # of cell(s) missing leakage table: 0
[12/04 17:52:40    154s]       # of MSMV cell(s) missing power_level: 0
[12/04 17:52:40    154s]       ----------------------------------------------------------
[12/04 17:52:40    154s] 
[12/04 17:52:40    154s] 
[12/04 17:52:40    155s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.69MB/3816.91MB/1812.91MB)
[12/04 17:52:40    155s] 
[12/04 17:52:40    155s] Begin Processing User Attributes
[12/04 17:52:40    155s] 
[12/04 17:52:40    155s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.69MB/3816.91MB/1812.91MB)
[12/04 17:52:40    155s] 
[12/04 17:52:40    155s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1777.77MB/3816.91MB/1812.91MB)
[12/04 17:52:40    155s] 
[12/04 17:52:40    155s] *



[12/04 17:52:40    155s] Total Power
[12/04 17:52:40    155s] -----------------------------------------------------------------------------------------
[12/04 17:52:40    155s] Total Leakage Power:         0.00829620
[12/04 17:52:40    155s] -----------------------------------------------------------------------------------------
[12/04 17:52:40    155s] Processing average sequential pin duty cycle 
[12/04 17:52:40    155s] Processing average sequential pin duty cycle 
[12/04 17:52:40    155s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:40    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=2621.9M
[12/04 17:52:40    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:2621.9M
[12/04 17:52:40    155s] z: 2, totalTracks: 1
[12/04 17:52:40    155s] z: 4, totalTracks: 1
[12/04 17:52:40    155s] z: 6, totalTracks: 1
[12/04 17:52:40    155s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:40    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2621.9M
[12/04 17:52:40    155s] OPERPROF:     Starting CMU at level 3, MEM:2621.9M
[12/04 17:52:40    155s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2621.9M
[12/04 17:52:40    155s] 
[12/04 17:52:40    155s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:40    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2621.9M
[12/04 17:52:40    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2621.9M
[12/04 17:52:40    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2621.9M
[12/04 17:52:40    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2621.9MB).
[12/04 17:52:40    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2621.9M
[12/04 17:52:40    155s] TotalInstCnt at PhyDesignMc Initialization: 1,523
[12/04 17:52:40    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=2621.9M
[12/04 17:52:40    155s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2621.9M
[12/04 17:52:40    155s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2621.9M
[12/04 17:52:40    155s] [INFO] Starting FDS 
[12/04 17:52:40    155s] Begin: Forced Downsizing 
[12/04 17:52:40    155s] ** Forced Downsizing WNS Slack -0.821  TNS Slack -62.150  Density 5.475 
[12/04 17:52:40    155s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00206565, 0.00206565
[12/04 17:52:40    155s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:40    155s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:52:40    155s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:40    155s] |    5.47%|        -|  -0.821| -62.150|   0:00:00.0| 2621.9M|
[12/04 17:52:41    155s] |    5.00%|      249|  -1.422|-275.404|   0:00:01.0| 2671.1M|
[12/04 17:52:41    155s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:41    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2671.1M
[12/04 17:52:41    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2633.1M
[12/04 17:52:41    155s] TotalInstCnt at PhyDesignMc Destruction: 1,523
[12/04 17:52:41    155s] Change summary: 96 (0/81/15) / 153 (0/153/0) sequential/combinational (up/down/same) sizing moves committed. 
[12/04 17:52:41    155s] ** Forced Downsizing WNS Slack -1.422  TNS Slack -275.404  Density 4.995 
[12/04 17:52:41    155s] End: Forced Downsizing 
[12/04 17:52:41    155s] The useful skew maximum allowed delay set by user is: 1
[12/04 17:52:41    155s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:41    155s] optDesignOneStep: Power Flow
[12/04 17:52:41    155s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:41    155s] Deleting Lib Analyzer.
[12/04 17:52:41    155s] *** SimplifyNetlist #3 [begin] : totSession cpu/real = 0:02:35.6/0:09:28.6 (0.3), mem = 2633.1M
[12/04 17:52:41    155s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:41    155s] Info: 87 io nets excluded
[12/04 17:52:41    155s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:41    155s] ### Creating LA Mngr. totSessionCpu=0:02:36 mem=2633.1M
[12/04 17:52:41    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:36 mem=2633.1M
[12/04 17:52:41    155s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:52:41    155s] Processing average sequential pin duty cycle 
[12/04 17:52:41    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.21
[12/04 17:52:41    155s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176395, 0.00176395
[12/04 17:52:41    155s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:41    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:36 mem=2633.1M
[12/04 17:52:41    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:2633.1M
[12/04 17:52:41    155s] z: 2, totalTracks: 1
[12/04 17:52:41    155s] z: 4, totalTracks: 1
[12/04 17:52:41    155s] z: 6, totalTracks: 1
[12/04 17:52:41    155s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:41    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2633.1M
[12/04 17:52:41    155s] OPERPROF:     Starting CMU at level 3, MEM:2633.1M
[12/04 17:52:41    155s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2633.1M
[12/04 17:52:41    155s] 
[12/04 17:52:41    155s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:41    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2633.1M
[12/04 17:52:41    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2633.1M
[12/04 17:52:41    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2633.1M
[12/04 17:52:41    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2633.1MB).
[12/04 17:52:41    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2633.1M
[12/04 17:52:41    155s] TotalInstCnt at PhyDesignMc Initialization: 1,523
[12/04 17:52:41    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=2633.1M
[12/04 17:52:41    155s] #optDebug: Start CG creation (mem=2633.1M)
[12/04 17:52:41    155s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 17:52:41    155s] (cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s]  ...processing cgPrt (cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s]  ...processing cgEgp (cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s]  ...processing cgPbk (cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s]  ...processing cgNrb(cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s]  ...processing cgObs (cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s]  ...processing cgCon (cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s]  ...processing cgPdm (cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2736.2M)
[12/04 17:52:41    155s] ### Creating RouteCongInterface, started
[12/04 17:52:41    155s] 
[12/04 17:52:41    155s] Creating Lib Analyzer ...
[12/04 17:52:41    155s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:52:41    155s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:52:41    155s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:52:41    155s] 
[12/04 17:52:41    155s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:43    157s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=2736.2M
[12/04 17:52:43    157s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=2736.2M
[12/04 17:52:43    157s] Creating Lib Analyzer, finished. 
[12/04 17:52:43    157s] 
[12/04 17:52:43    157s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:52:43    157s] 
[12/04 17:52:43    157s] #optDebug: {0, 1.000}
[12/04 17:52:43    157s] ### Creating RouteCongInterface, finished
[12/04 17:52:43    157s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2755.3M
[12/04 17:52:43    157s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2755.3M
[12/04 17:52:43    157s] 
[12/04 17:52:43    157s] Netlist preparation processing... 
[12/04 17:52:43    157s] Removed 0 instance
[12/04 17:52:43    157s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 17:52:43    157s] *info: Marking 0 isolation instances dont touch
[12/04 17:52:43    157s] *info: Marking 0 level shifter instances dont touch
[12/04 17:52:43    157s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2736.2M
[12/04 17:52:43    157s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2686.2M
[12/04 17:52:43    157s] TotalInstCnt at PhyDesignMc Destruction: 1,523
[12/04 17:52:43    157s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176395, 0.00176395
[12/04 17:52:43    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.21
[12/04 17:52:43    157s] *** SimplifyNetlist #3 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:02:37.7/0:09:30.6 (0.3), mem = 2686.2M
[12/04 17:52:43    157s] 
[12/04 17:52:43    157s] =============================================================================================
[12/04 17:52:43    157s]  Step TAT Report for SimplifyNetlist #3                                         20.15-s105_1
[12/04 17:52:43    157s] =============================================================================================
[12/04 17:52:43    157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:43    157s] ---------------------------------------------------------------------------------------------
[12/04 17:52:43    157s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  76.4 % )     0:00:01.5 /  0:00:01.6    1.0
[12/04 17:52:43    157s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:43    157s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:43    157s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:01.5 /  0:00:01.6    1.0
[12/04 17:52:43    157s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:52:43    157s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:43    157s] [ MISC                   ]          0:00:00.3  (  14.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:43    157s] ---------------------------------------------------------------------------------------------
[12/04 17:52:43    157s]  SimplifyNetlist #3 TOTAL           0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:52:43    157s] ---------------------------------------------------------------------------------------------
[12/04 17:52:43    157s] 
[12/04 17:52:43    157s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:43    157s] optDesignOneStep: Power Flow
[12/04 17:52:43    157s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:43    157s] Deleting Lib Analyzer.
[12/04 17:52:43    157s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[12/04 17:52:43    157s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:43    157s] Info: 87 io nets excluded
[12/04 17:52:43    157s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:43    157s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=2686.2M
[12/04 17:52:43    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=2686.2M
[12/04 17:52:43    157s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:52:43    157s] Processing average sequential pin duty cycle 
[12/04 17:52:43    157s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:43    157s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=2705.3M
[12/04 17:52:43    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:2705.3M
[12/04 17:52:43    157s] z: 2, totalTracks: 1
[12/04 17:52:43    157s] z: 4, totalTracks: 1
[12/04 17:52:43    157s] z: 6, totalTracks: 1
[12/04 17:52:43    157s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:43    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2705.3M
[12/04 17:52:43    157s] OPERPROF:     Starting CMU at level 3, MEM:2705.3M
[12/04 17:52:43    157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2705.3M
[12/04 17:52:43    157s] 
[12/04 17:52:43    157s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:43    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2705.3M
[12/04 17:52:43    157s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2705.3M
[12/04 17:52:43    157s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2705.3M
[12/04 17:52:43    157s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2705.3MB).
[12/04 17:52:43    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2705.3M
[12/04 17:52:43    157s] TotalInstCnt at PhyDesignMc Initialization: 1,523
[12/04 17:52:43    157s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=2705.3M
[12/04 17:52:43    157s] Begin: Area Reclaim Optimization
[12/04 17:52:43    157s] *** AreaOpt #5 [begin] : totSession cpu/real = 0:02:37.7/0:09:30.6 (0.3), mem = 2705.3M
[12/04 17:52:43    157s] 
[12/04 17:52:43    157s] Creating Lib Analyzer ...
[12/04 17:52:43    157s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:52:43    157s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:52:43    157s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:52:43    157s] 
[12/04 17:52:43    157s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:44    159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:39 mem=2705.3M
[12/04 17:52:45    159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:39 mem=2705.3M
[12/04 17:52:45    159s] Creating Lib Analyzer, finished. 
[12/04 17:52:45    159s] Processing average sequential pin duty cycle 
[12/04 17:52:45    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.22
[12/04 17:52:45    159s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176395, 0.00176395
[12/04 17:52:45    159s] ### Creating RouteCongInterface, started
[12/04 17:52:45    159s] 
[12/04 17:52:45    159s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:52:45    159s] 
[12/04 17:52:45    159s] #optDebug: {0, 1.000}
[12/04 17:52:45    159s] ### Creating RouteCongInterface, finished
[12/04 17:52:45    159s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2705.3M
[12/04 17:52:45    159s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2705.3M
[12/04 17:52:45    159s] Reclaim Optimization WNS Slack -1.422  TNS Slack -275.404 Density 5.00
[12/04 17:52:45    159s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:45    159s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:52:45    159s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:45    159s] |    5.00%|        -|  -1.422|-275.404|   0:00:00.0| 2705.3M|
[12/04 17:52:45    159s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:45    159s] Info: 87 io nets excluded
[12/04 17:52:45    159s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:45    159s] |    5.01%|        3|  -1.422|-272.270|   0:00:00.0| 2743.4M|
[12/04 17:52:45    159s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:52:45    159s] |    5.01%|        0|  -1.422|-272.270|   0:00:00.0| 2743.4M|
[12/04 17:52:45    160s] |    5.00%|       19|  -1.422|-272.323|   0:00:00.0| 2743.4M|
[12/04 17:52:45    160s] |    5.00%|        0|  -1.422|-272.323|   0:00:00.0| 2743.4M|
[12/04 17:52:45    160s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:45    160s] Reclaim Optimization End WNS Slack -1.422  TNS Slack -272.323 Density 5.00
[12/04 17:52:45    160s] 
[12/04 17:52:45    160s] ** Summary: Restruct = 3 Buffer Deletion = 0 Declone = 0 Resize = 17 **
[12/04 17:52:45    160s] --------------------------------------------------------------
[12/04 17:52:45    160s] |                                   | Total     | Sequential |
[12/04 17:52:45    160s] --------------------------------------------------------------
[12/04 17:52:45    160s] | Num insts resized                 |      17  |       0    |
[12/04 17:52:45    160s] | Num insts undone                  |       2  |       0    |
[12/04 17:52:45    160s] | Num insts Downsized               |      17  |       0    |
[12/04 17:52:45    160s] | Num insts Samesized               |       0  |       0    |
[12/04 17:52:45    160s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:52:45    160s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 17:52:45    160s] --------------------------------------------------------------
[12/04 17:52:45    160s] Bottom Preferred Layer:
[12/04 17:52:45    160s]     None
[12/04 17:52:45    160s] Via Pillar Rule:
[12/04 17:52:45    160s]     None
[12/04 17:52:45    160s] End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
[12/04 17:52:45    160s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176495, 0.00176495
[12/04 17:52:45    160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.22
[12/04 17:52:45    160s] *** AreaOpt #5 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:40.1/0:09:33.0 (0.3), mem = 2743.4M
[12/04 17:52:45    160s] 
[12/04 17:52:45    160s] =============================================================================================
[12/04 17:52:45    160s]  Step TAT Report for AreaOpt #5                                                 20.15-s105_1
[12/04 17:52:45    160s] =============================================================================================
[12/04 17:52:45    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:45    160s] ---------------------------------------------------------------------------------------------
[12/04 17:52:45    160s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:45    160s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  62.4 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 17:52:45    160s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:45    160s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:52:45    160s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:45    160s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:52:45    160s] [ OptGetWeight           ]     84   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:45    160s] [ OptEval                ]     84   0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:45    160s] [ OptCommit              ]     84   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:45    160s] [ IncrTimingUpdate       ]     15   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 17:52:45    160s] [ PostCommitDelayUpdate  ]     86   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:52:45    160s] [ IncrDelayCalc          ]     66   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.1    0.7
[12/04 17:52:45    160s] [ MISC                   ]          0:00:00.3  (  12.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:45    160s] ---------------------------------------------------------------------------------------------
[12/04 17:52:45    160s]  AreaOpt #5 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[12/04 17:52:45    160s] ---------------------------------------------------------------------------------------------
[12/04 17:52:45    160s] 
[12/04 17:52:45    160s] Executing incremental physical updates
[12/04 17:52:45    160s] Executing incremental physical updates
[12/04 17:52:45    160s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2724.4M
[12/04 17:52:45    160s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:2684.4M
[12/04 17:52:45    160s] TotalInstCnt at PhyDesignMc Destruction: 1,533
[12/04 17:52:45    160s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2684.36M, totSessionCpu=0:02:40).
[12/04 17:52:45    160s] skipped the cell partition in DRV
[12/04 17:52:45    160s] Leakage Power Opt: re-selecting buf/inv list 
[12/04 17:52:45    160s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:45    160s] optDesignOneStep: Power Flow
[12/04 17:52:45    160s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:45    160s] Deleting Lib Analyzer.
[12/04 17:52:45    160s] Begin: GigaOpt high fanout net optimization
[12/04 17:52:45    160s] GigaOpt HFN: use maxLocalDensity 1.2
[12/04 17:52:45    160s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:52:45    160s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:02:40.2/0:09:33.1 (0.3), mem = 2684.4M
[12/04 17:52:45    160s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:45    160s] Info: 87 io nets excluded
[12/04 17:52:45    160s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:45    160s] Processing average sequential pin duty cycle 
[12/04 17:52:45    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.23
[12/04 17:52:45    160s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176495, 0.00176495
[12/04 17:52:45    160s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:45    160s] ### Creating PhyDesignMc. totSessionCpu=0:02:40 mem=2684.4M
[12/04 17:52:45    160s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:52:45    160s] OPERPROF: Starting DPlace-Init at level 1, MEM:2684.4M
[12/04 17:52:45    160s] z: 2, totalTracks: 1
[12/04 17:52:45    160s] z: 4, totalTracks: 1
[12/04 17:52:45    160s] z: 6, totalTracks: 1
[12/04 17:52:45    160s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:45    160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2684.4M
[12/04 17:52:45    160s] OPERPROF:     Starting CMU at level 3, MEM:2684.4M
[12/04 17:52:45    160s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2684.4M
[12/04 17:52:45    160s] 
[12/04 17:52:45    160s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:45    160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2684.4M
[12/04 17:52:45    160s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2684.4M
[12/04 17:52:45    160s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2684.4M
[12/04 17:52:45    160s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2684.4MB).
[12/04 17:52:45    160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:2684.4M
[12/04 17:52:46    160s] TotalInstCnt at PhyDesignMc Initialization: 1,533
[12/04 17:52:46    160s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:40 mem=2684.4M
[12/04 17:52:46    160s] ### Creating RouteCongInterface, started
[12/04 17:52:46    160s] 
[12/04 17:52:46    160s] Creating Lib Analyzer ...
[12/04 17:52:46    160s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:52:46    160s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:52:46    160s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:52:46    160s] 
[12/04 17:52:46    160s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:47    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:42 mem=2686.4M
[12/04 17:52:47    161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:42 mem=2686.4M
[12/04 17:52:47    161s] Creating Lib Analyzer, finished. 
[12/04 17:52:47    161s] 
[12/04 17:52:47    161s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:52:47    161s] 
[12/04 17:52:47    161s] #optDebug: {0, 1.000}
[12/04 17:52:47    161s] ### Creating RouteCongInterface, finished
[12/04 17:52:47    161s] {MG  {5 0 47.1 0.880153} }
[12/04 17:52:47    161s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:52:47    161s] Total-nets :: 1635, Stn-nets :: 109, ratio :: 6.66667 %
[12/04 17:52:47    161s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2686.4M
[12/04 17:52:47    161s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2686.4M
[12/04 17:52:47    161s] TotalInstCnt at PhyDesignMc Destruction: 1,533
[12/04 17:52:47    161s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176495, 0.00176495
[12/04 17:52:47    161s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.23
[12/04 17:52:47    161s] *** DrvOpt #5 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:41.9/0:09:34.8 (0.3), mem = 2686.4M
[12/04 17:52:47    161s] 
[12/04 17:52:47    161s] =============================================================================================
[12/04 17:52:47    161s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[12/04 17:52:47    161s] =============================================================================================
[12/04 17:52:47    161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:47    161s] ---------------------------------------------------------------------------------------------
[12/04 17:52:47    161s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  82.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:52:47    161s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:47    161s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:52:47    161s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:52:47    161s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:47    161s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:47    161s] [ MISC                   ]          0:00:00.2  (  13.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:52:47    161s] ---------------------------------------------------------------------------------------------
[12/04 17:52:47    161s]  DrvOpt #5 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:52:47    161s] ---------------------------------------------------------------------------------------------
[12/04 17:52:47    161s] 
[12/04 17:52:47    161s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/04 17:52:47    161s] End: GigaOpt high fanout net optimization
[12/04 17:52:47    161s] Begin: GigaOpt DRV Optimization
[12/04 17:52:47    161s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:52:47    161s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:02:41.9/0:09:34.8 (0.3), mem = 2686.4M
[12/04 17:52:47    161s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:47    161s] Info: 87 io nets excluded
[12/04 17:52:47    161s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:47    161s] Processing average sequential pin duty cycle 
[12/04 17:52:47    161s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.24
[12/04 17:52:47    161s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176495, 0.00176495
[12/04 17:52:47    161s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:47    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=2686.4M
[12/04 17:52:47    161s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:52:47    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:2686.4M
[12/04 17:52:47    161s] z: 2, totalTracks: 1
[12/04 17:52:47    161s] z: 4, totalTracks: 1
[12/04 17:52:47    161s] z: 6, totalTracks: 1
[12/04 17:52:47    161s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:47    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2686.4M
[12/04 17:52:47    161s] OPERPROF:     Starting CMU at level 3, MEM:2686.4M
[12/04 17:52:47    161s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2686.4M
[12/04 17:52:47    161s] 
[12/04 17:52:47    161s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:47    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2686.4M
[12/04 17:52:47    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2686.4M
[12/04 17:52:47    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2686.4M
[12/04 17:52:47    161s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2686.4MB).
[12/04 17:52:47    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2686.4M
[12/04 17:52:47    161s] TotalInstCnt at PhyDesignMc Initialization: 1,533
[12/04 17:52:47    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=2686.4M
[12/04 17:52:47    161s] ### Creating RouteCongInterface, started
[12/04 17:52:47    161s] 
[12/04 17:52:47    161s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:52:47    161s] 
[12/04 17:52:47    161s] #optDebug: {0, 1.000}
[12/04 17:52:47    161s] ### Creating RouteCongInterface, finished
[12/04 17:52:47    161s] {MG  {5 0 47.1 0.880153} }
[12/04 17:52:47    162s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2705.4M
[12/04 17:52:47    162s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2705.4M
[12/04 17:52:47    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:52:47    162s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:52:47    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:52:47    162s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:52:47    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:52:47    162s] Info: violation cost 15.714027 (cap = 0.717558, tran = 14.996471, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:52:47    162s] |     4|   153|    -0.43|     6|     6|    -0.08|     0|     0|     0|     0|    -1.42|  -272.32|       0|       0|       0|  5.00%|          |         |
[12/04 17:52:48    162s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:52:48    162s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.42|  -215.59|       0|       0|       6|  5.00%| 0:00:01.0|  2746.7M|
[12/04 17:52:48    162s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:52:48    162s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.42|  -215.59|       0|       0|       0|  5.00%| 0:00:00.0|  2746.7M|
[12/04 17:52:48    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:52:48    162s] Bottom Preferred Layer:
[12/04 17:52:48    162s]     None
[12/04 17:52:48    162s] Via Pillar Rule:
[12/04 17:52:48    162s]     None
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2746.7M) ***
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] Total-nets :: 1635, Stn-nets :: 109, ratio :: 6.66667 %
[12/04 17:52:48    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2727.6M
[12/04 17:52:48    162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2686.6M
[12/04 17:52:48    162s] TotalInstCnt at PhyDesignMc Destruction: 1,533
[12/04 17:52:48    162s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176718, 0.00176718
[12/04 17:52:48    162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.24
[12/04 17:52:48    162s] *** DrvOpt #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:42.4/0:09:35.3 (0.3), mem = 2686.6M
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] =============================================================================================
[12/04 17:52:48    162s]  Step TAT Report for DrvOpt #6                                                  20.15-s105_1
[12/04 17:52:48    162s] =============================================================================================
[12/04 17:52:48    162s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:48    162s] ---------------------------------------------------------------------------------------------
[12/04 17:52:48    162s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:48    162s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:48    162s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:48    162s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:48    162s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:48    162s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:52:48    162s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:48    162s] [ OptEval                ]      2   0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:52:48    162s] [ OptCommit              ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:48    162s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.1    1.2
[12/04 17:52:48    162s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:52:48    162s] [ IncrDelayCalc          ]     11   0:00:00.1  (  19.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:52:48    162s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:48    162s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:48    162s] [ MISC                   ]          0:00:00.3  (  49.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:48    162s] ---------------------------------------------------------------------------------------------
[12/04 17:52:48    162s]  DrvOpt #6 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:52:48    162s] ---------------------------------------------------------------------------------------------
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] End: GigaOpt DRV Optimization
[12/04 17:52:48    162s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:52:48    162s] Leakage Power Opt: resetting the buf/inv selection
[12/04 17:52:48    162s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:52:48    162s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1878.2M, totSessionCpu=0:02:42 **
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] Active setup views:
[12/04 17:52:48    162s]  av_func_mode_max
[12/04 17:52:48    162s]   Dominating endpoints: 0
[12/04 17:52:48    162s]   Dominating TNS: -0.000
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] Leakage Power Opt: re-selecting buf/inv list 
[12/04 17:52:48    162s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:48    162s] optDesignOneStep: Power Flow
[12/04 17:52:48    162s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:48    162s] Deleting Lib Analyzer.
[12/04 17:52:48    162s] Begin: GigaOpt Global Optimization
[12/04 17:52:48    162s] *info: use new DP (enabled)
[12/04 17:52:48    162s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[12/04 17:52:48    162s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:48    162s] Info: 87 io nets excluded
[12/04 17:52:48    162s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:48    162s] *** GlobalOpt #3 [begin] : totSession cpu/real = 0:02:42.5/0:09:35.4 (0.3), mem = 2686.6M
[12/04 17:52:48    162s] Processing average sequential pin duty cycle 
[12/04 17:52:48    162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.25
[12/04 17:52:48    162s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00176718, 0.00176718
[12/04 17:52:48    162s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:48    162s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=2686.6M
[12/04 17:52:48    162s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:52:48    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:2686.6M
[12/04 17:52:48    162s] z: 2, totalTracks: 1
[12/04 17:52:48    162s] z: 4, totalTracks: 1
[12/04 17:52:48    162s] z: 6, totalTracks: 1
[12/04 17:52:48    162s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:48    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2686.6M
[12/04 17:52:48    162s] OPERPROF:     Starting CMU at level 3, MEM:2686.6M
[12/04 17:52:48    162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2686.6M
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:48    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2686.6M
[12/04 17:52:48    162s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2686.6M
[12/04 17:52:48    162s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2686.6M
[12/04 17:52:48    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2686.6MB).
[12/04 17:52:48    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.018, MEM:2686.6M
[12/04 17:52:48    162s] TotalInstCnt at PhyDesignMc Initialization: 1,533
[12/04 17:52:48    162s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=2686.6M
[12/04 17:52:48    162s] ### Creating RouteCongInterface, started
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] Creating Lib Analyzer ...
[12/04 17:52:48    162s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:52:48    162s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:52:48    162s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:52:48    162s] 
[12/04 17:52:48    162s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:49    163s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:44 mem=2686.6M
[12/04 17:52:49    163s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:44 mem=2686.6M
[12/04 17:52:49    163s] Creating Lib Analyzer, finished. 
[12/04 17:52:49    163s] 
[12/04 17:52:49    163s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:52:49    163s] 
[12/04 17:52:49    163s] #optDebug: {0, 1.000}
[12/04 17:52:49    163s] ### Creating RouteCongInterface, finished
[12/04 17:52:49    163s] {MG  {5 0 47.1 0.880153} }
[12/04 17:52:49    164s] *info: 87 io nets excluded
[12/04 17:52:49    164s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:49    164s] *info: 2 clock nets excluded
[12/04 17:52:49    164s] *info: 3 no-driver nets excluded.
[12/04 17:52:49    164s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2705.7M
[12/04 17:52:49    164s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2705.7M
[12/04 17:52:50    164s] ** GigaOpt Global Opt WNS Slack -1.422  TNS Slack -215.594 
[12/04 17:52:50    164s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:50    164s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:52:50    164s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:50    164s] |  -1.422|-215.594|    5.00%|   0:00:00.0| 2705.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:52:50    164s] |  -1.190|-132.735|    5.05%|   0:00:00.0| 2752.4M|av_func_mode_max|  default| tetris[9]                           |
[12/04 17:52:50    164s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00179313, 0.00179313
[12/04 17:52:51    165s] |  -1.133| -90.392|    5.14%|   0:00:01.0| 2754.4M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:52:51    165s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00184896, 0.00184896
[12/04 17:52:51    165s] |  -1.133| -90.392|    5.14%|   0:00:00.0| 2754.4M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:52:51    165s] |  -0.987| -75.572|    5.17%|   0:00:00.0| 2754.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:51    165s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00187958, 0.00187958
[12/04 17:52:52    166s] |  -0.987| -75.099|    5.18%|   0:00:01.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    166s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00188038, 0.00188038
[12/04 17:52:52    166s] |  -0.987| -75.099|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    166s] |  -0.987| -75.099|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    166s] |  -0.987| -74.740|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    166s] (I,S,L,T): av_func_mode_max: NA, NA, 0.0018813, 0.0018813
[12/04 17:52:52    166s] |  -0.987| -74.740|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    166s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00188135, 0.00188135
[12/04 17:52:52    166s] |  -0.987| -74.740|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    166s] |  -0.987| -74.740|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    166s] |  -0.987| -74.739|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    166s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00188165, 0.00188165
[12/04 17:52:52    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    167s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00188178, 0.00188178
[12/04 17:52:52    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:52    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:53    167s] |  -0.987| -74.526|    5.18%|   0:00:01.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:53    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:53    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:53    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:53    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2756.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:53    167s] |  -0.987| -74.526|    5.18%|   0:00:00.0| 2757.4M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:52:53    167s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:52:53    167s] 
[12/04 17:52:53    167s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2757.4M) ***
[12/04 17:52:53    167s] 
[12/04 17:52:53    167s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2757.4M) ***
[12/04 17:52:53    167s] Bottom Preferred Layer:
[12/04 17:52:53    167s]     None
[12/04 17:52:53    167s] Via Pillar Rule:
[12/04 17:52:53    167s]     None
[12/04 17:52:53    167s] ** GigaOpt Global Opt End WNS Slack -0.987  TNS Slack -74.526 
[12/04 17:52:53    167s] Total-nets :: 1663, Stn-nets :: 116, ratio :: 6.97535 %
[12/04 17:52:53    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2738.3M
[12/04 17:52:53    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.009, MEM:2695.3M
[12/04 17:52:53    167s] TotalInstCnt at PhyDesignMc Destruction: 1,561
[12/04 17:52:53    167s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00188178, 0.00188178
[12/04 17:52:53    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.25
[12/04 17:52:53    167s] *** GlobalOpt #3 [finish] : cpu/real = 0:00:05.2/0:00:05.1 (1.0), totSession cpu/real = 0:02:47.6/0:09:40.5 (0.3), mem = 2695.3M
[12/04 17:52:53    167s] 
[12/04 17:52:53    167s] =============================================================================================
[12/04 17:52:53    167s]  Step TAT Report for GlobalOpt #3                                               20.15-s105_1
[12/04 17:52:53    167s] =============================================================================================
[12/04 17:52:53    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:53    167s] ---------------------------------------------------------------------------------------------
[12/04 17:52:53    167s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:53    167s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  25.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:52:53    167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:53    167s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:52:53    167s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:52:53    167s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:53    167s] [ TransformInit          ]      1   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:53    167s] [ OptSingleIteration     ]     25   0:00:00.0  (   0.6 % )     0:00:03.2 /  0:00:03.2    1.0
[12/04 17:52:53    167s] [ OptGetWeight           ]     25   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:52:53    167s] [ OptEval                ]     25   0:00:01.5  (  29.9 % )     0:00:01.5 /  0:00:01.6    1.0
[12/04 17:52:53    167s] [ OptCommit              ]     25   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:52:53    167s] [ IncrTimingUpdate       ]      8   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:52:53    167s] [ PostCommitDelayUpdate  ]     25   0:00:00.1  (   1.2 % )     0:00:00.5 /  0:00:00.4    1.0
[12/04 17:52:53    167s] [ IncrDelayCalc          ]     69   0:00:00.4  (   7.9 % )     0:00:00.4 /  0:00:00.3    0.9
[12/04 17:52:53    167s] [ SetupOptGetWorkingSet  ]     25   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 17:52:53    167s] [ SetupOptGetActiveNode  ]     25   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:52:53    167s] [ SetupOptSlackGraph     ]     25   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:53    167s] [ MISC                   ]          0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:53    167s] ---------------------------------------------------------------------------------------------
[12/04 17:52:53    167s]  GlobalOpt #3 TOTAL                 0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.2    1.0
[12/04 17:52:53    167s] ---------------------------------------------------------------------------------------------
[12/04 17:52:53    167s] 
[12/04 17:52:53    167s] End: GigaOpt Global Optimization
[12/04 17:52:53    167s] Leakage Power Opt: resetting the buf/inv selection
[12/04 17:52:53    167s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:52:53    167s] *** Timing NOT met, worst failing slack is -0.987
[12/04 17:52:53    167s] *** Check timing (0:00:00.0)
[12/04 17:52:53    167s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:53    167s] optDesignOneStep: Power Flow
[12/04 17:52:53    167s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:52:53    167s] Deleting Lib Analyzer.
[12/04 17:52:53    167s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 17:52:53    167s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:53    167s] Info: 87 io nets excluded
[12/04 17:52:53    167s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:53    167s] ### Creating LA Mngr. totSessionCpu=0:02:48 mem=2695.3M
[12/04 17:52:53    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:48 mem=2695.3M
[12/04 17:52:53    167s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:52:53    167s] Processing average sequential pin duty cycle 
[12/04 17:52:53    167s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:52:53    167s] ### Creating PhyDesignMc. totSessionCpu=0:02:48 mem=2714.4M
[12/04 17:52:53    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:2714.4M
[12/04 17:52:53    167s] z: 2, totalTracks: 1
[12/04 17:52:53    167s] z: 4, totalTracks: 1
[12/04 17:52:53    167s] z: 6, totalTracks: 1
[12/04 17:52:53    167s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:52:53    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2714.4M
[12/04 17:52:53    167s] OPERPROF:     Starting CMU at level 3, MEM:2714.4M
[12/04 17:52:53    167s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2714.4M
[12/04 17:52:53    167s] 
[12/04 17:52:53    167s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:52:53    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2714.4M
[12/04 17:52:53    167s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2714.4M
[12/04 17:52:53    167s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2714.4M
[12/04 17:52:53    167s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2714.4MB).
[12/04 17:52:53    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2714.4M
[12/04 17:52:53    167s] TotalInstCnt at PhyDesignMc Initialization: 1,561
[12/04 17:52:53    167s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:48 mem=2714.4M
[12/04 17:52:53    167s] Begin: Area Reclaim Optimization
[12/04 17:52:53    167s] *** AreaOpt #6 [begin] : totSession cpu/real = 0:02:47.6/0:09:40.6 (0.3), mem = 2714.4M
[12/04 17:52:53    167s] 
[12/04 17:52:53    167s] Creating Lib Analyzer ...
[12/04 17:52:53    167s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:52:53    167s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:52:53    167s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:52:53    167s] 
[12/04 17:52:53    167s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:52:54    168s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:49 mem=2716.4M
[12/04 17:52:54    168s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:49 mem=2716.4M
[12/04 17:52:54    168s] Creating Lib Analyzer, finished. 
[12/04 17:52:54    168s] Processing average sequential pin duty cycle 
[12/04 17:52:54    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.26
[12/04 17:52:54    168s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00188178, 0.00188178
[12/04 17:52:54    168s] ### Creating RouteCongInterface, started
[12/04 17:52:54    169s] 
[12/04 17:52:54    169s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:52:54    169s] 
[12/04 17:52:54    169s] #optDebug: {0, 1.000}
[12/04 17:52:54    169s] ### Creating RouteCongInterface, finished
[12/04 17:52:55    169s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2716.4M
[12/04 17:52:55    169s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2716.4M
[12/04 17:52:55    169s] Reclaim Optimization WNS Slack -0.987  TNS Slack -74.526 Density 5.18
[12/04 17:52:55    169s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:55    169s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:52:55    169s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:55    169s] |    5.18%|        -|  -0.987| -74.526|   0:00:00.0| 2716.4M|
[12/04 17:52:55    169s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:52:55    169s] Info: 87 io nets excluded
[12/04 17:52:55    169s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:52:55    169s] |    5.18%|        1|  -0.987| -74.526|   0:00:00.0| 2754.5M|
[12/04 17:52:55    169s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:52:55    169s] |    5.18%|        0|  -0.987| -74.526|   0:00:00.0| 2754.5M|
[12/04 17:52:55    169s] |    5.17%|        4|  -0.987| -74.526|   0:00:00.0| 2754.5M|
[12/04 17:52:55    169s] |    5.16%|       25|  -0.987| -74.501|   0:00:00.0| 2754.5M|
[12/04 17:52:55    169s] |    5.16%|        2|  -0.987| -74.501|   0:00:00.0| 2754.5M|
[12/04 17:52:55    170s] |    5.16%|        0|  -0.987| -74.501|   0:00:00.0| 2754.5M|
[12/04 17:52:55    170s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:52:55    170s] |    5.16%|        0|  -0.987| -74.501|   0:00:00.0| 2754.5M|
[12/04 17:52:55    170s] +---------+---------+--------+--------+------------+--------+
[12/04 17:52:55    170s] Reclaim Optimization End WNS Slack -0.987  TNS Slack -74.501 Density 5.16
[12/04 17:52:55    170s] 
[12/04 17:52:55    170s] ** Summary: Restruct = 1 Buffer Deletion = 2 Declone = 2 Resize = 24 **
[12/04 17:52:55    170s] --------------------------------------------------------------
[12/04 17:52:55    170s] |                                   | Total     | Sequential |
[12/04 17:52:55    170s] --------------------------------------------------------------
[12/04 17:52:55    170s] | Num insts resized                 |      24  |       0    |
[12/04 17:52:55    170s] | Num insts undone                  |       3  |       0    |
[12/04 17:52:55    170s] | Num insts Downsized               |      24  |       0    |
[12/04 17:52:55    170s] | Num insts Samesized               |       0  |       0    |
[12/04 17:52:55    170s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:52:55    170s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 17:52:55    170s] --------------------------------------------------------------
[12/04 17:52:55    170s] Bottom Preferred Layer:
[12/04 17:52:55    170s]     None
[12/04 17:52:55    170s] Via Pillar Rule:
[12/04 17:52:55    170s]     None
[12/04 17:52:55    170s] End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
[12/04 17:52:55    170s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00186959, 0.00186959
[12/04 17:52:55    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.26
[12/04 17:52:55    170s] *** AreaOpt #6 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:50.0/0:09:43.0 (0.3), mem = 2754.5M
[12/04 17:52:55    170s] 
[12/04 17:52:55    170s] =============================================================================================
[12/04 17:52:55    170s]  Step TAT Report for AreaOpt #6                                                 20.15-s105_1
[12/04 17:52:55    170s] =============================================================================================
[12/04 17:52:55    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:52:55    170s] ---------------------------------------------------------------------------------------------
[12/04 17:52:55    170s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:55    170s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  55.8 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:52:55    170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:55    170s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:52:55    170s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:55    170s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 17:52:55    170s] [ OptGetWeight           ]    158   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:55    170s] [ OptEval                ]    158   0:00:00.4  (  15.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:52:55    170s] [ OptCommit              ]    158   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:52:55    170s] [ IncrTimingUpdate       ]     19   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:52:55    170s] [ PostCommitDelayUpdate  ]    160   0:00:00.0  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:52:55    170s] [ IncrDelayCalc          ]     80   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:52:55    170s] [ MISC                   ]          0:00:00.3  (  11.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:52:55    170s] ---------------------------------------------------------------------------------------------
[12/04 17:52:55    170s]  AreaOpt #6 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[12/04 17:52:55    170s] ---------------------------------------------------------------------------------------------
[12/04 17:52:55    170s] 
[12/04 17:52:55    170s] Executing incremental physical updates
[12/04 17:52:55    170s] Executing incremental physical updates
[12/04 17:52:55    170s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2735.4M
[12/04 17:52:55    170s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2695.4M
[12/04 17:52:55    170s] TotalInstCnt at PhyDesignMc Destruction: 1,555
[12/04 17:52:55    170s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2695.45M, totSessionCpu=0:02:50).
[12/04 17:52:55    170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2695.4M
[12/04 17:52:55    170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:2695.4M
[12/04 17:52:55    170s] *** IncrReplace #3 [begin] : totSession cpu/real = 0:02:50.1/0:09:43.0 (0.3), mem = 2695.4M
[12/04 17:52:55    170s] 
[12/04 17:52:55    170s] *** Start incrementalPlace ***
[12/04 17:52:55    170s] User Input Parameters:
[12/04 17:52:55    170s] - Congestion Driven    : On
[12/04 17:52:55    170s] - Timing Driven        : On
[12/04 17:52:55    170s] - Area-Violation Based : On
[12/04 17:52:55    170s] - Start Rollback Level : -5
[12/04 17:52:55    170s] - Legalized            : On
[12/04 17:52:55    170s] - Window Based         : Off
[12/04 17:52:55    170s] - eDen incr mode       : Off
[12/04 17:52:55    170s] - Small incr mode      : Off
[12/04 17:52:55    170s] 
[12/04 17:52:55    170s] no activity file in design. spp won't run.
[12/04 17:52:55    170s] 
[12/04 17:52:55    170s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:52:55    170s] Deleting Lib Analyzer.
[12/04 17:52:55    170s] 
[12/04 17:52:55    170s] TimeStamp Deleting Cell Server End ...
[12/04 17:52:55    170s] Effort level <high> specified for reg2reg path_group
[12/04 17:52:56    170s] No Views given, use default active views for adaptive view pruning
[12/04 17:52:56    170s] SKP will enable view:
[12/04 17:52:56    170s]   av_func_mode_max
[12/04 17:52:56    170s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2695.4M
[12/04 17:52:56    170s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.017, MEM:2695.4M
[12/04 17:52:56    170s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2695.4M
[12/04 17:52:56    170s] Starting Early Global Route congestion estimation: mem = 2695.4M
[12/04 17:52:56    170s] (I)       Started Import and model ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Create place DB ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Import place data ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read instances and placement ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read nets ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Create route DB ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       == Non-default Options ==
[12/04 17:52:56    170s] (I)       Maximum routing layer                              : 6
[12/04 17:52:56    170s] (I)       Number of threads                                  : 1
[12/04 17:52:56    170s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:52:56    170s] (I)       Method to set GCell size                           : row
[12/04 17:52:56    170s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:52:56    170s] (I)       Started Import route data (1T) ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       ============== Pin Summary ==============
[12/04 17:52:56    170s] (I)       +-------+--------+---------+------------+
[12/04 17:52:56    170s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:52:56    170s] (I)       +-------+--------+---------+------------+
[12/04 17:52:56    170s] (I)       |     1 |   5830 |  100.00 |        Pin |
[12/04 17:52:56    170s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:52:56    170s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:52:56    170s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:52:56    170s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:52:56    170s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:52:56    170s] (I)       +-------+--------+---------+------------+
[12/04 17:52:56    170s] (I)       Use row-based GCell size
[12/04 17:52:56    170s] (I)       Use row-based GCell align
[12/04 17:52:56    170s] (I)       GCell unit size   : 5040
[12/04 17:52:56    170s] (I)       GCell multiplier  : 1
[12/04 17:52:56    170s] (I)       GCell row height  : 5040
[12/04 17:52:56    170s] (I)       Actual row height : 5040
[12/04 17:52:56    170s] (I)       GCell align ref   : 640460 641200
[12/04 17:52:56    170s] [NR-eGR] Track table information for default rule: 
[12/04 17:52:56    170s] [NR-eGR] metal1 has no routable track
[12/04 17:52:56    170s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:52:56    170s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:52:56    170s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:52:56    170s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:52:56    170s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:52:56    170s] (I)       =================== Default via ====================
[12/04 17:52:56    170s] (I)       +---+------------------+---------------------------+
[12/04 17:52:56    170s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:52:56    170s] (I)       +---+------------------+---------------------------+
[12/04 17:52:56    170s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:52:56    170s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:52:56    170s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:52:56    170s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:52:56    170s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:52:56    170s] (I)       +---+------------------+---------------------------+
[12/04 17:52:56    170s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read routing blockages ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read instance blockages ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read PG blockages ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] [NR-eGR] Read 19944 PG shapes
[12/04 17:52:56    170s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read boundary cut boxes ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:52:56    170s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:52:56    170s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:52:56    170s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:52:56    170s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:52:56    170s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read blackboxes ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:52:56    170s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read prerouted ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:52:56    170s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read unlegalized nets ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read nets ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] [NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
[12/04 17:52:56    170s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Set up via pillars ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       early_global_route_priority property id does not exist.
[12/04 17:52:56    170s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Model blockages into capacity
[12/04 17:52:56    170s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:52:56    170s] (I)       Started Initialize 3D capacity ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:52:56    170s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:52:56    170s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:52:56    170s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:52:56    170s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:52:56    170s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       -- layer congestion ratio --
[12/04 17:52:56    170s] (I)       Layer 1 : 0.100000
[12/04 17:52:56    170s] (I)       Layer 2 : 0.700000
[12/04 17:52:56    170s] (I)       Layer 3 : 0.700000
[12/04 17:52:56    170s] (I)       Layer 4 : 0.700000
[12/04 17:52:56    170s] (I)       Layer 5 : 0.700000
[12/04 17:52:56    170s] (I)       Layer 6 : 0.700000
[12/04 17:52:56    170s] (I)       ----------------------------
[12/04 17:52:56    170s] (I)       Number of ignored nets                =      0
[12/04 17:52:56    170s] (I)       Number of connected nets              =      0
[12/04 17:52:56    170s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:52:56    170s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:52:56    170s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:52:56    170s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:52:56    170s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:52:56    170s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:52:56    170s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:52:56    170s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:52:56    170s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:52:56    170s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Read aux data ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Others data preparation ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:52:56    170s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Started Create route kernel ( Curr Mem: 2695.45 MB )
[12/04 17:52:56    170s] (I)       Ndr track 0 does not exist
[12/04 17:52:56    170s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:52:56    170s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:52:56    170s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:52:56    170s] (I)       Site width          :   620  (dbu)
[12/04 17:52:56    170s] (I)       Row height          :  5040  (dbu)
[12/04 17:52:56    170s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:52:56    170s] (I)       GCell width         :  5040  (dbu)
[12/04 17:52:56    170s] (I)       GCell height        :  5040  (dbu)
[12/04 17:52:56    170s] (I)       Grid                :   435   435     6
[12/04 17:52:56    170s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:52:56    170s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:52:56    170s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:52:56    170s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:52:56    170s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:52:56    170s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:52:56    170s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:52:56    170s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:52:56    170s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:52:56    170s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:52:56    170s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:52:56    170s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:52:56    170s] (I)       --------------------------------------------------------
[12/04 17:52:56    170s] 
[12/04 17:52:56    170s] [NR-eGR] ============ Routing rule table ============
[12/04 17:52:56    170s] [NR-eGR] Rule id: 0  Nets: 1570 
[12/04 17:52:56    170s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:52:56    170s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:52:56    170s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:52:56    170s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:52:56    170s] [NR-eGR] ========================================
[12/04 17:52:56    170s] [NR-eGR] 
[12/04 17:52:56    170s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:52:56    170s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:52:56    170s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:52:56    170s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:52:56    170s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:52:56    170s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:52:56    170s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Reset routing kernel
[12/04 17:52:56    170s] (I)       Started Global Routing ( Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Started Initialization ( Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       totalPins=5656  totalGlobalPin=5324 (94.13%)
[12/04 17:52:56    170s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Started Net group 1 ( Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Started Generate topology ( Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:52:56    170s] [NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 6]
[12/04 17:52:56    170s] (I)       
[12/04 17:52:56    170s] (I)       ============  Phase 1a Route ============
[12/04 17:52:56    170s] (I)       Started Phase 1a ( Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Started Pattern routing (1T) ( Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:52:56    170s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Usage: 32945 = (16142 H, 16803 V) = (0.78% H, 0.80% V) = (8.136e+04um H, 8.469e+04um V)
[12/04 17:52:56    170s] (I)       Started Add via demand to 2D ( Curr Mem: 2703.04 MB )
[12/04 17:52:56    170s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       
[12/04 17:52:56    170s] (I)       ============  Phase 1b Route ============
[12/04 17:52:56    170s] (I)       Started Phase 1b ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Usage: 32945 = (16142 H, 16803 V) = (0.78% H, 0.80% V) = (8.136e+04um H, 8.469e+04um V)
[12/04 17:52:56    170s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.660428e+05um
[12/04 17:52:56    170s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:52:56    170s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:52:56    170s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       
[12/04 17:52:56    170s] (I)       ============  Phase 1c Route ============
[12/04 17:52:56    170s] (I)       Started Phase 1c ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Two level routing ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Level2 Grid: 87 x 87
[12/04 17:52:56    170s] (I)       Started Two Level Routing ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Usage: 32949 = (16142 H, 16807 V) = (0.78% H, 0.80% V) = (8.136e+04um H, 8.471e+04um V)
[12/04 17:52:56    170s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       
[12/04 17:52:56    170s] (I)       ============  Phase 1d Route ============
[12/04 17:52:56    170s] (I)       Started Phase 1d ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Detoured routing ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Usage: 32949 = (16142 H, 16807 V) = (0.78% H, 0.80% V) = (8.136e+04um H, 8.471e+04um V)
[12/04 17:52:56    170s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       
[12/04 17:52:56    170s] (I)       ============  Phase 1e Route ============
[12/04 17:52:56    170s] (I)       Started Phase 1e ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Route legalization ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Usage: 32949 = (16142 H, 16807 V) = (0.78% H, 0.80% V) = (8.136e+04um H, 8.471e+04um V)
[12/04 17:52:56    170s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.660630e+05um
[12/04 17:52:56    170s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       
[12/04 17:52:56    170s] (I)       ============  Phase 1l Route ============
[12/04 17:52:56    170s] (I)       Started Phase 1l ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Layer assignment (1T) ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Clean cong LA ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:52:56    170s] (I)       Layer  2:     697718     14013         3      799311      735368    (52.08%) 
[12/04 17:52:56    170s] (I)       Layer  3:     770395     14309         4      889875      809235    (52.37%) 
[12/04 17:52:56    170s] (I)       Layer  4:    1118589      5292         0      395778     1138901    (25.79%) 
[12/04 17:52:56    170s] (I)       Layer  5:    1290488      2220         0      398826     1300284    (23.47%) 
[12/04 17:52:56    170s] (I)       Layer  6:     290423        67         0       91492      292177    (23.85%) 
[12/04 17:52:56    170s] (I)       Total:       4167613     35901         7     2575282     4275965    (37.59%) 
[12/04 17:52:56    170s] (I)       
[12/04 17:52:56    170s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:52:56    170s] [NR-eGR]                        OverCon            
[12/04 17:52:56    170s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:52:56    170s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:52:56    170s] [NR-eGR] ----------------------------------------------
[12/04 17:52:56    170s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:56    170s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:52:56    170s] [NR-eGR]  metal3  (3)         4( 0.00%)   ( 0.00%) 
[12/04 17:52:56    170s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:56    170s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:56    170s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:52:56    170s] [NR-eGR] ----------------------------------------------
[12/04 17:52:56    170s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/04 17:52:56    170s] [NR-eGR] 
[12/04 17:52:56    170s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Started Export 3D cong map ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:52:56    170s] (I)       Started Export 2D cong map ( Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:52:56    170s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:52:56    170s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2705.93 MB )
[12/04 17:52:56    170s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2705.9M
[12/04 17:52:56    170s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.150, REAL:0.155, MEM:2705.9M
[12/04 17:52:56    170s] OPERPROF: Starting HotSpotCal at level 1, MEM:2705.9M
[12/04 17:52:56    170s] [hotspot] +------------+---------------+---------------+
[12/04 17:52:56    170s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:52:56    170s] [hotspot] +------------+---------------+---------------+
[12/04 17:52:56    170s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:52:56    170s] [hotspot] +------------+---------------+---------------+
[12/04 17:52:56    170s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:52:56    170s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:52:56    170s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2705.9M
[12/04 17:52:56    170s] 
[12/04 17:52:56    170s] === incrementalPlace Internal Loop 1 ===
[12/04 17:52:56    170s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:52:56    170s] OPERPROF: Starting IPInitSPData at level 1, MEM:2705.9M
[12/04 17:52:56    170s] z: 2, totalTracks: 1
[12/04 17:52:56    170s] z: 4, totalTracks: 1
[12/04 17:52:56    170s] z: 6, totalTracks: 1
[12/04 17:52:56    170s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:52:56    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2705.9M
[12/04 17:52:56    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2705.9M
[12/04 17:52:56    170s] OPERPROF:   Starting post-place ADS at level 2, MEM:2705.9M
[12/04 17:52:56    170s] ADSU 0.052 -> 0.052. site 205985.100 -> 205985.100. GS 40.320
[12/04 17:52:56    170s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.008, MEM:2705.9M
[12/04 17:52:56    170s] OPERPROF:   Starting spMPad at level 2, MEM:2696.9M
[12/04 17:52:56    170s] OPERPROF:     Starting spContextMPad at level 3, MEM:2696.9M
[12/04 17:52:56    170s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2696.9M
[12/04 17:52:56    170s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2696.9M
[12/04 17:52:56    170s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2696.9M
[12/04 17:52:56    170s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2696.9M
[12/04 17:52:56    170s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2696.9M
[12/04 17:52:56    170s] no activity file in design. spp won't run.
[12/04 17:52:56    170s] [spp] 0
[12/04 17:52:56    170s] [adp] 0:1:1:3
[12/04 17:52:56    170s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2696.9M
[12/04 17:52:56    170s] SP #FI/SF FL/PI 0/0 1555/0
[12/04 17:52:56    170s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.050, REAL:0.042, MEM:2696.9M
[12/04 17:52:56    170s] PP off. flexM 0
[12/04 17:52:56    170s] OPERPROF: Starting CDPad at level 1, MEM:2696.9M
[12/04 17:52:56    170s] 3DP is on.
[12/04 17:52:56    170s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 17:52:56    170s] design sh 0.021.
[12/04 17:52:56    170s] design sh 0.021.
[12/04 17:52:56    170s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:52:56    170s] design sh 0.020.
[12/04 17:52:56    170s] CDPadU 0.079 -> 0.060. R=0.052, N=1555, GS=5.040
[12/04 17:52:56    170s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.103, MEM:2696.9M
[12/04 17:52:56    170s] OPERPROF: Starting InitSKP at level 1, MEM:2696.9M
[12/04 17:52:56    170s] no activity file in design. spp won't run.
[12/04 17:52:56    170s] no activity file in design. spp won't run.
[12/04 17:52:56    170s] 
[12/04 17:52:56    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:52:56    170s] TLC MultiMap info (StdDelay):
[12/04 17:52:56    170s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:52:56    170s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:52:56    170s]  Setting StdDelay to: 53.6ps
[12/04 17:52:56    170s] 
[12/04 17:52:56    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:52:56    170s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 17:52:56    170s] OPERPROF: Finished InitSKP at level 1, CPU:0.160, REAL:0.161, MEM:2698.9M
[12/04 17:52:56    170s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 17:52:56    170s] no activity file in design. spp won't run.
[12/04 17:52:56    170s] 
[12/04 17:52:56    170s] AB Est...
[12/04 17:52:56    170s] OPERPROF: Starting npPlace at level 1, MEM:2698.9M
[12/04 17:52:56    170s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.030, MEM:2705.2M
[12/04 17:52:56    170s] Iteration  4: Skipped, with CDP Off
[12/04 17:52:56    170s] 
[12/04 17:52:56    170s] AB Est...
[12/04 17:52:56    170s] OPERPROF: Starting npPlace at level 1, MEM:2705.2M
[12/04 17:52:56    170s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.027, MEM:2705.2M
[12/04 17:52:56    170s] Iteration  5: Skipped, with CDP Off
[12/04 17:52:56    170s] 
[12/04 17:52:56    170s] AB Est...
[12/04 17:52:56    170s] OPERPROF: Starting npPlace at level 1, MEM:2705.2M
[12/04 17:52:56    170s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.028, MEM:2705.2M
[12/04 17:52:56    170s] Iteration  6: Skipped, with CDP Off
[12/04 17:52:56    170s] OPERPROF: Starting npPlace at level 1, MEM:2705.2M
[12/04 17:52:56    170s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:52:56    170s] No instances found in the vector
[12/04 17:52:56    170s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2705.2M, DRC: 0)
[12/04 17:52:56    170s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:52:56    171s] Iteration  7: Total net bbox = 1.543e+05 (7.69e+04 7.74e+04)
[12/04 17:52:56    171s]               Est.  stn bbox = 1.708e+05 (8.43e+04 8.64e+04)
[12/04 17:52:56    171s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2691.7M
[12/04 17:52:56    171s] OPERPROF: Finished npPlace at level 1, CPU:0.330, REAL:0.326, MEM:2691.7M
[12/04 17:52:56    171s] no activity file in design. spp won't run.
[12/04 17:52:56    171s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 17:52:56    171s] no activity file in design. spp won't run.
[12/04 17:52:56    171s] OPERPROF: Starting npPlace at level 1, MEM:2691.7M
[12/04 17:52:56    171s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:52:56    171s] No instances found in the vector
[12/04 17:52:56    171s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2691.7M, DRC: 0)
[12/04 17:52:56    171s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:52:57    171s] Iteration  8: Total net bbox = 1.516e+05 (7.55e+04 7.61e+04)
[12/04 17:52:57    171s]               Est.  stn bbox = 1.678e+05 (8.28e+04 8.50e+04)
[12/04 17:52:57    171s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2691.7M
[12/04 17:52:57    171s] OPERPROF: Finished npPlace at level 1, CPU:0.300, REAL:0.307, MEM:2691.7M
[12/04 17:52:57    171s] no activity file in design. spp won't run.
[12/04 17:52:57    171s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 17:52:57    171s] no activity file in design. spp won't run.
[12/04 17:52:57    171s] OPERPROF: Starting npPlace at level 1, MEM:2691.7M
[12/04 17:52:57    171s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:52:57    171s] No instances found in the vector
[12/04 17:52:57    171s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2691.7M, DRC: 0)
[12/04 17:52:57    171s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:52:57    172s] Iteration  9: Total net bbox = 1.515e+05 (7.54e+04 7.62e+04)
[12/04 17:52:57    172s]               Est.  stn bbox = 1.676e+05 (8.26e+04 8.49e+04)
[12/04 17:52:57    172s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2691.7M
[12/04 17:52:57    172s] OPERPROF: Finished npPlace at level 1, CPU:0.640, REAL:0.635, MEM:2691.7M
[12/04 17:52:57    172s] no activity file in design. spp won't run.
[12/04 17:52:57    172s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 17:52:57    172s] no activity file in design. spp won't run.
[12/04 17:52:57    172s] OPERPROF: Starting npPlace at level 1, MEM:2691.7M
[12/04 17:52:57    172s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 17:52:57    172s] No instances found in the vector
[12/04 17:52:57    172s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2691.7M, DRC: 0)
[12/04 17:52:57    172s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:52:57    172s] Starting Early Global Route supply map. mem = 2691.7M
[12/04 17:52:58    172s] Finished Early Global Route supply map. mem = 2703.6M
[12/04 17:53:02    176s] Iteration 10: Total net bbox = 1.545e+05 (7.69e+04 7.75e+04)
[12/04 17:53:02    176s]               Est.  stn bbox = 1.707e+05 (8.43e+04 8.64e+04)
[12/04 17:53:02    176s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 2719.7M
[12/04 17:53:02    176s] OPERPROF: Finished npPlace at level 1, CPU:4.410, REAL:4.414, MEM:2719.7M
[12/04 17:53:02    176s] no activity file in design. spp won't run.
[12/04 17:53:02    176s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 17:53:02    176s] no activity file in design. spp won't run.
[12/04 17:53:02    176s] OPERPROF: Starting npPlace at level 1, MEM:2719.7M
[12/04 17:53:02    176s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 17:53:02    176s] No instances found in the vector
[12/04 17:53:02    176s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2719.7M, DRC: 0)
[12/04 17:53:02    176s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:53:03    177s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.004, MEM:2698.7M
[12/04 17:53:03    177s] Iteration 11: Total net bbox = 1.556e+05 (7.75e+04 7.81e+04)
[12/04 17:53:03    177s]               Est.  stn bbox = 1.720e+05 (8.49e+04 8.71e+04)
[12/04 17:53:03    177s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 2698.7M
[12/04 17:53:03    177s] OPERPROF: Finished npPlace at level 1, CPU:1.330, REAL:1.328, MEM:2698.7M
[12/04 17:53:03    177s] Move report: Timing Driven Placement moves 1555 insts, mean move: 8.34 um, max move: 52.27 um 
[12/04 17:53:03    177s] 	Max move on inst (CORE/tetris_reg_37_): (978.98, 641.20) --> (981.34, 691.12)
[12/04 17:53:03    177s] no activity file in design. spp won't run.
[12/04 17:53:03    177s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2698.7M
[12/04 17:53:03    177s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:53:03    177s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.006, MEM:2698.7M
[12/04 17:53:03    177s] 
[12/04 17:53:03    177s] Finished Incremental Placement (cpu=0:00:07.5, real=0:00:07.0, mem=2698.7M)
[12/04 17:53:03    177s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:53:03    177s] Type 'man IMPSP-9025' for more detail.
[12/04 17:53:03    177s] CongRepair sets shifter mode to gplace
[12/04 17:53:03    177s] TDRefine: refinePlace mode is spiral
[12/04 17:53:03    177s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2698.7M
[12/04 17:53:03    177s] z: 2, totalTracks: 1
[12/04 17:53:03    177s] z: 4, totalTracks: 1
[12/04 17:53:03    177s] z: 6, totalTracks: 1
[12/04 17:53:03    177s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:53:03    177s] All LLGs are deleted
[12/04 17:53:03    177s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2698.7M
[12/04 17:53:03    177s] Core basic site is core_5040
[12/04 17:53:03    177s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.002, MEM:2698.7M
[12/04 17:53:03    177s] Fast DP-INIT is on for default
[12/04 17:53:03    177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:53:03    177s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.010, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:         Starting CMU at level 5, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2698.7M
[12/04 17:53:03    177s] 
[12/04 17:53:03    177s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:03    177s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.012, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2698.7M
[12/04 17:53:03    177s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2698.7MB).
[12/04 17:53:03    177s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.015, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.015, MEM:2698.7M
[12/04 17:53:03    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.12
[12/04 17:53:03    177s] OPERPROF:   Starting RefinePlace at level 2, MEM:2698.7M
[12/04 17:53:03    177s] *** Starting refinePlace (0:02:58 mem=2698.7M) ***
[12/04 17:53:03    177s] Total net bbox length = 1.565e+05 (7.804e+04 7.841e+04) (ext = 9.533e+04)
[12/04 17:53:03    177s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:03    177s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2698.7M
[12/04 17:53:03    177s] Starting refinePlace ...
[12/04 17:53:03    177s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:53:03    177s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:53:03    177s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:53:03    177s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2698.7MB) @(0:02:58 - 0:02:58).
[12/04 17:53:03    177s] Move report: preRPlace moves 1555 insts, mean move: 1.36 um, max move: 6.86 um 
[12/04 17:53:03    177s] 	Max move on inst (CORE/U1760): (984.47, 1108.19) --> (984.56, 1114.96)
[12/04 17:53:03    177s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 17:53:03    177s] 	Violation at original loc: Placement Blockage Violation
[12/04 17:53:03    177s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:53:03    177s] Placement tweakage begins.
[12/04 17:53:03    177s] wire length = 1.700e+05
[12/04 17:53:03    177s] wire length = 1.670e+05
[12/04 17:53:03    177s] Placement tweakage ends.
[12/04 17:53:03    177s] Move report: tweak moves 313 insts, mean move: 6.31 um, max move: 45.88 um 
[12/04 17:53:03    177s] 	Max move on inst (FE_OFC163_C_tetris_48): (1174.90, 1029.28) --> (1220.78, 1029.28)
[12/04 17:53:03    177s] 
[12/04 17:53:03    177s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:53:03    177s] Move report: legalization moves 5 insts, mean move: 3.22 um, max move: 6.82 um spiral
[12/04 17:53:03    177s] 	Max move on inst (FE_OFC209_C_tetris_24): (1202.18, 1175.44) --> (1209.00, 1175.44)
[12/04 17:53:03    177s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2698.7MB) @(0:02:58 - 0:02:58).
[12/04 17:53:03    177s] Move report: Detail placement moves 1555 insts, mean move: 2.59 um, max move: 46.02 um 
[12/04 17:53:03    177s] 	Max move on inst (FE_OFC163_C_tetris_48): (1175.09, 1029.61) --> (1220.78, 1029.28)
[12/04 17:53:03    177s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2698.7MB
[12/04 17:53:03    177s] Statistics of distance of Instance movement in refine placement:
[12/04 17:53:03    177s]   maximum (X+Y) =        46.02 um
[12/04 17:53:03    177s]   inst (FE_OFC163_C_tetris_48) with max move: (1175.09, 1029.61) -> (1220.78, 1029.28)
[12/04 17:53:03    177s]   mean    (X+Y) =         2.59 um
[12/04 17:53:03    177s] Summary Report:
[12/04 17:53:03    177s] Instances move: 1555 (out of 1555 movable)
[12/04 17:53:03    177s] Instances flipped: 0
[12/04 17:53:03    177s] Mean displacement: 2.59 um
[12/04 17:53:03    177s] Max displacement: 46.02 um (Instance: FE_OFC163_C_tetris_48) (1175.09, 1029.61) -> (1220.78, 1029.28)
[12/04 17:53:03    177s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: BUF3
[12/04 17:53:03    177s] Total instances moved : 1555
[12/04 17:53:03    177s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.090, REAL:0.088, MEM:2698.7M
[12/04 17:53:03    177s] Total net bbox length = 1.542e+05 (7.549e+04 7.867e+04) (ext = 9.494e+04)
[12/04 17:53:03    177s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2698.7MB
[12/04 17:53:03    177s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2698.7MB) @(0:02:58 - 0:02:58).
[12/04 17:53:03    177s] *** Finished refinePlace (0:02:58 mem=2698.7M) ***
[12/04 17:53:03    177s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.12
[12/04 17:53:03    177s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.090, REAL:0.092, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2698.7M
[12/04 17:53:03    177s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:2693.7M
[12/04 17:53:03    177s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.110, MEM:2693.7M
[12/04 17:53:03    177s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2693.7M
[12/04 17:53:03    177s] Starting Early Global Route congestion estimation: mem = 2693.7M
[12/04 17:53:03    177s] (I)       Started Import and model ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Create place DB ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Import place data ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read instances and placement ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read nets ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Create route DB ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       == Non-default Options ==
[12/04 17:53:03    177s] (I)       Maximum routing layer                              : 6
[12/04 17:53:03    177s] (I)       Number of threads                                  : 1
[12/04 17:53:03    177s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:53:03    177s] (I)       Method to set GCell size                           : row
[12/04 17:53:03    177s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:53:03    177s] (I)       Started Import route data (1T) ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       ============== Pin Summary ==============
[12/04 17:53:03    177s] (I)       +-------+--------+---------+------------+
[12/04 17:53:03    177s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:53:03    177s] (I)       +-------+--------+---------+------------+
[12/04 17:53:03    177s] (I)       |     1 |   5830 |  100.00 |        Pin |
[12/04 17:53:03    177s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:53:03    177s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:53:03    177s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:53:03    177s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:53:03    177s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:53:03    177s] (I)       +-------+--------+---------+------------+
[12/04 17:53:03    177s] (I)       Use row-based GCell size
[12/04 17:53:03    177s] (I)       Use row-based GCell align
[12/04 17:53:03    177s] (I)       GCell unit size   : 5040
[12/04 17:53:03    177s] (I)       GCell multiplier  : 1
[12/04 17:53:03    177s] (I)       GCell row height  : 5040
[12/04 17:53:03    177s] (I)       Actual row height : 5040
[12/04 17:53:03    177s] (I)       GCell align ref   : 640460 641200
[12/04 17:53:03    177s] [NR-eGR] Track table information for default rule: 
[12/04 17:53:03    177s] [NR-eGR] metal1 has no routable track
[12/04 17:53:03    177s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:53:03    177s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:53:03    177s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:53:03    177s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:53:03    177s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:53:03    177s] (I)       =================== Default via ====================
[12/04 17:53:03    177s] (I)       +---+------------------+---------------------------+
[12/04 17:53:03    177s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:53:03    177s] (I)       +---+------------------+---------------------------+
[12/04 17:53:03    177s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:53:03    177s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:53:03    177s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:53:03    177s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:53:03    177s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:53:03    177s] (I)       +---+------------------+---------------------------+
[12/04 17:53:03    177s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read routing blockages ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read instance blockages ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read PG blockages ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] [NR-eGR] Read 19944 PG shapes
[12/04 17:53:03    177s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read boundary cut boxes ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:53:03    177s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:53:03    177s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:53:03    177s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:53:03    177s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:53:03    177s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read blackboxes ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:53:03    177s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read prerouted ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:53:03    177s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read unlegalized nets ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read nets ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] [NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
[12/04 17:53:03    177s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Set up via pillars ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       early_global_route_priority property id does not exist.
[12/04 17:53:03    177s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Model blockages into capacity
[12/04 17:53:03    177s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:53:03    177s] (I)       Started Initialize 3D capacity ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:53:03    177s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:53:03    177s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:53:03    177s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:53:03    177s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:53:03    177s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       -- layer congestion ratio --
[12/04 17:53:03    177s] (I)       Layer 1 : 0.100000
[12/04 17:53:03    177s] (I)       Layer 2 : 0.700000
[12/04 17:53:03    177s] (I)       Layer 3 : 0.700000
[12/04 17:53:03    177s] (I)       Layer 4 : 0.700000
[12/04 17:53:03    177s] (I)       Layer 5 : 0.700000
[12/04 17:53:03    177s] (I)       Layer 6 : 0.700000
[12/04 17:53:03    177s] (I)       ----------------------------
[12/04 17:53:03    177s] (I)       Number of ignored nets                =      0
[12/04 17:53:03    177s] (I)       Number of connected nets              =      0
[12/04 17:53:03    177s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:53:03    177s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:53:03    177s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:53:03    177s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:53:03    177s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:53:03    177s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:53:03    177s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:53:03    177s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:53:03    177s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:53:03    177s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Read aux data ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Others data preparation ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:53:03    177s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Started Create route kernel ( Curr Mem: 2693.71 MB )
[12/04 17:53:03    177s] (I)       Ndr track 0 does not exist
[12/04 17:53:03    177s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:53:03    177s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:53:03    177s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:53:03    177s] (I)       Site width          :   620  (dbu)
[12/04 17:53:03    177s] (I)       Row height          :  5040  (dbu)
[12/04 17:53:03    177s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:53:03    177s] (I)       GCell width         :  5040  (dbu)
[12/04 17:53:03    177s] (I)       GCell height        :  5040  (dbu)
[12/04 17:53:03    177s] (I)       Grid                :   435   435     6
[12/04 17:53:03    177s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:53:03    177s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:53:03    177s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:53:03    177s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:53:03    177s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:53:03    177s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:53:03    177s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:53:03    177s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:53:03    177s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:53:03    177s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:53:03    177s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:53:03    177s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:53:03    177s] (I)       --------------------------------------------------------
[12/04 17:53:03    177s] 
[12/04 17:53:03    177s] [NR-eGR] ============ Routing rule table ============
[12/04 17:53:03    177s] [NR-eGR] Rule id: 0  Nets: 1570 
[12/04 17:53:03    177s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:53:03    177s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:53:03    177s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:53:03    177s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:53:03    177s] [NR-eGR] ========================================
[12/04 17:53:03    177s] [NR-eGR] 
[12/04 17:53:03    177s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:53:03    177s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:53:03    177s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:53:03    177s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:53:03    177s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:53:03    177s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:53:03    177s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       Reset routing kernel
[12/04 17:53:03    177s] (I)       Started Global Routing ( Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       Started Initialization ( Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       totalPins=5656  totalGlobalPin=5394 (95.37%)
[12/04 17:53:03    177s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       Started Net group 1 ( Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       Started Generate topology ( Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:53:03    177s] [NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 6]
[12/04 17:53:03    177s] (I)       
[12/04 17:53:03    177s] (I)       ============  Phase 1a Route ============
[12/04 17:53:03    177s] (I)       Started Phase 1a ( Curr Mem: 2701.30 MB )
[12/04 17:53:03    177s] (I)       Started Pattern routing (1T) ( Curr Mem: 2701.30 MB )
[12/04 17:53:03    178s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2701.30 MB )
[12/04 17:53:03    178s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2701.30 MB )
[12/04 17:53:03    178s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:53:03    178s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2701.30 MB )
[12/04 17:53:03    178s] (I)       Usage: 32539 = (15904 H, 16635 V) = (0.77% H, 0.79% V) = (8.016e+04um H, 8.384e+04um V)
[12/04 17:53:03    178s] (I)       Started Add via demand to 2D ( Curr Mem: 2701.30 MB )
[12/04 17:53:03    178s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       
[12/04 17:53:03    178s] (I)       ============  Phase 1b Route ============
[12/04 17:53:03    178s] (I)       Started Phase 1b ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Usage: 32539 = (15904 H, 16635 V) = (0.77% H, 0.79% V) = (8.016e+04um H, 8.384e+04um V)
[12/04 17:53:03    178s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.639966e+05um
[12/04 17:53:03    178s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:53:03    178s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:53:03    178s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       
[12/04 17:53:03    178s] (I)       ============  Phase 1c Route ============
[12/04 17:53:03    178s] (I)       Started Phase 1c ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Two level routing ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Level2 Grid: 87 x 87
[12/04 17:53:03    178s] (I)       Started Two Level Routing ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Usage: 32543 = (15904 H, 16639 V) = (0.77% H, 0.79% V) = (8.016e+04um H, 8.386e+04um V)
[12/04 17:53:03    178s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       
[12/04 17:53:03    178s] (I)       ============  Phase 1d Route ============
[12/04 17:53:03    178s] (I)       Started Phase 1d ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Detoured routing ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Usage: 32543 = (15904 H, 16639 V) = (0.77% H, 0.79% V) = (8.016e+04um H, 8.386e+04um V)
[12/04 17:53:03    178s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       
[12/04 17:53:03    178s] (I)       ============  Phase 1e Route ============
[12/04 17:53:03    178s] (I)       Started Phase 1e ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Route legalization ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Usage: 32543 = (15904 H, 16639 V) = (0.77% H, 0.79% V) = (8.016e+04um H, 8.386e+04um V)
[12/04 17:53:03    178s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.640167e+05um
[12/04 17:53:03    178s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       
[12/04 17:53:03    178s] (I)       ============  Phase 1l Route ============
[12/04 17:53:03    178s] (I)       Started Phase 1l ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Layer assignment (1T) ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Clean cong LA ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:53:03    178s] (I)       Layer  2:     697718     13888         3      799311      735368    (52.08%) 
[12/04 17:53:03    178s] (I)       Layer  3:     770395     14128         4      889875      809235    (52.37%) 
[12/04 17:53:03    178s] (I)       Layer  4:    1118589      5194         0      395778     1138901    (25.79%) 
[12/04 17:53:03    178s] (I)       Layer  5:    1290488      2164         0      398826     1300284    (23.47%) 
[12/04 17:53:03    178s] (I)       Layer  6:     290423        69         0       91492      292177    (23.85%) 
[12/04 17:53:03    178s] (I)       Total:       4167613     35443         7     2575282     4275965    (37.59%) 
[12/04 17:53:03    178s] (I)       
[12/04 17:53:03    178s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:53:03    178s] [NR-eGR]                        OverCon            
[12/04 17:53:03    178s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:53:03    178s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:53:03    178s] [NR-eGR] ----------------------------------------------
[12/04 17:53:03    178s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:03    178s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:53:03    178s] [NR-eGR]  metal3  (3)         4( 0.00%)   ( 0.00%) 
[12/04 17:53:03    178s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:03    178s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:03    178s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:03    178s] [NR-eGR] ----------------------------------------------
[12/04 17:53:03    178s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/04 17:53:03    178s] [NR-eGR] 
[12/04 17:53:03    178s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Export 3D cong map ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:53:03    178s] (I)       Started Export 2D cong map ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:53:03    178s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:53:03    178s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2704.2M
[12/04 17:53:03    178s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.170, REAL:0.159, MEM:2704.2M
[12/04 17:53:03    178s] OPERPROF: Starting HotSpotCal at level 1, MEM:2704.2M
[12/04 17:53:03    178s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:03    178s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:53:03    178s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:03    178s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:53:03    178s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:03    178s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:53:03    178s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:53:03    178s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2704.2M
[12/04 17:53:03    178s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2704.2M
[12/04 17:53:03    178s] Starting Early Global Route wiring: mem = 2704.2M
[12/04 17:53:03    178s] (I)       ============= Track Assignment ============
[12/04 17:53:03    178s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Track Assignment (1T) ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:53:03    178s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Run Multi-thread track assignment
[12/04 17:53:03    178s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] (I)       Started Export ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] [NR-eGR] Started Export DB wires ( Curr Mem: 2704.19 MB )
[12/04 17:53:03    178s] [NR-eGR] Started Export all nets ( Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] [NR-eGR] Started Set wire vias ( Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:53:04    178s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5656
[12/04 17:53:04    178s] [NR-eGR] metal2  (2V) length: 5.994075e+04um, number of vias: 7929
[12/04 17:53:04    178s] [NR-eGR] metal3  (3H) length: 7.032564e+04um, number of vias: 924
[12/04 17:53:04    178s] [NR-eGR] metal4  (4V) length: 2.577154e+04um, number of vias: 235
[12/04 17:53:04    178s] [NR-eGR] metal5  (5H) length: 1.087337e+04um, number of vias: 13
[12/04 17:53:04    178s] [NR-eGR] metal6  (6V) length: 3.477600e+02um, number of vias: 0
[12/04 17:53:04    178s] [NR-eGR] Total length: 1.672591e+05um, number of vias: 14757
[12/04 17:53:04    178s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:53:04    178s] [NR-eGR] Total eGR-routed clock nets wire length: 4.566230e+03um 
[12/04 17:53:04    178s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:53:04    178s] (I)       Started Update net boxes ( Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] (I)       Started Update timing ( Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] (I)       Started Postprocess design ( Curr Mem: 2704.19 MB )
[12/04 17:53:04    178s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2698.19 MB )
[12/04 17:53:04    178s] Early Global Route wiring runtime: 0.08 seconds, mem = 2698.2M
[12/04 17:53:04    178s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.077, MEM:2698.2M
[12/04 17:53:04    178s] 0 delay mode for cte disabled.
[12/04 17:53:04    178s] SKP cleared!
[12/04 17:53:04    178s] 
[12/04 17:53:04    178s] *** Finished incrementalPlace (cpu=0:00:08.1, real=0:00:09.0)***
[12/04 17:53:04    178s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2698.2M
[12/04 17:53:04    178s] All LLGs are deleted
[12/04 17:53:04    178s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2698.2M
[12/04 17:53:04    178s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2698.2M
[12/04 17:53:04    178s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2694.2M
[12/04 17:53:04    178s] Start to check current routing status for nets...
[12/04 17:53:04    178s] All nets are already routed correctly.
[12/04 17:53:04    178s] End to check current routing status for nets (mem=2694.2M)
[12/04 17:53:04    178s] 
[12/04 17:53:04    178s] Creating Lib Analyzer ...
[12/04 17:53:04    178s] 
[12/04 17:53:04    178s] Trim Metal Layers:
[12/04 17:53:04    178s] LayerId::1 widthSet size::4
[12/04 17:53:04    178s] LayerId::2 widthSet size::4
[12/04 17:53:04    178s] LayerId::3 widthSet size::4
[12/04 17:53:04    178s] LayerId::4 widthSet size::4
[12/04 17:53:04    178s] LayerId::5 widthSet size::4
[12/04 17:53:04    178s] LayerId::6 widthSet size::2
[12/04 17:53:04    178s] Updating RC grid for preRoute extraction ...
[12/04 17:53:04    178s] eee: pegSigSF::1.070000
[12/04 17:53:04    178s] Initializing multi-corner capacitance tables ... 
[12/04 17:53:04    178s] Initializing multi-corner resistance tables ...
[12/04 17:53:04    178s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:53:04    178s] eee: l::2 avDens::0.052067 usedTrk::5275.654167 availTrk::101324.454788 sigTrk::5275.654167
[12/04 17:53:04    178s] eee: l::3 avDens::0.049012 usedTrk::5530.275790 availTrk::112834.566189 sigTrk::5530.275790
[12/04 17:53:04    178s] eee: l::4 avDens::0.023256 usedTrk::762.349208 availTrk::32781.349911 sigTrk::762.349208
[12/04 17:53:04    178s] eee: l::5 avDens::0.015754 usedTrk::224.741073 availTrk::14266.090146 sigTrk::224.741073
[12/04 17:53:04    178s] eee: l::6 avDens::0.043570 usedTrk::21.250794 availTrk::487.741935 sigTrk::21.250794
[12/04 17:53:04    178s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:04    178s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.246264 ; uaWl: 1.000000 ; uaWlH: 0.221170 ; aWlH: 0.000000 ; Pmax: 0.836800 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:53:04    178s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:53:04    178s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:53:04    178s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:53:04    178s] 
[12/04 17:53:04    178s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:05    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:00 mem=2700.2M
[12/04 17:53:05    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:00 mem=2700.2M
[12/04 17:53:05    179s] Creating Lib Analyzer, finished. 
[12/04 17:53:05    179s] Extraction called for design 'CHIP' of instances=1679 and nets=1662 using extraction engine 'preRoute' .
[12/04 17:53:05    179s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:53:05    179s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:53:05    179s] PreRoute RC Extraction called for design CHIP.
[12/04 17:53:05    179s] RC Extraction called in multi-corner(1) mode.
[12/04 17:53:05    179s] RCMode: PreRoute
[12/04 17:53:05    179s]       RC Corner Indexes            0   
[12/04 17:53:05    179s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:53:05    179s] Resistance Scaling Factor    : 1.00000 
[12/04 17:53:05    179s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:53:05    179s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:53:05    179s] Shrink Factor                : 1.00000
[12/04 17:53:05    179s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:53:05    179s] Using capacitance table file ...
[12/04 17:53:05    179s] 
[12/04 17:53:05    179s] Trim Metal Layers:
[12/04 17:53:05    179s] LayerId::1 widthSet size::4
[12/04 17:53:05    179s] LayerId::2 widthSet size::4
[12/04 17:53:05    179s] LayerId::3 widthSet size::4
[12/04 17:53:05    179s] LayerId::4 widthSet size::4
[12/04 17:53:05    179s] LayerId::5 widthSet size::4
[12/04 17:53:05    179s] LayerId::6 widthSet size::2
[12/04 17:53:05    179s] Updating RC grid for preRoute extraction ...
[12/04 17:53:05    179s] eee: pegSigSF::1.070000
[12/04 17:53:05    179s] Initializing multi-corner capacitance tables ... 
[12/04 17:53:05    179s] Initializing multi-corner resistance tables ...
[12/04 17:53:05    179s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:53:05    179s] eee: l::2 avDens::0.052067 usedTrk::5275.654167 availTrk::101324.454788 sigTrk::5275.654167
[12/04 17:53:05    179s] eee: l::3 avDens::0.049012 usedTrk::5530.275790 availTrk::112834.566189 sigTrk::5530.275790
[12/04 17:53:05    179s] eee: l::4 avDens::0.023256 usedTrk::762.349208 availTrk::32781.349911 sigTrk::762.349208
[12/04 17:53:05    179s] eee: l::5 avDens::0.015754 usedTrk::224.741073 availTrk::14266.090146 sigTrk::224.741073
[12/04 17:53:05    179s] eee: l::6 avDens::0.043570 usedTrk::21.250794 availTrk::487.741935 sigTrk::21.250794
[12/04 17:53:05    179s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:05    179s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.246264 ; uaWl: 1.000000 ; uaWlH: 0.221170 ; aWlH: 0.000000 ; Pmax: 0.836800 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:53:05    179s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2700.207M)
[12/04 17:53:05    179s] Compute RC Scale Done ...
[12/04 17:53:05    179s] **optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1856.9M, totSessionCpu=0:03:00 **
[12/04 17:53:05    179s] #################################################################################
[12/04 17:53:05    179s] # Design Stage: PreRoute
[12/04 17:53:05    179s] # Design Name: CHIP
[12/04 17:53:05    179s] # Design Mode: 90nm
[12/04 17:53:05    179s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:53:05    179s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:53:05    179s] # Signoff Settings: SI Off 
[12/04 17:53:05    179s] #################################################################################
[12/04 17:53:05    179s] Calculate delays in Single mode...
[12/04 17:53:05    179s] Topological Sorting (REAL = 0:00:00.0, MEM = 2707.7M, InitMEM = 2707.7M)
[12/04 17:53:05    179s] Start delay calculation (fullDC) (1 T). (MEM=2707.75)
[12/04 17:53:05    179s] End AAE Lib Interpolated Model. (MEM=2707.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:53:05    180s] Total number of fetched objects 1673
[12/04 17:53:05    180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:53:05    180s] End delay calculation. (MEM=2724.17 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:53:05    180s] End delay calculation (fullDC). (MEM=2724.17 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:53:05    180s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2724.2M) ***
[12/04 17:53:05    180s] *** IncrReplace #3 [finish] : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:03:00.1/0:09:53.0 (0.3), mem = 2724.2M
[12/04 17:53:05    180s] 
[12/04 17:53:05    180s] =============================================================================================
[12/04 17:53:05    180s]  Step TAT Report for IncrReplace #3                                             20.15-s105_1
[12/04 17:53:05    180s] =============================================================================================
[12/04 17:53:05    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:05    180s] ---------------------------------------------------------------------------------------------
[12/04 17:53:05    180s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 17:53:05    180s] [ FullDelayCalc          ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:05    180s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:05    180s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  13.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:53:05    180s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:05    180s] [ MISC                   ]          0:00:08.3  (  82.8 % )     0:00:08.3 /  0:00:08.3    1.0
[12/04 17:53:05    180s] ---------------------------------------------------------------------------------------------
[12/04 17:53:05    180s]  IncrReplace #3 TOTAL               0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:10.0    1.0
[12/04 17:53:05    180s] ---------------------------------------------------------------------------------------------
[12/04 17:53:05    180s] 
[12/04 17:53:05    180s] skipped the cell partition in DRV
[12/04 17:53:05    180s] *** Timing NOT met, worst failing slack is -1.025
[12/04 17:53:05    180s] *** Check timing (0:00:00.0)
[12/04 17:53:05    180s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:53:05    180s] optDesignOneStep: Power Flow
[12/04 17:53:05    180s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:53:05    180s] Deleting Lib Analyzer.
[12/04 17:53:06    180s] Begin: GigaOpt Optimization in TNS mode
[12/04 17:53:06    180s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/04 17:53:06    180s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:06    180s] Info: 87 io nets excluded
[12/04 17:53:06    180s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:53:06    180s] *** TnsOpt #7 [begin] : totSession cpu/real = 0:03:00.2/0:09:53.2 (0.3), mem = 2740.2M
[12/04 17:53:06    180s] Processing average sequential pin duty cycle 
[12/04 17:53:06    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.27
[12/04 17:53:06    180s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00186959, 0.00186959
[12/04 17:53:06    180s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:53:06    180s] ### Creating PhyDesignMc. totSessionCpu=0:03:00 mem=2740.2M
[12/04 17:53:06    180s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:53:06    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:2740.2M
[12/04 17:53:06    180s] z: 2, totalTracks: 1
[12/04 17:53:06    180s] z: 4, totalTracks: 1
[12/04 17:53:06    180s] z: 6, totalTracks: 1
[12/04 17:53:06    180s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:53:06    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2740.2M
[12/04 17:53:06    180s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2740.2M
[12/04 17:53:06    180s] Core basic site is core_5040
[12/04 17:53:06    180s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2740.2M
[12/04 17:53:06    180s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2740.2M
[12/04 17:53:06    180s] Fast DP-INIT is on for default
[12/04 17:53:06    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:53:06    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:2740.2M
[12/04 17:53:06    180s] OPERPROF:     Starting CMU at level 3, MEM:2740.2M
[12/04 17:53:06    180s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2740.2M
[12/04 17:53:06    180s] 
[12/04 17:53:06    180s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:06    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2740.2M
[12/04 17:53:06    180s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2740.2M
[12/04 17:53:06    180s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2740.2M
[12/04 17:53:06    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2740.2MB).
[12/04 17:53:06    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2740.2M
[12/04 17:53:06    180s] TotalInstCnt at PhyDesignMc Initialization: 1,555
[12/04 17:53:06    180s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=2740.2M
[12/04 17:53:06    180s] ### Creating RouteCongInterface, started
[12/04 17:53:06    180s] 
[12/04 17:53:06    180s] Creating Lib Analyzer ...
[12/04 17:53:06    180s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:53:06    180s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:53:06    180s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:53:06    180s] 
[12/04 17:53:06    180s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:07    181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:02 mem=2740.2M
[12/04 17:53:07    181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:02 mem=2740.2M
[12/04 17:53:07    181s] Creating Lib Analyzer, finished. 
[12/04 17:53:07    181s] 
[12/04 17:53:07    181s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:53:07    181s] 
[12/04 17:53:07    181s] #optDebug: {0, 1.000}
[12/04 17:53:07    181s] ### Creating RouteCongInterface, finished
[12/04 17:53:07    181s] {MG  {5 0 47.1 0.880153} }
[12/04 17:53:07    181s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=2740.2M
[12/04 17:53:07    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:02 mem=2740.2M
[12/04 17:53:07    182s] *info: 87 io nets excluded
[12/04 17:53:07    182s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:07    182s] *info: 2 clock nets excluded
[12/04 17:53:07    182s] *info: 3 no-driver nets excluded.
[12/04 17:53:07    182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.9
[12/04 17:53:07    182s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:53:07    182s] ** GigaOpt Optimizer WNS Slack -1.025 TNS Slack -74.591 Density 5.16
[12/04 17:53:07    182s] Optimizer TNS Opt
[12/04 17:53:07    182s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.025|-72.298|
|reg2reg   |-0.609| -2.293|
|HEPG      |-0.609| -2.293|
|All Paths |-1.025|-74.591|
+----------+------+-------+

[12/04 17:53:07    182s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2775.3M
[12/04 17:53:07    182s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2775.3M
[12/04 17:53:08    182s] Active Path Group: reg2reg  
[12/04 17:53:08    182s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:08    182s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:53:08    182s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:08    182s] |  -0.609|   -1.025|  -2.293|  -74.591|    5.16%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:08    182s] |  -0.536|   -1.025|  -1.998|  -74.297|    5.16%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:08    182s] |  -0.472|   -1.025|  -1.744|  -74.042|    5.16%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:08    182s] |  -0.438|   -1.025|  -1.637|  -73.935|    5.16%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:08    183s] |  -0.400|   -1.025|  -1.569|  -73.867|    5.17%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_2_/D      |
[12/04 17:53:09    183s] |  -0.375|   -1.025|  -1.412|  -73.710|    5.17%|   0:00:01.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:09    183s] |  -0.372|   -1.025|  -1.406|  -73.704|    5.17%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:09    183s] |  -0.360|   -1.025|  -1.323|  -73.621|    5.17%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:09    183s] |  -0.344|   -1.025|  -1.244|  -73.542|    5.18%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:09    183s] |  -0.324|   -1.025|  -1.200|  -73.498|    5.19%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:10    184s] |  -0.324|   -1.025|  -1.173|  -73.471|    5.20%|   0:00:01.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:10    184s] |  -0.324|   -1.025|  -1.173|  -73.471|    5.20%|   0:00:00.0| 2775.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:53:10    184s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=2775.3M) ***
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=2775.3M) ***
[12/04 17:53:10    184s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.025|-72.299|
|reg2reg   |-0.324| -1.173|
|HEPG      |-0.324| -1.173|
|All Paths |-1.025|-73.471|
+----------+------+-------+

[12/04 17:53:10    184s] ** GigaOpt Optimizer WNS Slack -1.025 TNS Slack -73.471 Density 5.20
[12/04 17:53:10    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.7
[12/04 17:53:10    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.7
[12/04 17:53:10    184s] ** GigaOpt Optimizer WNS Slack -1.025 TNS Slack -73.471 Density 5.20
[12/04 17:53:10    184s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.025|-72.299|
|reg2reg   |-0.324| -1.173|
|HEPG      |-0.324| -1.173|
|All Paths |-1.025|-73.471|
+----------+------+-------+

[12/04 17:53:10    184s] Bottom Preferred Layer:
[12/04 17:53:10    184s]     None
[12/04 17:53:10    184s] Via Pillar Rule:
[12/04 17:53:10    184s]     None
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:03.0 mem=2775.3M) ***
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.9
[12/04 17:53:10    184s] Total-nets :: 1662, Stn-nets :: 153, ratio :: 9.20578 %
[12/04 17:53:10    184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2756.2M
[12/04 17:53:10    184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2708.2M
[12/04 17:53:10    184s] TotalInstCnt at PhyDesignMc Destruction: 1,560
[12/04 17:53:10    184s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00188299, 0.00188299
[12/04 17:53:10    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.27
[12/04 17:53:10    184s] *** TnsOpt #7 [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:03:04.3/0:09:57.2 (0.3), mem = 2708.2M
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] =============================================================================================
[12/04 17:53:10    184s]  Step TAT Report for TnsOpt #7                                                  20.15-s105_1
[12/04 17:53:10    184s] =============================================================================================
[12/04 17:53:10    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:10    184s] ---------------------------------------------------------------------------------------------
[12/04 17:53:10    184s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:10    184s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:10    184s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  38.3 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 17:53:10    184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:10    184s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:53:10    184s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:53:10    184s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:10    184s] [ TransformInit          ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:53:10    184s] [ OptimizationStep       ]      1   0:00:00.1  (   1.3 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:53:10    184s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.6 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:53:10    184s] [ OptGetWeight           ]     21   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:53:10    184s] [ OptEval                ]     21   0:00:01.6  (  40.8 % )     0:00:01.6 /  0:00:01.7    1.0
[12/04 17:53:10    184s] [ OptCommit              ]     21   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:10    184s] [ IncrTimingUpdate       ]     17   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 17:53:10    184s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:53:10    184s] [ IncrDelayCalc          ]     68   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:53:10    184s] [ SetupOptGetWorkingSet  ]     29   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.3
[12/04 17:53:10    184s] [ SetupOptGetActiveNode  ]     29   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:10    184s] [ SetupOptSlackGraph     ]     21   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    2.3
[12/04 17:53:10    184s] [ MISC                   ]          0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:53:10    184s] ---------------------------------------------------------------------------------------------
[12/04 17:53:10    184s]  TnsOpt #7 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[12/04 17:53:10    184s] ---------------------------------------------------------------------------------------------
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] End: GigaOpt Optimization in TNS mode
[12/04 17:53:10    184s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2708.2M
[12/04 17:53:10    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2708.2M
[12/04 17:53:10    184s] *** IncrReplace #4 [begin] : totSession cpu/real = 0:03:04.3/0:09:57.3 (0.3), mem = 2708.2M
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] *** Start incrementalPlace ***
[12/04 17:53:10    184s] User Input Parameters:
[12/04 17:53:10    184s] - Congestion Driven    : On
[12/04 17:53:10    184s] - Timing Driven        : On
[12/04 17:53:10    184s] - Area-Violation Based : On
[12/04 17:53:10    184s] - Start Rollback Level : -5
[12/04 17:53:10    184s] - Legalized            : On
[12/04 17:53:10    184s] - Window Based         : Off
[12/04 17:53:10    184s] - eDen incr mode       : Off
[12/04 17:53:10    184s] - Small incr mode      : Off
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] no activity file in design. spp won't run.
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:53:10    184s] Deleting Lib Analyzer.
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] TimeStamp Deleting Cell Server End ...
[12/04 17:53:10    184s] No Views given, use default active views for adaptive view pruning
[12/04 17:53:10    184s] SKP will enable view:
[12/04 17:53:10    184s]   av_func_mode_max
[12/04 17:53:10    184s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2708.2M
[12/04 17:53:10    184s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:2708.2M
[12/04 17:53:10    184s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2708.2M
[12/04 17:53:10    184s] Starting Early Global Route congestion estimation: mem = 2708.2M
[12/04 17:53:10    184s] (I)       Started Import and model ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Create place DB ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Import place data ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read instances and placement ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read nets ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Create route DB ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       == Non-default Options ==
[12/04 17:53:10    184s] (I)       Maximum routing layer                              : 6
[12/04 17:53:10    184s] (I)       Number of threads                                  : 1
[12/04 17:53:10    184s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:53:10    184s] (I)       Method to set GCell size                           : row
[12/04 17:53:10    184s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:53:10    184s] (I)       Started Import route data (1T) ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       ============== Pin Summary ==============
[12/04 17:53:10    184s] (I)       +-------+--------+---------+------------+
[12/04 17:53:10    184s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:53:10    184s] (I)       +-------+--------+---------+------------+
[12/04 17:53:10    184s] (I)       |     1 |   5843 |  100.00 |        Pin |
[12/04 17:53:10    184s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:53:10    184s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:53:10    184s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:53:10    184s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:53:10    184s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:53:10    184s] (I)       +-------+--------+---------+------------+
[12/04 17:53:10    184s] (I)       Use row-based GCell size
[12/04 17:53:10    184s] (I)       Use row-based GCell align
[12/04 17:53:10    184s] (I)       GCell unit size   : 5040
[12/04 17:53:10    184s] (I)       GCell multiplier  : 1
[12/04 17:53:10    184s] (I)       GCell row height  : 5040
[12/04 17:53:10    184s] (I)       Actual row height : 5040
[12/04 17:53:10    184s] (I)       GCell align ref   : 640460 641200
[12/04 17:53:10    184s] [NR-eGR] Track table information for default rule: 
[12/04 17:53:10    184s] [NR-eGR] metal1 has no routable track
[12/04 17:53:10    184s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:53:10    184s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:53:10    184s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:53:10    184s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:53:10    184s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:53:10    184s] (I)       =================== Default via ====================
[12/04 17:53:10    184s] (I)       +---+------------------+---------------------------+
[12/04 17:53:10    184s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:53:10    184s] (I)       +---+------------------+---------------------------+
[12/04 17:53:10    184s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:53:10    184s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:53:10    184s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:53:10    184s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:53:10    184s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:53:10    184s] (I)       +---+------------------+---------------------------+
[12/04 17:53:10    184s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read routing blockages ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read instance blockages ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read PG blockages ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] [NR-eGR] Read 19944 PG shapes
[12/04 17:53:10    184s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read boundary cut boxes ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:53:10    184s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:53:10    184s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:53:10    184s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:53:10    184s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:53:10    184s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read blackboxes ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:53:10    184s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read prerouted ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:53:10    184s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read unlegalized nets ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read nets ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] [NR-eGR] Read numTotalNets=1662  numIgnoredNets=0
[12/04 17:53:10    184s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Set up via pillars ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       early_global_route_priority property id does not exist.
[12/04 17:53:10    184s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Model blockages into capacity
[12/04 17:53:10    184s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:53:10    184s] (I)       Started Initialize 3D capacity ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:53:10    184s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:53:10    184s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:53:10    184s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:53:10    184s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:53:10    184s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       -- layer congestion ratio --
[12/04 17:53:10    184s] (I)       Layer 1 : 0.100000
[12/04 17:53:10    184s] (I)       Layer 2 : 0.700000
[12/04 17:53:10    184s] (I)       Layer 3 : 0.700000
[12/04 17:53:10    184s] (I)       Layer 4 : 0.700000
[12/04 17:53:10    184s] (I)       Layer 5 : 0.700000
[12/04 17:53:10    184s] (I)       Layer 6 : 0.700000
[12/04 17:53:10    184s] (I)       ----------------------------
[12/04 17:53:10    184s] (I)       Number of ignored nets                =      0
[12/04 17:53:10    184s] (I)       Number of connected nets              =      0
[12/04 17:53:10    184s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:53:10    184s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:53:10    184s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:53:10    184s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:53:10    184s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:53:10    184s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:53:10    184s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:53:10    184s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:53:10    184s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:53:10    184s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Read aux data ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Others data preparation ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:53:10    184s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Started Create route kernel ( Curr Mem: 2708.18 MB )
[12/04 17:53:10    184s] (I)       Ndr track 0 does not exist
[12/04 17:53:10    184s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:53:10    184s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:53:10    184s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:53:10    184s] (I)       Site width          :   620  (dbu)
[12/04 17:53:10    184s] (I)       Row height          :  5040  (dbu)
[12/04 17:53:10    184s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:53:10    184s] (I)       GCell width         :  5040  (dbu)
[12/04 17:53:10    184s] (I)       GCell height        :  5040  (dbu)
[12/04 17:53:10    184s] (I)       Grid                :   435   435     6
[12/04 17:53:10    184s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:53:10    184s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:53:10    184s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:53:10    184s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:53:10    184s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:53:10    184s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:53:10    184s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:53:10    184s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:53:10    184s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:53:10    184s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:53:10    184s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:53:10    184s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:53:10    184s] (I)       --------------------------------------------------------
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] [NR-eGR] ============ Routing rule table ============
[12/04 17:53:10    184s] [NR-eGR] Rule id: 0  Nets: 1575 
[12/04 17:53:10    184s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:53:10    184s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:53:10    184s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:53:10    184s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:53:10    184s] [NR-eGR] ========================================
[12/04 17:53:10    184s] [NR-eGR] 
[12/04 17:53:10    184s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:53:10    184s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:53:10    184s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:53:10    184s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:53:10    184s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:53:10    184s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:53:10    184s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Reset routing kernel
[12/04 17:53:10    184s] (I)       Started Global Routing ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Initialization ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       totalPins=5669  totalGlobalPin=5398 (95.22%)
[12/04 17:53:10    184s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Net group 1 ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Generate topology ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:53:10    184s] [NR-eGR] Layer group 1: route 1575 net(s) in layer range [2, 6]
[12/04 17:53:10    184s] (I)       
[12/04 17:53:10    184s] (I)       ============  Phase 1a Route ============
[12/04 17:53:10    184s] (I)       Started Phase 1a ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Pattern routing (1T) ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:53:10    184s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Usage: 32551 = (15915 H, 16636 V) = (0.77% H, 0.79% V) = (8.021e+04um H, 8.385e+04um V)
[12/04 17:53:10    184s] (I)       Started Add via demand to 2D ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       
[12/04 17:53:10    184s] (I)       ============  Phase 1b Route ============
[12/04 17:53:10    184s] (I)       Started Phase 1b ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Usage: 32551 = (15915 H, 16636 V) = (0.77% H, 0.79% V) = (8.021e+04um H, 8.385e+04um V)
[12/04 17:53:10    184s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.640570e+05um
[12/04 17:53:10    184s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:53:10    184s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:53:10    184s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       
[12/04 17:53:10    184s] (I)       ============  Phase 1c Route ============
[12/04 17:53:10    184s] (I)       Started Phase 1c ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Two level routing ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Level2 Grid: 87 x 87
[12/04 17:53:10    184s] (I)       Started Two Level Routing ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Usage: 32555 = (15915 H, 16640 V) = (0.77% H, 0.79% V) = (8.021e+04um H, 8.387e+04um V)
[12/04 17:53:10    184s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       
[12/04 17:53:10    184s] (I)       ============  Phase 1d Route ============
[12/04 17:53:10    184s] (I)       Started Phase 1d ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Detoured routing ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Usage: 32555 = (15915 H, 16640 V) = (0.77% H, 0.79% V) = (8.021e+04um H, 8.387e+04um V)
[12/04 17:53:10    184s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       
[12/04 17:53:10    184s] (I)       ============  Phase 1e Route ============
[12/04 17:53:10    184s] (I)       Started Phase 1e ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Route legalization ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Usage: 32555 = (15915 H, 16640 V) = (0.77% H, 0.79% V) = (8.021e+04um H, 8.387e+04um V)
[12/04 17:53:10    184s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.640772e+05um
[12/04 17:53:10    184s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       
[12/04 17:53:10    184s] (I)       ============  Phase 1l Route ============
[12/04 17:53:10    184s] (I)       Started Phase 1l ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Layer assignment (1T) ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Clean cong LA ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:53:10    184s] (I)       Layer  2:     697718     13862         6      799311      735368    (52.08%) 
[12/04 17:53:10    184s] (I)       Layer  3:     770395     14151         4      889875      809235    (52.37%) 
[12/04 17:53:10    184s] (I)       Layer  4:    1118589      5212         0      395778     1138901    (25.79%) 
[12/04 17:53:10    184s] (I)       Layer  5:    1290488      2157         0      398826     1300284    (23.47%) 
[12/04 17:53:10    184s] (I)       Layer  6:     290423        90         0       91492      292177    (23.85%) 
[12/04 17:53:10    184s] (I)       Total:       4167613     35472        10     2575282     4275965    (37.59%) 
[12/04 17:53:10    184s] (I)       
[12/04 17:53:10    184s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:53:10    184s] [NR-eGR]                        OverCon           OverCon            
[12/04 17:53:10    184s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/04 17:53:10    184s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/04 17:53:10    184s] [NR-eGR] ---------------------------------------------------------------
[12/04 17:53:10    184s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:10    184s] [NR-eGR]  metal2  (2)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 17:53:10    184s] [NR-eGR]  metal3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:10    184s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:10    184s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:10    184s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:10    184s] [NR-eGR] ---------------------------------------------------------------
[12/04 17:53:10    184s] [NR-eGR] Total                6( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 17:53:10    184s] [NR-eGR] 
[12/04 17:53:10    184s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Started Export 3D cong map ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:53:10    184s] (I)       Started Export 2D cong map ( Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:53:10    184s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:53:10    184s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2715.77 MB )
[12/04 17:53:10    184s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2715.8M
[12/04 17:53:10    184s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.170, REAL:0.162, MEM:2715.8M
[12/04 17:53:10    184s] OPERPROF: Starting HotSpotCal at level 1, MEM:2715.8M
[12/04 17:53:10    184s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:10    184s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:53:10    184s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:10    184s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:53:10    184s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:10    184s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:53:10    184s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:53:10    184s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2715.8M
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] === incrementalPlace Internal Loop 1 ===
[12/04 17:53:10    184s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:53:10    184s] OPERPROF: Starting IPInitSPData at level 1, MEM:2715.8M
[12/04 17:53:10    184s] z: 2, totalTracks: 1
[12/04 17:53:10    184s] z: 4, totalTracks: 1
[12/04 17:53:10    184s] z: 6, totalTracks: 1
[12/04 17:53:10    184s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:53:10    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2715.8M
[12/04 17:53:10    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2715.8M
[12/04 17:53:10    184s] OPERPROF:   Starting post-place ADS at level 2, MEM:2715.8M
[12/04 17:53:10    184s] ADSU 0.052 -> 0.052. site 205985.100 -> 205985.100. GS 40.320
[12/04 17:53:10    184s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.008, MEM:2715.8M
[12/04 17:53:10    184s] OPERPROF:   Starting spMPad at level 2, MEM:2707.8M
[12/04 17:53:10    184s] OPERPROF:     Starting spContextMPad at level 3, MEM:2707.8M
[12/04 17:53:10    184s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2707.8M
[12/04 17:53:10    184s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2707.8M
[12/04 17:53:10    184s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2707.8M
[12/04 17:53:10    184s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2707.8M
[12/04 17:53:10    184s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2707.8M
[12/04 17:53:10    184s] no activity file in design. spp won't run.
[12/04 17:53:10    184s] [spp] 0
[12/04 17:53:10    184s] [adp] 0:1:1:3
[12/04 17:53:10    184s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2707.8M
[12/04 17:53:10    184s] SP #FI/SF FL/PI 0/0 1560/0
[12/04 17:53:10    184s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.040, REAL:0.044, MEM:2707.8M
[12/04 17:53:10    184s] PP off. flexM 0
[12/04 17:53:10    184s] OPERPROF: Starting CDPad at level 1, MEM:2707.8M
[12/04 17:53:10    184s] 3DP is on.
[12/04 17:53:10    184s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 17:53:10    184s] design sh 0.019.
[12/04 17:53:10    184s] design sh 0.019.
[12/04 17:53:10    184s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:53:10    184s] design sh 0.018.
[12/04 17:53:10    184s] CDPadU 0.077 -> 0.060. R=0.052, N=1560, GS=5.040
[12/04 17:53:10    184s] OPERPROF: Finished CDPad at level 1, CPU:0.110, REAL:0.103, MEM:2707.8M
[12/04 17:53:10    184s] OPERPROF: Starting InitSKP at level 1, MEM:2707.8M
[12/04 17:53:10    184s] no activity file in design. spp won't run.
[12/04 17:53:10    184s] no activity file in design. spp won't run.
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:53:10    184s] TLC MultiMap info (StdDelay):
[12/04 17:53:10    184s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:53:10    184s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:53:10    184s]  Setting StdDelay to: 53.6ps
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:53:10    184s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 17:53:10    184s] OPERPROF: Finished InitSKP at level 1, CPU:0.180, REAL:0.184, MEM:2709.8M
[12/04 17:53:10    184s] NP #FI/FS/SF FL/PI: 0/124/0 1560/0
[12/04 17:53:10    184s] no activity file in design. spp won't run.
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] AB Est...
[12/04 17:53:10    184s] OPERPROF: Starting npPlace at level 1, MEM:2709.8M
[12/04 17:53:10    184s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.028, MEM:2716.1M
[12/04 17:53:10    184s] Iteration  4: Skipped, with CDP Off
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] AB Est...
[12/04 17:53:10    184s] OPERPROF: Starting npPlace at level 1, MEM:2716.1M
[12/04 17:53:10    184s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.026, MEM:2716.1M
[12/04 17:53:10    184s] Iteration  5: Skipped, with CDP Off
[12/04 17:53:10    184s] 
[12/04 17:53:10    184s] AB Est...
[12/04 17:53:10    184s] OPERPROF: Starting npPlace at level 1, MEM:2716.1M
[12/04 17:53:10    184s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.026, MEM:2716.1M
[12/04 17:53:10    184s] Iteration  6: Skipped, with CDP Off
[12/04 17:53:10    184s] OPERPROF: Starting npPlace at level 1, MEM:2716.1M
[12/04 17:53:10    184s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:53:10    184s] No instances found in the vector
[12/04 17:53:10    184s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2716.1M, DRC: 0)
[12/04 17:53:10    184s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:53:11    185s] Iteration  7: Total net bbox = 1.536e+05 (7.64e+04 7.72e+04)
[12/04 17:53:11    185s]               Est.  stn bbox = 1.698e+05 (8.38e+04 8.60e+04)
[12/04 17:53:11    185s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2698.5M
[12/04 17:53:11    185s] OPERPROF: Finished npPlace at level 1, CPU:0.310, REAL:0.309, MEM:2698.5M
[12/04 17:53:11    185s] no activity file in design. spp won't run.
[12/04 17:53:11    185s] NP #FI/FS/SF FL/PI: 0/124/0 1560/0
[12/04 17:53:11    185s] no activity file in design. spp won't run.
[12/04 17:53:11    185s] OPERPROF: Starting npPlace at level 1, MEM:2698.5M
[12/04 17:53:11    185s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:53:11    185s] No instances found in the vector
[12/04 17:53:11    185s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2698.5M, DRC: 0)
[12/04 17:53:11    185s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:53:11    185s] Iteration  8: Total net bbox = 1.520e+05 (7.56e+04 7.63e+04)
[12/04 17:53:11    185s]               Est.  stn bbox = 1.680e+05 (8.29e+04 8.50e+04)
[12/04 17:53:11    185s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2698.5M
[12/04 17:53:11    185s] OPERPROF: Finished npPlace at level 1, CPU:0.210, REAL:0.220, MEM:2698.5M
[12/04 17:53:11    185s] no activity file in design. spp won't run.
[12/04 17:53:11    185s] NP #FI/FS/SF FL/PI: 0/124/0 1560/0
[12/04 17:53:11    185s] no activity file in design. spp won't run.
[12/04 17:53:11    185s] OPERPROF: Starting npPlace at level 1, MEM:2698.5M
[12/04 17:53:11    185s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:53:11    185s] No instances found in the vector
[12/04 17:53:11    185s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2698.5M, DRC: 0)
[12/04 17:53:11    185s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:53:11    185s] Iteration  9: Total net bbox = 1.514e+05 (7.53e+04 7.61e+04)
[12/04 17:53:11    185s]               Est.  stn bbox = 1.672e+05 (8.26e+04 8.46e+04)
[12/04 17:53:11    185s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2698.5M
[12/04 17:53:11    185s] OPERPROF: Finished npPlace at level 1, CPU:0.500, REAL:0.492, MEM:2698.5M
[12/04 17:53:11    185s] no activity file in design. spp won't run.
[12/04 17:53:11    185s] NP #FI/FS/SF FL/PI: 0/124/0 1560/0
[12/04 17:53:11    185s] no activity file in design. spp won't run.
[12/04 17:53:11    186s] OPERPROF: Starting npPlace at level 1, MEM:2698.5M
[12/04 17:53:11    186s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 17:53:11    186s] No instances found in the vector
[12/04 17:53:11    186s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2698.5M, DRC: 0)
[12/04 17:53:11    186s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:53:11    186s] Starting Early Global Route supply map. mem = 2698.5M
[12/04 17:53:11    186s] Finished Early Global Route supply map. mem = 2709.0M
[12/04 17:53:15    190s] Iteration 10: Total net bbox = 1.543e+05 (7.70e+04 7.73e+04)
[12/04 17:53:15    190s]               Est.  stn bbox = 1.702e+05 (8.44e+04 8.58e+04)
[12/04 17:53:15    190s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 2717.1M
[12/04 17:53:15    190s] OPERPROF: Finished npPlace at level 1, CPU:4.040, REAL:4.015, MEM:2717.1M
[12/04 17:53:15    190s] no activity file in design. spp won't run.
[12/04 17:53:15    190s] NP #FI/FS/SF FL/PI: 0/124/0 1560/0
[12/04 17:53:15    190s] no activity file in design. spp won't run.
[12/04 17:53:15    190s] OPERPROF: Starting npPlace at level 1, MEM:2717.1M
[12/04 17:53:15    190s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 17:53:15    190s] No instances found in the vector
[12/04 17:53:15    190s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2717.1M, DRC: 0)
[12/04 17:53:15    190s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:53:17    191s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.004, MEM:2704.1M
[12/04 17:53:17    191s] Iteration 11: Total net bbox = 1.555e+05 (7.75e+04 7.80e+04)
[12/04 17:53:17    191s]               Est.  stn bbox = 1.715e+05 (8.50e+04 8.66e+04)
[12/04 17:53:17    191s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 2704.1M
[12/04 17:53:17    191s] OPERPROF: Finished npPlace at level 1, CPU:1.310, REAL:1.317, MEM:2704.1M
[12/04 17:53:17    191s] Move report: Timing Driven Placement moves 1560 insts, mean move: 6.28 um, max move: 99.55 um 
[12/04 17:53:17    191s] 	Max move on inst (CORE/tetris_reg_37_): (981.46, 691.60) --> (981.39, 791.08)
[12/04 17:53:17    191s] no activity file in design. spp won't run.
[12/04 17:53:17    191s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.002, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2704.1M
[12/04 17:53:17    191s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:53:17    191s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.007, MEM:2704.1M
[12/04 17:53:17    191s] 
[12/04 17:53:17    191s] Finished Incremental Placement (cpu=0:00:06.8, real=0:00:07.0, mem=2704.1M)
[12/04 17:53:17    191s] CongRepair sets shifter mode to gplace
[12/04 17:53:17    191s] TDRefine: refinePlace mode is spiral
[12/04 17:53:17    191s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2704.1M
[12/04 17:53:17    191s] z: 2, totalTracks: 1
[12/04 17:53:17    191s] z: 4, totalTracks: 1
[12/04 17:53:17    191s] z: 6, totalTracks: 1
[12/04 17:53:17    191s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:53:17    191s] All LLGs are deleted
[12/04 17:53:17    191s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2704.1M
[12/04 17:53:17    191s] Core basic site is core_5040
[12/04 17:53:17    191s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2704.1M
[12/04 17:53:17    191s] Fast DP-INIT is on for default
[12/04 17:53:17    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:53:17    191s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.012, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:         Starting CMU at level 5, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2704.1M
[12/04 17:53:17    191s] 
[12/04 17:53:17    191s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:17    191s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2704.1M
[12/04 17:53:17    191s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2704.1MB).
[12/04 17:53:17    191s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.016, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.017, MEM:2704.1M
[12/04 17:53:17    191s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.13
[12/04 17:53:17    191s] OPERPROF:   Starting RefinePlace at level 2, MEM:2704.1M
[12/04 17:53:17    191s] *** Starting refinePlace (0:03:11 mem=2704.1M) ***
[12/04 17:53:17    191s] Total net bbox length = 1.563e+05 (7.804e+04 7.822e+04) (ext = 9.550e+04)
[12/04 17:53:17    191s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:17    191s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2704.1M
[12/04 17:53:17    191s] Starting refinePlace ...
[12/04 17:53:17    191s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:53:17    191s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:53:17    191s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:53:17    191s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2704.1MB) @(0:03:11 - 0:03:11).
[12/04 17:53:17    191s] Move report: preRPlace moves 1560 insts, mean move: 1.38 um, max move: 6.88 um 
[12/04 17:53:17    191s] 	Max move on inst (CORE/U1760): (986.22, 1108.28) --> (986.42, 1114.96)
[12/04 17:53:17    191s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 17:53:17    191s] 	Violation at original loc: Placement Blockage Violation
[12/04 17:53:17    191s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:53:17    191s] Placement tweakage begins.
[12/04 17:53:17    191s] wire length = 1.699e+05
[12/04 17:53:17    191s] wire length = 1.670e+05
[12/04 17:53:17    191s] Placement tweakage ends.
[12/04 17:53:17    191s] Move report: tweak moves 329 insts, mean move: 5.13 um, max move: 37.20 um 
[12/04 17:53:17    191s] 	Max move on inst (FE_OFC159_C_tetris_49): (1158.16, 1034.32) --> (1195.36, 1034.32)
[12/04 17:53:17    191s] 
[12/04 17:53:17    191s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:53:17    191s] Move report: legalization moves 10 insts, mean move: 2.99 um, max move: 9.30 um spiral
[12/04 17:53:17    191s] 	Max move on inst (CORE/row_f_reg_3__3_): (1097.40, 1160.32) --> (1088.10, 1160.32)
[12/04 17:53:17    191s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2704.1MB) @(0:03:11 - 0:03:11).
[12/04 17:53:17    191s] Move report: Detail placement moves 1560 insts, mean move: 2.44 um, max move: 38.75 um 
[12/04 17:53:17    191s] 	Max move on inst (FE_OFC159_C_tetris_49): (1158.88, 1032.05) --> (1195.36, 1034.32)
[12/04 17:53:17    191s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2704.1MB
[12/04 17:53:17    191s] Statistics of distance of Instance movement in refine placement:
[12/04 17:53:17    191s]   maximum (X+Y) =        38.75 um
[12/04 17:53:17    191s]   inst (FE_OFC159_C_tetris_49) with max move: (1158.88, 1032.05) -> (1195.36, 1034.32)
[12/04 17:53:17    191s]   mean    (X+Y) =         2.44 um
[12/04 17:53:17    191s] Summary Report:
[12/04 17:53:17    191s] Instances move: 1560 (out of 1560 movable)
[12/04 17:53:17    191s] Instances flipped: 0
[12/04 17:53:17    191s] Mean displacement: 2.44 um
[12/04 17:53:17    191s] Max displacement: 38.75 um (Instance: FE_OFC159_C_tetris_49) (1158.88, 1032.05) -> (1195.36, 1034.32)
[12/04 17:53:17    191s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: BUF3
[12/04 17:53:17    191s] Total instances moved : 1560
[12/04 17:53:17    191s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.090, REAL:0.094, MEM:2704.1M
[12/04 17:53:17    191s] Total net bbox length = 1.541e+05 (7.562e+04 7.848e+04) (ext = 9.529e+04)
[12/04 17:53:17    191s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2704.1MB
[12/04 17:53:17    191s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2704.1MB) @(0:03:11 - 0:03:11).
[12/04 17:53:17    191s] *** Finished refinePlace (0:03:11 mem=2704.1M) ***
[12/04 17:53:17    191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.13
[12/04 17:53:17    191s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.100, REAL:0.098, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2704.1M
[12/04 17:53:17    191s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:2700.1M
[12/04 17:53:17    191s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.120, REAL:0.118, MEM:2700.1M
[12/04 17:53:17    191s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2700.1M
[12/04 17:53:17    191s] Starting Early Global Route congestion estimation: mem = 2700.1M
[12/04 17:53:17    191s] (I)       Started Import and model ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Create place DB ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Import place data ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read instances and placement ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read nets ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Create route DB ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       == Non-default Options ==
[12/04 17:53:17    191s] (I)       Maximum routing layer                              : 6
[12/04 17:53:17    191s] (I)       Number of threads                                  : 1
[12/04 17:53:17    191s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:53:17    191s] (I)       Method to set GCell size                           : row
[12/04 17:53:17    191s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:53:17    191s] (I)       Started Import route data (1T) ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       ============== Pin Summary ==============
[12/04 17:53:17    191s] (I)       +-------+--------+---------+------------+
[12/04 17:53:17    191s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:53:17    191s] (I)       +-------+--------+---------+------------+
[12/04 17:53:17    191s] (I)       |     1 |   5843 |  100.00 |        Pin |
[12/04 17:53:17    191s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:53:17    191s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:53:17    191s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:53:17    191s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:53:17    191s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:53:17    191s] (I)       +-------+--------+---------+------------+
[12/04 17:53:17    191s] (I)       Use row-based GCell size
[12/04 17:53:17    191s] (I)       Use row-based GCell align
[12/04 17:53:17    191s] (I)       GCell unit size   : 5040
[12/04 17:53:17    191s] (I)       GCell multiplier  : 1
[12/04 17:53:17    191s] (I)       GCell row height  : 5040
[12/04 17:53:17    191s] (I)       Actual row height : 5040
[12/04 17:53:17    191s] (I)       GCell align ref   : 640460 641200
[12/04 17:53:17    191s] [NR-eGR] Track table information for default rule: 
[12/04 17:53:17    191s] [NR-eGR] metal1 has no routable track
[12/04 17:53:17    191s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:53:17    191s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:53:17    191s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:53:17    191s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:53:17    191s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:53:17    191s] (I)       =================== Default via ====================
[12/04 17:53:17    191s] (I)       +---+------------------+---------------------------+
[12/04 17:53:17    191s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:53:17    191s] (I)       +---+------------------+---------------------------+
[12/04 17:53:17    191s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:53:17    191s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:53:17    191s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:53:17    191s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:53:17    191s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:53:17    191s] (I)       +---+------------------+---------------------------+
[12/04 17:53:17    191s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read routing blockages ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read instance blockages ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read PG blockages ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] [NR-eGR] Read 19944 PG shapes
[12/04 17:53:17    191s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read boundary cut boxes ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:53:17    191s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:53:17    191s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:53:17    191s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:53:17    191s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:53:17    191s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read blackboxes ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:53:17    191s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read prerouted ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:53:17    191s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read unlegalized nets ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read nets ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] [NR-eGR] Read numTotalNets=1662  numIgnoredNets=0
[12/04 17:53:17    191s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Set up via pillars ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       early_global_route_priority property id does not exist.
[12/04 17:53:17    191s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Model blockages into capacity
[12/04 17:53:17    191s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:53:17    191s] (I)       Started Initialize 3D capacity ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:53:17    191s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:53:17    191s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:53:17    191s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:53:17    191s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:53:17    191s] (I)       Finished Initialize 3D capacity ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       -- layer congestion ratio --
[12/04 17:53:17    191s] (I)       Layer 1 : 0.100000
[12/04 17:53:17    191s] (I)       Layer 2 : 0.700000
[12/04 17:53:17    191s] (I)       Layer 3 : 0.700000
[12/04 17:53:17    191s] (I)       Layer 4 : 0.700000
[12/04 17:53:17    191s] (I)       Layer 5 : 0.700000
[12/04 17:53:17    191s] (I)       Layer 6 : 0.700000
[12/04 17:53:17    191s] (I)       ----------------------------
[12/04 17:53:17    191s] (I)       Number of ignored nets                =      0
[12/04 17:53:17    191s] (I)       Number of connected nets              =      0
[12/04 17:53:17    191s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:53:17    191s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:53:17    191s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:53:17    191s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:53:17    191s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:53:17    191s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:53:17    191s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:53:17    191s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:53:17    191s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:53:17    191s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Read aux data ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Others data preparation ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:53:17    191s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Started Create route kernel ( Curr Mem: 2700.09 MB )
[12/04 17:53:17    191s] (I)       Ndr track 0 does not exist
[12/04 17:53:17    191s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:53:17    191s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:53:17    191s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:53:17    191s] (I)       Site width          :   620  (dbu)
[12/04 17:53:17    191s] (I)       Row height          :  5040  (dbu)
[12/04 17:53:17    191s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:53:17    191s] (I)       GCell width         :  5040  (dbu)
[12/04 17:53:17    191s] (I)       GCell height        :  5040  (dbu)
[12/04 17:53:17    191s] (I)       Grid                :   435   435     6
[12/04 17:53:17    191s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:53:17    191s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:53:17    191s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:53:17    191s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:53:17    191s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:53:17    191s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:53:17    191s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:53:17    191s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:53:17    191s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:53:17    191s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:53:17    191s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:53:17    191s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:53:17    191s] (I)       --------------------------------------------------------
[12/04 17:53:17    191s] 
[12/04 17:53:17    191s] [NR-eGR] ============ Routing rule table ============
[12/04 17:53:17    191s] [NR-eGR] Rule id: 0  Nets: 1575 
[12/04 17:53:17    191s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:53:17    191s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:53:17    191s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:53:17    191s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:53:17    191s] [NR-eGR] ========================================
[12/04 17:53:17    191s] [NR-eGR] 
[12/04 17:53:17    191s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:53:17    191s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:53:17    191s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:53:17    191s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:53:17    191s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:53:17    191s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:53:17    191s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Reset routing kernel
[12/04 17:53:17    191s] (I)       Started Global Routing ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Initialization ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       totalPins=5669  totalGlobalPin=5413 (95.48%)
[12/04 17:53:17    191s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Net group 1 ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Generate topology ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:53:17    191s] [NR-eGR] Layer group 1: route 1575 net(s) in layer range [2, 6]
[12/04 17:53:17    191s] (I)       
[12/04 17:53:17    191s] (I)       ============  Phase 1a Route ============
[12/04 17:53:17    191s] (I)       Started Phase 1a ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Pattern routing (1T) ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:53:17    191s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Usage: 32603 = (15985 H, 16618 V) = (0.78% H, 0.79% V) = (8.056e+04um H, 8.375e+04um V)
[12/04 17:53:17    191s] (I)       Started Add via demand to 2D ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       
[12/04 17:53:17    191s] (I)       ============  Phase 1b Route ============
[12/04 17:53:17    191s] (I)       Started Phase 1b ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Usage: 32603 = (15985 H, 16618 V) = (0.78% H, 0.79% V) = (8.056e+04um H, 8.375e+04um V)
[12/04 17:53:17    191s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.643191e+05um
[12/04 17:53:17    191s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:53:17    191s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:53:17    191s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       
[12/04 17:53:17    191s] (I)       ============  Phase 1c Route ============
[12/04 17:53:17    191s] (I)       Started Phase 1c ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Two level routing ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Level2 Grid: 87 x 87
[12/04 17:53:17    191s] (I)       Started Two Level Routing ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Usage: 32607 = (15985 H, 16622 V) = (0.78% H, 0.79% V) = (8.056e+04um H, 8.377e+04um V)
[12/04 17:53:17    191s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       
[12/04 17:53:17    191s] (I)       ============  Phase 1d Route ============
[12/04 17:53:17    191s] (I)       Started Phase 1d ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Detoured routing ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Usage: 32607 = (15985 H, 16622 V) = (0.78% H, 0.79% V) = (8.056e+04um H, 8.377e+04um V)
[12/04 17:53:17    191s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       
[12/04 17:53:17    191s] (I)       ============  Phase 1e Route ============
[12/04 17:53:17    191s] (I)       Started Phase 1e ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Route legalization ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Usage: 32607 = (15985 H, 16622 V) = (0.78% H, 0.79% V) = (8.056e+04um H, 8.377e+04um V)
[12/04 17:53:17    191s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.643393e+05um
[12/04 17:53:17    191s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       
[12/04 17:53:17    191s] (I)       ============  Phase 1l Route ============
[12/04 17:53:17    191s] (I)       Started Phase 1l ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Layer assignment (1T) ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Clean cong LA ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:53:17    191s] (I)       Layer  2:     697718     13925         4      799311      735368    (52.08%) 
[12/04 17:53:17    191s] (I)       Layer  3:     770395     14539         3      889875      809235    (52.37%) 
[12/04 17:53:17    191s] (I)       Layer  4:    1118589      5121         0      395778     1138901    (25.79%) 
[12/04 17:53:17    191s] (I)       Layer  5:    1290488      1843         0      398826     1300284    (23.47%) 
[12/04 17:53:17    191s] (I)       Layer  6:     290423        56         0       91492      292177    (23.85%) 
[12/04 17:53:17    191s] (I)       Total:       4167613     35484         7     2575282     4275965    (37.59%) 
[12/04 17:53:17    191s] (I)       
[12/04 17:53:17    191s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:53:17    191s] [NR-eGR]                        OverCon            
[12/04 17:53:17    191s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:53:17    191s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:53:17    191s] [NR-eGR] ----------------------------------------------
[12/04 17:53:17    191s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:17    191s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:53:17    191s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:53:17    191s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:17    191s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:17    191s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:17    191s] [NR-eGR] ----------------------------------------------
[12/04 17:53:17    191s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/04 17:53:17    191s] [NR-eGR] 
[12/04 17:53:17    191s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Export 3D cong map ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:53:17    191s] (I)       Started Export 2D cong map ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:53:17    191s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:53:17    191s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2707.7M
[12/04 17:53:17    191s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.160, REAL:0.170, MEM:2707.7M
[12/04 17:53:17    191s] OPERPROF: Starting HotSpotCal at level 1, MEM:2707.7M
[12/04 17:53:17    191s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:17    191s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:53:17    191s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:17    191s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:53:17    191s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:17    191s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:53:17    191s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:53:17    191s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2707.7M
[12/04 17:53:17    191s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2707.7M
[12/04 17:53:17    191s] Starting Early Global Route wiring: mem = 2707.7M
[12/04 17:53:17    191s] (I)       ============= Track Assignment ============
[12/04 17:53:17    191s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Track Assignment (1T) ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:53:17    191s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Run Multi-thread track assignment
[12/04 17:53:17    191s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Export ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] [NR-eGR] Started Export DB wires ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] [NR-eGR] Started Export all nets ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] [NR-eGR] Started Set wire vias ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:53:17    191s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5669
[12/04 17:53:17    191s] [NR-eGR] metal2  (2V) length: 6.029935e+04um, number of vias: 7920
[12/04 17:53:17    191s] [NR-eGR] metal3  (3H) length: 7.225057e+04um, number of vias: 935
[12/04 17:53:17    191s] [NR-eGR] metal4  (4V) length: 2.541370e+04um, number of vias: 213
[12/04 17:53:17    191s] [NR-eGR] metal5  (5H) length: 9.216810e+03um, number of vias: 18
[12/04 17:53:17    191s] [NR-eGR] metal6  (6V) length: 2.861600e+02um, number of vias: 0
[12/04 17:53:17    191s] [NR-eGR] Total length: 1.674666e+05um, number of vias: 14755
[12/04 17:53:17    191s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:53:17    191s] [NR-eGR] Total eGR-routed clock nets wire length: 4.436830e+03um 
[12/04 17:53:17    191s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:53:17    191s] (I)       Started Update net boxes ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Update timing ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Started Postprocess design ( Curr Mem: 2707.68 MB )
[12/04 17:53:17    191s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2700.68 MB )
[12/04 17:53:17    191s] Early Global Route wiring runtime: 0.07 seconds, mem = 2700.7M
[12/04 17:53:17    191s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.074, MEM:2700.7M
[12/04 17:53:17    191s] 0 delay mode for cte disabled.
[12/04 17:53:17    191s] SKP cleared!
[12/04 17:53:17    191s] 
[12/04 17:53:17    191s] *** Finished incrementalPlace (cpu=0:00:07.4, real=0:00:07.0)***
[12/04 17:53:17    191s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2700.7M
[12/04 17:53:17    191s] All LLGs are deleted
[12/04 17:53:17    191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2700.7M
[12/04 17:53:17    191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2700.7M
[12/04 17:53:17    191s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2697.7M
[12/04 17:53:17    191s] Start to check current routing status for nets...
[12/04 17:53:17    191s] All nets are already routed correctly.
[12/04 17:53:17    191s] End to check current routing status for nets (mem=2697.7M)
[12/04 17:53:17    191s] 
[12/04 17:53:17    191s] Creating Lib Analyzer ...
[12/04 17:53:17    191s] 
[12/04 17:53:17    191s] Trim Metal Layers:
[12/04 17:53:17    191s] LayerId::1 widthSet size::4
[12/04 17:53:17    191s] LayerId::2 widthSet size::4
[12/04 17:53:17    191s] LayerId::3 widthSet size::4
[12/04 17:53:17    191s] LayerId::4 widthSet size::4
[12/04 17:53:17    191s] LayerId::5 widthSet size::4
[12/04 17:53:17    191s] LayerId::6 widthSet size::2
[12/04 17:53:17    191s] Updating RC grid for preRoute extraction ...
[12/04 17:53:17    191s] eee: pegSigSF::1.070000
[12/04 17:53:17    191s] Initializing multi-corner capacitance tables ... 
[12/04 17:53:17    191s] Initializing multi-corner resistance tables ...
[12/04 17:53:17    191s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:53:17    191s] eee: l::2 avDens::0.052253 usedTrk::5282.769245 availTrk::101099.018912 sigTrk::5282.769245
[12/04 17:53:17    191s] eee: l::3 avDens::0.048618 usedTrk::5568.468851 availTrk::114534.392484 sigTrk::5568.468851
[12/04 17:53:17    191s] eee: l::4 avDens::0.024330 usedTrk::755.249208 availTrk::31041.796258 sigTrk::755.249208
[12/04 17:53:17    191s] eee: l::5 avDens::0.016422 usedTrk::191.872817 availTrk::11683.645300 sigTrk::191.872817
[12/04 17:53:17    191s] eee: l::6 avDens::0.039421 usedTrk::20.028571 availTrk::508.064516 sigTrk::20.028571
[12/04 17:53:17    191s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:17    191s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.244733 ; uaWl: 1.000000 ; uaWlH: 0.208499 ; aWlH: 0.000000 ; Pmax: 0.834400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:53:17    191s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:53:17    191s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:53:17    191s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:53:17    191s] 
[12/04 17:53:17    191s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:18    193s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:13 mem=2703.7M
[12/04 17:53:18    193s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:13 mem=2703.7M
[12/04 17:53:18    193s] Creating Lib Analyzer, finished. 
[12/04 17:53:18    193s] Extraction called for design 'CHIP' of instances=1684 and nets=1667 using extraction engine 'preRoute' .
[12/04 17:53:18    193s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:53:18    193s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:53:18    193s] PreRoute RC Extraction called for design CHIP.
[12/04 17:53:18    193s] RC Extraction called in multi-corner(1) mode.
[12/04 17:53:18    193s] RCMode: PreRoute
[12/04 17:53:18    193s]       RC Corner Indexes            0   
[12/04 17:53:18    193s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:53:18    193s] Resistance Scaling Factor    : 1.00000 
[12/04 17:53:18    193s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:53:18    193s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:53:18    193s] Shrink Factor                : 1.00000
[12/04 17:53:18    193s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:53:18    193s] Using capacitance table file ...
[12/04 17:53:18    193s] 
[12/04 17:53:18    193s] Trim Metal Layers:
[12/04 17:53:18    193s] LayerId::1 widthSet size::4
[12/04 17:53:18    193s] LayerId::2 widthSet size::4
[12/04 17:53:18    193s] LayerId::3 widthSet size::4
[12/04 17:53:18    193s] LayerId::4 widthSet size::4
[12/04 17:53:18    193s] LayerId::5 widthSet size::4
[12/04 17:53:18    193s] LayerId::6 widthSet size::2
[12/04 17:53:18    193s] Updating RC grid for preRoute extraction ...
[12/04 17:53:18    193s] eee: pegSigSF::1.070000
[12/04 17:53:18    193s] Initializing multi-corner capacitance tables ... 
[12/04 17:53:18    193s] Initializing multi-corner resistance tables ...
[12/04 17:53:19    193s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:53:19    193s] eee: l::2 avDens::0.052253 usedTrk::5282.769245 availTrk::101099.018912 sigTrk::5282.769245
[12/04 17:53:19    193s] eee: l::3 avDens::0.048618 usedTrk::5568.468851 availTrk::114534.392484 sigTrk::5568.468851
[12/04 17:53:19    193s] eee: l::4 avDens::0.024330 usedTrk::755.249208 availTrk::31041.796258 sigTrk::755.249208
[12/04 17:53:19    193s] eee: l::5 avDens::0.016422 usedTrk::191.872817 availTrk::11683.645300 sigTrk::191.872817
[12/04 17:53:19    193s] eee: l::6 avDens::0.039421 usedTrk::20.028571 availTrk::508.064516 sigTrk::20.028571
[12/04 17:53:19    193s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:19    193s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.244733 ; uaWl: 1.000000 ; uaWlH: 0.208499 ; aWlH: 0.000000 ; Pmax: 0.834400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:53:19    193s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2703.695M)
[12/04 17:53:19    193s] Compute RC Scale Done ...
[12/04 17:53:19    193s] **optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1864.0M, totSessionCpu=0:03:13 **
[12/04 17:53:19    193s] #################################################################################
[12/04 17:53:19    193s] # Design Stage: PreRoute
[12/04 17:53:19    193s] # Design Name: CHIP
[12/04 17:53:19    193s] # Design Mode: 90nm
[12/04 17:53:19    193s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:53:19    193s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:53:19    193s] # Signoff Settings: SI Off 
[12/04 17:53:19    193s] #################################################################################
[12/04 17:53:19    193s] Calculate delays in Single mode...
[12/04 17:53:19    193s] Topological Sorting (REAL = 0:00:00.0, MEM = 2719.2M, InitMEM = 2719.2M)
[12/04 17:53:19    193s] Start delay calculation (fullDC) (1 T). (MEM=2719.23)
[12/04 17:53:19    193s] End AAE Lib Interpolated Model. (MEM=2719.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:53:19    193s] Total number of fetched objects 1678
[12/04 17:53:19    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:53:19    193s] End delay calculation. (MEM=2734.92 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:53:19    193s] End delay calculation (fullDC). (MEM=2734.92 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:53:19    193s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2734.9M) ***
[12/04 17:53:19    193s] *** IncrReplace #4 [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:03:13.7/0:10:06.7 (0.3), mem = 2734.9M
[12/04 17:53:19    193s] 
[12/04 17:53:19    193s] =============================================================================================
[12/04 17:53:19    193s]  Step TAT Report for IncrReplace #4                                             20.15-s105_1
[12/04 17:53:19    193s] =============================================================================================
[12/04 17:53:19    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:19    193s] ---------------------------------------------------------------------------------------------
[12/04 17:53:19    193s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:53:19    193s] [ FullDelayCalc          ]      1   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:19    193s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:19    193s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  14.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:53:19    193s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:19    193s] [ MISC                   ]          0:00:07.6  (  81.2 % )     0:00:07.6 /  0:00:07.6    1.0
[12/04 17:53:19    193s] ---------------------------------------------------------------------------------------------
[12/04 17:53:19    193s]  IncrReplace #4 TOTAL               0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:09.4    1.0
[12/04 17:53:19    193s] ---------------------------------------------------------------------------------------------
[12/04 17:53:19    193s] 
[12/04 17:53:19    193s] skipped the cell partition in DRV
[12/04 17:53:19    193s] *** Timing NOT met, worst failing slack is -1.016
[12/04 17:53:19    193s] *** Check timing (0:00:00.0)
[12/04 17:53:19    193s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:53:19    193s] optDesignOneStep: Power Flow
[12/04 17:53:19    193s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:53:19    193s] Deleting Lib Analyzer.
[12/04 17:53:19    193s] Begin: GigaOpt Optimization in WNS mode
[12/04 17:53:19    193s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 17:53:19    193s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:19    193s] Info: 87 io nets excluded
[12/04 17:53:19    193s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:53:19    193s] *** WnsOpt #3 [begin] : totSession cpu/real = 0:03:13.8/0:10:06.7 (0.3), mem = 2750.9M
[12/04 17:53:19    193s] Processing average sequential pin duty cycle 
[12/04 17:53:19    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.28
[12/04 17:53:19    193s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00188299, 0.00188299
[12/04 17:53:19    193s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:53:19    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:14 mem=2750.9M
[12/04 17:53:19    193s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:53:19    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:2750.9M
[12/04 17:53:19    193s] z: 2, totalTracks: 1
[12/04 17:53:19    193s] z: 4, totalTracks: 1
[12/04 17:53:19    193s] z: 6, totalTracks: 1
[12/04 17:53:19    193s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:53:19    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2750.9M
[12/04 17:53:19    193s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2750.9M
[12/04 17:53:19    193s] Core basic site is core_5040
[12/04 17:53:19    193s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2750.9M
[12/04 17:53:19    193s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2750.9M
[12/04 17:53:19    193s] Fast DP-INIT is on for default
[12/04 17:53:19    193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:53:19    193s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2750.9M
[12/04 17:53:19    193s] OPERPROF:     Starting CMU at level 3, MEM:2750.9M
[12/04 17:53:19    193s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2750.9M
[12/04 17:53:19    193s] 
[12/04 17:53:19    193s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:19    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2750.9M
[12/04 17:53:19    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2750.9M
[12/04 17:53:19    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2750.9M
[12/04 17:53:19    193s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2750.9MB).
[12/04 17:53:19    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:2750.9M
[12/04 17:53:19    193s] TotalInstCnt at PhyDesignMc Initialization: 1,560
[12/04 17:53:19    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=2750.9M
[12/04 17:53:19    193s] ### Creating RouteCongInterface, started
[12/04 17:53:19    193s] 
[12/04 17:53:19    193s] Creating Lib Analyzer ...
[12/04 17:53:19    193s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:53:19    193s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:53:19    193s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:53:19    193s] 
[12/04 17:53:19    193s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:21    195s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:15 mem=2750.9M
[12/04 17:53:21    195s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:15 mem=2750.9M
[12/04 17:53:21    195s] Creating Lib Analyzer, finished. 
[12/04 17:53:21    195s] 
[12/04 17:53:21    195s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:53:21    195s] 
[12/04 17:53:21    195s] #optDebug: {0, 1.000}
[12/04 17:53:21    195s] ### Creating RouteCongInterface, finished
[12/04 17:53:21    195s] {MG  {5 0 47.1 0.880153} }
[12/04 17:53:21    195s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=2750.9M
[12/04 17:53:21    195s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=2750.9M
[12/04 17:53:21    195s] *info: 87 io nets excluded
[12/04 17:53:21    195s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:21    195s] *info: 2 clock nets excluded
[12/04 17:53:21    195s] *info: 3 no-driver nets excluded.
[12/04 17:53:21    195s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.10
[12/04 17:53:21    195s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:53:21    195s] ** GigaOpt Optimizer WNS Slack -1.016 TNS Slack -73.135 Density 5.20
[12/04 17:53:21    195s] Optimizer WNS Pass 0
[12/04 17:53:21    195s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.016|-71.867|
|reg2reg   |-0.345| -1.268|
|HEPG      |-0.345| -1.268|
|All Paths |-1.016|-73.135|
+----------+------+-------+

[12/04 17:53:21    195s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2786.0M
[12/04 17:53:21    195s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2786.0M
[12/04 17:53:21    195s] Active Path Group: reg2reg  
[12/04 17:53:21    195s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:21    195s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:53:21    195s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:21    195s] |  -0.345|   -1.016|  -1.268|  -73.135|    5.20%|   0:00:00.0| 2786.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:26    200s] |  -0.274|   -1.016|  -1.018|  -72.885|    5.21%|   0:00:05.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:26    200s] |  -0.211|   -1.016|  -0.726|  -72.593|    5.21%|   0:00:00.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:26    201s] |  -0.209|   -1.016|  -0.733|  -72.600|    5.21%|   0:00:00.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:27    201s] |  -0.189|   -1.016|  -0.672|  -72.539|    5.21%|   0:00:01.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:27    202s] |  -0.184|   -1.016|  -0.635|  -72.503|    5.22%|   0:00:00.0| 2794.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:28    202s] |  -0.163|   -1.016|  -0.566|  -72.433|    5.22%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:30    204s] |  -0.132|   -1.016|  -0.412|  -72.279|    5.23%|   0:00:02.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:30    205s] |  -0.131|   -1.016|  -0.411|  -72.278|    5.23%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:31    205s] |  -0.102|   -1.016|  -0.294|  -72.161|    5.23%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:31    205s] |  -0.090|   -1.016|  -0.263|  -72.130|    5.24%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:32    206s] |  -0.074|   -1.016|  -0.150|  -72.017|    5.24%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:32    206s] |  -0.075|   -1.016|  -0.149|  -72.016|    5.25%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:32    206s] |  -0.060|   -1.016|  -0.167|  -72.034|    5.25%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:32    206s] |  -0.057|   -1.016|  -0.158|  -72.025|    5.25%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:33    207s] |  -0.030|   -1.016|  -0.058|  -71.925|    5.26%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:33    207s] |  -0.017|   -1.016|  -0.028|  -71.895|    5.27%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:35    209s] |  -0.015|   -1.016|  -0.024|  -71.891|    5.27%|   0:00:02.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:35    209s] |  -0.007|   -1.016|  -0.010|  -71.878|    5.28%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:36    210s] |  -0.006|   -1.016|  -0.006|  -71.873|    5.29%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:37    211s] |  -0.005|   -1.016|  -0.005|  -71.872|    5.31%|   0:00:01.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:37    211s] |  -0.005|   -1.016|  -0.005|  -71.872|    5.31%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:37    211s] |  -0.005|   -1.016|  -0.005|  -71.872|    5.32%|   0:00:00.0| 2813.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:37    211s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:37    211s] 
[12/04 17:53:37    211s] *** Finish Core Optimize Step (cpu=0:00:16.2 real=0:00:16.0 mem=2813.1M) ***
[12/04 17:53:37    211s] Active Path Group: default 
[12/04 17:53:37    211s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:37    211s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:53:37    211s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:37    211s] |  -1.016|   -1.016| -71.867|  -71.872|    5.32%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:53:37    212s] |  -0.985|   -0.985| -70.963|  -70.967|    5.31%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[5]                           |
[12/04 17:53:38    212s] |  -0.957|   -0.957| -69.878|  -69.883|    5.30%|   0:00:01.0| 2813.1M|av_func_mode_max|  default| tetris[47]                          |
[12/04 17:53:38    212s] |  -0.925|   -0.925| -69.050|  -69.054|    5.29%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[3]                           |
[12/04 17:53:38    212s] |  -0.891|   -0.891| -68.135|  -68.140|    5.25%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[9]                           |
[12/04 17:53:38    212s] |  -0.869|   -0.869| -67.605|  -67.610|    5.23%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[45]                          |
[12/04 17:53:38    212s] |  -0.869|   -0.869| -66.748|  -66.753|    5.24%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:53:38    212s] |  -0.869|   -0.869| -66.690|  -66.695|    5.24%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:53:38    212s] |  -0.869|   -0.869| -66.690|  -66.695|    5.24%|   0:00:00.0| 2813.1M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:53:38    212s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:38    212s] 
[12/04 17:53:38    212s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2813.1M) ***
[12/04 17:53:38    212s] 
[12/04 17:53:38    212s] *** Finished Optimize Step Cumulative (cpu=0:00:17.2 real=0:00:17.0 mem=2813.1M) ***
[12/04 17:53:38    212s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.869|-66.690|
|reg2reg   |-0.005| -0.005|
|HEPG      |-0.005| -0.005|
|All Paths |-0.869|-66.695|
+----------+------+-------+

[12/04 17:53:38    212s] ** GigaOpt Optimizer WNS Slack -0.869 TNS Slack -66.695 Density 5.24
[12/04 17:53:38    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.8
[12/04 17:53:38    212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2813.1M
[12/04 17:53:38    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.011, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:       Starting CMU at level 4, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.018, MEM:2788.1M
[12/04 17:53:38    213s] TDRefine: refinePlace mode is spiral
[12/04 17:53:38    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.14
[12/04 17:53:38    213s] OPERPROF: Starting RefinePlace at level 1, MEM:2788.1M
[12/04 17:53:38    213s] *** Starting refinePlace (0:03:33 mem=2788.1M) ***
[12/04 17:53:38    213s] Total net bbox length = 1.543e+05 (7.567e+04 7.861e+04) (ext = 9.584e+04)
[12/04 17:53:38    213s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:38    213s] 
[12/04 17:53:38    213s] Starting Small incrNP...
[12/04 17:53:38    213s] User Input Parameters:
[12/04 17:53:38    213s] - Congestion Driven    : Off
[12/04 17:53:38    213s] - Timing Driven        : Off
[12/04 17:53:38    213s] - Area-Violation Based : Off
[12/04 17:53:38    213s] - Start Rollback Level : -5
[12/04 17:53:38    213s] - Legalized            : On
[12/04 17:53:38    213s] - Window Based         : Off
[12/04 17:53:38    213s] - eDen incr mode       : Off
[12/04 17:53:38    213s] - Small incr mode      : On
[12/04 17:53:38    213s] 
[12/04 17:53:38    213s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.003, MEM:2788.1M
[12/04 17:53:38    213s] default core: bins with density > 0.750 =  0.58 % ( 2 / 342 )
[12/04 17:53:38    213s] Density distribution unevenness ratio = 88.646%
[12/04 17:53:38    213s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.004, MEM:2788.1M
[12/04 17:53:38    213s] cost 0.833333, thresh 1.000000
[12/04 17:53:38    213s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2788.1M)
[12/04 17:53:38    213s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:53:38    213s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2788.1M
[12/04 17:53:38    213s] Starting refinePlace ...
[12/04 17:53:38    213s] Rule aware DDP is turned off due to no Spiral.
[12/04 17:53:38    213s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:53:38    213s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:53:38    213s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2788.1MB) @(0:03:33 - 0:03:33).
[12/04 17:53:38    213s] Move report: preRPlace moves 146 insts, mean move: 1.45 um, max move: 5.66 um 
[12/04 17:53:38    213s] 	Max move on inst (CORE/U1131): (964.72, 1094.80) --> (965.34, 1089.76)
[12/04 17:53:38    213s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[12/04 17:53:38    213s] Move report: Detail placement moves 146 insts, mean move: 1.45 um, max move: 5.66 um 
[12/04 17:53:38    213s] 	Max move on inst (CORE/U1131): (964.72, 1094.80) --> (965.34, 1089.76)
[12/04 17:53:38    213s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2788.1MB
[12/04 17:53:38    213s] Statistics of distance of Instance movement in refine placement:
[12/04 17:53:38    213s]   maximum (X+Y) =         5.66 um
[12/04 17:53:38    213s]   inst (CORE/U1131) with max move: (964.72, 1094.8) -> (965.34, 1089.76)
[12/04 17:53:38    213s]   mean    (X+Y) =         1.45 um
[12/04 17:53:38    213s] Summary Report:
[12/04 17:53:38    213s] Instances move: 146 (out of 1523 movable)
[12/04 17:53:38    213s] Instances flipped: 0
[12/04 17:53:38    213s] Mean displacement: 1.45 um
[12/04 17:53:38    213s] Max displacement: 5.66 um (Instance: CORE/U1131) (964.72, 1094.8) -> (965.34, 1089.76)
[12/04 17:53:38    213s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[12/04 17:53:38    213s] Total instances moved : 146
[12/04 17:53:38    213s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.018, MEM:2788.1M
[12/04 17:53:38    213s] Total net bbox length = 1.544e+05 (7.573e+04 7.862e+04) (ext = 9.584e+04)
[12/04 17:53:38    213s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2788.1MB
[12/04 17:53:38    213s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2788.1MB) @(0:03:33 - 0:03:33).
[12/04 17:53:38    213s] *** Finished refinePlace (0:03:33 mem=2788.1M) ***
[12/04 17:53:38    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.14
[12/04 17:53:38    213s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.028, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2788.1M
[12/04 17:53:38    213s] *** maximum move = 5.66 um ***
[12/04 17:53:38    213s] *** Finished re-routing un-routed nets (2788.1M) ***
[12/04 17:53:38    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:     Starting CMU at level 3, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.008, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.010, MEM:2788.1M
[12/04 17:53:38    213s] 
[12/04 17:53:38    213s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2788.1M) ***
[12/04 17:53:38    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.8
[12/04 17:53:38    213s] ** GigaOpt Optimizer WNS Slack -0.869 TNS Slack -66.695 Density 5.24
[12/04 17:53:38    213s] Optimizer WNS Pass 1
[12/04 17:53:38    213s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.869|-66.690|
|reg2reg   |-0.005| -0.005|
|HEPG      |-0.005| -0.005|
|All Paths |-0.869|-66.695|
+----------+------+-------+

[12/04 17:53:38    213s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2788.1M
[12/04 17:53:38    213s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2788.1M
[12/04 17:53:39    213s] Active Path Group: reg2reg  
[12/04 17:53:39    213s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:39    213s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:53:39    213s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:39    213s] |  -0.005|   -0.869|  -0.005|  -66.695|    5.24%|   0:00:00.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:41    215s] |   0.010|   -0.869|   0.000|  -66.690|    5.24%|   0:00:02.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:41    215s] |   0.020|   -0.869|   0.000|  -66.690|    5.24%|   0:00:00.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:42    216s] |   0.027|   -0.869|   0.000|  -66.690|    5.24%|   0:00:01.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:43    217s] |   0.048|   -0.869|   0.000|  -66.690|    5.26%|   0:00:01.0| 2788.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:45    219s] |   0.060|   -0.869|   0.000|  -66.690|    5.27%|   0:00:02.0| 2807.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:45    219s] |   0.059|   -0.869|   0.000|  -66.690|    5.27%|   0:00:00.0| 2807.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:53:45    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:45    219s] 
[12/04 17:53:45    219s] *** Finish Core Optimize Step (cpu=0:00:06.7 real=0:00:06.0 mem=2807.2M) ***
[12/04 17:53:45    219s] Active Path Group: default 
[12/04 17:53:45    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:45    219s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:53:45    219s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:45    219s] |  -0.869|   -0.869| -66.690|  -66.690|    5.27%|   0:00:00.0| 2807.2M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:53:46    220s] |  -0.834|   -0.834| -65.429|  -65.429|    5.39%|   0:00:01.0| 2807.2M|av_func_mode_max|  default| tetris[4]                           |
[12/04 17:53:46    220s] |  -0.834|   -0.834| -65.299|  -65.299|    5.38%|   0:00:00.0| 2807.2M|av_func_mode_max|  default| tetris[4]                           |
[12/04 17:53:46    220s] |  -0.822|   -0.822| -65.250|  -65.250|    5.42%|   0:00:00.0| 2807.2M|av_func_mode_max|  default| tetris[48]                          |
[12/04 17:53:46    221s] |  -0.820|   -0.820| -64.695|  -64.695|    5.41%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[47]                          |
[12/04 17:53:47    221s] |  -0.820|   -0.820| -64.607|  -64.607|    5.41%|   0:00:01.0| 2792.7M|av_func_mode_max|  default| tetris[47]                          |
[12/04 17:53:47    221s] |  -0.820|   -0.820| -64.587|  -64.587|    5.40%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[47]                          |
[12/04 17:53:47    221s] |  -0.816|   -0.816| -64.557|  -64.557|    5.45%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[47]                          |
[12/04 17:53:47    221s] |  -0.816|   -0.816| -64.509|  -64.509|    5.42%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:53:47    221s] |  -0.816|   -0.816| -64.389|  -64.389|    5.42%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:53:47    221s] |  -0.816|   -0.816| -64.389|  -64.389|    5.42%|   0:00:00.0| 2792.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:53:47    221s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:47    221s] 
[12/04 17:53:47    221s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=2792.7M) ***
[12/04 17:53:47    221s] 
[12/04 17:53:47    221s] *** Finished Optimize Step Cumulative (cpu=0:00:08.7 real=0:00:08.0 mem=2792.7M) ***
[12/04 17:53:47    221s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:47    221s] ** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -64.389 Density 5.42
[12/04 17:53:47    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111633.9
[12/04 17:53:47    221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2792.7M
[12/04 17:53:47    221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:       Starting CMU at level 4, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.024, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.024, MEM:2789.7M
[12/04 17:53:47    221s] TDRefine: refinePlace mode is spiral
[12/04 17:53:47    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.15
[12/04 17:53:47    221s] OPERPROF: Starting RefinePlace at level 1, MEM:2789.7M
[12/04 17:53:47    221s] *** Starting refinePlace (0:03:42 mem=2789.7M) ***
[12/04 17:53:47    221s] Total net bbox length = 1.546e+05 (7.582e+04 7.875e+04) (ext = 9.509e+04)
[12/04 17:53:47    221s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:47    221s] 
[12/04 17:53:47    221s] Starting Small incrNP...
[12/04 17:53:47    221s] User Input Parameters:
[12/04 17:53:47    221s] - Congestion Driven    : Off
[12/04 17:53:47    221s] - Timing Driven        : Off
[12/04 17:53:47    221s] - Area-Violation Based : Off
[12/04 17:53:47    221s] - Start Rollback Level : -5
[12/04 17:53:47    221s] - Legalized            : On
[12/04 17:53:47    221s] - Window Based         : Off
[12/04 17:53:47    221s] - eDen incr mode       : Off
[12/04 17:53:47    221s] - Small incr mode      : On
[12/04 17:53:47    221s] 
[12/04 17:53:47    221s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2789.7M
[12/04 17:53:47    221s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:2789.7M
[12/04 17:53:47    221s] default core: bins with density > 0.750 =  0.58 % ( 2 / 342 )
[12/04 17:53:47    221s] Density distribution unevenness ratio = 88.285%
[12/04 17:53:47    221s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.004, MEM:2789.7M
[12/04 17:53:47    221s] cost 0.841049, thresh 1.000000
[12/04 17:53:47    221s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2789.7M)
[12/04 17:53:47    221s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:53:47    221s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2789.7M
[12/04 17:53:47    221s] Starting refinePlace ...
[12/04 17:53:47    221s] Rule aware DDP is turned off due to no Spiral.
[12/04 17:53:47    221s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:53:47    221s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:53:47    222s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2789.7MB) @(0:03:42 - 0:03:42).
[12/04 17:53:47    222s] Move report: preRPlace moves 130 insts, mean move: 2.33 um, max move: 8.76 um 
[12/04 17:53:47    222s] 	Max move on inst (FE_OCPC239_C_tetris_48): (1169.32, 1034.32) --> (1173.04, 1039.36)
[12/04 17:53:47    222s] 	Length: 13 sites, height: 1 rows, site name: core_5040, cell type: BUF8
[12/04 17:53:47    222s] Move report: Detail placement moves 130 insts, mean move: 2.33 um, max move: 8.76 um 
[12/04 17:53:47    222s] 	Max move on inst (FE_OCPC239_C_tetris_48): (1169.32, 1034.32) --> (1173.04, 1039.36)
[12/04 17:53:47    222s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2789.7MB
[12/04 17:53:47    222s] Statistics of distance of Instance movement in refine placement:
[12/04 17:53:47    222s]   maximum (X+Y) =         8.76 um
[12/04 17:53:47    222s]   inst (FE_OCPC239_C_tetris_48) with max move: (1169.32, 1034.32) -> (1173.04, 1039.36)
[12/04 17:53:47    222s]   mean    (X+Y) =         2.33 um
[12/04 17:53:47    222s] Summary Report:
[12/04 17:53:47    222s] Instances move: 130 (out of 1548 movable)
[12/04 17:53:47    222s] Instances flipped: 0
[12/04 17:53:47    222s] Mean displacement: 2.33 um
[12/04 17:53:47    222s] Max displacement: 8.76 um (Instance: FE_OCPC239_C_tetris_48) (1169.32, 1034.32) -> (1173.04, 1039.36)
[12/04 17:53:47    222s] 	Length: 13 sites, height: 1 rows, site name: core_5040, cell type: BUF8
[12/04 17:53:47    222s] Total instances moved : 130
[12/04 17:53:47    222s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.030, MEM:2789.7M
[12/04 17:53:47    222s] Total net bbox length = 1.547e+05 (7.592e+04 7.880e+04) (ext = 9.507e+04)
[12/04 17:53:47    222s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2789.7MB
[12/04 17:53:47    222s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2789.7MB) @(0:03:42 - 0:03:42).
[12/04 17:53:47    222s] *** Finished refinePlace (0:03:42 mem=2789.7M) ***
[12/04 17:53:47    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.15
[12/04 17:53:47    222s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.043, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2789.7M
[12/04 17:53:47    222s] *** maximum move = 8.76 um ***
[12/04 17:53:47    222s] *** Finished re-routing un-routed nets (2789.7M) ***
[12/04 17:53:47    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF:     Starting CMU at level 3, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:2789.7M
[12/04 17:53:47    222s] 
[12/04 17:53:47    222s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2789.7M) ***
[12/04 17:53:47    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111633.9
[12/04 17:53:47    222s] ** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -64.389 Density 5.42
[12/04 17:53:47    222s] Optimizer WNS Pass 2
[12/04 17:53:47    222s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:47    222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2789.7M
[12/04 17:53:47    222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2789.7M
[12/04 17:53:48    222s] Active Path Group: default 
[12/04 17:53:48    222s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:48    222s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:53:48    222s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:48    222s] |  -0.816|   -0.816| -64.389|  -64.389|    5.42%|   0:00:00.0| 2789.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:53:48    222s] |  -0.816|   -0.816| -64.389|  -64.389|    5.42%|   0:00:00.0| 2789.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:53:48    222s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2789.7M) ***
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2789.7M) ***
[12/04 17:53:48    222s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:48    222s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:48    222s] Bottom Preferred Layer:
[12/04 17:53:48    222s]     None
[12/04 17:53:48    222s] Via Pillar Rule:
[12/04 17:53:48    222s]     None
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] *** Finish pre-CTS Setup Fixing (cpu=0:00:27.1 real=0:00:27.0 mem=2789.7M) ***
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.10
[12/04 17:53:48    222s] Total-nets :: 1650, Stn-nets :: 291, ratio :: 17.6364 %
[12/04 17:53:48    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2770.6M
[12/04 17:53:48    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.013, MEM:2727.6M
[12/04 17:53:48    222s] TotalInstCnt at PhyDesignMc Destruction: 1,548
[12/04 17:53:48    222s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00201696, 0.00201696
[12/04 17:53:48    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.28
[12/04 17:53:48    222s] *** WnsOpt #3 [finish] : cpu/real = 0:00:29.0/0:00:29.0 (1.0), totSession cpu/real = 0:03:42.8/0:10:35.7 (0.4), mem = 2727.6M
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] =============================================================================================
[12/04 17:53:48    222s]  Step TAT Report for WnsOpt #3                                                  20.15-s105_1
[12/04 17:53:48    222s] =============================================================================================
[12/04 17:53:48    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:48    222s] ---------------------------------------------------------------------------------------------
[12/04 17:53:48    222s] [ RefinePlace            ]      2   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:48    222s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:53:48    222s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   5.3 % )     0:00:01.5 /  0:00:01.6    1.0
[12/04 17:53:48    222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:48    222s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:53:48    222s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:53:48    222s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:48    222s] [ TransformInit          ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:53:48    222s] [ OptimizationStep       ]      5   0:00:00.1  (   0.5 % )     0:00:26.4 /  0:00:26.4    1.0
[12/04 17:53:48    222s] [ OptSingleIteration     ]    100   0:00:00.1  (   0.5 % )     0:00:26.3 /  0:00:26.3    1.0
[12/04 17:53:48    222s] [ OptGetWeight           ]    100   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 17:53:48    222s] [ OptEval                ]    100   0:00:23.9  (  82.6 % )     0:00:23.9 /  0:00:24.0    1.0
[12/04 17:53:48    222s] [ OptCommit              ]    100   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:53:48    222s] [ IncrTimingUpdate       ]     73   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.6    1.0
[12/04 17:53:48    222s] [ PostCommitDelayUpdate  ]    100   0:00:00.2  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.1
[12/04 17:53:48    222s] [ IncrDelayCalc          ]    328   0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:00.8    1.1
[12/04 17:53:48    222s] [ SetupOptGetWorkingSet  ]    246   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.2
[12/04 17:53:48    222s] [ SetupOptGetActiveNode  ]    246   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:53:48    222s] [ SetupOptSlackGraph     ]    100   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.6
[12/04 17:53:48    222s] [ MISC                   ]          0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:53:48    222s] ---------------------------------------------------------------------------------------------
[12/04 17:53:48    222s]  WnsOpt #3 TOTAL                    0:00:29.0  ( 100.0 % )     0:00:29.0 /  0:00:29.0    1.0
[12/04 17:53:48    222s] ---------------------------------------------------------------------------------------------
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] End: GigaOpt Optimization in WNS mode
[12/04 17:53:48    222s] *** Timing NOT met, worst failing slack is -0.816
[12/04 17:53:48    222s] *** Check timing (0:00:00.0)
[12/04 17:53:48    222s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:53:48    222s] optDesignOneStep: Power Flow
[12/04 17:53:48    222s] #InfoCS: Num dontuse cells 10, Num usable cells 419
[12/04 17:53:48    222s] Deleting Lib Analyzer.
[12/04 17:53:48    222s] GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
[12/04 17:53:48    222s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 17:53:48    222s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:48    222s] Info: 87 io nets excluded
[12/04 17:53:48    222s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:53:48    222s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=2725.6M
[12/04 17:53:48    222s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=2725.6M
[12/04 17:53:48    222s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:53:48    222s] Processing average sequential pin duty cycle 
[12/04 17:53:48    222s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:53:48    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:43 mem=2744.7M
[12/04 17:53:48    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2744.7M
[12/04 17:53:48    222s] z: 2, totalTracks: 1
[12/04 17:53:48    222s] z: 4, totalTracks: 1
[12/04 17:53:48    222s] z: 6, totalTracks: 1
[12/04 17:53:48    222s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:53:48    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2744.7M
[12/04 17:53:48    222s] OPERPROF:     Starting CMU at level 3, MEM:2744.7M
[12/04 17:53:48    222s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2744.7M
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:48    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2744.7M
[12/04 17:53:48    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2744.7M
[12/04 17:53:48    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2744.7M
[12/04 17:53:48    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2744.7MB).
[12/04 17:53:48    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2744.7M
[12/04 17:53:48    222s] TotalInstCnt at PhyDesignMc Initialization: 1,548
[12/04 17:53:48    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:43 mem=2744.7M
[12/04 17:53:48    222s] Begin: Area Reclaim Optimization
[12/04 17:53:48    222s] *** AreaOpt #7 [begin] : totSession cpu/real = 0:03:42.8/0:10:35.8 (0.4), mem = 2744.7M
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] Creating Lib Analyzer ...
[12/04 17:53:48    222s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:53:48    222s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:53:48    222s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:53:48    222s] 
[12/04 17:53:48    222s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:49    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:44 mem=2748.7M
[12/04 17:53:50    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:44 mem=2748.7M
[12/04 17:53:50    224s] Creating Lib Analyzer, finished. 
[12/04 17:53:50    224s] Processing average sequential pin duty cycle 
[12/04 17:53:50    224s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.29
[12/04 17:53:50    224s] (I,S,L,T): av_func_mode_max: NA, NA, 0.00201696, 0.00201696
[12/04 17:53:50    224s] ### Creating RouteCongInterface, started
[12/04 17:53:50    224s] 
[12/04 17:53:50    224s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:53:50    224s] 
[12/04 17:53:50    224s] #optDebug: {0, 1.000}
[12/04 17:53:50    224s] ### Creating RouteCongInterface, finished
[12/04 17:53:50    224s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=2748.7M
[12/04 17:53:50    224s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=2748.7M
[12/04 17:53:50    224s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2748.7M
[12/04 17:53:50    224s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2748.7M
[12/04 17:53:50    224s] Reclaim Optimization WNS Slack -0.816  TNS Slack -64.389 Density 5.42
[12/04 17:53:50    224s] +---------+---------+--------+--------+------------+--------+
[12/04 17:53:50    224s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:53:50    224s] +---------+---------+--------+--------+------------+--------+
[12/04 17:53:50    224s] |    5.42%|        -|  -0.816| -64.389|   0:00:00.0| 2748.7M|
[12/04 17:53:50    224s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:53:50    224s] |    5.42%|        0|  -0.816| -64.389|   0:00:00.0| 2748.7M|
[12/04 17:53:50    224s] |    5.39%|       13|  -0.816| -64.393|   0:00:00.0| 2786.8M|
[12/04 17:53:51    225s] |    5.34%|       54|  -0.816| -64.389|   0:00:01.0| 2786.8M|
[12/04 17:53:51    225s] |    5.33%|        4|  -0.816| -64.389|   0:00:00.0| 2786.8M|
[12/04 17:53:51    225s] |    5.33%|        0|  -0.816| -64.389|   0:00:00.0| 2786.8M|
[12/04 17:53:51    225s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:53:51    225s] |    5.33%|        0|  -0.816| -64.389|   0:00:00.0| 2786.8M|
[12/04 17:53:51    225s] +---------+---------+--------+--------+------------+--------+
[12/04 17:53:51    225s] Reclaim Optimization End WNS Slack -0.816  TNS Slack -64.389 Density 5.33
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 4 Resize = 56 **
[12/04 17:53:51    225s] --------------------------------------------------------------
[12/04 17:53:51    225s] |                                   | Total     | Sequential |
[12/04 17:53:51    225s] --------------------------------------------------------------
[12/04 17:53:51    225s] | Num insts resized                 |      54  |       0    |
[12/04 17:53:51    225s] | Num insts undone                  |       2  |       1    |
[12/04 17:53:51    225s] | Num insts Downsized               |      54  |       0    |
[12/04 17:53:51    225s] | Num insts Samesized               |       0  |       0    |
[12/04 17:53:51    225s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:53:51    225s] | Num multiple commits+uncommits    |       2  |       -    |
[12/04 17:53:51    225s] --------------------------------------------------------------
[12/04 17:53:51    225s] Bottom Preferred Layer:
[12/04 17:53:51    225s]     None
[12/04 17:53:51    225s] Via Pillar Rule:
[12/04 17:53:51    225s]     None
[12/04 17:53:51    225s] End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
[12/04 17:53:51    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:       Starting CMU at level 4, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.019, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.019, MEM:2786.8M
[12/04 17:53:51    225s] TDRefine: refinePlace mode is spiral
[12/04 17:53:51    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.16
[12/04 17:53:51    225s] OPERPROF: Starting RefinePlace at level 1, MEM:2786.8M
[12/04 17:53:51    225s] *** Starting refinePlace (0:03:45 mem=2786.8M) ***
[12/04 17:53:51    225s] Total net bbox length = 1.547e+05 (7.590e+04 7.877e+04) (ext = 9.507e+04)
[12/04 17:53:51    225s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:51    225s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2786.8M
[12/04 17:53:51    225s] Starting refinePlace ...
[12/04 17:53:51    225s] One DDP V2 for no tweak run.
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:53:51    225s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:53:51    225s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2786.8MB) @(0:03:45 - 0:03:45).
[12/04 17:53:51    225s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:51    225s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2786.8MB
[12/04 17:53:51    225s] Statistics of distance of Instance movement in refine placement:
[12/04 17:53:51    225s]   maximum (X+Y) =         0.00 um
[12/04 17:53:51    225s]   mean    (X+Y) =         0.00 um
[12/04 17:53:51    225s] Total instances flipped for legalization: 19
[12/04 17:53:51    225s] Summary Report:
[12/04 17:53:51    225s] Instances move: 0 (out of 1535 movable)
[12/04 17:53:51    225s] Instances flipped: 19
[12/04 17:53:51    225s] Mean displacement: 0.00 um
[12/04 17:53:51    225s] Max displacement: 0.00 um 
[12/04 17:53:51    225s] Total instances moved : 0
[12/04 17:53:51    225s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.021, MEM:2786.8M
[12/04 17:53:51    225s] Total net bbox length = 1.547e+05 (7.590e+04 7.878e+04) (ext = 9.507e+04)
[12/04 17:53:51    225s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2786.8MB
[12/04 17:53:51    225s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2786.8MB) @(0:03:45 - 0:03:45).
[12/04 17:53:51    225s] *** Finished refinePlace (0:03:45 mem=2786.8M) ***
[12/04 17:53:51    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.16
[12/04 17:53:51    225s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.026, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2786.8M
[12/04 17:53:51    225s] *** maximum move = 0.00 um ***
[12/04 17:53:51    225s] *** Finished re-routing un-routed nets (2786.8M) ***
[12/04 17:53:51    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:     Starting CMU at level 3, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:53:51    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2786.8M
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2786.8M) ***
[12/04 17:53:51    225s] (I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
[12/04 17:53:51    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.29
[12/04 17:53:51    225s] *** AreaOpt #7 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:03:45.5/0:10:38.4 (0.4), mem = 2786.8M
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] =============================================================================================
[12/04 17:53:51    225s]  Step TAT Report for AreaOpt #7                                                 20.15-s105_1
[12/04 17:53:51    225s] =============================================================================================
[12/04 17:53:51    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:51    225s] ---------------------------------------------------------------------------------------------
[12/04 17:53:51    225s] [ RefinePlace            ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:53:51    225s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  51.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:53:51    225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:53:51    225s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 17:53:51    225s] [ OptGetWeight           ]     89   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ OptEval                ]     89   0:00:00.3  (  12.9 % )     0:00:00.3 /  0:00:00.3    0.9
[12/04 17:53:51    225s] [ OptCommit              ]     89   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:53:51    225s] [ IncrTimingUpdate       ]     28   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:53:51    225s] [ PostCommitDelayUpdate  ]     91   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.2
[12/04 17:53:51    225s] [ IncrDelayCalc          ]    115   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 17:53:51    225s] [ MISC                   ]          0:00:00.3  (  11.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:51    225s] ---------------------------------------------------------------------------------------------
[12/04 17:53:51    225s]  AreaOpt #7 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[12/04 17:53:51    225s] ---------------------------------------------------------------------------------------------
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2767.8M
[12/04 17:53:51    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2729.8M
[12/04 17:53:51    225s] TotalInstCnt at PhyDesignMc Destruction: 1,535
[12/04 17:53:51    225s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2729.76M, totSessionCpu=0:03:45).
[12/04 17:53:51    225s] Begin: GigaOpt postEco DRV Optimization
[12/04 17:53:51    225s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 17:53:51    225s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:03:45.5/0:10:38.4 (0.4), mem = 2729.8M
[12/04 17:53:51    225s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:51    225s] Info: 87 io nets excluded
[12/04 17:53:51    225s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:53:51    225s] Processing average sequential pin duty cycle 
[12/04 17:53:51    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.30
[12/04 17:53:51    225s] (I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
[12/04 17:53:51    225s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:53:51    225s] ### Creating PhyDesignMc. totSessionCpu=0:03:45 mem=2729.8M
[12/04 17:53:51    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:2729.8M
[12/04 17:53:51    225s] z: 2, totalTracks: 1
[12/04 17:53:51    225s] z: 4, totalTracks: 1
[12/04 17:53:51    225s] z: 6, totalTracks: 1
[12/04 17:53:51    225s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:53:51    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:     Starting CMU at level 3, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2729.8M
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:51    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2729.8M
[12/04 17:53:51    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2729.8MB).
[12/04 17:53:51    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2729.8M
[12/04 17:53:51    225s] TotalInstCnt at PhyDesignMc Initialization: 1,535
[12/04 17:53:51    225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=2729.8M
[12/04 17:53:51    225s] ### Creating RouteCongInterface, started
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] #optDebug: {0, 1.000}
[12/04 17:53:51    225s] ### Creating RouteCongInterface, finished
[12/04 17:53:51    225s] {MG  {5 0 47.1 0.880153} }
[12/04 17:53:51    225s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=2729.8M
[12/04 17:53:51    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=2729.8M
[12/04 17:53:51    225s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2748.8M
[12/04 17:53:51    225s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2748.8M
[12/04 17:53:51    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:53:51    225s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:53:51    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:53:51    225s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:53:51    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:53:51    225s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:53:51    225s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|   -64.39|       0|       0|       0|  5.33%|          |         |
[12/04 17:53:51    225s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:53:51    225s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.82|   -64.39|       0|       0|       0|  5.33%| 0:00:00.0|  2748.8M|
[12/04 17:53:51    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:53:51    225s] Bottom Preferred Layer:
[12/04 17:53:51    225s]     None
[12/04 17:53:51    225s] Via Pillar Rule:
[12/04 17:53:51    225s]     None
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2748.8M) ***
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] Total-nets :: 1637, Stn-nets :: 284, ratio :: 17.3488 %
[12/04 17:53:51    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2729.8M
[12/04 17:53:51    225s] TotalInstCnt at PhyDesignMc Destruction: 1,535
[12/04 17:53:51    225s] (I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
[12/04 17:53:51    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.30
[12/04 17:53:51    225s] *** DrvOpt #7 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:45.8/0:10:38.7 (0.4), mem = 2729.8M
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] =============================================================================================
[12/04 17:53:51    225s]  Step TAT Report for DrvOpt #7                                                  20.15-s105_1
[12/04 17:53:51    225s] =============================================================================================
[12/04 17:53:51    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:51    225s] ---------------------------------------------------------------------------------------------
[12/04 17:53:51    225s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:51    225s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:51    225s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:51    225s] [ MISC                   ]          0:00:00.2  (  80.0 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 17:53:51    225s] ---------------------------------------------------------------------------------------------
[12/04 17:53:51    225s]  DrvOpt #7 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:51    225s] ---------------------------------------------------------------------------------------------
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] End: GigaOpt postEco DRV Optimization
[12/04 17:53:51    225s] Running refinePlace -preserveRouting true -hardFence false
[12/04 17:53:51    225s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2729.8M
[12/04 17:53:51    225s] z: 2, totalTracks: 1
[12/04 17:53:51    225s] z: 4, totalTracks: 1
[12/04 17:53:51    225s] z: 6, totalTracks: 1
[12/04 17:53:51    225s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:53:51    225s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:         Starting CMU at level 5, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2729.8M
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:51    225s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.008, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2729.8M
[12/04 17:53:51    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2729.8MB).
[12/04 17:53:51    225s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:2729.8M
[12/04 17:53:51    225s] TDRefine: refinePlace mode is spiral
[12/04 17:53:51    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.17
[12/04 17:53:51    225s] OPERPROF:   Starting RefinePlace at level 2, MEM:2729.8M
[12/04 17:53:51    225s] *** Starting refinePlace (0:03:46 mem=2729.8M) ***
[12/04 17:53:51    225s] Total net bbox length = 1.547e+05 (7.590e+04 7.878e+04) (ext = 9.507e+04)
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] Starting Small incrNP...
[12/04 17:53:51    225s] User Input Parameters:
[12/04 17:53:51    225s] - Congestion Driven    : Off
[12/04 17:53:51    225s] - Timing Driven        : Off
[12/04 17:53:51    225s] - Area-Violation Based : Off
[12/04 17:53:51    225s] - Start Rollback Level : -5
[12/04 17:53:51    225s] - Legalized            : On
[12/04 17:53:51    225s] - Window Based         : Off
[12/04 17:53:51    225s] - eDen incr mode       : Off
[12/04 17:53:51    225s] - Small incr mode      : On
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:2729.8M
[12/04 17:53:51    225s] default core: bins with density > 0.750 =  0.29 % ( 1 / 342 )
[12/04 17:53:51    225s] Density distribution unevenness ratio = 88.245%
[12/04 17:53:51    225s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.002, MEM:2729.8M
[12/04 17:53:51    225s] cost 0.766975, thresh 1.000000
[12/04 17:53:51    225s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2729.8M)
[12/04 17:53:51    225s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:53:51    225s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2729.8M
[12/04 17:53:51    225s] Starting refinePlace ...
[12/04 17:53:51    225s] One DDP V2 for no tweak run.
[12/04 17:53:51    225s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:53:51    225s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2729.8MB) @(0:03:46 - 0:03:46).
[12/04 17:53:51    225s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:51    225s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:53:51    225s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:53:51    225s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2729.8MB) @(0:03:46 - 0:03:46).
[12/04 17:53:51    225s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:51    225s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2729.8MB
[12/04 17:53:51    225s] Statistics of distance of Instance movement in refine placement:
[12/04 17:53:51    225s]   maximum (X+Y) =         0.00 um
[12/04 17:53:51    225s]   mean    (X+Y) =         0.00 um
[12/04 17:53:51    225s] Summary Report:
[12/04 17:53:51    225s] Instances move: 0 (out of 1535 movable)
[12/04 17:53:51    225s] Instances flipped: 0
[12/04 17:53:51    225s] Mean displacement: 0.00 um
[12/04 17:53:51    225s] Max displacement: 0.00 um 
[12/04 17:53:51    225s] Total instances moved : 0
[12/04 17:53:51    225s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.018, MEM:2729.8M
[12/04 17:53:51    225s] Total net bbox length = 1.547e+05 (7.590e+04 7.878e+04) (ext = 9.507e+04)
[12/04 17:53:51    225s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2729.8MB
[12/04 17:53:51    225s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2729.8MB) @(0:03:46 - 0:03:46).
[12/04 17:53:51    225s] *** Finished refinePlace (0:03:46 mem=2729.8M) ***
[12/04 17:53:51    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.17
[12/04 17:53:51    225s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.024, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.036, MEM:2729.8M
[12/04 17:53:51    225s] GigaOpt: WNS changes after postEco optimization: -0.082 -> -0.082 (bump = 0.0)
[12/04 17:53:51    225s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 17:53:51    225s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 17:53:51    225s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 17:53:51    225s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:51    225s] Info: 87 io nets excluded
[12/04 17:53:51    225s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:53:51    225s] *** TnsOpt #8 [begin] : totSession cpu/real = 0:03:45.9/0:10:38.8 (0.4), mem = 2729.8M
[12/04 17:53:51    225s] Processing average sequential pin duty cycle 
[12/04 17:53:51    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.31
[12/04 17:53:51    225s] (I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
[12/04 17:53:51    225s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:53:51    225s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=2729.8M
[12/04 17:53:51    225s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:53:51    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:2729.8M
[12/04 17:53:51    225s] z: 2, totalTracks: 1
[12/04 17:53:51    225s] z: 4, totalTracks: 1
[12/04 17:53:51    225s] z: 6, totalTracks: 1
[12/04 17:53:51    225s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:53:51    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:     Starting CMU at level 3, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2729.8M
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:51    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2729.8M
[12/04 17:53:51    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2729.8M
[12/04 17:53:51    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2729.8MB).
[12/04 17:53:51    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2729.8M
[12/04 17:53:51    225s] TotalInstCnt at PhyDesignMc Initialization: 1,535
[12/04 17:53:51    225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=2729.8M
[12/04 17:53:51    225s] ### Creating RouteCongInterface, started
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:53:51    225s] 
[12/04 17:53:51    225s] #optDebug: {0, 1.000}
[12/04 17:53:51    225s] ### Creating RouteCongInterface, finished
[12/04 17:53:51    225s] {MG  {5 0 47.1 0.880153} }
[12/04 17:53:51    225s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=2729.8M
[12/04 17:53:51    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=2729.8M
[12/04 17:53:52    226s] *info: 87 io nets excluded
[12/04 17:53:52    226s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:52    226s] *info: 2 clock nets excluded
[12/04 17:53:52    226s] *info: 3 no-driver nets excluded.
[12/04 17:53:52    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111633.11
[12/04 17:53:52    226s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:53:52    226s] ** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -64.389 Density 5.33
[12/04 17:53:52    226s] Optimizer TNS Opt
[12/04 17:53:52    226s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:52    226s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2748.8M
[12/04 17:53:52    226s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2748.8M
[12/04 17:53:52    226s] Active Path Group: default 
[12/04 17:53:52    226s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:52    226s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:53:52    226s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:52    226s] |  -0.816|   -0.816| -64.389|  -64.389|    5.33%|   0:00:00.0| 2748.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:53:52    226s] |  -0.816|   -0.816| -64.389|  -64.389|    5.33%|   0:00:00.0| 2767.9M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:53:52    226s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2767.9M) ***
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2767.9M) ***
[12/04 17:53:52    226s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:52    226s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:52    226s] Bottom Preferred Layer:
[12/04 17:53:52    226s]     None
[12/04 17:53:52    226s] Via Pillar Rule:
[12/04 17:53:52    226s]     None
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2767.9M) ***
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111633.11
[12/04 17:53:52    226s] Total-nets :: 1637, Stn-nets :: 284, ratio :: 17.3488 %
[12/04 17:53:52    226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2748.8M
[12/04 17:53:52    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2727.8M
[12/04 17:53:52    226s] TotalInstCnt at PhyDesignMc Destruction: 1,535
[12/04 17:53:52    226s] (I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
[12/04 17:53:52    226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.31
[12/04 17:53:52    226s] *** TnsOpt #8 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:46.4/0:10:39.3 (0.4), mem = 2727.8M
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] =============================================================================================
[12/04 17:53:52    226s]  Step TAT Report for TnsOpt #8                                                  20.15-s105_1
[12/04 17:53:52    226s] =============================================================================================
[12/04 17:53:52    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:52    226s] ---------------------------------------------------------------------------------------------
[12/04 17:53:52    226s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:53:52    226s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:53:52    226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ TransformInit          ]      1   0:00:00.3  (  57.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:52    226s] [ OptimizationStep       ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:53:52    226s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 17:53:52    226s] [ OptGetWeight           ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ OptEval                ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ OptCommit              ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ SetupOptGetWorkingSet  ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ SetupOptGetActiveNode  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:52    226s] [ MISC                   ]          0:00:00.1  (  26.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:53:52    226s] ---------------------------------------------------------------------------------------------
[12/04 17:53:52    226s]  TnsOpt #8 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:53:52    226s] ---------------------------------------------------------------------------------------------
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 17:53:52    226s]   Timing/DRV Snapshot: (REF)
[12/04 17:53:52    226s]      Weighted WNS: -0.082
[12/04 17:53:52    226s]       All  PG WNS: -0.816
[12/04 17:53:52    226s]       High PG WNS: 0.000
[12/04 17:53:52    226s]       All  PG TNS: -64.389
[12/04 17:53:52    226s]       High PG TNS: 0.000
[12/04 17:53:52    226s]       Low  PG TNS: -64.389
[12/04 17:53:52    226s]          Tran DRV: 0 (0)
[12/04 17:53:52    226s]           Cap DRV: 0 (0)
[12/04 17:53:52    226s]        Fanout DRV: 0 (0)
[12/04 17:53:52    226s]            Glitch: 0 (0)
[12/04 17:53:52    226s]    Category Slack: { [L, -0.816] [H, 0.003] }
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] **optDesign ... cpu = 0:01:15, real = 0:01:16, mem = 1906.4M, totSessionCpu=0:03:46 **
[12/04 17:53:52    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2727.8M
[12/04 17:53:52    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:2727.8M
[12/04 17:53:52    226s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.816  |  0.003  | -0.816  |
|           TNS (ns):| -64.389 |  0.000  | -64.389 |
|    Violating Paths:|   97    |    0    |   97    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:53:52    226s] Density: 5.331%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -nativePathGroupFlow -noRouting
[12/04 17:53:52    226s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:53:52    226s] Info: 87 io nets excluded
[12/04 17:53:52    226s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:53:52    226s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=2737.8M
[12/04 17:53:52    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=2737.8M
[12/04 17:53:52    226s] z: 2, totalTracks: 1
[12/04 17:53:52    226s] z: 4, totalTracks: 1
[12/04 17:53:52    226s] z: 6, totalTracks: 1
[12/04 17:53:52    226s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:53:52    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2737.8M
[12/04 17:53:52    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:2737.8M
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin: Leakage Power Optimization
[12/04 17:53:52    226s] Processing average sequential pin duty cycle 
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin Power Analysis
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s]              0V	    GND
[12/04 17:53:52    226s]           1.62V	    VCC
[12/04 17:53:52    226s] Begin Processing Timing Library for Power Calculation
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin Processing Timing Library for Power Calculation
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin Processing Power Net/Grid for Power Calculation
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin Processing Timing Window Data for Power Calculation
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin Processing User Attributes
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin Processing Signal Activity
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin Power Computation
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s]       ----------------------------------------------------------
[12/04 17:53:52    226s]       # of cell(s) missing both power/leakage table: 0
[12/04 17:53:52    226s]       # of cell(s) missing power table: 0
[12/04 17:53:52    226s]       # of cell(s) missing leakage table: 0
[12/04 17:53:52    226s]       # of MSMV cell(s) missing power_level: 0
[12/04 17:53:52    226s]       ----------------------------------------------------------
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Begin Processing User Attributes
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1906.66MB/3985.52MB/1946.76MB)
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] *



[12/04 17:53:52    226s] Total Power
[12/04 17:53:52    226s] -----------------------------------------------------------------------------------------
[12/04 17:53:52    226s] Total Leakage Power:         0.00821009
[12/04 17:53:52    226s] -----------------------------------------------------------------------------------------
[12/04 17:53:52    226s] Processing average sequential pin duty cycle 
[12/04 17:53:52    226s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:53:52    226s] ### Creating PhyDesignMc. totSessionCpu=0:03:47 mem=2756.9M
[12/04 17:53:52    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2756.9M
[12/04 17:53:52    226s] z: 2, totalTracks: 1
[12/04 17:53:52    226s] z: 4, totalTracks: 1
[12/04 17:53:52    226s] z: 6, totalTracks: 1
[12/04 17:53:52    226s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:53:52    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2756.9M
[12/04 17:53:52    226s] OPERPROF:     Starting CMU at level 3, MEM:2756.9M
[12/04 17:53:52    226s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2756.9M
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:53:52    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:2756.9M
[12/04 17:53:52    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2756.9M
[12/04 17:53:52    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2756.9M
[12/04 17:53:52    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2756.9MB).
[12/04 17:53:52    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2756.9M
[12/04 17:53:52    226s] TotalInstCnt at PhyDesignMc Initialization: 1,535
[12/04 17:53:52    226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:47 mem=2756.9M
[12/04 17:53:52    226s]   Timing Snapshot: (REF)
[12/04 17:53:52    226s]      Weighted WNS: -0.082
[12/04 17:53:52    226s]       All  PG WNS: -0.816
[12/04 17:53:52    226s]       High PG WNS: 0.000
[12/04 17:53:52    226s]       All  PG TNS: -64.389
[12/04 17:53:52    226s]       High PG TNS: 0.000
[12/04 17:53:52    226s]       Low  PG TNS: -64.389
[12/04 17:53:52    226s]    Category Slack: { [L, -0.816] [H, 0.003] }
[12/04 17:53:52    226s] 
[12/04 17:53:52    226s] OptDebug: Start of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:52    226s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2756.9M
[12/04 17:53:52    226s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2756.9M
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Phase 1 finished in (cpu = 0:00:00.3) (real = 0:00:01.0) **
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] =============================================================================================
[12/04 17:53:53    227s]  Step TAT Report for PowerOpt #1                                                20.15-s105_1
[12/04 17:53:53    227s] =============================================================================================
[12/04 17:53:53    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:53    227s] ---------------------------------------------------------------------------------------------
[12/04 17:53:53    227s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 17:53:53    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ BottleneckAnalyzerInit ]      1   0:00:00.2  (  39.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:53:53    227s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:53    227s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ OptEval                ]      1   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:53    227s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ MISC                   ]          0:00:00.3  (  46.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:53    227s] ---------------------------------------------------------------------------------------------
[12/04 17:53:53    227s]  PowerOpt #1 TOTAL                  0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:53:53    227s] ---------------------------------------------------------------------------------------------
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Finished Timing Update in (cpu = 0:00:00.6) (real = 0:00:01.0) **
[12/04 17:53:53    227s] OPT: Doing preprocessing before recovery...
[12/04 17:53:53    227s]   Timing Snapshot: (TGT)
[12/04 17:53:53    227s]      Weighted WNS: -0.082
[12/04 17:53:53    227s]       All  PG WNS: -0.816
[12/04 17:53:53    227s]       High PG WNS: 0.000
[12/04 17:53:53    227s]       All  PG TNS: -64.389
[12/04 17:53:53    227s]       High PG TNS: 0.000
[12/04 17:53:53    227s]       Low  PG TNS: -64.389
[12/04 17:53:53    227s]    Category Slack: { [L, -0.816] [H, 0.003] }
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Checking setup slack degradation ...
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Recovery Manager:
[12/04 17:53:53    227s]   Low  Effort WNS Jump: 0.000 (REF: -0.816, TGT: -0.816, Threshold: 0.010) - Skip
[12/04 17:53:53    227s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[12/04 17:53:53    227s]   Low  Effort TNS Jump: 0.000 (REF: -64.389, TGT: -64.389, Threshold: 12.878) - Skip
[12/04 17:53:53    227s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Begin: Core Leakage Power Optimization
[12/04 17:53:53    227s] *** PowerOpt #2 [begin] : totSession cpu/real = 0:03:47.3/0:10:40.2 (0.4), mem = 2776.0M
[12/04 17:53:53    227s] Processing average sequential pin duty cycle 
[12/04 17:53:53    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111633.33
[12/04 17:53:53    227s] (I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
[12/04 17:53:53    227s] ### Creating RouteCongInterface, started
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] #optDebug: {0, 1.000}
[12/04 17:53:53    227s] ### Creating RouteCongInterface, finished
[12/04 17:53:53    227s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=2776.0M
[12/04 17:53:53    227s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=2776.0M
[12/04 17:53:53    227s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2776.0M
[12/04 17:53:53    227s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2776.0M
[12/04 17:53:53    227s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:53:53    227s] Reclaim Optimization WNS Slack -0.816  TNS Slack -64.389 Density 5.33
[12/04 17:53:53    227s] +---------+---------+--------+--------+------------+--------+
[12/04 17:53:53    227s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:53:53    227s] +---------+---------+--------+--------+------------+--------+
[12/04 17:53:53    227s] |    5.33%|        -|  -0.816| -64.389|   0:00:00.0| 2776.0M|
[12/04 17:53:53    227s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:53:53    227s] Running power reclaim iteration with 0.02567 cutoff 
[12/04 17:53:53    227s] |    5.33%|        0|  -0.816| -64.389|   0:00:00.0| 2776.0M|
[12/04 17:53:53    227s] +---------+---------+--------+--------+------------+--------+
[12/04 17:53:53    227s] Reclaim Optimization End WNS Slack -0.816  TNS Slack -64.389 Density 5.33
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/04 17:53:53    227s] --------------------------------------------------------------
[12/04 17:53:53    227s] |                                   | Total     | Sequential |
[12/04 17:53:53    227s] --------------------------------------------------------------
[12/04 17:53:53    227s] | Num insts resized                 |       0  |       0    |
[12/04 17:53:53    227s] | Num insts undone                  |       0  |       0    |
[12/04 17:53:53    227s] | Num insts Downsized               |       0  |       0    |
[12/04 17:53:53    227s] | Num insts Samesized               |       0  |       0    |
[12/04 17:53:53    227s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:53:53    227s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 17:53:53    227s] --------------------------------------------------------------
[12/04 17:53:53    227s] Bottom Preferred Layer:
[12/04 17:53:53    227s]     None
[12/04 17:53:53    227s] Via Pillar Rule:
[12/04 17:53:53    227s]     None
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] =======================================================================
[12/04 17:53:53    227s]                 Reasons for not reclaiming further
[12/04 17:53:53    227s] =======================================================================
[12/04 17:53:53    227s] *info: Total 88 instance(s) which couldn't be reclaimed.
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Resizing failure reasons
[12/04 17:53:53    227s] ------------------------------------------------
[12/04 17:53:53    227s] *info:     2 instance(s): Could not be reclaimed because of no valid cell for resizing.
[12/04 17:53:53    227s] *info:    86 instance(s): Could not be reclaimed because instance not ok to be resized.
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Number of insts committed for which the initial cell was dont use = 0
[12/04 17:53:53    227s] End: Core Leakage Power Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[12/04 17:53:53    227s] (I,S,L,T): av_func_mode_max: NA, NA, 0.001982, 0.001982
[12/04 17:53:53    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111633.33
[12/04 17:53:53    227s] *** PowerOpt #2 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:47.8/0:10:40.8 (0.4), mem = 2776.0M
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] =============================================================================================
[12/04 17:53:53    227s]  Step TAT Report for PowerOpt #2                                                20.15-s105_1
[12/04 17:53:53    227s] =============================================================================================
[12/04 17:53:53    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:53    227s] ---------------------------------------------------------------------------------------------
[12/04 17:53:53    227s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:53    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ BottleneckAnalyzerInit ]      1   0:00:00.2  (  36.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:53:53    227s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:53    227s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ OptEval                ]      1   0:00:00.0  (   7.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:53:53    227s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:53    227s] [ MISC                   ]          0:00:00.3  (  48.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:53    227s] ---------------------------------------------------------------------------------------------
[12/04 17:53:53    227s]  PowerOpt #2 TOTAL                  0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:53:53    227s] ---------------------------------------------------------------------------------------------
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2776.0M
[12/04 17:53:53    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF:       Starting CMU at level 4, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:2766.0M
[12/04 17:53:53    227s] TDRefine: refinePlace mode is spiral
[12/04 17:53:53    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111633.18
[12/04 17:53:53    227s] OPERPROF: Starting RefinePlace at level 1, MEM:2766.0M
[12/04 17:53:53    227s] *** Starting refinePlace (0:03:48 mem=2766.0M) ***
[12/04 17:53:53    227s] Total net bbox length = 1.547e+05 (7.590e+04 7.878e+04) (ext = 9.507e+04)
[12/04 17:53:53    227s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:53    227s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2766.0M
[12/04 17:53:53    227s] Starting refinePlace ...
[12/04 17:53:53    227s] One DDP V2 for no tweak run.
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/04 17:53:53    227s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:53:53    227s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2766.0MB) @(0:03:48 - 0:03:48).
[12/04 17:53:53    227s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:53:53    227s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2766.0MB
[12/04 17:53:53    227s] Statistics of distance of Instance movement in refine placement:
[12/04 17:53:53    227s]   maximum (X+Y) =         0.00 um
[12/04 17:53:53    227s]   mean    (X+Y) =         0.00 um
[12/04 17:53:53    227s] Summary Report:
[12/04 17:53:53    227s] Instances move: 0 (out of 1535 movable)
[12/04 17:53:53    227s] Instances flipped: 0
[12/04 17:53:53    227s] Mean displacement: 0.00 um
[12/04 17:53:53    227s] Max displacement: 0.00 um 
[12/04 17:53:53    227s] Total instances moved : 0
[12/04 17:53:53    227s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.015, MEM:2766.0M
[12/04 17:53:53    227s] Total net bbox length = 1.547e+05 (7.590e+04 7.878e+04) (ext = 9.507e+04)
[12/04 17:53:53    227s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2766.0MB
[12/04 17:53:53    227s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2766.0MB) @(0:03:48 - 0:03:48).
[12/04 17:53:53    227s] *** Finished refinePlace (0:03:48 mem=2766.0M) ***
[12/04 17:53:53    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111633.18
[12/04 17:53:53    227s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.019, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2766.0M
[12/04 17:53:53    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2766.0M
[12/04 17:53:53    227s] *** maximum move = 0.00 um ***
[12/04 17:53:53    227s] *** Finished re-routing un-routed nets (2766.0M) ***
[12/04 17:53:53    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:2785.1M
[12/04 17:53:53    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2785.1M
[12/04 17:53:53    227s] OPERPROF:     Starting CMU at level 3, MEM:2785.1M
[12/04 17:53:53    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2785.1M
[12/04 17:53:53    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2785.1M
[12/04 17:53:53    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2785.1M
[12/04 17:53:53    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2785.1M
[12/04 17:53:53    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2785.1M
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2785.1M) ***
[12/04 17:53:53    227s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:53:53    227s]   Timing Snapshot: (TGT)
[12/04 17:53:53    227s]      Weighted WNS: -0.082
[12/04 17:53:53    227s]       All  PG WNS: -0.816
[12/04 17:53:53    227s]       High PG WNS: 0.000
[12/04 17:53:53    227s]       All  PG TNS: -64.389
[12/04 17:53:53    227s]       High PG TNS: 0.000
[12/04 17:53:53    227s]       Low  PG TNS: -64.389
[12/04 17:53:53    227s]    Category Slack: { [L, -0.816] [H, 0.003] }
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Checking setup slack degradation ...
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Recovery Manager:
[12/04 17:53:53    227s]   Low  Effort WNS Jump: 0.000 (REF: -0.816, TGT: -0.816, Threshold: 0.010) - Skip
[12/04 17:53:53    227s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[12/04 17:53:53    227s]   Low  Effort TNS Jump: 0.000 (REF: -64.389, TGT: -64.389, Threshold: 12.878) - Skip
[12/04 17:53:53    227s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Begin Power Analysis
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s]              0V	    GND
[12/04 17:53:53    227s]           1.62V	    VCC
[12/04 17:53:53    227s] Begin Processing Timing Library for Power Calculation
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Begin Processing Timing Library for Power Calculation
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Begin Processing Power Net/Grid for Power Calculation
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Begin Processing Timing Window Data for Power Calculation
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Begin Processing User Attributes
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)
[12/04 17:53:53    227s] 
[12/04 17:53:53    227s] Begin Processing Signal Activity
[12/04 17:53:53    227s] 
[12/04 17:53:53    228s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] Begin Power Computation
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s]       ----------------------------------------------------------
[12/04 17:53:53    228s]       # of cell(s) missing both power/leakage table: 0
[12/04 17:53:53    228s]       # of cell(s) missing power table: 0
[12/04 17:53:53    228s]       # of cell(s) missing leakage table: 0
[12/04 17:53:53    228s]       # of MSMV cell(s) missing power_level: 0
[12/04 17:53:53    228s]       ----------------------------------------------------------
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] Begin Processing User Attributes
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1908.46MB/4032.75MB/1946.76MB)
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] *



[12/04 17:53:53    228s] Total Power
[12/04 17:53:53    228s] -----------------------------------------------------------------------------------------
[12/04 17:53:53    228s] Total Leakage Power:         0.00821009
[12/04 17:53:53    228s] -----------------------------------------------------------------------------------------
[12/04 17:53:53    228s] Processing average sequential pin duty cycle 
[12/04 17:53:53    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2766.0M
[12/04 17:53:53    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2728.0M
[12/04 17:53:53    228s] TotalInstCnt at PhyDesignMc Destruction: 1,535
[12/04 17:53:53    228s] OptDebug: End of Power Reclaim:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.816|-64.389|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.816|-64.389|
+----------+------+-------+

[12/04 17:53:53    228s] End: Leakage Power Optimization (cpu=0:00:01, real=0:00:01, mem=2728.00M, totSessionCpu=0:03:48).
[12/04 17:53:53    228s] **optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1907.4M, totSessionCpu=0:03:48 **
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] Active setup views:
[12/04 17:53:53    228s]  av_func_mode_max
[12/04 17:53:53    228s]   Dominating endpoints: 0
[12/04 17:53:53    228s]   Dominating TNS: -0.000
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] Extraction called for design 'CHIP' of instances=1659 and nets=1642 using extraction engine 'preRoute' .
[12/04 17:53:53    228s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:53:53    228s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:53:53    228s] PreRoute RC Extraction called for design CHIP.
[12/04 17:53:53    228s] RC Extraction called in multi-corner(1) mode.
[12/04 17:53:53    228s] RCMode: PreRoute
[12/04 17:53:53    228s]       RC Corner Indexes            0   
[12/04 17:53:53    228s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:53:53    228s] Resistance Scaling Factor    : 1.00000 
[12/04 17:53:53    228s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:53:53    228s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:53:53    228s] Shrink Factor                : 1.00000
[12/04 17:53:53    228s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:53:53    228s] Using capacitance table file ...
[12/04 17:53:53    228s] RC Grid backup saved.
[12/04 17:53:53    228s] 
[12/04 17:53:53    228s] Trim Metal Layers:
[12/04 17:53:53    228s] LayerId::1 widthSet size::4
[12/04 17:53:53    228s] LayerId::2 widthSet size::4
[12/04 17:53:53    228s] LayerId::3 widthSet size::4
[12/04 17:53:53    228s] LayerId::4 widthSet size::4
[12/04 17:53:53    228s] LayerId::5 widthSet size::4
[12/04 17:53:53    228s] LayerId::6 widthSet size::2
[12/04 17:53:53    228s] Skipped RC grid update for preRoute extraction.
[12/04 17:53:53    228s] eee: pegSigSF::1.070000
[12/04 17:53:53    228s] Initializing multi-corner capacitance tables ... 
[12/04 17:53:53    228s] Initializing multi-corner resistance tables ...
[12/04 17:53:53    228s] eee: l::1 avDens::0.094658 usedTrk::6595.335711 availTrk::69675.679062 sigTrk::6595.335711
[12/04 17:53:53    228s] eee: l::2 avDens::0.052253 usedTrk::5282.769245 availTrk::101099.018912 sigTrk::5282.769245
[12/04 17:53:53    228s] eee: l::3 avDens::0.048618 usedTrk::5568.468851 availTrk::114534.392484 sigTrk::5568.468851
[12/04 17:53:53    228s] eee: l::4 avDens::0.024330 usedTrk::755.249208 availTrk::31041.796258 sigTrk::755.249208
[12/04 17:53:53    228s] eee: l::5 avDens::0.016422 usedTrk::191.872817 availTrk::11683.645300 sigTrk::191.872817
[12/04 17:53:53    228s] eee: l::6 avDens::0.039421 usedTrk::20.028571 availTrk::508.064516 sigTrk::20.028571
[12/04 17:53:54    228s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:53:54    228s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.244733 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.834400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 82 ; 
[12/04 17:53:54    228s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2711.484M)
[12/04 17:53:54    228s] Skewing Data Summary (End_of_FINAL)
[12/04 17:53:54    228s] --------------------------------------------------
[12/04 17:53:54    228s]  Total skewed count:0
[12/04 17:53:54    228s] --------------------------------------------------
[12/04 17:53:54    228s] <optDesign CMD> Restore Using all VT Cells
[12/04 17:53:54    228s] Starting delay calculation for Setup views
[12/04 17:53:54    228s] #################################################################################
[12/04 17:53:54    228s] # Design Stage: PreRoute
[12/04 17:53:54    228s] # Design Name: CHIP
[12/04 17:53:54    228s] # Design Mode: 90nm
[12/04 17:53:54    228s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:53:54    228s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:53:54    228s] # Signoff Settings: SI Off 
[12/04 17:53:54    228s] #################################################################################
[12/04 17:53:54    228s] Calculate delays in Single mode...
[12/04 17:53:54    228s] Topological Sorting (REAL = 0:00:00.0, MEM = 2719.0M, InitMEM = 2719.0M)
[12/04 17:53:54    228s] Start delay calculation (fullDC) (1 T). (MEM=2719.02)
[12/04 17:53:54    228s] End AAE Lib Interpolated Model. (MEM=2719.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:53:54    228s] Total number of fetched objects 1653
[12/04 17:53:54    228s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:53:54    228s] End delay calculation. (MEM=2734.71 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:53:54    228s] End delay calculation (fullDC). (MEM=2734.71 CPU=0:00:00.4 REAL=0:00:00.0)
[12/04 17:53:54    228s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2734.7M) ***
[12/04 17:53:54    228s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:49 mem=2734.7M)
[12/04 17:53:54    228s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Import and model ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Create place DB ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Import place data ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read instances and placement ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read nets ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Create route DB ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       == Non-default Options ==
[12/04 17:53:54    228s] (I)       Build term to term wires                           : false
[12/04 17:53:54    228s] (I)       Maximum routing layer                              : 6
[12/04 17:53:54    228s] (I)       Number of threads                                  : 1
[12/04 17:53:54    228s] (I)       Method to set GCell size                           : row
[12/04 17:53:54    228s] (I)       Counted 15279 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:53:54    228s] (I)       Started Import route data (1T) ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       ============== Pin Summary ==============
[12/04 17:53:54    228s] (I)       +-------+--------+---------+------------+
[12/04 17:53:54    228s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:53:54    228s] (I)       +-------+--------+---------+------------+
[12/04 17:53:54    228s] (I)       |     1 |   5793 |  100.00 |        Pin |
[12/04 17:53:54    228s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:53:54    228s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:53:54    228s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:53:54    228s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:53:54    228s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:53:54    228s] (I)       +-------+--------+---------+------------+
[12/04 17:53:54    228s] (I)       Use row-based GCell size
[12/04 17:53:54    228s] (I)       Use row-based GCell align
[12/04 17:53:54    228s] (I)       GCell unit size   : 5040
[12/04 17:53:54    228s] (I)       GCell multiplier  : 1
[12/04 17:53:54    228s] (I)       GCell row height  : 5040
[12/04 17:53:54    228s] (I)       Actual row height : 5040
[12/04 17:53:54    228s] (I)       GCell align ref   : 640460 641200
[12/04 17:53:54    228s] [NR-eGR] Track table information for default rule: 
[12/04 17:53:54    228s] [NR-eGR] metal1 has no routable track
[12/04 17:53:54    228s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:53:54    228s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:53:54    228s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:53:54    228s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:53:54    228s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:53:54    228s] (I)       =================== Default via ====================
[12/04 17:53:54    228s] (I)       +---+------------------+---------------------------+
[12/04 17:53:54    228s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:53:54    228s] (I)       +---+------------------+---------------------------+
[12/04 17:53:54    228s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:53:54    228s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:53:54    228s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:53:54    228s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:53:54    228s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:53:54    228s] (I)       +---+------------------+---------------------------+
[12/04 17:53:54    228s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read routing blockages ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read instance blockages ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read PG blockages ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] [NR-eGR] Read 19944 PG shapes
[12/04 17:53:54    228s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read boundary cut boxes ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:53:54    228s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:53:54    228s] [NR-eGR] #PG Blockages       : 19944
[12/04 17:53:54    228s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:53:54    228s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:53:54    228s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read blackboxes ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:53:54    228s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read prerouted ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:53:54    228s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read unlegalized nets ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read nets ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] [NR-eGR] Read numTotalNets=1637  numIgnoredNets=0
[12/04 17:53:54    228s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Set up via pillars ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       early_global_route_priority property id does not exist.
[12/04 17:53:54    228s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Model blockages into capacity
[12/04 17:53:54    228s] (I)       Read Num Blocks=26064  Num Prerouted Wires=0  Num CS=0
[12/04 17:53:54    228s] (I)       Started Initialize 3D capacity ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Layer 1 (V) : #blockages 16259 : #preroutes 0
[12/04 17:53:54    228s] (I)       Layer 2 (H) : #blockages 7404 : #preroutes 0
[12/04 17:53:54    228s] (I)       Layer 3 (V) : #blockages 1041 : #preroutes 0
[12/04 17:53:54    228s] (I)       Layer 4 (H) : #blockages 706 : #preroutes 0
[12/04 17:53:54    228s] (I)       Layer 5 (V) : #blockages 654 : #preroutes 0
[12/04 17:53:54    228s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       -- layer congestion ratio --
[12/04 17:53:54    228s] (I)       Layer 1 : 0.100000
[12/04 17:53:54    228s] (I)       Layer 2 : 0.700000
[12/04 17:53:54    228s] (I)       Layer 3 : 0.700000
[12/04 17:53:54    228s] (I)       Layer 4 : 0.700000
[12/04 17:53:54    228s] (I)       Layer 5 : 0.700000
[12/04 17:53:54    228s] (I)       Layer 6 : 0.700000
[12/04 17:53:54    228s] (I)       ----------------------------
[12/04 17:53:54    228s] (I)       Number of ignored nets                =      0
[12/04 17:53:54    228s] (I)       Number of connected nets              =      0
[12/04 17:53:54    228s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:53:54    228s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:53:54    228s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:53:54    228s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:53:54    228s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:53:54    228s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:53:54    228s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:53:54    228s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:53:54    228s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:53:54    228s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Read aux data ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Others data preparation ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:53:54    228s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Create route kernel ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Ndr track 0 does not exist
[12/04 17:53:54    228s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:53:54    228s] (I)       Routing area        : (0, 0) - (2190460, 2190840)
[12/04 17:53:54    228s] (I)       Core area           : (640460, 641200) - (1550000, 1548400)
[12/04 17:53:54    228s] (I)       Site width          :   620  (dbu)
[12/04 17:53:54    228s] (I)       Row height          :  5040  (dbu)
[12/04 17:53:54    228s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:53:54    228s] (I)       GCell width         :  5040  (dbu)
[12/04 17:53:54    228s] (I)       GCell height        :  5040  (dbu)
[12/04 17:53:54    228s] (I)       Grid                :   435   435     6
[12/04 17:53:54    228s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:53:54    228s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:53:54    228s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:53:54    228s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:53:54    228s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:53:54    228s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:53:54    228s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:53:54    228s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 17:53:54    228s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:53:54    228s] (I)       Total num of tracks :     0  3533  3912  3533  3912   882
[12/04 17:53:54    228s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:53:54    228s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:53:54    228s] (I)       --------------------------------------------------------
[12/04 17:53:54    228s] 
[12/04 17:53:54    228s] [NR-eGR] ============ Routing rule table ============
[12/04 17:53:54    228s] [NR-eGR] Rule id: 0  Nets: 1550 
[12/04 17:53:54    228s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:53:54    228s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:53:54    228s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:53:54    228s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:53:54    228s] [NR-eGR] ========================================
[12/04 17:53:54    228s] [NR-eGR] 
[12/04 17:53:54    228s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:53:54    228s] (I)       blocked tracks on layer2 : = 841925 / 1536855 (54.78%)
[12/04 17:53:54    228s] (I)       blocked tracks on layer3 : = 934990 / 1701720 (54.94%)
[12/04 17:53:54    228s] (I)       blocked tracks on layer4 : = 421466 / 1536855 (27.42%)
[12/04 17:53:54    228s] (I)       blocked tracks on layer5 : = 415218 / 1701720 (24.40%)
[12/04 17:53:54    228s] (I)       blocked tracks on layer6 : = 93967 / 383670 (24.49%)
[12/04 17:53:54    228s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Reset routing kernel
[12/04 17:53:54    228s] (I)       Started Global Routing ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Initialization ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       totalPins=5619  totalGlobalPin=5365 (95.48%)
[12/04 17:53:54    228s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Net group 1 ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Generate topology ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       total 2D Cap : 4168328 = (2060832 H, 2107496 V)
[12/04 17:53:54    228s] [NR-eGR] Layer group 1: route 1550 net(s) in layer range [2, 6]
[12/04 17:53:54    228s] (I)       
[12/04 17:53:54    228s] (I)       ============  Phase 1a Route ============
[12/04 17:53:54    228s] (I)       Started Phase 1a ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Pattern routing (1T) ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:53:54    228s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Usage: 32688 = (16032 H, 16656 V) = (0.78% H, 0.79% V) = (8.080e+04um H, 8.395e+04um V)
[12/04 17:53:54    228s] (I)       Started Add via demand to 2D ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       
[12/04 17:53:54    228s] (I)       ============  Phase 1b Route ============
[12/04 17:53:54    228s] (I)       Started Phase 1b ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Usage: 32688 = (16032 H, 16656 V) = (0.78% H, 0.79% V) = (8.080e+04um H, 8.395e+04um V)
[12/04 17:53:54    228s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.647475e+05um
[12/04 17:53:54    228s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/04 17:53:54    228s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:53:54    228s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       
[12/04 17:53:54    228s] (I)       ============  Phase 1c Route ============
[12/04 17:53:54    228s] (I)       Started Phase 1c ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Two level routing ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Level2 Grid: 87 x 87
[12/04 17:53:54    228s] (I)       Started Two Level Routing ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Usage: 32692 = (16032 H, 16660 V) = (0.78% H, 0.79% V) = (8.080e+04um H, 8.397e+04um V)
[12/04 17:53:54    228s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       
[12/04 17:53:54    228s] (I)       ============  Phase 1d Route ============
[12/04 17:53:54    228s] (I)       Started Phase 1d ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Detoured routing ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Usage: 32692 = (16032 H, 16660 V) = (0.78% H, 0.79% V) = (8.080e+04um H, 8.397e+04um V)
[12/04 17:53:54    228s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       
[12/04 17:53:54    228s] (I)       ============  Phase 1e Route ============
[12/04 17:53:54    228s] (I)       Started Phase 1e ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Route legalization ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Usage: 32692 = (16032 H, 16660 V) = (0.78% H, 0.79% V) = (8.080e+04um H, 8.397e+04um V)
[12/04 17:53:54    228s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.647677e+05um
[12/04 17:53:54    228s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       
[12/04 17:53:54    228s] (I)       ============  Phase 1l Route ============
[12/04 17:53:54    228s] (I)       Started Phase 1l ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Started Layer assignment (1T) ( Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2734.71 MB )
[12/04 17:53:54    228s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] (I)       Started Clean cong LA ( Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:53:54    228s] (I)       Layer  2:     697718     14155         4      799311      735368    (52.08%) 
[12/04 17:53:54    228s] (I)       Layer  3:     770395     14211         3      889875      809235    (52.37%) 
[12/04 17:53:54    228s] (I)       Layer  4:    1118589      4945         0      395778     1138901    (25.79%) 
[12/04 17:53:54    228s] (I)       Layer  5:    1290488      2234         0      398826     1300284    (23.47%) 
[12/04 17:53:54    228s] (I)       Layer  6:     290423        86         0       91492      292177    (23.85%) 
[12/04 17:53:54    228s] (I)       Total:       4167613     35631         7     2575282     4275965    (37.59%) 
[12/04 17:53:54    228s] (I)       
[12/04 17:53:54    228s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:53:54    228s] [NR-eGR]                        OverCon            
[12/04 17:53:54    228s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:53:54    228s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:53:54    228s] [NR-eGR] ----------------------------------------------
[12/04 17:53:54    228s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:54    228s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:53:54    228s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:53:54    228s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:54    228s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:54    228s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:53:54    228s] [NR-eGR] ----------------------------------------------
[12/04 17:53:54    228s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[12/04 17:53:54    228s] [NR-eGR] 
[12/04 17:53:54    228s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] (I)       Started Export 3D cong map ( Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] (I)       total 2D Cap : 4170095 = (2061559 H, 2108536 V)
[12/04 17:53:54    228s] (I)       Started Export 2D cong map ( Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:53:54    228s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:53:54    228s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2742.71 MB )
[12/04 17:53:54    228s] OPERPROF: Starting HotSpotCal at level 1, MEM:2742.7M
[12/04 17:53:54    228s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:54    228s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:53:54    228s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:54    228s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:53:54    228s] [hotspot] +------------+---------------+---------------+
[12/04 17:53:54    228s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:53:54    228s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:53:54    228s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2742.7M
[12/04 17:53:54    228s] 
[12/04 17:53:54    228s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:53:54    228s] Deleting Lib Analyzer.
[12/04 17:53:54    228s] 
[12/04 17:53:54    228s] TimeStamp Deleting Cell Server End ...
[12/04 17:53:54    228s] Reported timing to dir ./timingReports
[12/04 17:53:54    228s] **optDesign ... cpu = 0:01:18, real = 0:01:18, mem = 1899.3M, totSessionCpu=0:03:49 **
[12/04 17:53:54    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2690.7M
[12/04 17:53:54    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2690.7M
[12/04 17:53:54    229s] Using report_power -leakage to report leakage power.
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Begin Power Analysis
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s]              0V	    GND
[12/04 17:53:54    229s]           1.62V	    VCC
[12/04 17:53:54    229s] Begin Processing Timing Library for Power Calculation
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Begin Processing Timing Library for Power Calculation
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Begin Processing Power Net/Grid for Power Calculation
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Begin Processing Timing Window Data for Power Calculation
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Begin Processing User Attributes
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Begin Processing Signal Activity
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Begin Power Computation
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s]       ----------------------------------------------------------
[12/04 17:53:54    229s]       # of cell(s) missing both power/leakage table: 0
[12/04 17:53:54    229s]       # of cell(s) missing power table: 0
[12/04 17:53:54    229s]       # of cell(s) missing leakage table: 0
[12/04 17:53:54    229s]       # of MSMV cell(s) missing power_level: 0
[12/04 17:53:54    229s]       ----------------------------------------------------------
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Begin Processing User Attributes
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3940.40MB/1946.76MB)
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] *



[12/04 17:53:54    229s] Total Power
[12/04 17:53:54    229s] -----------------------------------------------------------------------------------------
[12/04 17:53:54    229s] Total Leakage Power:         0.00821009
[12/04 17:53:54    229s] -----------------------------------------------------------------------------------------
[12/04 17:53:54    229s] Processing average sequential pin duty cycle 
[12/04 17:53:54    229s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:53:54    229s] Summary for sequential cells identification: 
[12/04 17:53:54    229s]   Identified SBFF number: 42
[12/04 17:53:54    229s]   Identified MBFF number: 0
[12/04 17:53:54    229s]   Identified SB Latch number: 0
[12/04 17:53:54    229s]   Identified MB Latch number: 0
[12/04 17:53:54    229s]   Not identified SBFF number: 10
[12/04 17:53:54    229s]   Not identified MBFF number: 0
[12/04 17:53:54    229s]   Not identified SB Latch number: 0
[12/04 17:53:54    229s]   Not identified MB Latch number: 0
[12/04 17:53:54    229s]   Number of sequential cells which are not FFs: 27
[12/04 17:53:54    229s]  Visiting view : av_func_mode_max
[12/04 17:53:54    229s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:53:54    229s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:53:54    229s]  Visiting view : av_func_mode_min
[12/04 17:53:54    229s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:53:54    229s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:53:54    229s] TLC MultiMap info (StdDelay):
[12/04 17:53:54    229s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:53:54    229s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:53:54    229s]  Setting StdDelay to: 53.6ps
[12/04 17:53:54    229s] 
[12/04 17:53:54    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:53:56    229s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.816  |  0.001  | -0.816  |
|           TNS (ns):| -64.395 |  0.000  | -64.395 |
|    Violating Paths:|   97    |    0    |   97    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.331%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:18, real = 0:01:20, mem = 1900.4M, totSessionCpu=0:03:49 **
[12/04 17:53:56    229s] *** Finished optDesign ***
[12/04 17:53:56    229s] 
[12/04 17:53:56    229s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:21 real=  0:01:23)
[12/04 17:53:56    229s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[12/04 17:53:56    229s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:07.5 real=0:00:07.6)
[12/04 17:53:56    229s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.2 real=0:00:05.2)
[12/04 17:53:56    229s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:18.5 real=0:00:18.5)
[12/04 17:53:56    229s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[12/04 17:53:56    229s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:29.0 real=0:00:29.0)
[12/04 17:53:56    229s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[12/04 17:53:56    229s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[12/04 17:53:56    229s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:53:56    229s] clean pInstBBox. size 0
[12/04 17:53:56    229s] All LLGs are deleted
[12/04 17:53:56    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2706.0M
[12/04 17:53:56    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2706.0M
[12/04 17:53:56    229s] 
[12/04 17:53:56    229s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:53:56    229s] 
[12/04 17:53:56    229s] TimeStamp Deleting Cell Server End ...
[12/04 17:53:56    229s] #optDebug: fT-D <X 1 0 0 0>
[12/04 17:53:56    229s] VSMManager cleared!
[12/04 17:53:56    229s] **place_opt_design ... cpu = 0:01:18, real = 0:01:20, mem = 2661.0M **
[12/04 17:53:56    229s] *** Finished GigaPlace ***
[12/04 17:53:56    229s] 
[12/04 17:53:56    229s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:53:56    229s] Severity  ID               Count  Summary                                  
[12/04 17:53:56    229s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[12/04 17:53:56    229s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:53:56    229s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/04 17:53:56    229s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/04 17:53:56    229s] *** Message Summary: 7 warning(s), 0 error(s)
[12/04 17:53:56    229s] 
[12/04 17:53:56    229s] *** place_opt_design #3 [finish] : cpu/real = 0:01:18.3/0:01:19.7 (1.0), totSession cpu/real = 0:03:49.3/0:10:43.6 (0.4), mem = 2661.0M
[12/04 17:53:56    229s] 
[12/04 17:53:56    229s] =============================================================================================
[12/04 17:53:56    229s]  Final TAT Report for place_opt_design #3                                       20.15-s105_1
[12/04 17:53:56    229s] =============================================================================================
[12/04 17:53:56    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:53:56    229s] ---------------------------------------------------------------------------------------------
[12/04 17:53:56    229s] [ InitOpt                ]      1   0:00:03.1  (   3.9 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 17:53:56    229s] [ WnsOpt                 ]      1   0:00:28.7  (  36.0 % )     0:00:29.0 /  0:00:29.0    1.0
[12/04 17:53:56    229s] [ TnsOpt                 ]      2   0:00:04.6  (   5.7 % )     0:00:04.6 /  0:00:04.6    1.0
[12/04 17:53:56    229s] [ GlobalOpt              ]      1   0:00:05.1  (   6.5 % )     0:00:05.1 /  0:00:05.2    1.0
[12/04 17:53:56    229s] [ DrvOpt                 ]      3   0:00:02.5  (   3.2 % )     0:00:02.5 /  0:00:02.6    1.0
[12/04 17:53:56    229s] [ SimplifyNetlist        ]      1   0:00:02.0  (   2.5 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:53:56    229s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:53:56    229s] [ AreaOpt                ]      3   0:00:07.4  (   9.2 % )     0:00:07.5 /  0:00:07.5    1.0
[12/04 17:53:56    229s] [ PowerOpt               ]      2   0:00:01.1  (   1.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/04 17:53:56    229s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:53:56    229s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:56    229s] [ IncrReplace            ]      2   0:00:18.7  (  23.5 % )     0:00:19.4 /  0:00:19.3    1.0
[12/04 17:53:56    229s] [ RefinePlace            ]      6   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:53:56    229s] [ EarlyGlobalRoute       ]      2   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:53:56    229s] [ ExtractRC              ]      4   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:53:56    229s] [ TimingUpdate           ]      5   0:00:00.1  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 17:53:56    229s] [ FullDelayCalc          ]      4   0:00:01.4  (   1.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:53:56    229s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:02.1 /  0:00:00.8    0.4
[12/04 17:53:56    229s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:53:56    229s] [ DrvReport              ]      4   0:00:01.4  (   1.8 % )     0:00:01.4 /  0:00:00.1    0.1
[12/04 17:53:56    229s] [ PowerReport            ]      3   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.9
[12/04 17:53:56    229s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:53:56    229s] [ SlackTraversorInit     ]     30   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:53:56    229s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:53:56    229s] [ PlacerInterfaceInit    ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:53:56    229s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:53:56    229s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:53:56    229s] [ IncrDelayCalc          ]     23   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:53:56    229s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:53:56    229s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:56    229s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[12/04 17:53:56    229s] [ ReportFanoutViolation  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:53:56    229s] [ MISC                   ]          0:00:01.0  (   1.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 17:53:56    229s] ---------------------------------------------------------------------------------------------
[12/04 17:53:56    229s]  place_opt_design #3 TOTAL          0:01:19.7  ( 100.0 % )     0:01:19.7 /  0:01:18.3    1.0
[12/04 17:53:56    229s] ---------------------------------------------------------------------------------------------
[12/04 17:53:56    229s] 
[12/04 17:54:05    230s] <CMD> zoomBox -151.12800 580.04900 2351.32300 1838.04600
[12/04 17:54:05    230s] <CMD> zoomBox 450.18700 821.72600 1756.48200 1478.40800
[12/04 17:54:06    230s] <CMD> zoomBox 632.19800 894.31300 1575.99600 1368.76600
[12/04 17:54:07    230s] <CMD> zoomBox 450.62200 823.15200 1756.91700 1479.83400
[12/04 17:54:08    230s] <CMD> zoomBox -147.81600 598.73700 2354.63500 1856.73400
[12/04 17:54:10    230s] <CMD> zoomBox 39.98100 669.16100 2167.06400 1738.45800
[12/04 17:54:11    230s] <CMD> zoomBox 450.62100 823.15100 1756.91700 1479.83400
[12/04 17:54:11    230s] <CMD> zoomBox 763.00900 940.29500 1444.90500 1283.08800
[12/04 17:54:12    231s] <CMD> zoomBox 926.07800 1001.44500 1282.03200 1180.38500
[12/04 17:54:14    231s] <CMD> zoomBox 814.18000 959.48400 1393.79400 1250.85900
[12/04 17:54:14    231s] <CMD> zoomBox 702.80200 917.98400 1505.03800 1321.27300
[12/04 17:54:15    231s] <CMD> zoomBox 631.97300 891.84900 1575.78100 1366.30700
[12/04 17:54:16    232s] <CMD> zoomBox 458.25100 670.96800 1995.08700 1443.54500
[12/04 17:54:23    232s] <CMD> zoomBox -503.42000 247.80300 2960.22900 1989.00000
[12/04 17:54:32    233s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 17:54:32 2024
  Total CPU time:     0:04:01
  Total real time:    0:11:22
  Peak memory (main): 1946.76MB

[12/04 17:54:32    233s] 
[12/04 17:54:32    233s] *** Memory Usage v#1 (Current mem = 2671.598M, initial mem = 284.375M) ***
[12/04 17:54:32    233s] 
[12/04 17:54:32    233s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:54:32    233s] Severity  ID               Count  Summary                                  
[12/04 17:54:32    233s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/04 17:54:32    233s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 17:54:32    233s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 17:54:32    233s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/04 17:54:32    233s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/04 17:54:32    233s] WARNING   IMPFP-3961          32  The techSite '%s' has no related standar...
[12/04 17:54:32    233s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/04 17:54:32    233s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/04 17:54:32    233s] WARNING   IMPEXT-3530         11  The process node is not set. Use the com...
[12/04 17:54:32    233s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/04 17:54:32    233s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 17:54:32    233s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 17:54:32    233s] WARNING   IMPESI-3086          4  The cell '%s' does not have characterize...
[12/04 17:54:32    233s] WARNING   IMPVFC-96        10890  Instance pin %s of net %s has not been p...
[12/04 17:54:32    233s] WARNING   IMPVFC-97            2  IO pin %s of net %s has not been assigne...
[12/04 17:54:32    233s] WARNING   IMPPP-532           46  ViaGen Warning: The top layer and bottom...
[12/04 17:54:32    233s] WARNING   IMPPP-570          106  The power planner detected cut layer obs...
[12/04 17:54:32    233s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/04 17:54:32    233s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/04 17:54:32    233s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[12/04 17:54:32    233s] WARNING   IMPOPT-7098          3  WARNING: %s is an undriven net with %d f...
[12/04 17:54:32    233s] WARNING   IMPOPT-6118          3  The following cells have a dont_touch pr...
[12/04 17:54:32    233s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[12/04 17:54:32    233s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/04 17:54:32    233s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/04 17:54:32    233s] *** Message Summary: 12295 warning(s), 0 error(s)
[12/04 17:54:32    233s] 
[12/04 17:54:32    233s] --- Ending "Innovus" (totcpu=0:03:54, real=0:11:21, mem=2671.6M) ---
