
---------- Begin Simulation Statistics ----------
final_tick                               3251138732500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165192                       # Simulator instruction rate (inst/s)
host_mem_usage                                4386808                       # Number of bytes of host memory used
host_op_rate                                   297872                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9080.33                       # Real time elapsed on the host
host_tick_rate                              239351202                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2704776769                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.173389                       # Number of seconds simulated
sim_ticks                                2173389049000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21080659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42161319                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    263355246                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     22671742                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    279920431                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     96539168                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    263355246                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    166816078                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       351068863                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        33276693                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     13620413                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         758870616                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        337709679                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     22671794                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          136407774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      44495497                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts    809012241                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      886946162                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4227495813                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.209804                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.040519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3964448326     93.78%     93.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     90305689      2.14%     95.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     44953118      1.06%     96.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36727791      0.87%     97.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21532893      0.51%     98.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6823366      0.16%     98.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7125448      0.17%     98.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11083685      0.26%     98.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     44495497      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4227495813                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14569997                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         882666223                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             185936953                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3997115      0.45%      0.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    651449881     73.45%     73.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       959676      0.11%     74.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2975866      0.34%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    185936953     20.96%     95.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     41626670      4.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    886946161                       # Class of committed instruction
system.switch_cpus.commit.refs              227563623                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             886946161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.693556                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.693556                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3728289545                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1922337830                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        101696376                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         430023825                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       22699337                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      64067346                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           290748160                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               9348202                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            63762350                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                415444                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           351068863                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         213722938                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4094453402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       4824937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          194                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1360052221                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          761                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        45398674                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.080765                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    229622572                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    129815861                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.312887                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4346776455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.558198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.809711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3898038530     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         19914531      0.46%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         40903984      0.94%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         32373576      0.74%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        109543738      2.52%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         44349671      1.02%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16298228      0.37%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13028279      0.30%     96.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        172325918      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4346776455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     26884538                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        191883940                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.403289                       # Inst execution rate
system.switch_cpus.iew.exec_refs            712661723                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           63762350                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      2918025609                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     349572735                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      6394896                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     84658613                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1695518410                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     648899373                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     46553444                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1753005767                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       13130410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     151719932                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       22699337                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     174951380                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     30310308                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     34993311                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       254738                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        35089                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        72457                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    163635752                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     43031937                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        35089                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     20617525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6267013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1368676079                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1350336608                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.677183                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         926843531                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.310652                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1357136607                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2591797024                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1098020763                       # number of integer regfile writes
system.switch_cpus.ipc                       0.115028                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.115028                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     11351431      0.63%      0.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1052392313     58.48%     59.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1328133      0.07%     59.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       3090896      0.17%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    664701356     36.94%     96.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     66695083      3.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1799559212                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1788207781                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7989652361                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1350336608                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2504124329                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1695518410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1799559212                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    808572070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     43757483                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined   1198027950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4346776455                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.413999                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.094424                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3710239060     85.36%     85.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    120543715      2.77%     88.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    134848516      3.10%     91.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    115262191      2.65%     93.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    265882973      6.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4346776455                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.413998                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           213723084                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   148                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     29547328                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10091459                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    349572735                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     84658613                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      1125110889                       # number of misc regfile reads
system.switch_cpus.numCycles               4346778098                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      3301159807                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     951901493                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      144773332                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        139927155                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      343441426                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      23749463                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4906048652                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1842221296                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1991916761                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         437800403                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        8780490                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       22699337                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     445189728                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1040015079                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2707174849                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         192552383                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           5878958719                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3511747269                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30419058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        19311                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60856336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          19311                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19434088                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2084738                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18995921                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1646572                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1646572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19434088                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63241979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     63241979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63241979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1482585472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1482585472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1482585472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21080660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21080660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21080660                       # Request fanout histogram
system.membus.reqLayer2.occupancy         55165660124                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy       115466437743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 3251138732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28300701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5930031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        45583892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2118054                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2118054                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             9                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28300693                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           27                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     91256239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              91256266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2192898496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2192899648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21095177                       # Total snoops (count)
system.tol2bus.snoopTraffic                 133423232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51532455                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000375                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019354                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51513144     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19311      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51532455                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34282852697                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45628119000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      9338096                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9338096                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      9338096                       # number of overall hits
system.l2.overall_hits::total                 9338096                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     21080651                       # number of demand (read+write) misses
system.l2.demand_misses::total               21080660                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     21080651                       # number of overall misses
system.l2.overall_misses::total              21080660                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       771996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1806068139380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1806068911376                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       771996                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1806068139380                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1806068911376                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     30418747                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30418756                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     30418747                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30418756                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.693015                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.693015                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.693015                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.693015                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85777.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85674.210886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85674.210930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85777.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85674.210886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85674.210930                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         3190512024                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  21080660                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     151.347824                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2084738                       # number of writebacks
system.l2.writebacks::total                   2084738                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     21080651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21080660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     21080651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21080660                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       681996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1595261629380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1595262311376                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       681996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1595261629380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1595262311376                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.693015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.693015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.693015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.693015                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75777.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75674.210886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75674.210930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75777.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75674.210886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75674.210930                       # average overall mshr miss latency
system.l2.replacements                       21095177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3845293                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3845293                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3845293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3845293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            9                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                9                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            9                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            9                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4793                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4793                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       471482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                471482                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      1646572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1646572                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 139450755464                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  139450755464                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2118054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2118054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.777398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84691.562509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84691.562509                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1646572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1646572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 122985035464                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122985035464                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.777398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74691.562509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74691.562509                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       771996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       771996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85777.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85777.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       681996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       681996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75777.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75777.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      8866614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8866614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     19434079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        19434079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1666617383916                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1666617383916                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     28300693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28300693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.686700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.686700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85757.466763                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85757.466763                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     19434079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     19434079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1472276593916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1472276593916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.686700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.686700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75757.466763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75757.466763                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    60831772                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21095177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.883682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.717769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.024067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1023.257836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 507795265                       # Number of tag accesses
system.l2.tags.data_accesses                507795265                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data   1349161664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1349162240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    133423232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       133423232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data     21080651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21080660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2084738                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2084738                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    620763993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             620764258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       61389484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             61389484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       61389484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    620763993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            682153742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2083102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  20924960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000636834250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       129395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       129395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            44366033                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1956047                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21080660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2084738                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21080660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2084738                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155691                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1112070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1132180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1125615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1134635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1120282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1133754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1133554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1131678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1129285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1128895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1460074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1752952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1752580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1868076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1675917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1133422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           231990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           466308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           465850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           545614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           359893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2847                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 335969293507                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               104624845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            728312462257                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16055.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34805.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9276423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1882569                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21080660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2084738                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                20924969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 129501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 129401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 129397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 129399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 129400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 129398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 129399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 129399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 129396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 129396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 129398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 129396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 129395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 129395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 129395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11849044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.272825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.445810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.373732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9163045     77.33%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1337442     11.29%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       570387      4.81%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       203566      1.72%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       149027      1.26%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       110637      0.93%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        82231      0.69%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59189      0.50%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173520      1.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11849044                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       129395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.709201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    142.800920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.600670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           5033      3.89%      3.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        49445     38.21%     42.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        39465     30.50%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        21561     16.66%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         8697      6.72%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         2736      2.11%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          756      0.58%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          232      0.18%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          127      0.10%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          123      0.10%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          284      0.22%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          434      0.34%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          268      0.21%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          124      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           70      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           31      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        129395                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       129395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.098551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.093117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.433725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           122925     95.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              329      0.25%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6000      4.64%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              141      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        129395                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1339198016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9964224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               133316608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1349162240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            133423232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       616.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    620.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2173388954000                       # Total gap between requests
system.mem_ctrls.avgGap                      93820.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data   1339197440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    133316608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 265.023880683039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 616179344.704151988029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 61340425.020242206752                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     21080651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2084738                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       306250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 728312156007                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 53039895197500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34027.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34548.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25441995.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          48602265600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          25832697825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         84974575140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10824531300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171565077840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     949150793100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35296476000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1326246416805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        610.220438                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  83690293442                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72574060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2017124695558                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          35999944260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19134424155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         64429703520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           49104540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171565077840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     888000537600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      86791461600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1265970253515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.486718                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 217762335163                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72574060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1883052653837                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1077749683500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2173389049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1336038391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    213722928                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1549761319                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1336038391                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    213722928                       # number of overall hits
system.cpu.icache.overall_hits::total      1549761319                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1630420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1630429                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1630420                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total       1630429                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       958500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       958500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       958500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       958500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1337668811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    213722937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1551391748                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1337668811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    213722937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1551391748                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst       106500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total     0.587882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst       106500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total     0.587882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1899                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1630174                       # number of writebacks
system.cpu.icache.writebacks::total           1630174                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       949500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       949500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       949500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       949500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst       105500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       105500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst       105500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       105500                       # average overall mshr miss latency
system.cpu.icache.replacements                1630174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1336038391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    213722928                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1549761319                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1630420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1630429                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       958500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       958500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1337668811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    213722937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1551391748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst       106500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total     0.587882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       949500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       949500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst       105500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       105500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.890504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           274679187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1630174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.496852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   247.913998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.976506                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3104413925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3104413925                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    374803345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    242186058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        616989403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    374803345                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    242186058                       # number of overall hits
system.cpu.dcache.overall_hits::total       616989403                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     52878564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     30418747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       83297311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     52878564                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     30418747                       # number of overall misses
system.cpu.dcache.overall_misses::total      83297311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1982992425711                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1982992425711                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1982992425711                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1982992425711                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    427681909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    272604805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    700286714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    427681909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    272604805                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    700286714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.123640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.111586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118947                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.123640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.111586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118947                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65189.812904                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23806.199767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65189.812904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23806.199767                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   3903318236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          30418747                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   128.319494                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8466617                       # number of writebacks
system.cpu.dcache.writebacks::total           8466617                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     30418747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     30418747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     30418747                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     30418747                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1952573679711                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1952573679711                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1952573679711                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1952573679711                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.111586                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043438                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.111586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043438                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64189.812937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64189.812937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64189.812937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64189.812937                       # average overall mshr miss latency
system.cpu.dcache.replacements               83297054                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    286845033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    202677442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       489522475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     50040931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     28300693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      78341624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1832018736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1832018736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    336885964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    230978135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    567864099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.148540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.122525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.137958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64734.059198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23384.998197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     28300693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28300693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1803718044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1803718044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.122525                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63734.059233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63734.059233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     87958312                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     39508616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      127466928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2837633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2118054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4955687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 150973689711                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 150973689711                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     90795945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     41626670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    132422615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.050882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71279.433721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30464.734700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2118054                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2118054                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 148855635711                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 148855635711                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.050882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70279.433721                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70279.433721                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3251138732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998888                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           700280578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          83297054                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.407027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    84.864018                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   171.134870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.331500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.668496                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1483870738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1483870738                       # Number of data accesses

---------- End Simulation Statistics   ----------
