// Seed: 4268006741
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  integer id_5 (
      1,
      1 == 1
  );
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    input logic id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    output uwire id_7
);
  assign id_3 = 1'd0;
  reg id_9;
  reg id_10 = 1;
  assign id_9 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  final begin : LABEL_0
    #1;
    wait (~id_5);
    $display;
    id_9 <= id_10;
    id_9 <= id_1;
  end
  id_12(
      .id_0(id_1), .id_1(id_6), .id_2(id_3 !== 1'd0)
  );
  wire id_13;
endmodule
