INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'usuario' on host 'vitis-VBox' (Linux_x86_64 version 5.4.0-150-generic) on Fri May 24 11:29:29 -03 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean'
Sourcing Tcl script '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/AXI_norm_float/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project AXI_norm_float 
INFO: [HLS 200-10] Opening project '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/AXI_norm_float'.
INFO: [HLS 200-1510] Running: set_top AXI_norm_float 
INFO: [HLS 200-1510] Running: add_files AXI_norm_float/AXI_norm_float.cpp 
INFO: [HLS 200-10] Adding design file 'AXI_norm_float/AXI_norm_float.cpp' to the project
INFO: [HLS 200-1510] Running: add_files AXI_norm_float/AXI_norm_float.h 
INFO: [HLS 200-10] Adding design file 'AXI_norm_float/AXI_norm_float.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb AXI_norm_float/AXI_norm_float_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'AXI_norm_float/AXI_norm_float_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Rectification_mean/AXI_norm_float/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'AXI_norm_float_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2357.578 ; gain = 43.016 ; free physical = 836 ; free virtual = 5566
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'AXI_norm_float_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'AXI_norm_float_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri May 24 11:29:52 2024...
INFO: [HLS 200-802] Generated output file AXI_norm_float/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 23.41 seconds. CPU system time: 1.55 seconds. Elapsed time: 24.52 seconds; current allocated memory: 94.877 MB.
