--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

d:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml W25X16.twx W25X16.ncd -o W25X16.twr W25X16.pcf -ucf
w25x16_Read_flash_ID.ucf

Design file:              W25X16.ncd
Physical constraint file: W25X16.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.17 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;

 21 paths analyzed, 21 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point clk_cnt_5 (SLICE_X24Y21.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_cnt_2 (FF)
  Destination:          clk_cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_cnt_2 to clk_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.BMUX    Tshcko                0.535   clk_cnt<5>
                                                       clk_cnt_2
    SLICE_X24Y21.D2      net (fanout=3)        0.783   clk_cnt<2>
    SLICE_X24Y21.CLK     Tas                   0.349   clk_cnt<5>
                                                       Mcount_clk_cnt_xor<5>11
                                                       clk_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (0.884ns logic, 0.783ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point clk_cnt_5 (SLICE_X24Y21.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_cnt_0 (FF)
  Destination:          clk_cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_cnt_0 to clk_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.476   clk_cnt<5>
                                                       clk_cnt_0
    SLICE_X24Y21.D1      net (fanout=4)        0.777   clk_cnt<0>
    SLICE_X24Y21.CLK     Tas                   0.349   clk_cnt<5>
                                                       Mcount_clk_cnt_xor<5>11
                                                       clk_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (0.825ns logic, 0.777ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_cnt_3 (SLICE_X24Y21.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_cnt_1 (FF)
  Destination:          clk_cnt_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_cnt_1 to clk_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.BQ      Tcko                  0.476   clk_cnt<5>
                                                       clk_cnt_1
    SLICE_X24Y21.C2      net (fanout=3)        0.718   clk_cnt<1>
    SLICE_X24Y21.CLK     Tas                   0.349   clk_cnt<5>
                                                       Mcount_clk_cnt_xor<3>11
                                                       clk_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.825ns logic, 0.718ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_cnt_2 (SLICE_X24Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_cnt_1 (FF)
  Destination:          clk_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_cnt_1 to clk_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.BQ      Tcko                  0.200   clk_cnt<5>
                                                       clk_cnt_1
    SLICE_X24Y21.B5      net (fanout=3)        0.084   clk_cnt<1>
    SLICE_X24Y21.CLK     Tah         (-Th)    -0.121   clk_cnt<5>
                                                       Mcount_clk_cnt_xor<2>11
                                                       clk_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_cnt_5 (SLICE_X24Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_cnt_5 (FF)
  Destination:          clk_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_cnt_5 to clk_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.DQ      Tcko                  0.200   clk_cnt<5>
                                                       clk_cnt_5
    SLICE_X24Y21.D6      net (fanout=6)        0.026   clk_cnt<5>
    SLICE_X24Y21.CLK     Tah         (-Th)    -0.190   clk_cnt<5>
                                                       Mcount_clk_cnt_xor<5>11
                                                       clk_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point clk_cnt_0 (SLICE_X24Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_cnt_0 (FF)
  Destination:          clk_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_cnt_0 to clk_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.200   clk_cnt<5>
                                                       clk_cnt_0
    SLICE_X24Y21.A6      net (fanout=4)        0.038   clk_cnt<0>
    SLICE_X24Y21.CLK     Tah         (-Th)    -0.190   clk_cnt<5>
                                                       Mcount_clk_cnt_xor<0>11_INV_0
                                                       clk_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clk_BUFGP/BUFG/I0
  Logical resource: sys_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: sys_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: clk_cnt<5>/SR
  Logical resource: clk_cnt_0/SR
  Location pin: SLICE_X24Y21.SR
  Clock network: sys_rst_n_inv
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: clk_cnt<5>/SR
  Logical resource: clk_cnt_2/SR
  Location pin: SLICE_X24Y21.SR
  Clock network: sys_rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    1.702|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21 paths, 0 nets, and 17 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 24 00:29:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



