<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1920" height="1014" x="0" y="28" />
 <generation
   path=""
   block_symbol_file="0"
   documentation="0"
   ipxact="1"
   greybox="1"
   simulation="VERILOG" />
 <hdlexample language="VERILOG" />
 <library
   expandedCategories="Project,Existing IP Variants,Library,IP-XACT Components" />
</preferences>
