<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/vexa/vexabc10/sc_regs/ve32_cell_map</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/vexa/vexabc10/sc_regs/ve32_cell_map</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">AddressMap abc_soc_top/vexa/vexabc10/sc_regs/ve32_cell_map</h2>

    <!-- Registers for AddressMap abc_soc_top/vexa/vexabc10/sc_regs/ve32_cell_map -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E58A3B0ADB94A680">control</a>  </b></td>
        <td class="unboxed sdescmap">control_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FD8BA07D79C14BC">start_addr</a>  </b></td>
        <td class="unboxed sdescmap">start_addr_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_48A5176C567CF110">status</a>  </b></td>
        <td class="unboxed sdescmap">status_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8A35D9929CF4497">cell_id</a>  </b></td>
        <td class="unboxed sdescmap">cell_id_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B182E3A36A25D3E">count_exe_lsbs</a>  </b></td>
        <td class="unboxed sdescmap">count_exe_lsbs_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_443771CE9A3947D2">count_exe_msbs</a>  </b></td>
        <td class="unboxed sdescmap">count_exe_msbs_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1845452019CBED3E">count_slp_lsbs</a>  </b></td>
        <td class="unboxed sdescmap">count_slp_lsbs_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD2A8297C9E14D3B">count_slp_msbs</a>  </b></td>
        <td class="unboxed sdescmap">count_slp_msbs_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE4F2CF93C77635D">count_clk_lsbs</a>  </b></td>
        <td class="unboxed sdescmap">count_clk_lsbs_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D79B1C397DA0D536">count_clk_msbs</a>  </b></td>
        <td class="unboxed sdescmap">count_clk_msbs_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6BA949BCC56E9E4">ecc_irq_sbe</a>  </b></td>
        <td class="unboxed sdescmap">ecc_irq_sbe_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7031A74F4411E68F">ecc_irq_dbe</a>  </b></td>
        <td class="unboxed sdescmap">ecc_irq_dbe_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7618020F5E9FAF4">ecc_irqclr_sbe</a>  </b></td>
        <td class="unboxed sdescmap">ecc_irqclr_sbe_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D977776ECA7BB79">ecc_irqclr_dbe</a>  </b></td>
        <td class="unboxed sdescmap">ecc_irqclr_dbe_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61BACA6A3D19E7DB">sequencer_irq_sttr</a>  </b></td>
        <td class="unboxed sdescmap">sequencer_irq_sttr_reg register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr">0x00000043</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_84FEA4B4ED0CD704">irqprio_sttr_idle</a>  </b></td>
        <td class="unboxed sdescmap">irqprio_sttr_idle_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDC9838A67E8BF3B">irqprio_sttr_sleep</a>  </b></td>
        <td class="unboxed sdescmap">irqprio_sttr_sleep_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_369BCC34F29DB97A">irqprio_sttr_false_start</a>  </b></td>
        <td class="unboxed sdescmap">irqprio_sttr_false_start_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E9F88D617771F3A0">sdfgate_irq_ridc_oob</a>  </b></td>
        <td class="unboxed sdescmap">sdfgate_irq_ridc_oob_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11189744D4E5FF4F">sdfgate_irqclr_ridc_oob</a>  </b></td>
        <td class="unboxed sdescmap">sdfgate_irqclr_ridc_oob_reg register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr">0x0000007f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86C4929C0469C812">bp_dmem_Arb_dmem_req</a>  </b></td>
        <td class="unboxed sdescmap">bp_dmem_Arb_dmem_req_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FEC917B0D62C5127">simd0_vmem_Arb_vmem_wp</a>  </b></td>
        <td class="unboxed sdescmap">simd0_vmem_Arb_vmem_wp_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B46C932AD1DB14C">simd0_lutmem_Arb_lutmem_wp</a>  </b></td>
        <td class="unboxed sdescmap">simd0_lutmem_Arb_lutmem_wp_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A64B112CDE40D80">lm_ecc_control_bp_config</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_control_bp_config_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DD6F850FFC7F147">lm_ecc_sbe_irqprio_bp_config</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_irqprio_bp_config_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C306917EA5215A00">lm_ecc_dbe_irqprio_bp_config</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_irqprio_bp_config_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D08A340E0086686C">lm_ecc_sbe_bad_addr_bp_config</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_bad_addr_bp_config_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9BCEB4F266718216">lm_ecc_dbe_bad_addr_bp_config</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_bad_addr_bp_config_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E67E78E908D24E1">lm_ecc_sbe_count_bp_config</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_count_bp_config_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C42FB728D52F16B7">lm_ecc_dbe_count_bp_config</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_count_bp_config_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD62B2B272051490">lm_ecc_control_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_control_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_648D9A88992B0C89">lm_ecc_sbe_irqprio_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_irqprio_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57D0AD0FB947B366">lm_ecc_dbe_irqprio_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_irqprio_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4583E1C5247957D8">lm_ecc_sbe_bad_addr_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_bad_addr_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D3F39B3B27841FD4">lm_ecc_dbe_bad_addr_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_bad_addr_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_061F4BC1D2270B30">lm_ecc_sbe_count_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_count_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55FD5822DB1881DE">lm_ecc_dbe_count_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_count_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12E279903D488C5B">lm_ecc_control_simd0_vmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_control_simd0_vmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E20CF4FA79067B48">lm_ecc_sbe_irqprio_simd0_vmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_irqprio_simd0_vmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6216DD705848EF18">lm_ecc_dbe_irqprio_simd0_vmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_irqprio_simd0_vmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07DC207A61A98223">lm_ecc_sbe_bad_addr_simd0_vmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_bad_addr_simd0_vmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11F12D40D784B072">lm_ecc_dbe_bad_addr_simd0_vmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_bad_addr_simd0_vmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9267C2A28FEDBEC6">lm_ecc_sbe_count_simd0_vmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_sbe_count_simd0_vmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3AD380B5B61CD12A">lm_ecc_dbe_count_simd0_vmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_ecc_dbe_count_simd0_vmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_523621785FA69A60">lm_sdfgate_bpca_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_sdfgate_bpca_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54B65208256348FC">lm_sdfgate_ridc_int_ctrl_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_sdfgate_ridc_int_ctrl_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_91BA8BC9236F7D5E">lm_sdfgate_ridc_irqprio_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_sdfgate_ridc_irqprio_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_31A6A92ED27E7C79">lm_sdfgate_ridc_stat_bp_dmem</a>  </b></td>
        <td class="unboxed sdescmap">lm_sdfgate_ridc_stat_bp_dmem_reg register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D58D08037105DC1F">seg_base_0_bp_xmem_ext_mem_if</a>  </b></td>
        <td class="unboxed sdescmap">seg_base_0_bp_xmem_ext_mem_if_reg register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr">0x000000fb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_565A2886A079823D">seg_base_0_simd0_xvmem_ext_mem_if</a>  </b></td>
        <td class="unboxed sdescmap">seg_base_0_simd0_xvmem_ext_mem_if_reg register.</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/vexa/vexabc10/sc_regs/ve32_cell_map</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_E58A3B0ADB94A680" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) control</span><br/>
      <span class="sdescdet">control_reg register.</span><br/>
      <span class="ldescdet">This register controls the behavior of the processor.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80000</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000020</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">na_31_17</td>
        <td class="fldnorm" colspan="1">count_snap</td>
        <td class="fldnorm" colspan="1">count_clr</td>
        <td class="fldnorm" colspan="1">count_stop</td>
        <td class="fldnorm" colspan="1">count_start</td>
        <td class="fldnorm" colspan="1">irqmsk_false_start</td>
        <td class="fldnorm" colspan="1">irqmsk_sleep</td>
        <td class="fldnorm" colspan="1">irqmsk_idle</td>
        <td class="fldnorm" colspan="1">irqclr_sleep</td>
        <td class="fldnorm" colspan="1">irqclr_idle</td>
        <td class="fldnorm" colspan="1">na_7_7</td>
        <td class="fldnorm" colspan="1">na_6_6</td>
        <td class="fldnorm" colspan="1">na_5_5</td>
        <td class="fldnorm" colspan="1">na_4_4</td>
        <td class="fldnorm" colspan="1">run</td>
        <td class="fldnorm" colspan="1">irqclr_false_start</td>
        <td class="fldnorm" colspan="1">start</td>
        <td class="fldnorm" colspan="1">na_0_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RO</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">WO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_17</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count_snap</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Counter Snapshot control flag. When high, all internal counters current values will be copied into their corresponding count snapshot registers, to enable reading out consistent values. The cell automatically resets this flag to low after one clock cycle.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count_clr</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Counter Clear control flag. When high, all internal counters will be set to zero. The cell automatically resets this flag to low after one clock cycle. Note, that count snapshot registers will only be updated to reflect their internal values when the Counter Snapshot control flag is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count_stop</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Counter Stop control flag. When high, all internal counters will stop updating their values. The cell automatically resets this flag to low after one clock cycle.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count_start</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Counter Start control flag. When high, all internal counters will start updating their values according to their counting behavior. The cell automatically resets this flag to low after one clock cycle. Note, that count snapshot registers will only be updated to reflect their internal values when the Counter Snapshot control flag is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_false_start</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">FALSE_START IRQ mask flag. Enables (high) or disables (low) IRQ generation for attempts to start the cell while it is not in IDLE or SLEEP state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_sleep</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sleeping IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the SLEEP state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_idle</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Idle IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the IDLE state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqclr_sleep</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Interrupt clear control flag for sequencer state transitions into SLEEP state. When asserted, clears an interrupt request (IRQ) sent by the cell in response to a sequencer state transition to the SLEEP state. The cell automatically resets this flag to '0' after one clock cycle.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqclr_idle</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Interrupt clear control flag for sequencer state transitions into IDLE state. When asserted, clears an interrupt request (IRQ) sent by the cell in response to a sequencer state transition to the IDLE state. The cell automatically resets this flag to '0' after one clock cycle.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_7_7</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_6_6</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_5_5</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_4_4</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">run</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Run control flag. Enables program execution (high) or stalls the cell (low) disabling it from continuing program execution. After accessing this control flag the status flags are updated within two cycles.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqclr_false_start</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Interrupt clear control flag for false start attempts, i.e. starting the cell while it is not in IDLE or SLEEP state. When asserted, clears an interrupt request (IRQ) sent by the cell in response to a false start. The cell automatically resets this flag to '0' after one clock cycle.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Start control flag. Starts or continues program execution (high). The cell automatically resets the bit to low. After accessing this control flag the status flags are updated within two cycles.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_0_0</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FD8BA07D79C14BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) start_addr</span><br/>
      <span class="sdescdet">start_addr_reg register.</span><br/>
      <span class="ldescdet">Program Start Address Register. Specifies the address (program counter value) from which the program execution starts after a start signal is issued to the cell being in IDLE state.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80004</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="10">na_31_22</td>
        <td class="fldnorm" colspan="22">start_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="22">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:22]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_22</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start_addr</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Program Start Address.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_48A5176C567CF110" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) status</span><br/>
      <span class="sdescdet">status_reg register.</span><br/>
      <span class="ldescdet">This register contains the information about the state of the processor.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80008</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="25">na_31_7</td>
        <td class="fldnorm" colspan="1">failing</td>
        <td class="fldnorm" colspan="1">breaking</td>
        <td class="fldnorm" colspan="1">sleeping</td>
        <td class="fldnorm" colspan="1">stalling</td>
        <td class="fldnorm" colspan="1">executing</td>
        <td class="fldnorm" colspan="1">starting</td>
        <td class="fldnorm" colspan="1">idling</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="25">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_7</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">failing</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Core execution is failing due to the occurrence of an unrecoverable error. Possible root cause : Core is halted due to the detection of a double-bit error (DBE) in one of the ECC enabled memories, that has CORE_HALT_EN set. Note that this state is not a dedicated core execution state machine status flag. To resolve the problem, the core needs to be reset and re-initialized. This bit is only cleared upon reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">breaking</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Breaking 'core execution state machine' status flag. The cell is in BREAK state. Program execution is halted in this state. This state is entered when the external debug controller asserts an external dbg_stop input of the cell due to a break-, watch- or cross-point. To resume execution and exit BREAK state, the debug controller must assert the external dbg_start input of the cell.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sleeping</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sleeping 'core execution state machine' status flag. The cell is in SLEEP state. Program execution is halted in this state. This state is entered when the sleep() operation has been executed. To resume execution and exit SLEEP state, the Start control flag must be set high.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stalling</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Stalling 'core execution state machine' status flag. The cell is inactive, i.e. stalled during the execution of instructions.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">executing</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Executing 'core execution state machine' status flag. The cell is actively executing instructions.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">starting</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Starting 'core execution state machine' status flag. The cell is transitioning from IDLE state to EXECUTE state through the START state. This state is entered when the core is stalled during this transition, e.g. when waiting for the instruction cache to fetch instructions. When the stall is lifted, the cell will automatically transition to EXECUTE state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">idling</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Idling 'core execution state machine' status flag. The cell is in IDLE state. This state is entered after a hard reset or when the idle() operation has been executed. To (re)start execution from the Program Start Address in register 1, the Start control flag must be set high.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8A35D9929CF4497" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) cell_id</span><br/>
      <span class="sdescdet">cell_id_reg register.</span><br/>
      <span class="ldescdet">Cell ID Register. Unique identifier representing the version of the cell. The identifier is a fixed, hardwired constant value that can, for example, be used to check compatibility between cell hardware and programming tools, or between cell hardware and program code.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a8000c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00009e4f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cell_id</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cell_id</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">It contains a unique cell identifier for this processor.</span></p>
          <p><b>Reset: </b>hex:0x00009e4f;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B182E3A36A25D3E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) count_exe_lsbs</span><br/>
      <span class="sdescdet">count_exe_lsbs_reg register.</span><br/>
      <span class="ldescdet">Execution Cycle Count Snapshot Register, lower 32 bits. This register represents bits 0 to 31 of the value contained in the execution cycles counter at the time the Count Snapshot control flag is asserted.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80010</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Execution cycle count bits.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_443771CE9A3947D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) count_exe_msbs</span><br/>
      <span class="sdescdet">count_exe_msbs_reg register.</span><br/>
      <span class="ldescdet">Execution Cycle Count Snapshot Register, upper 32 bits. This register represents bits 32 to 63 of the value contained in the execution cycles counter at the time the Count Snapshot control flag is asserted.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80014</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Execution cycle count bits.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1845452019CBED3E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) count_slp_lsbs</span><br/>
      <span class="sdescdet">count_slp_lsbs_reg register.</span><br/>
      <span class="ldescdet">Sleep Cycle Count Snapshot Register, lower 32 bits. This register represents bits 0 to 31 of the value contained in the sleep cycles counter at the time the Count Snapshot control flag is asserted.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80018</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sleep cycle count bits.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD2A8297C9E14D3B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) count_slp_msbs</span><br/>
      <span class="sdescdet">count_slp_msbs_reg register.</span><br/>
      <span class="ldescdet">Sleep Cycle Count Snapshot Register, upper 32 bits. This register represents bits 32 to 63 of the value contained in the sleep cycles counter at the time the Count Snapshot control flag is asserted.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a8001c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sleep cycle count bits.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE4F2CF93C77635D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) count_clk_lsbs</span><br/>
      <span class="sdescdet">count_clk_lsbs_reg register.</span><br/>
      <span class="ldescdet">Clock Cycle Count Snapshot Register, lower 32 bits. This register represents bits 0 to 31 of the value contained in the clock cycles counter at the time the Count Snapshot control flag is asserted.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80020</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Clock cycle count bits.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D79B1C397DA0D536" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) count_clk_msbs</span><br/>
      <span class="sdescdet">count_clk_msbs_reg register.</span><br/>
      <span class="ldescdet">Clock Cycle Count Snapshot Register, upper 32 bits. This register represents bits 32 to 63 of the value contained in the clock cycles counter at the time the Count Snapshot control flag is asserted.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80024</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Clock cycle count bits.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6BA949BCC56E9E4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) ecc_irq_sbe</span><br/>
      <span class="sdescdet">ecc_irq_sbe_reg register.</span><br/>
      <span class="ldescdet">ECC Single Bit Error (SBE) Interrupt Request Register. Each bit l in this register indicates that ECC-supporting logical memory l has triggered a single bit ECC error (SBE) interrupt request. Bit l in this register is cleared upon writing a '1' in the IRQCLR_SBE register at the corresponding bit position l.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80028</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">na_31_3</td>
        <td class="fldnorm" colspan="3">irq_sbe</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_3</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irq_sbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC single bit error interrupt request bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7031A74F4411E68F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) ecc_irq_dbe</span><br/>
      <span class="sdescdet">ecc_irq_dbe_reg register.</span><br/>
      <span class="ldescdet">ECC Double Bit Error (DBE) Interrupt Request Register. Each bit l in this register indicates that ECC-supporting logical memory l has triggered a double bit ECC error (DBE) interrupt request. Bit l in this register is cleared upon writing a '1' in the IRQCLR_DBE register at the corresponding bit position l.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a8002c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">na_31_3</td>
        <td class="fldnorm" colspan="3">irq_dbe</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_3</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irq_dbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC double bit error interrupt request bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7618020F5E9FAF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) ecc_irqclr_sbe</span><br/>
      <span class="sdescdet">ecc_irqclr_sbe_reg register.</span><br/>
      <span class="ldescdet">ECC Single Bit Error (SBE) Interrupt Request Clear Register. Each bit l in this register enables the clearing of the corresponding pending interrupt request for ECC-supporting logical memory l, recorded at bit position l in the IRQ_SBE register. By concurrently setting multiple bits in this register, multiple interrupt requests can be cleared simultaneously. Flags set to '1' in this register in a given clock cycle are automatically reset to '0', one clock cycle later.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80030</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">na_31_3</td>
        <td class="fldnorm" colspan="3">irqclr_sbe</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="3">WO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_3</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqclr_sbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC single bit error interrupt request clear bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D977776ECA7BB79" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) ecc_irqclr_dbe</span><br/>
      <span class="sdescdet">ecc_irqclr_dbe_reg register.</span><br/>
      <span class="ldescdet">ECC Double Bit Error (DBE) Interrupt Request Clear Register. Each bit l in this register enables the clearing of the corresponding pending interrupt request for ECC-supporting logical memory l, recorded at bit position l in the IRQ_DBE register. By concurrently setting multiple bits in this register, multiple interrupt requests can be cleared simultaneously. Flags set to '1' in this register in a given clock cycle are automatically reset to '0', one clock cycle later.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80034</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">na_31_3</td>
        <td class="fldnorm" colspan="3">irqclr_dbe</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="3">WO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_3</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqclr_dbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC double bit error interrupt request clear bits.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61BACA6A3D19E7DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) sequencer_irq_sttr</span><br/>
      <span class="sdescdet">sequencer_irq_sttr_reg register.</span><br/>
      <span class="ldescdet">Sequencer State Transition Interrupt Request Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80038</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">na_31_3</td>
        <td class="fldnorm" colspan="1">irq_false_start</td>
        <td class="fldnorm" colspan="1">irq_sleep</td>
        <td class="fldnorm" colspan="1">irq_idle</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_3</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irq_false_start</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sequencer False Start State Transition Interrupt Request register. Indicates a pending interrupt request triggered by the attempted start of the cell, while the Cell's sequencer is not in the IDLE or SLEEP state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irq_sleep</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sequencer Sleep state transition interrupt request bit. Indicates a pending interrupt request triggered by the transition of the Cell's sequencer into the SLEEP state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irq_idle</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sequencer Idle state transition interrupt request bit. Indicates a pending interrupt request triggered by the transition of the Cell's sequencer into the IDLE state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_84FEA4B4ED0CD704" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) irqprio_sttr_idle</span><br/>
      <span class="sdescdet">irqprio_sttr_idle_reg register.</span><br/>
      <span class="ldescdet">Sequencer Idle State Transition Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80044</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">irqprio_sttr_idle</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqprio_sttr_idle</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sequencer Idle state transition interrupt priority. Sets priority of interrupt requests generated for sequencer state transitions into the IDLE state, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_IDLE register. See section 2.3 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDC9838A67E8BF3B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) irqprio_sttr_sleep</span><br/>
      <span class="sdescdet">irqprio_sttr_sleep_reg register.</span><br/>
      <span class="ldescdet">Sequencer Sleep State Transition Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80048</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">irqprio_sttr_sleep</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqprio_sttr_sleep</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sequencer Sleep state transition interrupt priority. Sets priority of interrupt requests generated for sequencer state transitions into the SLEEP state, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_SLEEP register. See section 2.3 for further details</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_369BCC34F29DB97A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) irqprio_sttr_false_start</span><br/>
      <span class="sdescdet">irqprio_sttr_false_start_reg register.</span><br/>
      <span class="ldescdet">Sequencer False Start Transition Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a8004c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">irqprio_sttr_false_start</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqprio_sttr_false_start</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Sequencer False Start State Transition Interrupt Priority. Sets priority of interrupt requests generated for attempted starting of the cell, while it is not in the IDLE or SLEEP state, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_FALSE_START register. See section 2.4.4 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E9F88D617771F3A0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) sdfgate_irq_ridc_oob</span><br/>
      <span class="sdescdet">sdfgate_irq_ridc_oob_reg register.</span><br/>
      <span class="ldescdet">SDF-Gate Remote Indicator Interrupt Request Status Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80050</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">sdfgate_irq_ridc_oob</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdfgate_irq_ridc_oob</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">SDF-Gate Remote Indicator Out-Of-Bounds Interrupt Request register. Each bit L_sdf in this register indicates that the SDF-Gate contained in logical memory L_sdf  has triggered an out-of-bounds interrupt request. Bit L_sdf in this register is cleared upon writing a '1' in the IRQCLR_RIDC_OOB register at the corresponding bit position l.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11189744D4E5FF4F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) sdfgate_irqclr_ridc_oob</span><br/>
      <span class="sdescdet">sdfgate_irqclr_ridc_oob_reg register.</span><br/>
      <span class="ldescdet">SDF-Gate Remote Indicator Interrupt Request Clearing Control.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80054</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">sdfgate_irqclr_ridc_oob</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">WO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sdfgate_irqclr_ridc_oob</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">SDF-Gate Remote Indicator Out-Of-Bounds Interrupt Request Clear register. Each bit L_sdf  in this register enables the clearing of the corresponding pending interrupt request for the SDF-Gate contained in logical memory L_sdf recorded at bit position L_sdf in the IRQ_RIDC_OOB register. By concurrently setting multiple bits in this register, multiple interrupt requests can be cleared simultaneously. Flags set to '1' in this register in a given clock cycle are automatically reset to '0', one clock cycle later.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86C4929C0469C812" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) bp_dmem_Arb_dmem_req</span><br/>
      <span class="sdescdet">bp_dmem_Arb_dmem_req_reg register.</span><br/>
      <span class="ldescdet">Arbitration Mode Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80080</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">na_31_2</td>
        <td class="fldnorm" colspan="2">mode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_2</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mode</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Arbitration mode for bp_dmem_Arb_dmem_req. Possible values are 0x0: Round-robin arbitration wherein core and target alternate in priority on each access grant, irrespective of the number of parallel load/stores the core may issue to the arbiter on each cycle. Thus, both core and target get a guaranteed 50% bandwidth in this case. 0x1: Round-robin arbitration wherein individual core load/store units and target rotate in priority on each access grant. Thus, with L defined as the number of load/store units connected to the arbiter, the core gets a guaranteed 100*L/(1+L)% bandwidth, while the target only gets a guaranteed 100/(1+L)% bandwidth in this case. 0x2: Fixed priority arbitration wherein the core gets a 100% guaranteed bandwidth, while the target has no bandwidth guarantees, only getting access when the core is not requesting access to the arbiter. 0x3: Fixed priority arbitration wherein the target gets a 100% guaranteed bandwidth, while the core has no bandwidth guarantees, only getting access when the target is not requesting access to the arbiter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FEC917B0D62C5127" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) simd0_vmem_Arb_vmem_wp</span><br/>
      <span class="sdescdet">simd0_vmem_Arb_vmem_wp_reg register.</span><br/>
      <span class="ldescdet">Arbitration Mode Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80084</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">na_31_2</td>
        <td class="fldnorm" colspan="2">mode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_2</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mode</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Arbitration mode for simd0_vmem_Arb_vmem_wp. Possible values are 0x0: Round-robin arbitration wherein core and target alternate in priority on each access grant, irrespective of the number of parallel load/stores the core may issue to the arbiter on each cycle. Thus, both core and target get a guaranteed 50% bandwidth in this case. 0x1: Round-robin arbitration wherein individual core load/store units and target rotate in priority on each access grant. Thus, with L defined as the number of load/store units connected to the arbiter, the core gets a guaranteed 100*L/(1+L)% bandwidth, while the target only gets a guaranteed 100/(1+L)% bandwidth in this case. 0x2: Fixed priority arbitration wherein the core gets a 100% guaranteed bandwidth, while the target has no bandwidth guarantees, only getting access when the core is not requesting access to the arbiter. 0x3: Fixed priority arbitration wherein the target gets a 100% guaranteed bandwidth, while the core has no bandwidth guarantees, only getting access when the target is not requesting access to the arbiter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B46C932AD1DB14C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) simd0_lutmem_Arb_lutmem_wp</span><br/>
      <span class="sdescdet">simd0_lutmem_Arb_lutmem_wp_reg register.</span><br/>
      <span class="ldescdet">Arbitration Mode Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80088</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">na_31_2</td>
        <td class="fldnorm" colspan="2">mode</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_2</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mode</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Arbitration mode for simd0_lutmem_Arb_lutmem_wp. Possible values are 0x0: Round-robin arbitration wherein core and target alternate in priority on each access grant, irrespective of the number of parallel load/stores the core may issue to the arbiter on each cycle. Thus, both core and target get a guaranteed 50% bandwidth in this case. 0x1: Round-robin arbitration wherein individual core load/store units and target rotate in priority on each access grant. Thus, with L defined as the number of load/store units connected to the arbiter, the core gets a guaranteed 100*L/(1+L)% bandwidth, while the target only gets a guaranteed 100/(1+L)% bandwidth in this case. 0x2: Fixed priority arbitration wherein the core gets a 100% guaranteed bandwidth, while the target has no bandwidth guarantees, only getting access when the core is not requesting access to the arbiter. 0x3: Fixed priority arbitration wherein the target gets a 100% guaranteed bandwidth, while the core has no bandwidth guarantees, only getting access when the target is not requesting access to the arbiter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A64B112CDE40D80" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) lm_ecc_control_bp_config</span><br/>
      <span class="sdescdet">lm_ecc_control_bp_config_reg register.</span><br/>
      <span class="ldescdet">Memory ECC Control Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a8008c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">na_31_6</td>
        <td class="fldnorm" colspan="1">ecc_count_en</td>
        <td class="fldnorm" colspan="1">core_halt_en</td>
        <td class="fldnorm" colspan="1">irqmsk_dbe</td>
        <td class="fldnorm" colspan="1">irqmsk_sbe</td>
        <td class="fldnorm" colspan="1">refresh_en</td>
        <td class="fldnorm" colspan="1">ecc_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_6</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_count_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Error Counter Enable flag for ECC-supporting Logical Memory (LM) 0. When true and ECC_EN for this LM is set to true as well, enable ECC error counting in registers LM_ECC_SBE_CNT and LM_ECC_DBE_CNT for this LM.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_halt_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Core Halt Enable flag for ECC-supporting Logical Memory (LM) 0. When true, in case this LM detects a double-bit error the program fetch will be stopped, and the core will stall execution immediately. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_dbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Double Bit Error Interrupt Request Mask flag for ECC-supporting Logical Memory (LM) 0. When true, enable interrupt request signalling for double-bit ECC errors in this LM, on the interrupt request output interface of the Cell. When false, disable interrupt request signalling.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_sbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Single Bit Error Interrupt Request Mask flag for ECC-supporting Logical Memory (LM) 0. When true, enable interrupt request signalling for single-bit ECC errors in this LM, on the interrupt request output interface of the Cell. When false, disable interrupt request signalling.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refresh_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Refresh Enable flag for ECC-supporting Logical Memory (LM) 0. This control bit is only available when the user property 'HasECCRefresh' is set. When true, on a single-bit error write-back the corrected data into the failing address location in this LM. When false, single-bit errors are not corrected, only reported.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Enable flag for ECC-supporting Logical Memory (LM) 0. When true, enable ECC correction,  and generate single- and double-bit error flags for this LM. When false all SBE and DBE errors are ignored, and no correction of read data is performed. When this bit is false also no interrupts are generated nor is the core halted on errors detected by this LM.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DD6F850FFC7F147" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) lm_ecc_sbe_irqprio_bp_config</span><br/>
      <span class="sdescdet">lm_ecc_sbe_irqprio_bp_config_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80090</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">sbe_irqprio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_irqprio</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Single Bit Error (SBE) Interrupt Priority for ECC-supporting Logical Memory (LM) 0. Sets priority of Single Bit ECC Error (SBE) interrupts for this LM, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_SBE register. See section 2.3 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C306917EA5215A00" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) lm_ecc_dbe_irqprio_bp_config</span><br/>
      <span class="sdescdet">lm_ecc_dbe_irqprio_bp_config_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80094</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">dbe_irqprio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_irqprio</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Double Bit Error (DBE) Interrupt Priority for ECC-supporting Logical Memory (LM) 0. Sets priority of Double Bit ECC Error (DBE) interrupts for this LM, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_DBE register. See section 2.3 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D08A340E0086686C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) lm_ecc_sbe_bad_addr_bp_config</span><br/>
      <span class="sdescdet">lm_ecc_sbe_bad_addr_bp_config_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Bad Address Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a80098</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">na_31_16</td>
        <td class="fldnorm" colspan="16">sbe_bad_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_16</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_bad_addr</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Single Bit ECC Error Bad Address for ECC-supporting Logical Memory (LM) 0. Records the Logical Memory address for which a single-bit error is detected and a corresponding ECC interrupt request is generated. Following the reading of an active interrupt request flag for the LM in the IRQ_SBE register, the value in this register is frozen and represents the  address of the most recent SBE error that occurred before the interrupt request flag was read. The register is unfrozen and updated again following the clearing of the interrupt request by writing the corresponding flag in the IRQCLR_SBE register. See section 2.4.2 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9BCEB4F266718216" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) lm_ecc_dbe_bad_addr_bp_config</span><br/>
      <span class="sdescdet">lm_ecc_dbe_bad_addr_bp_config_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Bad Address Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a8009c</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">na_31_16</td>
        <td class="fldnorm" colspan="16">dbe_bad_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_16</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_bad_addr</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Double Bit ECC Error Bad Address for ECC-supporting Logical Memory (LM) 0. Records the Logical Memory address for which a double-bit error is detected and a corresponding ECC interrupt request is generated. Following the reading of an active interrupt request flag for the LM in the IRQ_DBE register, the value in this register is frozen and represents the  address of the most recent DBE error that occurred before the interrupt request flag was read. The register is unfrozen and updated again following the clearing of the interrupt request by writing the corresponding flag in the IRQCLR_DBE register. See section 2.4.2 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E67E78E908D24E1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) lm_ecc_sbe_count_bp_config</span><br/>
      <span class="sdescdet">lm_ecc_sbe_count_bp_config_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Error Counter Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800a0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">na_31_8</td>
        <td class="fldnorm" colspan="8">sbe_count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_8</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Single Bit ECC Error Counter for ECC-supporting Logical Memory (LM) 0. Records the number of single-bit errors detected for this LM, since the last time this counter was read. Thus, on each read to this register, the counter is reset. On overflow this counter saturates to value 255. Counting is enabled only if the ECC_COUNT_EN flag in the LM_ECC_CONTROL register for this LM is asserted. See section 2.4.1 for further details.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C42FB728D52F16B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) lm_ecc_dbe_count_bp_config</span><br/>
      <span class="sdescdet">lm_ecc_dbe_count_bp_config_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Error Counter Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800a4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">na_31_8</td>
        <td class="fldnorm" colspan="8">dbe_count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_8</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Double Bit ECC Error Counter for ECC-supporting Logical Memory (LM) 0. Records the number of double-bit errors detected for this LM, since the last time this counter was read. Thus, on each read to this register, the counter is reset. On overflow this counter saturates to value 255. Counting is enabled only if the ECC_COUNT_EN flag in the LM_ECC_CONTROL register for this LM is asserted. See section 2.4.1 for further details.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD62B2B272051490" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) lm_ecc_control_bp_dmem</span><br/>
      <span class="sdescdet">lm_ecc_control_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Memory ECC Control Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800a8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">na_31_6</td>
        <td class="fldnorm" colspan="1">ecc_count_en</td>
        <td class="fldnorm" colspan="1">core_halt_en</td>
        <td class="fldnorm" colspan="1">irqmsk_dbe</td>
        <td class="fldnorm" colspan="1">irqmsk_sbe</td>
        <td class="fldnorm" colspan="1">refresh_en</td>
        <td class="fldnorm" colspan="1">ecc_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_6</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_count_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Error Counter Enable flag for ECC-supporting Logical Memory (LM) 0. When true and ECC_EN for this LM is set to true as well, enable ECC error counting in registers LM_ECC_SBE_CNT and LM_ECC_DBE_CNT for this LM.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_halt_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Core Halt Enable flag for ECC-supporting Logical Memory (LM) 0. When true, in case this LM detects a double-bit error the program fetch will be stopped, and the core will stall execution immediately. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_dbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Double Bit Error Interrupt Request Mask flag for ECC-supporting Logical Memory (LM) 0. When true, enable interrupt request signalling for double-bit ECC errors in this LM, on the interrupt request output interface of the Cell. When false, disable interrupt request signalling.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_sbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Single Bit Error Interrupt Request Mask flag for ECC-supporting Logical Memory (LM) 0. When true, enable interrupt request signalling for single-bit ECC errors in this LM, on the interrupt request output interface of the Cell. When false, disable interrupt request signalling.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refresh_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Refresh Enable flag for ECC-supporting Logical Memory (LM) 0. This control bit is only available when the user property 'HasECCRefresh' is set. When true, on a single-bit error write-back the corrected data into the failing address location in this LM. When false, single-bit errors are not corrected, only reported.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Enable flag for ECC-supporting Logical Memory (LM) 0. When true, enable ECC correction,  and generate single- and double-bit error flags for this LM. When false all SBE and DBE errors are ignored, and no correction of read data is performed. When this bit is false also no interrupts are generated nor is the core halted on errors detected by this LM.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_648D9A88992B0C89" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) lm_ecc_sbe_irqprio_bp_dmem</span><br/>
      <span class="sdescdet">lm_ecc_sbe_irqprio_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800ac</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">sbe_irqprio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_irqprio</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Single Bit Error (SBE) Interrupt Priority for ECC-supporting Logical Memory (LM) 0. Sets priority of Single Bit ECC Error (SBE) interrupts for this LM, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_SBE register. See section 2.3 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57D0AD0FB947B366" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) lm_ecc_dbe_irqprio_bp_dmem</span><br/>
      <span class="sdescdet">lm_ecc_dbe_irqprio_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800b0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">dbe_irqprio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_irqprio</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Double Bit Error (DBE) Interrupt Priority for ECC-supporting Logical Memory (LM) 0. Sets priority of Double Bit ECC Error (DBE) interrupts for this LM, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_DBE register. See section 2.3 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4583E1C5247957D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) lm_ecc_sbe_bad_addr_bp_dmem</span><br/>
      <span class="sdescdet">lm_ecc_sbe_bad_addr_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Bad Address Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800b4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">na_31_14</td>
        <td class="fldnorm" colspan="14">sbe_bad_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">RO</td>
        <td class="accno" colspan="14">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:14]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_14</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_bad_addr</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Single Bit ECC Error Bad Address for ECC-supporting Logical Memory (LM) 0. Records the Logical Memory address for which a single-bit error is detected and a corresponding ECC interrupt request is generated. Following the reading of an active interrupt request flag for the LM in the IRQ_SBE register, the value in this register is frozen and represents the  address of the most recent SBE error that occurred before the interrupt request flag was read. The register is unfrozen and updated again following the clearing of the interrupt request by writing the corresponding flag in the IRQCLR_SBE register. See section 2.4.2 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D3F39B3B27841FD4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) lm_ecc_dbe_bad_addr_bp_dmem</span><br/>
      <span class="sdescdet">lm_ecc_dbe_bad_addr_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Bad Address Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800b8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">na_31_14</td>
        <td class="fldnorm" colspan="14">dbe_bad_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">RO</td>
        <td class="accno" colspan="14">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:14]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_14</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_bad_addr</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Double Bit ECC Error Bad Address for ECC-supporting Logical Memory (LM) 0. Records the Logical Memory address for which a double-bit error is detected and a corresponding ECC interrupt request is generated. Following the reading of an active interrupt request flag for the LM in the IRQ_DBE register, the value in this register is frozen and represents the  address of the most recent DBE error that occurred before the interrupt request flag was read. The register is unfrozen and updated again following the clearing of the interrupt request by writing the corresponding flag in the IRQCLR_DBE register. See section 2.4.2 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_061F4BC1D2270B30" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) lm_ecc_sbe_count_bp_dmem</span><br/>
      <span class="sdescdet">lm_ecc_sbe_count_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Error Counter Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800bc</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">na_31_8</td>
        <td class="fldnorm" colspan="8">sbe_count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_8</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Single Bit ECC Error Counter for ECC-supporting Logical Memory (LM) 0. Records the number of single-bit errors detected for this LM, since the last time this counter was read. Thus, on each read to this register, the counter is reset. On overflow this counter saturates to value 255. Counting is enabled only if the ECC_COUNT_EN flag in the LM_ECC_CONTROL register for this LM is asserted. See section 2.4.1 for further details.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55FD5822DB1881DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) lm_ecc_dbe_count_bp_dmem</span><br/>
      <span class="sdescdet">lm_ecc_dbe_count_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Error Counter Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800c0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">na_31_8</td>
        <td class="fldnorm" colspan="8">dbe_count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_8</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Double Bit ECC Error Counter for ECC-supporting Logical Memory (LM) 0. Records the number of double-bit errors detected for this LM, since the last time this counter was read. Thus, on each read to this register, the counter is reset. On overflow this counter saturates to value 255. Counting is enabled only if the ECC_COUNT_EN flag in the LM_ECC_CONTROL register for this LM is asserted. See section 2.4.1 for further details.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12E279903D488C5B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) lm_ecc_control_simd0_vmem</span><br/>
      <span class="sdescdet">lm_ecc_control_simd0_vmem_reg register.</span><br/>
      <span class="ldescdet">Memory ECC Control Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800c4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">na_31_6</td>
        <td class="fldnorm" colspan="1">ecc_count_en</td>
        <td class="fldnorm" colspan="1">core_halt_en</td>
        <td class="fldnorm" colspan="1">irqmsk_dbe</td>
        <td class="fldnorm" colspan="1">irqmsk_sbe</td>
        <td class="fldnorm" colspan="1">refresh_en</td>
        <td class="fldnorm" colspan="1">ecc_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_6</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_count_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Error Counter Enable flag for ECC-supporting Logical Memory (LM) 0. When true and ECC_EN for this LM is set to true as well, enable ECC error counting in registers LM_ECC_SBE_CNT and LM_ECC_DBE_CNT for this LM.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">core_halt_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Core Halt Enable flag for ECC-supporting Logical Memory (LM) 0. When true, in case this LM detects a double-bit error the program fetch will be stopped, and the core will stall execution immediately. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_dbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Double Bit Error Interrupt Request Mask flag for ECC-supporting Logical Memory (LM) 0. When true, enable interrupt request signalling for double-bit ECC errors in this LM, on the interrupt request output interface of the Cell. When false, disable interrupt request signalling.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_sbe</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Single Bit Error Interrupt Request Mask flag for ECC-supporting Logical Memory (LM) 0. When true, enable interrupt request signalling for single-bit ECC errors in this LM, on the interrupt request output interface of the Cell. When false, disable interrupt request signalling.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refresh_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Refresh Enable flag for ECC-supporting Logical Memory (LM) 0. This control bit is only available when the user property 'HasECCRefresh' is set. When true, on a single-bit error write-back the corrected data into the failing address location in this LM. When false, single-bit errors are not corrected, only reported.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_en</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Enable flag for ECC-supporting Logical Memory (LM) 0. When true, enable ECC correction,  and generate single- and double-bit error flags for this LM. When false all SBE and DBE errors are ignored, and no correction of read data is performed. When this bit is false also no interrupts are generated nor is the core halted on errors detected by this LM.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E20CF4FA79067B48" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) lm_ecc_sbe_irqprio_simd0_vmem</span><br/>
      <span class="sdescdet">lm_ecc_sbe_irqprio_simd0_vmem_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800c8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">sbe_irqprio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_irqprio</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Single Bit Error (SBE) Interrupt Priority for ECC-supporting Logical Memory (LM) 0. Sets priority of Single Bit ECC Error (SBE) interrupts for this LM, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_SBE register. See section 2.3 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6216DD705848EF18" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) lm_ecc_dbe_irqprio_simd0_vmem</span><br/>
      <span class="sdescdet">lm_ecc_dbe_irqprio_simd0_vmem_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Interrupt Priority Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800cc</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">dbe_irqprio</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_irqprio</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">ECC Double Bit Error (DBE) Interrupt Priority for ECC-supporting Logical Memory (LM) 0. Sets priority of Double Bit ECC Error (DBE) interrupts for this LM, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_DBE register. See section 2.3 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07DC207A61A98223" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) lm_ecc_sbe_bad_addr_simd0_vmem</span><br/>
      <span class="sdescdet">lm_ecc_sbe_bad_addr_simd0_vmem_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Bad Address Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800d0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">na_31_16</td>
        <td class="fldnorm" colspan="16">sbe_bad_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_16</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_bad_addr</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Single Bit ECC Error Bad Address for ECC-supporting Logical Memory (LM) 0. Records the Logical Memory address for which a single-bit error is detected and a corresponding ECC interrupt request is generated. Following the reading of an active interrupt request flag for the LM in the IRQ_SBE register, the value in this register is frozen and represents the  address of the most recent SBE error that occurred before the interrupt request flag was read. The register is unfrozen and updated again following the clearing of the interrupt request by writing the corresponding flag in the IRQCLR_SBE register. See section 2.4.2 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11F12D40D784B072" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) lm_ecc_dbe_bad_addr_simd0_vmem</span><br/>
      <span class="sdescdet">lm_ecc_dbe_bad_addr_simd0_vmem_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Bad Address Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800d4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">na_31_16</td>
        <td class="fldnorm" colspan="16">dbe_bad_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_16</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_bad_addr</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Double Bit ECC Error Bad Address for ECC-supporting Logical Memory (LM) 0. Records the Logical Memory address for which a double-bit error is detected and a corresponding ECC interrupt request is generated. Following the reading of an active interrupt request flag for the LM in the IRQ_DBE register, the value in this register is frozen and represents the  address of the most recent DBE error that occurred before the interrupt request flag was read. The register is unfrozen and updated again following the clearing of the interrupt request by writing the corresponding flag in the IRQCLR_DBE register. See section 2.4.2 for further details.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9267C2A28FEDBEC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) lm_ecc_sbe_count_simd0_vmem</span><br/>
      <span class="sdescdet">lm_ecc_sbe_count_simd0_vmem_reg register.</span><br/>
      <span class="ldescdet">Memory SBE ECC Error Counter Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800d8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">na_31_8</td>
        <td class="fldnorm" colspan="8">sbe_count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_8</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sbe_count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Single Bit ECC Error Counter for ECC-supporting Logical Memory (LM) 0. Records the number of single-bit errors detected for this LM, since the last time this counter was read. Thus, on each read to this register, the counter is reset. On overflow this counter saturates to value 255. Counting is enabled only if the ECC_COUNT_EN flag in the LM_ECC_CONTROL register for this LM is asserted. See section 2.4.1 for further details.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3AD380B5B61CD12A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) lm_ecc_dbe_count_simd0_vmem</span><br/>
      <span class="sdescdet">lm_ecc_dbe_count_simd0_vmem_reg register.</span><br/>
      <span class="ldescdet">Memory DBE ECC Error Counter Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800dc</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">na_31_8</td>
        <td class="fldnorm" colspan="8">dbe_count</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_8</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">dbe_count</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Double Bit ECC Error Counter for ECC-supporting Logical Memory (LM) 0. Records the number of double-bit errors detected for this LM, since the last time this counter was read. Thus, on each read to this register, the counter is reset. On overflow this counter saturates to value 255. Counting is enabled only if the ECC_COUNT_EN flag in the LM_ECC_CONTROL register for this LM is asserted. See section 2.4.1 for further details.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_523621785FA69A60" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) lm_sdfgate_bpca_bp_dmem</span><br/>
      <span class="sdescdet">lm_sdfgate_bpca_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Base Pointer Copy Address Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800e0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">na_31_14</td>
        <td class="fldnorm" colspan="14">bpca</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">RO</td>
        <td class="accno" colspan="14">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:14]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_14</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">bpca</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">SDF-Gate Base Pointer Copy Address for SDF-Gate contained in Logical Memory (LM) 0 : Byte address in which the remote pointer for SDF channel index 0 would be copied to. The addresses for the other channels are located in successive 32-bit addresses, i.e. PCA[i] = base_PCA + 4*i . All 32-bit write accesses via the external interface of this memory after this register has been set will be detected as potential SDF-related messages from remote nodes to this cell if their address is within the range [base_PCA : base_PCA + PCA[#SDF-channels]].</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54B65208256348FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) lm_sdfgate_ridc_int_ctrl_bp_dmem</span><br/>
      <span class="sdescdet">lm_sdfgate_ridc_int_ctrl_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Remote Indicator Interrupt Control Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800e4</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">irqmsk_sdf</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqmsk_sdf</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">SDF-Gate Remote Indicator Out-Of-Bounds Interrupt Request Mask flag for the SDF-Gate contained in Logical Memory (LM) 0. When true, enable interrupt request signalling for RIDC OOB errors in this LM, on the interrupt request output interface of the Cell. When false, disable interrupt request signalling.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_91BA8BC9236F7D5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) lm_sdfgate_ridc_irqprio_bp_dmem</span><br/>
      <span class="sdescdet">lm_sdfgate_ridc_irqprio_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">Remote Indicator Interrupt Priority Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800e8</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">na_31_1</td>
        <td class="fldnorm" colspan="1">irqprio_sdf</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">na_31_1</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Reserved/unused.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">irqprio_sdf</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">SDF-Gate Remote Indicator Out-Of-Bounds Interrupt Priority for the SDF-Gate contained in Logical Memory (LM) 0. Sets priority of RIDC OOB interrupts for this LM, where 0 indicates lowest priority, and 2^Q-1 indicates highest priority. Write access to this register will modify the register contents only if the corresponding interrupt is masked in the IRQMSK_RIDC_OOB register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_31A6A92ED27E7C79" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) lm_sdfgate_ridc_stat_bp_dmem</span><br/>
      <span class="sdescdet">lm_sdfgate_ridc_stat_bp_dmem_reg register.</span><br/>
      <span class="ldescdet">SDF-Gate Remote Indicator Status.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800ec</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">ridc_oob_chid</td>
        <td class="fldnorm" colspan="16">ridc_oob_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO/V</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ridc_oob_chid</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">SDF-Gate Remote Indicator Out-Of_bound channel-id for SDF-Gate contained in Logical Memory (LM) 0. Records the remote indicator channel-id for which a RIDC_OOB interrupt is detected and a corresponding interrupt request is generated. This register is frozen at the moment the interrupt request flag for the LM in the IRQ_IDC_OOB register is set, and thus represents the  channel-id of the first remote indicator out-of-bounds value that caused the interrupt request flag to be set. The register is unfrozen and updated again following the clearing of the interrupt request by writing the corresponding flag in the IRQCLR_RIDC_OOB register.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ridc_oob_val</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">SDF-Gate Remote Indicator Out-Of_bound value for SDF-Gate contained in Logical Memory (LM) 0. Records the remote indicator value for which a RIDC_OOB interrupt is detected and a corresponding interrupt request is generated. This register is frozen at the moment the interrupt request flag for the LM in the IRQ_IDC_OOB register is set, and thus represents the  value of the first remote indicator out-of-bounds value that caused the interrupt request flag to be set. The register is unfrozen and updated again following the clearing of the interrupt request by writing the corresponding flag in the IRQCLR_RIDC_OOB register.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D58D08037105DC1F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) seg_base_0_bp_xmem_ext_mem_if</span><br/>
      <span class="sdescdet">seg_base_0_bp_xmem_ext_mem_if_reg register.</span><br/>
      <span class="ldescdet">Initiator Interface Segment Base Address Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800f0</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">base_address</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">base_address</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Base address for segment 0 of initiator interface bp_xmem_ext_mem_if</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_565A2886A079823D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) seg_base_0_simd0_xvmem_ext_mem_if</span><br/>
      <span class="sdescdet">seg_base_0_simd0_xvmem_ext_mem_if_reg register.</span><br/>
      <span class="ldescdet">Initiator Interface Segment Base Address Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x02a800fc</span> at NOC.vexarray (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">base_address</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">base_address</span><br/>
          <span class="sdescdet">See long description for details.</span><br/>
          <span class="ldescdet">Base address for segment 0 of initiator interface simd0_xvmem_ext_mem_if</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexabc10_sc_regs_ve32_cell_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
