vhdl work "D:\work\Projects\FPGA_prj\test\cpld_test\example\jc2_vhd\jc2_top.vhd"
