
BMP280_TAS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ca4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b48  08008e48  08008e48  00009e48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009990  08009990  0000b1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009990  08009990  0000a990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009998  08009998  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009998  08009998  0000a998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800999c  0800999c  0000a99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  080099a0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000840  200001e8  08009b88  0000b1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a28  08009b88  0000ba28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012050  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b5d  00000000  00000000  0001d268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  0001fdc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d0a  00000000  00000000  00020e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001881f  00000000  00000000  00021b8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000156f0  00000000  00000000  0003a3a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009373a  00000000  00000000  0004fa99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e31d3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005960  00000000  00000000  000e3218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000e8b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008e2c 	.word	0x08008e2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	08008e2c 	.word	0x08008e2c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_ldivmod>:
 8000c58:	b97b      	cbnz	r3, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5a:	b972      	cbnz	r2, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bfbe      	ittt	lt
 8000c60:	2000      	movlt	r0, #0
 8000c62:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c66:	e006      	blt.n	8000c76 <__aeabi_ldivmod+0x1e>
 8000c68:	bf08      	it	eq
 8000c6a:	2800      	cmpeq	r0, #0
 8000c6c:	bf1c      	itt	ne
 8000c6e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c72:	f04f 30ff 	movne.w	r0, #4294967295
 8000c76:	f000 b9b5 	b.w	8000fe4 <__aeabi_idiv0>
 8000c7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c82:	2900      	cmp	r1, #0
 8000c84:	db09      	blt.n	8000c9a <__aeabi_ldivmod+0x42>
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	db1a      	blt.n	8000cc0 <__aeabi_ldivmod+0x68>
 8000c8a:	f000 f84d 	bl	8000d28 <__udivmoddi4>
 8000c8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c96:	b004      	add	sp, #16
 8000c98:	4770      	bx	lr
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	db1b      	blt.n	8000cdc <__aeabi_ldivmod+0x84>
 8000ca4:	f000 f840 	bl	8000d28 <__udivmoddi4>
 8000ca8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb0:	b004      	add	sp, #16
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	4252      	negs	r2, r2
 8000cba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cbe:	4770      	bx	lr
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	f000 f82f 	bl	8000d28 <__udivmoddi4>
 8000cca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd2:	b004      	add	sp, #16
 8000cd4:	4240      	negs	r0, r0
 8000cd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cda:	4770      	bx	lr
 8000cdc:	4252      	negs	r2, r2
 8000cde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce2:	f000 f821 	bl	8000d28 <__udivmoddi4>
 8000ce6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cee:	b004      	add	sp, #16
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b96a 	b.w	8000fe4 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f806 	bl	8000d28 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__udivmoddi4>:
 8000d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d2c:	9d08      	ldr	r5, [sp, #32]
 8000d2e:	460c      	mov	r4, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14e      	bne.n	8000dd2 <__udivmoddi4+0xaa>
 8000d34:	4694      	mov	ip, r2
 8000d36:	458c      	cmp	ip, r1
 8000d38:	4686      	mov	lr, r0
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	d962      	bls.n	8000e06 <__udivmoddi4+0xde>
 8000d40:	b14a      	cbz	r2, 8000d56 <__udivmoddi4+0x2e>
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	4091      	lsls	r1, r2
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d50:	4319      	orrs	r1, r3
 8000d52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d5a:	fa1f f68c 	uxth.w	r6, ip
 8000d5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d66:	fb07 1114 	mls	r1, r7, r4, r1
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb04 f106 	mul.w	r1, r4, r6
 8000d72:	4299      	cmp	r1, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x64>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7e:	f080 8112 	bcs.w	8000fa6 <__udivmoddi4+0x27e>
 8000d82:	4299      	cmp	r1, r3
 8000d84:	f240 810f 	bls.w	8000fa6 <__udivmoddi4+0x27e>
 8000d88:	3c02      	subs	r4, #2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	fa1f f38e 	uxth.w	r3, lr
 8000d92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d96:	fb07 1110 	mls	r1, r7, r0, r1
 8000d9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9e:	fb00 f606 	mul.w	r6, r0, r6
 8000da2:	429e      	cmp	r6, r3
 8000da4:	d90a      	bls.n	8000dbc <__udivmoddi4+0x94>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dae:	f080 80fc 	bcs.w	8000faa <__udivmoddi4+0x282>
 8000db2:	429e      	cmp	r6, r3
 8000db4:	f240 80f9 	bls.w	8000faa <__udivmoddi4+0x282>
 8000db8:	4463      	add	r3, ip
 8000dba:	3802      	subs	r0, #2
 8000dbc:	1b9b      	subs	r3, r3, r6
 8000dbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	b11d      	cbz	r5, 8000dce <__udivmoddi4+0xa6>
 8000dc6:	40d3      	lsrs	r3, r2
 8000dc8:	2200      	movs	r2, #0
 8000dca:	e9c5 3200 	strd	r3, r2, [r5]
 8000dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d905      	bls.n	8000de2 <__udivmoddi4+0xba>
 8000dd6:	b10d      	cbz	r5, 8000ddc <__udivmoddi4+0xb4>
 8000dd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4608      	mov	r0, r1
 8000de0:	e7f5      	b.n	8000dce <__udivmoddi4+0xa6>
 8000de2:	fab3 f183 	clz	r1, r3
 8000de6:	2900      	cmp	r1, #0
 8000de8:	d146      	bne.n	8000e78 <__udivmoddi4+0x150>
 8000dea:	42a3      	cmp	r3, r4
 8000dec:	d302      	bcc.n	8000df4 <__udivmoddi4+0xcc>
 8000dee:	4290      	cmp	r0, r2
 8000df0:	f0c0 80f0 	bcc.w	8000fd4 <__udivmoddi4+0x2ac>
 8000df4:	1a86      	subs	r6, r0, r2
 8000df6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	2d00      	cmp	r5, #0
 8000dfe:	d0e6      	beq.n	8000dce <__udivmoddi4+0xa6>
 8000e00:	e9c5 6300 	strd	r6, r3, [r5]
 8000e04:	e7e3      	b.n	8000dce <__udivmoddi4+0xa6>
 8000e06:	2a00      	cmp	r2, #0
 8000e08:	f040 8090 	bne.w	8000f2c <__udivmoddi4+0x204>
 8000e0c:	eba1 040c 	sub.w	r4, r1, ip
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa1f f78c 	uxth.w	r7, ip
 8000e18:	2101      	movs	r1, #1
 8000e1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e22:	fb08 4416 	mls	r4, r8, r6, r4
 8000e26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e2a:	fb07 f006 	mul.w	r0, r7, r6
 8000e2e:	4298      	cmp	r0, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x11c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x11a>
 8000e3c:	4298      	cmp	r0, r3
 8000e3e:	f200 80cd 	bhi.w	8000fdc <__udivmoddi4+0x2b4>
 8000e42:	4626      	mov	r6, r4
 8000e44:	1a1c      	subs	r4, r3, r0
 8000e46:	fa1f f38e 	uxth.w	r3, lr
 8000e4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb00 f707 	mul.w	r7, r0, r7
 8000e5a:	429f      	cmp	r7, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x148>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x146>
 8000e68:	429f      	cmp	r7, r3
 8000e6a:	f200 80b0 	bhi.w	8000fce <__udivmoddi4+0x2a6>
 8000e6e:	4620      	mov	r0, r4
 8000e70:	1bdb      	subs	r3, r3, r7
 8000e72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0x9c>
 8000e78:	f1c1 0620 	rsb	r6, r1, #32
 8000e7c:	408b      	lsls	r3, r1
 8000e7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e82:	431f      	orrs	r7, r3
 8000e84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e88:	fa04 f301 	lsl.w	r3, r4, r1
 8000e8c:	ea43 030c 	orr.w	r3, r3, ip
 8000e90:	40f4      	lsrs	r4, r6
 8000e92:	fa00 f801 	lsl.w	r8, r0, r1
 8000e96:	0c38      	lsrs	r0, r7, #16
 8000e98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000ea0:	fa1f fc87 	uxth.w	ip, r7
 8000ea4:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eac:	fb0e f90c 	mul.w	r9, lr, ip
 8000eb0:	45a1      	cmp	r9, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	d90a      	bls.n	8000ece <__udivmoddi4+0x1a6>
 8000eb8:	193c      	adds	r4, r7, r4
 8000eba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ebe:	f080 8084 	bcs.w	8000fca <__udivmoddi4+0x2a2>
 8000ec2:	45a1      	cmp	r9, r4
 8000ec4:	f240 8081 	bls.w	8000fca <__udivmoddi4+0x2a2>
 8000ec8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ecc:	443c      	add	r4, r7
 8000ece:	eba4 0409 	sub.w	r4, r4, r9
 8000ed2:	fa1f f983 	uxth.w	r9, r3
 8000ed6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eda:	fb00 4413 	mls	r4, r0, r3, r4
 8000ede:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee6:	45a4      	cmp	ip, r4
 8000ee8:	d907      	bls.n	8000efa <__udivmoddi4+0x1d2>
 8000eea:	193c      	adds	r4, r7, r4
 8000eec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ef0:	d267      	bcs.n	8000fc2 <__udivmoddi4+0x29a>
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d965      	bls.n	8000fc2 <__udivmoddi4+0x29a>
 8000ef6:	3b02      	subs	r3, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efe:	fba0 9302 	umull	r9, r3, r0, r2
 8000f02:	eba4 040c 	sub.w	r4, r4, ip
 8000f06:	429c      	cmp	r4, r3
 8000f08:	46ce      	mov	lr, r9
 8000f0a:	469c      	mov	ip, r3
 8000f0c:	d351      	bcc.n	8000fb2 <__udivmoddi4+0x28a>
 8000f0e:	d04e      	beq.n	8000fae <__udivmoddi4+0x286>
 8000f10:	b155      	cbz	r5, 8000f28 <__udivmoddi4+0x200>
 8000f12:	ebb8 030e 	subs.w	r3, r8, lr
 8000f16:	eb64 040c 	sbc.w	r4, r4, ip
 8000f1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1e:	40cb      	lsrs	r3, r1
 8000f20:	431e      	orrs	r6, r3
 8000f22:	40cc      	lsrs	r4, r1
 8000f24:	e9c5 6400 	strd	r6, r4, [r5]
 8000f28:	2100      	movs	r1, #0
 8000f2a:	e750      	b.n	8000dce <__udivmoddi4+0xa6>
 8000f2c:	f1c2 0320 	rsb	r3, r2, #32
 8000f30:	fa20 f103 	lsr.w	r1, r0, r3
 8000f34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f38:	fa24 f303 	lsr.w	r3, r4, r3
 8000f3c:	4094      	lsls	r4, r2
 8000f3e:	430c      	orrs	r4, r1
 8000f40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f48:	fa1f f78c 	uxth.w	r7, ip
 8000f4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f50:	fb08 3110 	mls	r1, r8, r0, r3
 8000f54:	0c23      	lsrs	r3, r4, #16
 8000f56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f5a:	fb00 f107 	mul.w	r1, r0, r7
 8000f5e:	4299      	cmp	r1, r3
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x24c>
 8000f62:	eb1c 0303 	adds.w	r3, ip, r3
 8000f66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f6a:	d22c      	bcs.n	8000fc6 <__udivmoddi4+0x29e>
 8000f6c:	4299      	cmp	r1, r3
 8000f6e:	d92a      	bls.n	8000fc6 <__udivmoddi4+0x29e>
 8000f70:	3802      	subs	r0, #2
 8000f72:	4463      	add	r3, ip
 8000f74:	1a5b      	subs	r3, r3, r1
 8000f76:	b2a4      	uxth	r4, r4
 8000f78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f84:	fb01 f307 	mul.w	r3, r1, r7
 8000f88:	42a3      	cmp	r3, r4
 8000f8a:	d908      	bls.n	8000f9e <__udivmoddi4+0x276>
 8000f8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f94:	d213      	bcs.n	8000fbe <__udivmoddi4+0x296>
 8000f96:	42a3      	cmp	r3, r4
 8000f98:	d911      	bls.n	8000fbe <__udivmoddi4+0x296>
 8000f9a:	3902      	subs	r1, #2
 8000f9c:	4464      	add	r4, ip
 8000f9e:	1ae4      	subs	r4, r4, r3
 8000fa0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa4:	e739      	b.n	8000e1a <__udivmoddi4+0xf2>
 8000fa6:	4604      	mov	r4, r0
 8000fa8:	e6f0      	b.n	8000d8c <__udivmoddi4+0x64>
 8000faa:	4608      	mov	r0, r1
 8000fac:	e706      	b.n	8000dbc <__udivmoddi4+0x94>
 8000fae:	45c8      	cmp	r8, r9
 8000fb0:	d2ae      	bcs.n	8000f10 <__udivmoddi4+0x1e8>
 8000fb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fba:	3801      	subs	r0, #1
 8000fbc:	e7a8      	b.n	8000f10 <__udivmoddi4+0x1e8>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	e7ed      	b.n	8000f9e <__udivmoddi4+0x276>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	e799      	b.n	8000efa <__udivmoddi4+0x1d2>
 8000fc6:	4630      	mov	r0, r6
 8000fc8:	e7d4      	b.n	8000f74 <__udivmoddi4+0x24c>
 8000fca:	46d6      	mov	lr, sl
 8000fcc:	e77f      	b.n	8000ece <__udivmoddi4+0x1a6>
 8000fce:	4463      	add	r3, ip
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	e74d      	b.n	8000e70 <__udivmoddi4+0x148>
 8000fd4:	4606      	mov	r6, r0
 8000fd6:	4623      	mov	r3, r4
 8000fd8:	4608      	mov	r0, r1
 8000fda:	e70f      	b.n	8000dfc <__udivmoddi4+0xd4>
 8000fdc:	3e02      	subs	r6, #2
 8000fde:	4463      	add	r3, ip
 8000fe0:	e730      	b.n	8000e44 <__udivmoddi4+0x11c>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_idiv0>:
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <TrimRead>:

signed short		dig_T2, dig_T3, \
					dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;

void TrimRead(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08a      	sub	sp, #40	@ 0x28
 8000fec:	af04      	add	r7, sp, #16
	uint8_t trimdata[24];
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDR, 0x88,1,trimdata, 24,HAL_MAX_DELAY);
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff2:	9302      	str	r3, [sp, #8]
 8000ff4:	2318      	movs	r3, #24
 8000ff6:	9301      	str	r3, [sp, #4]
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	2288      	movs	r2, #136	@ 0x88
 8001000:	21ec      	movs	r1, #236	@ 0xec
 8001002:	483a      	ldr	r0, [pc, #232]	@ (80010ec <TrimRead+0x104>)
 8001004:	f002 fa3c 	bl	8003480 <HAL_I2C_Mem_Read>

	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 8001008:	787b      	ldrb	r3, [r7, #1]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	783b      	ldrb	r3, [r7, #0]
 8001010:	b21b      	sxth	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	b21b      	sxth	r3, r3
 8001016:	b29a      	uxth	r2, r3
 8001018:	4b35      	ldr	r3, [pc, #212]	@ (80010f0 <TrimRead+0x108>)
 800101a:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 800101c:	78fb      	ldrb	r3, [r7, #3]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	b21a      	sxth	r2, r3
 8001022:	78bb      	ldrb	r3, [r7, #2]
 8001024:	b21b      	sxth	r3, r3
 8001026:	4313      	orrs	r3, r2
 8001028:	b21a      	sxth	r2, r3
 800102a:	4b32      	ldr	r3, [pc, #200]	@ (80010f4 <TrimRead+0x10c>)
 800102c:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 800102e:	797b      	ldrb	r3, [r7, #5]
 8001030:	021b      	lsls	r3, r3, #8
 8001032:	b21a      	sxth	r2, r3
 8001034:	793b      	ldrb	r3, [r7, #4]
 8001036:	b21b      	sxth	r3, r3
 8001038:	4313      	orrs	r3, r2
 800103a:	b21a      	sxth	r2, r3
 800103c:	4b2e      	ldr	r3, [pc, #184]	@ (80010f8 <TrimRead+0x110>)
 800103e:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[6];
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21a      	sxth	r2, r3
 8001046:	79bb      	ldrb	r3, [r7, #6]
 8001048:	b21b      	sxth	r3, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	b21b      	sxth	r3, r3
 800104e:	b29a      	uxth	r2, r3
 8001050:	4b2a      	ldr	r3, [pc, #168]	@ (80010fc <TrimRead+0x114>)
 8001052:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[8];
 8001054:	7a7b      	ldrb	r3, [r7, #9]
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	b21a      	sxth	r2, r3
 800105a:	7a3b      	ldrb	r3, [r7, #8]
 800105c:	b21b      	sxth	r3, r3
 800105e:	4313      	orrs	r3, r2
 8001060:	b21a      	sxth	r2, r3
 8001062:	4b27      	ldr	r3, [pc, #156]	@ (8001100 <TrimRead+0x118>)
 8001064:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 8001066:	7afb      	ldrb	r3, [r7, #11]
 8001068:	021b      	lsls	r3, r3, #8
 800106a:	b21a      	sxth	r2, r3
 800106c:	7abb      	ldrb	r3, [r7, #10]
 800106e:	b21b      	sxth	r3, r3
 8001070:	4313      	orrs	r3, r2
 8001072:	b21a      	sxth	r2, r3
 8001074:	4b23      	ldr	r3, [pc, #140]	@ (8001104 <TrimRead+0x11c>)
 8001076:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 8001078:	7b7b      	ldrb	r3, [r7, #13]
 800107a:	021b      	lsls	r3, r3, #8
 800107c:	b21a      	sxth	r2, r3
 800107e:	7b3b      	ldrb	r3, [r7, #12]
 8001080:	b21b      	sxth	r3, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	b21a      	sxth	r2, r3
 8001086:	4b20      	ldr	r3, [pc, #128]	@ (8001108 <TrimRead+0x120>)
 8001088:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	021b      	lsls	r3, r3, #8
 800108e:	b21a      	sxth	r2, r3
 8001090:	7bbb      	ldrb	r3, [r7, #14]
 8001092:	b21b      	sxth	r3, r3
 8001094:	4313      	orrs	r3, r2
 8001096:	b21a      	sxth	r2, r3
 8001098:	4b1c      	ldr	r3, [pc, #112]	@ (800110c <TrimRead+0x124>)
 800109a:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 800109c:	7c7b      	ldrb	r3, [r7, #17]
 800109e:	021b      	lsls	r3, r3, #8
 80010a0:	b21a      	sxth	r2, r3
 80010a2:	7c3b      	ldrb	r3, [r7, #16]
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	4313      	orrs	r3, r2
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <TrimRead+0x128>)
 80010ac:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 80010ae:	7cfb      	ldrb	r3, [r7, #19]
 80010b0:	021b      	lsls	r3, r3, #8
 80010b2:	b21a      	sxth	r2, r3
 80010b4:	7cbb      	ldrb	r3, [r7, #18]
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <TrimRead+0x12c>)
 80010be:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 80010c0:	7d7b      	ldrb	r3, [r7, #21]
 80010c2:	021b      	lsls	r3, r3, #8
 80010c4:	b21a      	sxth	r2, r3
 80010c6:	7d3b      	ldrb	r3, [r7, #20]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4b12      	ldr	r3, [pc, #72]	@ (8001118 <TrimRead+0x130>)
 80010d0:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 80010d2:	7dfb      	ldrb	r3, [r7, #23]
 80010d4:	021b      	lsls	r3, r3, #8
 80010d6:	b21a      	sxth	r2, r3
 80010d8:	7dbb      	ldrb	r3, [r7, #22]
 80010da:	b21b      	sxth	r3, r3
 80010dc:	4313      	orrs	r3, r2
 80010de:	b21a      	sxth	r2, r3
 80010e0:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <TrimRead+0x134>)
 80010e2:	801a      	strh	r2, [r3, #0]
}
 80010e4:	bf00      	nop
 80010e6:	3718      	adds	r7, #24
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	2000022c 	.word	0x2000022c
 80010f0:	20000210 	.word	0x20000210
 80010f4:	20000214 	.word	0x20000214
 80010f8:	20000216 	.word	0x20000216
 80010fc:	20000212 	.word	0x20000212
 8001100:	20000218 	.word	0x20000218
 8001104:	2000021a 	.word	0x2000021a
 8001108:	2000021c 	.word	0x2000021c
 800110c:	2000021e 	.word	0x2000021e
 8001110:	20000220 	.word	0x20000220
 8001114:	20000222 	.word	0x20000222
 8001118:	20000224 	.word	0x20000224
 800111c:	20000226 	.word	0x20000226

08001120 <BMP280_Config>:

int BMP280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 8001120:	b590      	push	{r4, r7, lr}
 8001122:	b089      	sub	sp, #36	@ 0x24
 8001124:	af04      	add	r7, sp, #16
 8001126:	4604      	mov	r4, r0
 8001128:	4608      	mov	r0, r1
 800112a:	4611      	mov	r1, r2
 800112c:	461a      	mov	r2, r3
 800112e:	4623      	mov	r3, r4
 8001130:	71fb      	strb	r3, [r7, #7]
 8001132:	4603      	mov	r3, r0
 8001134:	71bb      	strb	r3, [r7, #6]
 8001136:	460b      	mov	r3, r1
 8001138:	717b      	strb	r3, [r7, #5]
 800113a:	4613      	mov	r3, r2
 800113c:	713b      	strb	r3, [r7, #4]
	TrimRead();
 800113e:	f7ff ff53 	bl	8000fe8 <TrimRead>

	uint8_t datatowrite = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	73bb      	strb	r3, [r7, #14]

	datatowrite = 0xB6;
 800114a:	23b6      	movs	r3, #182	@ 0xb6
 800114c:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(BMP280_I2C, BMP280_ADDR, REG_RESET, 1, &datatowrite, 1, 1000) != HAL_OK)
 800114e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001152:	9302      	str	r3, [sp, #8]
 8001154:	2301      	movs	r3, #1
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	f107 030f 	add.w	r3, r7, #15
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	2301      	movs	r3, #1
 8001160:	22e0      	movs	r2, #224	@ 0xe0
 8001162:	21ec      	movs	r1, #236	@ 0xec
 8001164:	4840      	ldr	r0, [pc, #256]	@ (8001268 <BMP280_Config+0x148>)
 8001166:	f002 f891 	bl	800328c <HAL_I2C_Mem_Write>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d002      	beq.n	8001176 <BMP280_Config+0x56>
	{
		return -1;
 8001170:	f04f 33ff 	mov.w	r3, #4294967295
 8001174:	e074      	b.n	8001260 <BMP280_Config+0x140>
	}
	HAL_Delay(100);
 8001176:	2064      	movs	r0, #100	@ 0x64
 8001178:	f001 fc56 	bl	8002a28 <HAL_Delay>

	datatowrite = (t_sb << 5) | (filter << 2);
 800117c:	793b      	ldrb	r3, [r7, #4]
 800117e:	015b      	lsls	r3, r3, #5
 8001180:	b25a      	sxtb	r2, r3
 8001182:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	b25b      	sxtb	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b25b      	sxtb	r3, r3
 800118e:	b2db      	uxtb	r3, r3
 8001190:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(BMP280_I2C, BMP280_ADDR, REG_CONFIG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001192:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001196:	9302      	str	r3, [sp, #8]
 8001198:	2301      	movs	r3, #1
 800119a:	9301      	str	r3, [sp, #4]
 800119c:	f107 030f 	add.w	r3, r7, #15
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2301      	movs	r3, #1
 80011a4:	22f5      	movs	r2, #245	@ 0xf5
 80011a6:	21ec      	movs	r1, #236	@ 0xec
 80011a8:	482f      	ldr	r0, [pc, #188]	@ (8001268 <BMP280_Config+0x148>)
 80011aa:	f002 f86f 	bl	800328c <HAL_I2C_Mem_Write>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <BMP280_Config+0x9a>
	{
		return -1;
 80011b4:	f04f 33ff 	mov.w	r3, #4294967295
 80011b8:	e052      	b.n	8001260 <BMP280_Config+0x140>
	}
	HAL_Delay(100);
 80011ba:	2064      	movs	r0, #100	@ 0x64
 80011bc:	f001 fc34 	bl	8002a28 <HAL_Delay>
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDR, REG_CONFIG, 1, &datacheck, 1, 1000);
 80011c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c4:	9302      	str	r3, [sp, #8]
 80011c6:	2301      	movs	r3, #1
 80011c8:	9301      	str	r3, [sp, #4]
 80011ca:	f107 030e 	add.w	r3, r7, #14
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	2301      	movs	r3, #1
 80011d2:	22f5      	movs	r2, #245	@ 0xf5
 80011d4:	21ec      	movs	r1, #236	@ 0xec
 80011d6:	4824      	ldr	r0, [pc, #144]	@ (8001268 <BMP280_Config+0x148>)
 80011d8:	f002 f952 	bl	8003480 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 80011dc:	7bba      	ldrb	r2, [r7, #14]
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d002      	beq.n	80011ea <BMP280_Config+0xca>
	{
		return -1;
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
 80011e8:	e03a      	b.n	8001260 <BMP280_Config+0x140>
	}

	datatowrite = (osrs_t << 5) | (osrs_p << 2) | mode;
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	015b      	lsls	r3, r3, #5
 80011ee:	b25a      	sxtb	r2, r3
 80011f0:	79bb      	ldrb	r3, [r7, #6]
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	b25b      	sxtb	r3, r3
 80011f6:	4313      	orrs	r3, r2
 80011f8:	b25a      	sxtb	r2, r3
 80011fa:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80011fe:	4313      	orrs	r3, r2
 8001200:	b25b      	sxtb	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(BMP280_I2C, BMP280_ADDR, REG_CTRL_MEAS, 1, &datatowrite, 1, 1000)!= HAL_OK)
 8001206:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120a:	9302      	str	r3, [sp, #8]
 800120c:	2301      	movs	r3, #1
 800120e:	9301      	str	r3, [sp, #4]
 8001210:	f107 030f 	add.w	r3, r7, #15
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2301      	movs	r3, #1
 8001218:	22f4      	movs	r2, #244	@ 0xf4
 800121a:	21ec      	movs	r1, #236	@ 0xec
 800121c:	4812      	ldr	r0, [pc, #72]	@ (8001268 <BMP280_Config+0x148>)
 800121e:	f002 f835 	bl	800328c <HAL_I2C_Mem_Write>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d002      	beq.n	800122e <BMP280_Config+0x10e>
	{
		return -1;
 8001228:	f04f 33ff 	mov.w	r3, #4294967295
 800122c:	e018      	b.n	8001260 <BMP280_Config+0x140>
	}
	HAL_Delay(100);
 800122e:	2064      	movs	r0, #100	@ 0x64
 8001230:	f001 fbfa 	bl	8002a28 <HAL_Delay>
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDR, REG_CTRL_MEAS, 1, &datacheck, 1, 1000);
 8001234:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001238:	9302      	str	r3, [sp, #8]
 800123a:	2301      	movs	r3, #1
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	f107 030e 	add.w	r3, r7, #14
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2301      	movs	r3, #1
 8001246:	22f4      	movs	r2, #244	@ 0xf4
 8001248:	21ec      	movs	r1, #236	@ 0xec
 800124a:	4807      	ldr	r0, [pc, #28]	@ (8001268 <BMP280_Config+0x148>)
 800124c:	f002 f918 	bl	8003480 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001250:	7bba      	ldrb	r2, [r7, #14]
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	429a      	cmp	r2, r3
 8001256:	d002      	beq.n	800125e <BMP280_Config+0x13e>
	{
		return -1;
 8001258:	f04f 33ff 	mov.w	r3, #4294967295
 800125c:	e000      	b.n	8001260 <BMP280_Config+0x140>
	}
	return 0;
 800125e:	2300      	movs	r3, #0
}
 8001260:	4618      	mov	r0, r3
 8001262:	3714      	adds	r7, #20
 8001264:	46bd      	mov	sp, r7
 8001266:	bd90      	pop	{r4, r7, pc}
 8001268:	2000022c 	.word	0x2000022c

0800126c <BMP280_ReadRaw>:

int BMP280_ReadRaw(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af04      	add	r7, sp, #16
	uint8_t RawData[6];
	// check the device id before reading
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDR, REG_ID, 1, &chipID, 1, 1000);
 8001272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001276:	9302      	str	r3, [sp, #8]
 8001278:	2301      	movs	r3, #1
 800127a:	9301      	str	r3, [sp, #4]
 800127c:	4b1c      	ldr	r3, [pc, #112]	@ (80012f0 <BMP280_ReadRaw+0x84>)
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	2301      	movs	r3, #1
 8001282:	22d0      	movs	r2, #208	@ 0xd0
 8001284:	21ec      	movs	r1, #236	@ 0xec
 8001286:	481b      	ldr	r0, [pc, #108]	@ (80012f4 <BMP280_ReadRaw+0x88>)
 8001288:	f002 f8fa 	bl	8003480 <HAL_I2C_Mem_Read>
	if(chipID == 0x58)
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <BMP280_ReadRaw+0x84>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b58      	cmp	r3, #88	@ 0x58
 8001292:	d126      	bne.n	80012e2 <BMP280_ReadRaw+0x76>
	{
		HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDR, REG_PRESS, 1, RawData, 6, HAL_MAX_DELAY);
 8001294:	f04f 33ff 	mov.w	r3, #4294967295
 8001298:	9302      	str	r3, [sp, #8]
 800129a:	2306      	movs	r3, #6
 800129c:	9301      	str	r3, [sp, #4]
 800129e:	463b      	mov	r3, r7
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	2301      	movs	r3, #1
 80012a4:	22f7      	movs	r2, #247	@ 0xf7
 80012a6:	21ec      	movs	r1, #236	@ 0xec
 80012a8:	4812      	ldr	r0, [pc, #72]	@ (80012f4 <BMP280_ReadRaw+0x88>)
 80012aa:	f002 f8e9 	bl	8003480 <HAL_I2C_Mem_Read>
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 80012ae:	783b      	ldrb	r3, [r7, #0]
 80012b0:	031a      	lsls	r2, r3, #12
 80012b2:	787b      	ldrb	r3, [r7, #1]
 80012b4:	011b      	lsls	r3, r3, #4
 80012b6:	4313      	orrs	r3, r2
 80012b8:	78ba      	ldrb	r2, [r7, #2]
 80012ba:	0912      	lsrs	r2, r2, #4
 80012bc:	b2d2      	uxtb	r2, r2
 80012be:	4313      	orrs	r3, r2
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b0d      	ldr	r3, [pc, #52]	@ (80012f8 <BMP280_ReadRaw+0x8c>)
 80012c4:	601a      	str	r2, [r3, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 80012c6:	78fb      	ldrb	r3, [r7, #3]
 80012c8:	031a      	lsls	r2, r3, #12
 80012ca:	793b      	ldrb	r3, [r7, #4]
 80012cc:	011b      	lsls	r3, r3, #4
 80012ce:	4313      	orrs	r3, r2
 80012d0:	797a      	ldrb	r2, [r7, #5]
 80012d2:	0912      	lsrs	r2, r2, #4
 80012d4:	b2d2      	uxtb	r2, r2
 80012d6:	4313      	orrs	r3, r2
 80012d8:	461a      	mov	r2, r3
 80012da:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <BMP280_ReadRaw+0x90>)
 80012dc:	601a      	str	r2, [r3, #0]

		return 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	e001      	b.n	80012e6 <BMP280_ReadRaw+0x7a>
	}
	else return -1;
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000204 	.word	0x20000204
 80012f4:	2000022c 	.word	0x2000022c
 80012f8:	2000020c 	.word	0x2000020c
 80012fc:	20000208 	.word	0x20000208

08001300 <BMP280_compensate_T_int32>:

}

int32_t t_fine;
int32_t BMP280_compensate_T_int32(int32_t adc_T)
{
 8001300:	b480      	push	{r7}
 8001302:	b087      	sub	sp, #28
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	10da      	asrs	r2, r3, #3
 800130c:	4b19      	ldr	r3, [pc, #100]	@ (8001374 <BMP280_compensate_T_int32+0x74>)
 800130e:	881b      	ldrh	r3, [r3, #0]
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	4a18      	ldr	r2, [pc, #96]	@ (8001378 <BMP280_compensate_T_int32+0x78>)
 8001316:	f9b2 2000 	ldrsh.w	r2, [r2]
 800131a:	fb02 f303 	mul.w	r3, r2, r3
 800131e:	12db      	asrs	r3, r3, #11
 8001320:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	111b      	asrs	r3, r3, #4
 8001326:	4a13      	ldr	r2, [pc, #76]	@ (8001374 <BMP280_compensate_T_int32+0x74>)
 8001328:	8812      	ldrh	r2, [r2, #0]
 800132a:	1a9b      	subs	r3, r3, r2
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	1112      	asrs	r2, r2, #4
 8001330:	4910      	ldr	r1, [pc, #64]	@ (8001374 <BMP280_compensate_T_int32+0x74>)
 8001332:	8809      	ldrh	r1, [r1, #0]
 8001334:	1a52      	subs	r2, r2, r1
 8001336:	fb02 f303 	mul.w	r3, r2, r3
 800133a:	131b      	asrs	r3, r3, #12
 800133c:	4a0f      	ldr	r2, [pc, #60]	@ (800137c <BMP280_compensate_T_int32+0x7c>)
 800133e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001342:	fb02 f303 	mul.w	r3, r2, r3
 8001346:	139b      	asrs	r3, r3, #14
 8001348:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 800134a:	697a      	ldr	r2, [r7, #20]
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	4413      	add	r3, r2
 8001350:	4a0b      	ldr	r2, [pc, #44]	@ (8001380 <BMP280_compensate_T_int32+0x80>)
 8001352:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8001354:	4b0a      	ldr	r3, [pc, #40]	@ (8001380 <BMP280_compensate_T_int32+0x80>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4613      	mov	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	4413      	add	r3, r2
 800135e:	3380      	adds	r3, #128	@ 0x80
 8001360:	121b      	asrs	r3, r3, #8
 8001362:	60fb      	str	r3, [r7, #12]
	return T;
 8001364:	68fb      	ldr	r3, [r7, #12]
}
 8001366:	4618      	mov	r0, r3
 8001368:	371c      	adds	r7, #28
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	20000210 	.word	0x20000210
 8001378:	20000214 	.word	0x20000214
 800137c:	20000216 	.word	0x20000216
 8001380:	20000228 	.word	0x20000228

08001384 <BMP280_compensate_P_int64>:

uint32_t BMP280_compensate_P_int64(int32_t adc_P)
{
 8001384:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001388:	b0ca      	sub	sp, #296	@ 0x128
 800138a:	af00      	add	r7, sp, #0
 800138c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8001390:	4baf      	ldr	r3, [pc, #700]	@ (8001650 <BMP280_compensate_P_int64+0x2cc>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	17da      	asrs	r2, r3, #31
 8001396:	461c      	mov	r4, r3
 8001398:	4615      	mov	r5, r2
 800139a:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800139e:	f145 3bff 	adc.w	fp, r5, #4294967295
 80013a2:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 80013a6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013ae:	fb03 f102 	mul.w	r1, r3, r2
 80013b2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013b6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013ba:	fb02 f303 	mul.w	r3, r2, r3
 80013be:	18ca      	adds	r2, r1, r3
 80013c0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013c4:	fba3 8903 	umull	r8, r9, r3, r3
 80013c8:	eb02 0309 	add.w	r3, r2, r9
 80013cc:	4699      	mov	r9, r3
 80013ce:	4ba1      	ldr	r3, [pc, #644]	@ (8001654 <BMP280_compensate_P_int64+0x2d0>)
 80013d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	17da      	asrs	r2, r3, #31
 80013d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80013dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80013e0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80013e4:	4603      	mov	r3, r0
 80013e6:	fb03 f209 	mul.w	r2, r3, r9
 80013ea:	460b      	mov	r3, r1
 80013ec:	fb08 f303 	mul.w	r3, r8, r3
 80013f0:	4413      	add	r3, r2
 80013f2:	4602      	mov	r2, r0
 80013f4:	fba8 1202 	umull	r1, r2, r8, r2
 80013f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80013fc:	460a      	mov	r2, r1
 80013fe:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001402:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001406:	4413      	add	r3, r2
 8001408:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800140c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001410:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8001414:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 8001418:	4b8f      	ldr	r3, [pc, #572]	@ (8001658 <BMP280_compensate_P_int64+0x2d4>)
 800141a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800141e:	b21b      	sxth	r3, r3
 8001420:	17da      	asrs	r2, r3, #31
 8001422:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001426:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800142a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800142e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001432:	462a      	mov	r2, r5
 8001434:	fb02 f203 	mul.w	r2, r2, r3
 8001438:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800143c:	4621      	mov	r1, r4
 800143e:	fb01 f303 	mul.w	r3, r1, r3
 8001442:	441a      	add	r2, r3
 8001444:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001448:	4621      	mov	r1, r4
 800144a:	fba3 1301 	umull	r1, r3, r3, r1
 800144e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001452:	460b      	mov	r3, r1
 8001454:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800145c:	18d3      	adds	r3, r2, r3
 800145e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001462:	f04f 0000 	mov.w	r0, #0
 8001466:	f04f 0100 	mov.w	r1, #0
 800146a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800146e:	462b      	mov	r3, r5
 8001470:	0459      	lsls	r1, r3, #17
 8001472:	4623      	mov	r3, r4
 8001474:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001478:	4623      	mov	r3, r4
 800147a:	0458      	lsls	r0, r3, #17
 800147c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001480:	1814      	adds	r4, r2, r0
 8001482:	643c      	str	r4, [r7, #64]	@ 0x40
 8001484:	414b      	adcs	r3, r1
 8001486:	647b      	str	r3, [r7, #68]	@ 0x44
 8001488:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800148c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8001490:	4b72      	ldr	r3, [pc, #456]	@ (800165c <BMP280_compensate_P_int64+0x2d8>)
 8001492:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001496:	b21b      	sxth	r3, r3
 8001498:	17da      	asrs	r2, r3, #31
 800149a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800149e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80014a2:	f04f 0000 	mov.w	r0, #0
 80014a6:	f04f 0100 	mov.w	r1, #0
 80014aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80014ae:	00d9      	lsls	r1, r3, #3
 80014b0:	2000      	movs	r0, #0
 80014b2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80014b6:	1814      	adds	r4, r2, r0
 80014b8:	63bc      	str	r4, [r7, #56]	@ 0x38
 80014ba:	414b      	adcs	r3, r1
 80014bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80014be:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80014c2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 80014c6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80014ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014ce:	fb03 f102 	mul.w	r1, r3, r2
 80014d2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80014d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014da:	fb02 f303 	mul.w	r3, r2, r3
 80014de:	18ca      	adds	r2, r1, r3
 80014e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014e4:	fba3 1303 	umull	r1, r3, r3, r3
 80014e8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80014ec:	460b      	mov	r3, r1
 80014ee:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80014f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80014f6:	18d3      	adds	r3, r2, r3
 80014f8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80014fc:	4b58      	ldr	r3, [pc, #352]	@ (8001660 <BMP280_compensate_P_int64+0x2dc>)
 80014fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001502:	b21b      	sxth	r3, r3
 8001504:	17da      	asrs	r2, r3, #31
 8001506:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800150a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800150e:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001512:	462b      	mov	r3, r5
 8001514:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001518:	4642      	mov	r2, r8
 800151a:	fb02 f203 	mul.w	r2, r2, r3
 800151e:	464b      	mov	r3, r9
 8001520:	4621      	mov	r1, r4
 8001522:	fb01 f303 	mul.w	r3, r1, r3
 8001526:	4413      	add	r3, r2
 8001528:	4622      	mov	r2, r4
 800152a:	4641      	mov	r1, r8
 800152c:	fba2 1201 	umull	r1, r2, r2, r1
 8001530:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001534:	460a      	mov	r2, r1
 8001536:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800153a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800153e:	4413      	add	r3, r2
 8001540:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001544:	f04f 0000 	mov.w	r0, #0
 8001548:	f04f 0100 	mov.w	r1, #0
 800154c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001550:	4623      	mov	r3, r4
 8001552:	0a18      	lsrs	r0, r3, #8
 8001554:	462b      	mov	r3, r5
 8001556:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800155a:	462b      	mov	r3, r5
 800155c:	1219      	asrs	r1, r3, #8
 800155e:	4b41      	ldr	r3, [pc, #260]	@ (8001664 <BMP280_compensate_P_int64+0x2e0>)
 8001560:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001564:	b21b      	sxth	r3, r3
 8001566:	17da      	asrs	r2, r3, #31
 8001568:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800156c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001570:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001574:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001578:	464a      	mov	r2, r9
 800157a:	fb02 f203 	mul.w	r2, r2, r3
 800157e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001582:	4644      	mov	r4, r8
 8001584:	fb04 f303 	mul.w	r3, r4, r3
 8001588:	441a      	add	r2, r3
 800158a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800158e:	4644      	mov	r4, r8
 8001590:	fba3 4304 	umull	r4, r3, r3, r4
 8001594:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001598:	4623      	mov	r3, r4
 800159a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800159e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80015a2:	18d3      	adds	r3, r2, r3
 80015a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80015a8:	f04f 0200 	mov.w	r2, #0
 80015ac:	f04f 0300 	mov.w	r3, #0
 80015b0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80015b4:	464c      	mov	r4, r9
 80015b6:	0323      	lsls	r3, r4, #12
 80015b8:	4644      	mov	r4, r8
 80015ba:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80015be:	4644      	mov	r4, r8
 80015c0:	0322      	lsls	r2, r4, #12
 80015c2:	1884      	adds	r4, r0, r2
 80015c4:	633c      	str	r4, [r7, #48]	@ 0x30
 80015c6:	eb41 0303 	adc.w	r3, r1, r3
 80015ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80015cc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80015d0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 80015d4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80015d8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80015dc:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80015e0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80015e4:	4b20      	ldr	r3, [pc, #128]	@ (8001668 <BMP280_compensate_P_int64+0x2e4>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	2200      	movs	r2, #0
 80015ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80015f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80015f4:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80015f8:	462b      	mov	r3, r5
 80015fa:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80015fe:	4642      	mov	r2, r8
 8001600:	fb02 f203 	mul.w	r2, r2, r3
 8001604:	464b      	mov	r3, r9
 8001606:	4621      	mov	r1, r4
 8001608:	fb01 f303 	mul.w	r3, r1, r3
 800160c:	4413      	add	r3, r2
 800160e:	4622      	mov	r2, r4
 8001610:	4641      	mov	r1, r8
 8001612:	fba2 1201 	umull	r1, r2, r2, r1
 8001616:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800161a:	460a      	mov	r2, r1
 800161c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001620:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001624:	4413      	add	r3, r2
 8001626:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	f04f 0300 	mov.w	r3, #0
 8001632:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001636:	4629      	mov	r1, r5
 8001638:	104a      	asrs	r2, r1, #1
 800163a:	4629      	mov	r1, r5
 800163c:	17cb      	asrs	r3, r1, #31
 800163e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 8001642:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001646:	4313      	orrs	r3, r2
 8001648:	d110      	bne.n	800166c <BMP280_compensate_P_int64+0x2e8>
	{
		return 0; // avoid exception caused by division by zero
 800164a:	2300      	movs	r3, #0
 800164c:	e154      	b.n	80018f8 <BMP280_compensate_P_int64+0x574>
 800164e:	bf00      	nop
 8001650:	20000228 	.word	0x20000228
 8001654:	20000220 	.word	0x20000220
 8001658:	2000021e 	.word	0x2000021e
 800165c:	2000021c 	.word	0x2000021c
 8001660:	2000021a 	.word	0x2000021a
 8001664:	20000218 	.word	0x20000218
 8001668:	20000212 	.word	0x20000212
	}
	p = 1048576-adc_P;
 800166c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001670:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001674:	17da      	asrs	r2, r3, #31
 8001676:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001678:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800167a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800167e:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 8001682:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001686:	105b      	asrs	r3, r3, #1
 8001688:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800168c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001690:	07db      	lsls	r3, r3, #31
 8001692:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001696:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800169a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800169e:	4621      	mov	r1, r4
 80016a0:	1a89      	subs	r1, r1, r2
 80016a2:	67b9      	str	r1, [r7, #120]	@ 0x78
 80016a4:	4629      	mov	r1, r5
 80016a6:	eb61 0303 	sbc.w	r3, r1, r3
 80016aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016ac:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80016b0:	4622      	mov	r2, r4
 80016b2:	462b      	mov	r3, r5
 80016b4:	1891      	adds	r1, r2, r2
 80016b6:	6239      	str	r1, [r7, #32]
 80016b8:	415b      	adcs	r3, r3
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80016bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016c0:	4621      	mov	r1, r4
 80016c2:	1851      	adds	r1, r2, r1
 80016c4:	61b9      	str	r1, [r7, #24]
 80016c6:	4629      	mov	r1, r5
 80016c8:	414b      	adcs	r3, r1
 80016ca:	61fb      	str	r3, [r7, #28]
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	f04f 0300 	mov.w	r3, #0
 80016d4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80016d8:	4649      	mov	r1, r9
 80016da:	018b      	lsls	r3, r1, #6
 80016dc:	4641      	mov	r1, r8
 80016de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016e2:	4641      	mov	r1, r8
 80016e4:	018a      	lsls	r2, r1, #6
 80016e6:	4641      	mov	r1, r8
 80016e8:	1889      	adds	r1, r1, r2
 80016ea:	6139      	str	r1, [r7, #16]
 80016ec:	4649      	mov	r1, r9
 80016ee:	eb43 0101 	adc.w	r1, r3, r1
 80016f2:	6179      	str	r1, [r7, #20]
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001700:	4649      	mov	r1, r9
 8001702:	008b      	lsls	r3, r1, #2
 8001704:	4641      	mov	r1, r8
 8001706:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800170a:	4641      	mov	r1, r8
 800170c:	008a      	lsls	r2, r1, #2
 800170e:	4610      	mov	r0, r2
 8001710:	4619      	mov	r1, r3
 8001712:	4603      	mov	r3, r0
 8001714:	4622      	mov	r2, r4
 8001716:	189b      	adds	r3, r3, r2
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	460b      	mov	r3, r1
 800171c:	462a      	mov	r2, r5
 800171e:	eb42 0303 	adc.w	r3, r2, r3
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	f04f 0200 	mov.w	r2, #0
 8001728:	f04f 0300 	mov.w	r3, #0
 800172c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001730:	4649      	mov	r1, r9
 8001732:	008b      	lsls	r3, r1, #2
 8001734:	4641      	mov	r1, r8
 8001736:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800173a:	4641      	mov	r1, r8
 800173c:	008a      	lsls	r2, r1, #2
 800173e:	4610      	mov	r0, r2
 8001740:	4619      	mov	r1, r3
 8001742:	4603      	mov	r3, r0
 8001744:	4622      	mov	r2, r4
 8001746:	189b      	adds	r3, r3, r2
 8001748:	673b      	str	r3, [r7, #112]	@ 0x70
 800174a:	462b      	mov	r3, r5
 800174c:	460a      	mov	r2, r1
 800174e:	eb42 0303 	adc.w	r3, r2, r3
 8001752:	677b      	str	r3, [r7, #116]	@ 0x74
 8001754:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001758:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800175c:	f7ff fa7c 	bl	8000c58 <__aeabi_ldivmod>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001768:	4b66      	ldr	r3, [pc, #408]	@ (8001904 <BMP280_compensate_P_int64+0x580>)
 800176a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800176e:	b21b      	sxth	r3, r3
 8001770:	17da      	asrs	r2, r3, #31
 8001772:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001774:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001776:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800177a:	f04f 0000 	mov.w	r0, #0
 800177e:	f04f 0100 	mov.w	r1, #0
 8001782:	0b50      	lsrs	r0, r2, #13
 8001784:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001788:	1359      	asrs	r1, r3, #13
 800178a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800178e:	462b      	mov	r3, r5
 8001790:	fb00 f203 	mul.w	r2, r0, r3
 8001794:	4623      	mov	r3, r4
 8001796:	fb03 f301 	mul.w	r3, r3, r1
 800179a:	4413      	add	r3, r2
 800179c:	4622      	mov	r2, r4
 800179e:	fba2 1200 	umull	r1, r2, r2, r0
 80017a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80017a6:	460a      	mov	r2, r1
 80017a8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80017ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80017b0:	4413      	add	r3, r2
 80017b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80017b6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80017ba:	f04f 0000 	mov.w	r0, #0
 80017be:	f04f 0100 	mov.w	r1, #0
 80017c2:	0b50      	lsrs	r0, r2, #13
 80017c4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80017c8:	1359      	asrs	r1, r3, #13
 80017ca:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80017ce:	462b      	mov	r3, r5
 80017d0:	fb00 f203 	mul.w	r2, r0, r3
 80017d4:	4623      	mov	r3, r4
 80017d6:	fb03 f301 	mul.w	r3, r3, r1
 80017da:	4413      	add	r3, r2
 80017dc:	4622      	mov	r2, r4
 80017de:	fba2 1200 	umull	r1, r2, r2, r0
 80017e2:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80017e6:	460a      	mov	r2, r1
 80017e8:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80017ec:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80017f0:	4413      	add	r3, r2
 80017f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	f04f 0300 	mov.w	r3, #0
 80017fe:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001802:	4621      	mov	r1, r4
 8001804:	0e4a      	lsrs	r2, r1, #25
 8001806:	4629      	mov	r1, r5
 8001808:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800180c:	4629      	mov	r1, r5
 800180e:	164b      	asrs	r3, r1, #25
 8001810:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8001814:	4b3c      	ldr	r3, [pc, #240]	@ (8001908 <BMP280_compensate_P_int64+0x584>)
 8001816:	f9b3 3000 	ldrsh.w	r3, [r3]
 800181a:	b21b      	sxth	r3, r3
 800181c:	17da      	asrs	r2, r3, #31
 800181e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001820:	667a      	str	r2, [r7, #100]	@ 0x64
 8001822:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001826:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800182a:	462a      	mov	r2, r5
 800182c:	fb02 f203 	mul.w	r2, r2, r3
 8001830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001834:	4621      	mov	r1, r4
 8001836:	fb01 f303 	mul.w	r3, r1, r3
 800183a:	4413      	add	r3, r2
 800183c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001840:	4621      	mov	r1, r4
 8001842:	fba2 1201 	umull	r1, r2, r2, r1
 8001846:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800184a:	460a      	mov	r2, r1
 800184c:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001850:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001854:	4413      	add	r3, r2
 8001856:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001866:	4621      	mov	r1, r4
 8001868:	0cca      	lsrs	r2, r1, #19
 800186a:	4629      	mov	r1, r5
 800186c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001870:	4629      	mov	r1, r5
 8001872:	14cb      	asrs	r3, r1, #19
 8001874:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001878:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800187c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001880:	1884      	adds	r4, r0, r2
 8001882:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001884:	eb41 0303 	adc.w	r3, r1, r3
 8001888:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800188a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800188e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001892:	4621      	mov	r1, r4
 8001894:	1889      	adds	r1, r1, r2
 8001896:	6539      	str	r1, [r7, #80]	@ 0x50
 8001898:	4629      	mov	r1, r5
 800189a:	eb43 0101 	adc.w	r1, r3, r1
 800189e:	6579      	str	r1, [r7, #84]	@ 0x54
 80018a0:	f04f 0000 	mov.w	r0, #0
 80018a4:	f04f 0100 	mov.w	r1, #0
 80018a8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80018ac:	4623      	mov	r3, r4
 80018ae:	0a18      	lsrs	r0, r3, #8
 80018b0:	462b      	mov	r3, r5
 80018b2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80018b6:	462b      	mov	r3, r5
 80018b8:	1219      	asrs	r1, r3, #8
 80018ba:	4b14      	ldr	r3, [pc, #80]	@ (800190c <BMP280_compensate_P_int64+0x588>)
 80018bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c0:	b21b      	sxth	r3, r3
 80018c2:	17da      	asrs	r2, r3, #31
 80018c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80018c6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80018c8:	f04f 0200 	mov.w	r2, #0
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80018d4:	464c      	mov	r4, r9
 80018d6:	0123      	lsls	r3, r4, #4
 80018d8:	4644      	mov	r4, r8
 80018da:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80018de:	4644      	mov	r4, r8
 80018e0:	0122      	lsls	r2, r4, #4
 80018e2:	1884      	adds	r4, r0, r2
 80018e4:	603c      	str	r4, [r7, #0]
 80018e6:	eb41 0303 	adc.w	r3, r1, r3
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	e9d7 3400 	ldrd	r3, r4, [r7]
 80018f0:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 80018f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80018fe:	46bd      	mov	sp, r7
 8001900:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001904:	20000226 	.word	0x20000226
 8001908:	20000224 	.word	0x20000224
 800190c:	20000222 	.word	0x20000222

08001910 <BMP280_Get_Press>:


float BMP280_Get_Press()
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
	float Press;
	if(BMP280_ReadRaw() == 0)
 8001916:	f7ff fca9 	bl	800126c <BMP280_ReadRaw>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d11e      	bne.n	800195e <BMP280_Get_Press+0x4e>
	{
		if(pRaw==0x800000)  Press = 0.0;
 8001920:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <BMP280_Get_Press+0x60>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001928:	d103      	bne.n	8001932 <BMP280_Get_Press+0x22>
 800192a:	f04f 0300 	mov.w	r3, #0
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	e015      	b.n	800195e <BMP280_Get_Press+0x4e>
		else
		{
			Press =(BMP280_compensate_P_int64(pRaw))/256.0;
 8001932:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <BMP280_Get_Press+0x60>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff fd24 	bl	8001384 <BMP280_compensate_P_int64>
 800193c:	4603      	mov	r3, r0
 800193e:	4618      	mov	r0, r3
 8001940:	f7fe fde8 	bl	8000514 <__aeabi_ui2d>
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	4b0a      	ldr	r3, [pc, #40]	@ (8001974 <BMP280_Get_Press+0x64>)
 800194a:	f7fe ff87 	bl	800085c <__aeabi_ddiv>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4610      	mov	r0, r2
 8001954:	4619      	mov	r1, r3
 8001956:	f7ff f92f 	bl	8000bb8 <__aeabi_d2f>
 800195a:	4603      	mov	r3, r0
 800195c:	607b      	str	r3, [r7, #4]
		}
	}
	return Press;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	ee07 3a90 	vmov	s15, r3
}
 8001964:	eeb0 0a67 	vmov.f32	s0, s15
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000020c 	.word	0x2000020c
 8001974:	40700000 	.word	0x40700000

08001978 <BMP280_Get_Temp>:
float BMP280_Get_Temp()
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
	float Temp;
	if(BMP280_ReadRaw() == 0)
 800197e:	f7ff fc75 	bl	800126c <BMP280_ReadRaw>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d11e      	bne.n	80019c6 <BMP280_Get_Temp+0x4e>
	{
		if(tRaw==0x800000)  Temp = 0.0;
 8001988:	4b13      	ldr	r3, [pc, #76]	@ (80019d8 <BMP280_Get_Temp+0x60>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001990:	d103      	bne.n	800199a <BMP280_Get_Temp+0x22>
 8001992:	f04f 0300 	mov.w	r3, #0
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	e015      	b.n	80019c6 <BMP280_Get_Temp+0x4e>
		else
		{
			Temp =(BMP280_compensate_T_int32(tRaw))/100.0;
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <BMP280_Get_Temp+0x60>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff fcae 	bl	8001300 <BMP280_compensate_T_int32>
 80019a4:	4603      	mov	r3, r0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7fe fdc4 	bl	8000534 <__aeabi_i2d>
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <BMP280_Get_Temp+0x64>)
 80019b2:	f7fe ff53 	bl	800085c <__aeabi_ddiv>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4610      	mov	r0, r2
 80019bc:	4619      	mov	r1, r3
 80019be:	f7ff f8fb 	bl	8000bb8 <__aeabi_d2f>
 80019c2:	4603      	mov	r3, r0
 80019c4:	607b      	str	r3, [r7, #4]
		}
	}
	return Temp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	ee07 3a90 	vmov	s15, r3
}
 80019cc:	eeb0 0a67 	vmov.f32	s0, s15
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000208 	.word	0x20000208
 80019dc:	40590000 	.word	0x40590000

080019e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	@ 0x28
 80019e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e6:	f107 0314 	add.w	r3, r7, #20
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	609a      	str	r2, [r3, #8]
 80019f2:	60da      	str	r2, [r3, #12]
 80019f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	4b2d      	ldr	r3, [pc, #180]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a2c      	ldr	r2, [pc, #176]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a00:	f043 0304 	orr.w	r3, r3, #4
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f003 0304 	and.w	r3, r3, #4
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b26      	ldr	r3, [pc, #152]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4a25      	ldr	r2, [pc, #148]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4b23      	ldr	r3, [pc, #140]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	4b18      	ldr	r3, [pc, #96]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a17      	ldr	r2, [pc, #92]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <MX_GPIO_Init+0xd0>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2120      	movs	r1, #32
 8001a6a:	4812      	ldr	r0, [pc, #72]	@ (8001ab4 <MX_GPIO_Init+0xd4>)
 8001a6c:	f001 fa96 	bl	8002f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a76:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <MX_GPIO_Init+0xd8>)
 8001a88:	f001 f904 	bl	8002c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8001a8c:	2320      	movs	r3, #32
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <MX_GPIO_Init+0xd4>)
 8001aa4:	f001 f8f6 	bl	8002c94 <HAL_GPIO_Init>

}
 8001aa8:	bf00      	nop
 8001aaa:	3728      	adds	r7, #40	@ 0x28
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	40020800 	.word	0x40020800

08001abc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ac0:	4b12      	ldr	r3, [pc, #72]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001ac2:	4a13      	ldr	r2, [pc, #76]	@ (8001b10 <MX_I2C1_Init+0x54>)
 8001ac4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001ac6:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001ac8:	4a12      	ldr	r2, [pc, #72]	@ (8001b14 <MX_I2C1_Init+0x58>)
 8001aca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001acc:	4b0f      	ldr	r3, [pc, #60]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001ada:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ade:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ae6:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001aec:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001af2:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001af8:	4804      	ldr	r0, [pc, #16]	@ (8001b0c <MX_I2C1_Init+0x50>)
 8001afa:	f001 fa83 	bl	8003004 <HAL_I2C_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b04:	f000 fa9e 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000022c 	.word	0x2000022c
 8001b10:	40005400 	.word	0x40005400
 8001b14:	00061a80 	.word	0x00061a80

08001b18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	@ 0x28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a19      	ldr	r2, [pc, #100]	@ (8001b9c <HAL_I2C_MspInit+0x84>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d12c      	bne.n	8001b94 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	4a17      	ldr	r2, [pc, #92]	@ (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b44:	f043 0302 	orr.w	r3, r3, #2
 8001b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b56:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b5c:	2312      	movs	r3, #18
 8001b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b64:	2303      	movs	r3, #3
 8001b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b68:	2304      	movs	r3, #4
 8001b6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	4619      	mov	r1, r3
 8001b72:	480c      	ldr	r0, [pc, #48]	@ (8001ba4 <HAL_I2C_MspInit+0x8c>)
 8001b74:	f001 f88e 	bl	8002c94 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b80:	4a07      	ldr	r2, [pc, #28]	@ (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b82:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b86:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b88:	4b05      	ldr	r3, [pc, #20]	@ (8001ba0 <HAL_I2C_MspInit+0x88>)
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b94:	bf00      	nop
 8001b96:	3728      	adds	r7, #40	@ 0x28
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40005400 	.word	0x40005400
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40020400 	.word	0x40020400

08001ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bae:	f000 fec9 	bl	8002944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bb2:	f000 f975 	bl	8001ea0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bb6:	f7ff ff13 	bl	80019e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001bba:	f000 fe27 	bl	800280c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001bbe:	f7ff ff7d 	bl	8001abc <MX_I2C1_Init>
  MX_TIM2_Init();
 8001bc2:	f000 fdaf 	bl	8002724 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8001bc6:	f000 fa7d 	bl	80020c4 <ssd1306_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001bca:	489e      	ldr	r0, [pc, #632]	@ (8001e44 <main+0x29c>)
 8001bcc:	f002 ff26 	bl	8004a1c <HAL_TIM_Base_Start_IT>
  BMP280_Config(OSRS_2, OSRS_16, MODE_NORMAL, T_SB_0p5, IRR_16);
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	2105      	movs	r1, #5
 8001bda:	2002      	movs	r0, #2
 8001bdc:	f7ff faa0 	bl	8001120 <BMP280_Config>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tTemp = Temp = BMP280_Get_Temp();
 8001be0:	f7ff feca 	bl	8001978 <BMP280_Get_Temp>
 8001be4:	eef0 7a40 	vmov.f32	s15, s0
 8001be8:	4b97      	ldr	r3, [pc, #604]	@ (8001e48 <main+0x2a0>)
 8001bea:	edc3 7a00 	vstr	s15, [r3]
 8001bee:	4b96      	ldr	r3, [pc, #600]	@ (8001e48 <main+0x2a0>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a96      	ldr	r2, [pc, #600]	@ (8001e4c <main+0x2a4>)
 8001bf4:	6013      	str	r3, [r2, #0]
	  tPress = Press = BMP280_Get_Press();
 8001bf6:	f7ff fe8b 	bl	8001910 <BMP280_Get_Press>
 8001bfa:	eef0 7a40 	vmov.f32	s15, s0
 8001bfe:	4b94      	ldr	r3, [pc, #592]	@ (8001e50 <main+0x2a8>)
 8001c00:	edc3 7a00 	vstr	s15, [r3]
 8001c04:	4b92      	ldr	r3, [pc, #584]	@ (8001e50 <main+0x2a8>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a92      	ldr	r2, [pc, #584]	@ (8001e54 <main+0x2ac>)
 8001c0a:	6013      	str	r3, [r2, #0]
	  tTemp *= 1000;
 8001c0c:	4b8f      	ldr	r3, [pc, #572]	@ (8001e4c <main+0x2a4>)
 8001c0e:	edd3 7a00 	vldr	s15, [r3]
 8001c12:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8001e58 <main+0x2b0>
 8001c16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c1a:	4b8c      	ldr	r3, [pc, #560]	@ (8001e4c <main+0x2a4>)
 8001c1c:	edc3 7a00 	vstr	s15, [r3]
	  Press /= 100;
 8001c20:	4b8b      	ldr	r3, [pc, #556]	@ (8001e50 <main+0x2a8>)
 8001c22:	ed93 7a00 	vldr	s14, [r3]
 8001c26:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8001e5c <main+0x2b4>
 8001c2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c2e:	4b88      	ldr	r3, [pc, #544]	@ (8001e50 <main+0x2a8>)
 8001c30:	edc3 7a00 	vstr	s15, [r3]
	  tAlt = Alt = Calculate_Height(Press);
 8001c34:	4b86      	ldr	r3, [pc, #536]	@ (8001e50 <main+0x2a8>)
 8001c36:	edd3 7a00 	vldr	s15, [r3]
 8001c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c3e:	f000 f997 	bl	8001f70 <Calculate_Height>
 8001c42:	eef0 7a40 	vmov.f32	s15, s0
 8001c46:	4b86      	ldr	r3, [pc, #536]	@ (8001e60 <main+0x2b8>)
 8001c48:	edc3 7a00 	vstr	s15, [r3]
 8001c4c:	4b84      	ldr	r3, [pc, #528]	@ (8001e60 <main+0x2b8>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a84      	ldr	r2, [pc, #528]	@ (8001e64 <main+0x2bc>)
 8001c52:	6013      	str	r3, [r2, #0]
	  tAlt *= 1000;
 8001c54:	4b83      	ldr	r3, [pc, #524]	@ (8001e64 <main+0x2bc>)
 8001c56:	edd3 7a00 	vldr	s15, [r3]
 8001c5a:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8001e58 <main+0x2b0>
 8001c5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c62:	4b80      	ldr	r3, [pc, #512]	@ (8001e64 <main+0x2bc>)
 8001c64:	edc3 7a00 	vstr	s15, [r3]
	  tvel = vel*1000;
 8001c68:	4b7f      	ldr	r3, [pc, #508]	@ (8001e68 <main+0x2c0>)
 8001c6a:	edd3 7a00 	vldr	s15, [r3]
 8001c6e:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8001e58 <main+0x2b0>
 8001c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c76:	4b7d      	ldr	r3, [pc, #500]	@ (8001e6c <main+0x2c4>)
 8001c78:	edc3 7a00 	vstr	s15, [r3]
	  sprintf(temp,"temp= %d.%d",(int)tTemp/1000,(int)tTemp%1000);
 8001c7c:	4b73      	ldr	r3, [pc, #460]	@ (8001e4c <main+0x2a4>)
 8001c7e:	edd3 7a00 	vldr	s15, [r3]
 8001c82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c86:	ee17 1a90 	vmov	r1, s15
 8001c8a:	4b79      	ldr	r3, [pc, #484]	@ (8001e70 <main+0x2c8>)
 8001c8c:	fb83 2301 	smull	r2, r3, r3, r1
 8001c90:	119a      	asrs	r2, r3, #6
 8001c92:	17cb      	asrs	r3, r1, #31
 8001c94:	1ad0      	subs	r0, r2, r3
 8001c96:	4b6d      	ldr	r3, [pc, #436]	@ (8001e4c <main+0x2a4>)
 8001c98:	edd3 7a00 	vldr	s15, [r3]
 8001c9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ca0:	ee17 2a90 	vmov	r2, s15
 8001ca4:	4b72      	ldr	r3, [pc, #456]	@ (8001e70 <main+0x2c8>)
 8001ca6:	fb83 1302 	smull	r1, r3, r3, r2
 8001caa:	1199      	asrs	r1, r3, #6
 8001cac:	17d3      	asrs	r3, r2, #31
 8001cae:	1acb      	subs	r3, r1, r3
 8001cb0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cb4:	fb01 f303 	mul.w	r3, r1, r3
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	4602      	mov	r2, r0
 8001cbc:	496d      	ldr	r1, [pc, #436]	@ (8001e74 <main+0x2cc>)
 8001cbe:	486e      	ldr	r0, [pc, #440]	@ (8001e78 <main+0x2d0>)
 8001cc0:	f004 fbbc 	bl	800643c <siprintf>
	  sprintf(press,"basinc = %d.%d",(int)tPress/100,(int)tPress%100);
 8001cc4:	4b63      	ldr	r3, [pc, #396]	@ (8001e54 <main+0x2ac>)
 8001cc6:	edd3 7a00 	vldr	s15, [r3]
 8001cca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cce:	ee17 1a90 	vmov	r1, s15
 8001cd2:	4b6a      	ldr	r3, [pc, #424]	@ (8001e7c <main+0x2d4>)
 8001cd4:	fb83 2301 	smull	r2, r3, r3, r1
 8001cd8:	115a      	asrs	r2, r3, #5
 8001cda:	17cb      	asrs	r3, r1, #31
 8001cdc:	1ad0      	subs	r0, r2, r3
 8001cde:	4b5d      	ldr	r3, [pc, #372]	@ (8001e54 <main+0x2ac>)
 8001ce0:	edd3 7a00 	vldr	s15, [r3]
 8001ce4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ce8:	ee17 2a90 	vmov	r2, s15
 8001cec:	4b63      	ldr	r3, [pc, #396]	@ (8001e7c <main+0x2d4>)
 8001cee:	fb83 1302 	smull	r1, r3, r3, r2
 8001cf2:	1159      	asrs	r1, r3, #5
 8001cf4:	17d3      	asrs	r3, r2, #31
 8001cf6:	1acb      	subs	r3, r1, r3
 8001cf8:	2164      	movs	r1, #100	@ 0x64
 8001cfa:	fb01 f303 	mul.w	r3, r1, r3
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	4602      	mov	r2, r0
 8001d02:	495f      	ldr	r1, [pc, #380]	@ (8001e80 <main+0x2d8>)
 8001d04:	485f      	ldr	r0, [pc, #380]	@ (8001e84 <main+0x2dc>)
 8001d06:	f004 fb99 	bl	800643c <siprintf>
	  sprintf(alt,"yukseklik = %d.%d",(int)tAlt/1000,(int)tAlt%1000);
 8001d0a:	4b56      	ldr	r3, [pc, #344]	@ (8001e64 <main+0x2bc>)
 8001d0c:	edd3 7a00 	vldr	s15, [r3]
 8001d10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d14:	ee17 1a90 	vmov	r1, s15
 8001d18:	4b55      	ldr	r3, [pc, #340]	@ (8001e70 <main+0x2c8>)
 8001d1a:	fb83 2301 	smull	r2, r3, r3, r1
 8001d1e:	119a      	asrs	r2, r3, #6
 8001d20:	17cb      	asrs	r3, r1, #31
 8001d22:	1ad0      	subs	r0, r2, r3
 8001d24:	4b4f      	ldr	r3, [pc, #316]	@ (8001e64 <main+0x2bc>)
 8001d26:	edd3 7a00 	vldr	s15, [r3]
 8001d2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d2e:	ee17 2a90 	vmov	r2, s15
 8001d32:	4b4f      	ldr	r3, [pc, #316]	@ (8001e70 <main+0x2c8>)
 8001d34:	fb83 1302 	smull	r1, r3, r3, r2
 8001d38:	1199      	asrs	r1, r3, #6
 8001d3a:	17d3      	asrs	r3, r2, #31
 8001d3c:	1acb      	subs	r3, r1, r3
 8001d3e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d42:	fb01 f303 	mul.w	r3, r1, r3
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	4602      	mov	r2, r0
 8001d4a:	494f      	ldr	r1, [pc, #316]	@ (8001e88 <main+0x2e0>)
 8001d4c:	484f      	ldr	r0, [pc, #316]	@ (8001e8c <main+0x2e4>)
 8001d4e:	f004 fb75 	bl	800643c <siprintf>
	  sprintf(velo,"hiz = %d.%d",(int)tvel/1000,(int)tvel%1000);
 8001d52:	4b46      	ldr	r3, [pc, #280]	@ (8001e6c <main+0x2c4>)
 8001d54:	edd3 7a00 	vldr	s15, [r3]
 8001d58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d5c:	ee17 1a90 	vmov	r1, s15
 8001d60:	4b43      	ldr	r3, [pc, #268]	@ (8001e70 <main+0x2c8>)
 8001d62:	fb83 2301 	smull	r2, r3, r3, r1
 8001d66:	119a      	asrs	r2, r3, #6
 8001d68:	17cb      	asrs	r3, r1, #31
 8001d6a:	1ad0      	subs	r0, r2, r3
 8001d6c:	4b3f      	ldr	r3, [pc, #252]	@ (8001e6c <main+0x2c4>)
 8001d6e:	edd3 7a00 	vldr	s15, [r3]
 8001d72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d76:	ee17 2a90 	vmov	r2, s15
 8001d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e70 <main+0x2c8>)
 8001d7c:	fb83 1302 	smull	r1, r3, r3, r2
 8001d80:	1199      	asrs	r1, r3, #6
 8001d82:	17d3      	asrs	r3, r2, #31
 8001d84:	1acb      	subs	r3, r1, r3
 8001d86:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d8a:	fb01 f303 	mul.w	r3, r1, r3
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	4602      	mov	r2, r0
 8001d92:	493f      	ldr	r1, [pc, #252]	@ (8001e90 <main+0x2e8>)
 8001d94:	483f      	ldr	r0, [pc, #252]	@ (8001e94 <main+0x2ec>)
 8001d96:	f004 fb51 	bl	800643c <siprintf>
	  ssd1306_Fill(Black);
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	f000 f9fc 	bl	8002198 <ssd1306_Fill>
	  ssd1306_SetCursor(2,3);
 8001da0:	2103      	movs	r1, #3
 8001da2:	2002      	movs	r0, #2
 8001da4:	f000 fb3a 	bl	800241c <ssd1306_SetCursor>
	  ssd1306_WriteString(temp, Font_7x10, White);
 8001da8:	4a3b      	ldr	r2, [pc, #236]	@ (8001e98 <main+0x2f0>)
 8001daa:	2301      	movs	r3, #1
 8001dac:	ca06      	ldmia	r2, {r1, r2}
 8001dae:	4832      	ldr	r0, [pc, #200]	@ (8001e78 <main+0x2d0>)
 8001db0:	f000 fb0e 	bl	80023d0 <ssd1306_WriteString>
	  ssd1306_SetCursor(2,15);
 8001db4:	210f      	movs	r1, #15
 8001db6:	2002      	movs	r0, #2
 8001db8:	f000 fb30 	bl	800241c <ssd1306_SetCursor>
	  ssd1306_WriteString(press, Font_7x10, White);
 8001dbc:	4a36      	ldr	r2, [pc, #216]	@ (8001e98 <main+0x2f0>)
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	ca06      	ldmia	r2, {r1, r2}
 8001dc2:	4830      	ldr	r0, [pc, #192]	@ (8001e84 <main+0x2dc>)
 8001dc4:	f000 fb04 	bl	80023d0 <ssd1306_WriteString>
	  ssd1306_SetCursor(2,27);
 8001dc8:	211b      	movs	r1, #27
 8001dca:	2002      	movs	r0, #2
 8001dcc:	f000 fb26 	bl	800241c <ssd1306_SetCursor>
	  ssd1306_WriteString(alt, Font_7x10, White);
 8001dd0:	4a31      	ldr	r2, [pc, #196]	@ (8001e98 <main+0x2f0>)
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	ca06      	ldmia	r2, {r1, r2}
 8001dd6:	482d      	ldr	r0, [pc, #180]	@ (8001e8c <main+0x2e4>)
 8001dd8:	f000 fafa 	bl	80023d0 <ssd1306_WriteString>
	  ssd1306_SetCursor(2,39);
 8001ddc:	2127      	movs	r1, #39	@ 0x27
 8001dde:	2002      	movs	r0, #2
 8001de0:	f000 fb1c 	bl	800241c <ssd1306_SetCursor>
	  ssd1306_WriteString(velo, Font_7x10, White);
 8001de4:	4a2c      	ldr	r2, [pc, #176]	@ (8001e98 <main+0x2f0>)
 8001de6:	2301      	movs	r3, #1
 8001de8:	ca06      	ldmia	r2, {r1, r2}
 8001dea:	482a      	ldr	r0, [pc, #168]	@ (8001e94 <main+0x2ec>)
 8001dec:	f000 faf0 	bl	80023d0 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8001df0:	f000 f9ea 	bl	80021c8 <ssd1306_UpdateScreen>
	  HAL_UART_Transmit(&huart2, temp, strlen(temp), 10000);
 8001df4:	4820      	ldr	r0, [pc, #128]	@ (8001e78 <main+0x2d0>)
 8001df6:	f7fe fa43 	bl	8000280 <strlen>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001e02:	491d      	ldr	r1, [pc, #116]	@ (8001e78 <main+0x2d0>)
 8001e04:	4825      	ldr	r0, [pc, #148]	@ (8001e9c <main+0x2f4>)
 8001e06:	f003 fa43 	bl	8005290 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, press, strlen(press), 10000);
 8001e0a:	481e      	ldr	r0, [pc, #120]	@ (8001e84 <main+0x2dc>)
 8001e0c:	f7fe fa38 	bl	8000280 <strlen>
 8001e10:	4603      	mov	r3, r0
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001e18:	491a      	ldr	r1, [pc, #104]	@ (8001e84 <main+0x2dc>)
 8001e1a:	4820      	ldr	r0, [pc, #128]	@ (8001e9c <main+0x2f4>)
 8001e1c:	f003 fa38 	bl	8005290 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, alt, strlen(press), 10000);
 8001e20:	4818      	ldr	r0, [pc, #96]	@ (8001e84 <main+0x2dc>)
 8001e22:	f7fe fa2d 	bl	8000280 <strlen>
 8001e26:	4603      	mov	r3, r0
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001e2e:	4917      	ldr	r1, [pc, #92]	@ (8001e8c <main+0x2e4>)
 8001e30:	481a      	ldr	r0, [pc, #104]	@ (8001e9c <main+0x2f4>)
 8001e32:	f003 fa2d 	bl	8005290 <HAL_UART_Transmit>

	  HAL_Delay(1000);
 8001e36:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e3a:	f000 fdf5 	bl	8002a28 <HAL_Delay>
	  tTemp = Temp = BMP280_Get_Temp();
 8001e3e:	bf00      	nop
 8001e40:	e6ce      	b.n	8001be0 <main+0x38>
 8001e42:	bf00      	nop
 8001e44:	20000848 	.word	0x20000848
 8001e48:	20000280 	.word	0x20000280
 8001e4c:	2000028c 	.word	0x2000028c
 8001e50:	20000284 	.word	0x20000284
 8001e54:	20000290 	.word	0x20000290
 8001e58:	447a0000 	.word	0x447a0000
 8001e5c:	42c80000 	.word	0x42c80000
 8001e60:	20000288 	.word	0x20000288
 8001e64:	20000294 	.word	0x20000294
 8001e68:	20000298 	.word	0x20000298
 8001e6c:	20000438 	.word	0x20000438
 8001e70:	10624dd3 	.word	0x10624dd3
 8001e74:	08008e48 	.word	0x08008e48
 8001e78:	2000029c 	.word	0x2000029c
 8001e7c:	51eb851f 	.word	0x51eb851f
 8001e80:	08008e54 	.word	0x08008e54
 8001e84:	20000300 	.word	0x20000300
 8001e88:	08008e64 	.word	0x08008e64
 8001e8c:	20000364 	.word	0x20000364
 8001e90:	08008e78 	.word	0x08008e78
 8001e94:	200003c8 	.word	0x200003c8
 8001e98:	2000000c 	.word	0x2000000c
 8001e9c:	20000890 	.word	0x20000890

08001ea0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b094      	sub	sp, #80	@ 0x50
 8001ea4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ea6:	f107 0320 	add.w	r3, r7, #32
 8001eaa:	2230      	movs	r2, #48	@ 0x30
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f004 fb41 	bl	8006536 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001eb4:	f107 030c 	add.w	r3, r7, #12
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	4b27      	ldr	r3, [pc, #156]	@ (8001f68 <SystemClock_Config+0xc8>)
 8001eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ecc:	4a26      	ldr	r2, [pc, #152]	@ (8001f68 <SystemClock_Config+0xc8>)
 8001ece:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed4:	4b24      	ldr	r3, [pc, #144]	@ (8001f68 <SystemClock_Config+0xc8>)
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	607b      	str	r3, [r7, #4]
 8001ee4:	4b21      	ldr	r3, [pc, #132]	@ (8001f6c <SystemClock_Config+0xcc>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a20      	ldr	r2, [pc, #128]	@ (8001f6c <SystemClock_Config+0xcc>)
 8001eea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001eee:	6013      	str	r3, [r2, #0]
 8001ef0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f6c <SystemClock_Config+0xcc>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ef8:	607b      	str	r3, [r7, #4]
 8001efa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001efc:	2302      	movs	r3, #2
 8001efe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f00:	2301      	movs	r3, #1
 8001f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f04:	2310      	movs	r3, #16
 8001f06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f10:	2308      	movs	r3, #8
 8001f12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001f14:	2364      	movs	r3, #100	@ 0x64
 8001f16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f20:	f107 0320 	add.w	r3, r7, #32
 8001f24:	4618      	mov	r0, r3
 8001f26:	f002 f891 	bl	800404c <HAL_RCC_OscConfig>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f30:	f000 f888 	bl	8002044 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f34:	230f      	movs	r3, #15
 8001f36:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001f4a:	f107 030c 	add.w	r3, r7, #12
 8001f4e:	2103      	movs	r1, #3
 8001f50:	4618      	mov	r0, r3
 8001f52:	f002 faf3 	bl	800453c <HAL_RCC_ClockConfig>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001f5c:	f000 f872 	bl	8002044 <Error_Handler>
  }
}
 8001f60:	bf00      	nop
 8001f62:	3750      	adds	r7, #80	@ 0x50
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40007000 	.word	0x40007000

08001f70 <Calculate_Height>:

/* USER CODE BEGIN 4 */
float Calculate_Height (float prs){
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	ed87 0a01 	vstr	s0, [r7, #4]
	float tmp = powf((prs/sea_level),con1);
 8001f7a:	4b11      	ldr	r3, [pc, #68]	@ (8001fc0 <Calculate_Height+0x50>)
 8001f7c:	edd3 7a00 	vldr	s15, [r3]
 8001f80:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f84:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001f88:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc4 <Calculate_Height+0x54>)
 8001f8a:	edd3 7a00 	vldr	s15, [r3]
 8001f8e:	eef0 0a67 	vmov.f32	s1, s15
 8001f92:	eeb0 0a66 	vmov.f32	s0, s13
 8001f96:	f006 fb7f 	bl	8008698 <powf>
 8001f9a:	ed87 0a03 	vstr	s0, [r7, #12]
	return  con2*(1-tmp);
 8001f9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001fa2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fa6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001faa:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <Calculate_Height+0x58>)
 8001fac:	edd3 7a00 	vldr	s15, [r3]
 8001fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001fb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000008 	.word	0x20000008
 8001fc4:	20000000 	.word	0x20000000
 8001fc8:	20000004 	.word	0x20000004

08001fcc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
	float x;
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001fd4:	2120      	movs	r1, #32
 8001fd6:	4816      	ldr	r0, [pc, #88]	@ (8002030 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001fd8:	f000 fff9 	bl	8002fce <HAL_GPIO_TogglePin>
	x = BMP280_Get_Press();
 8001fdc:	f7ff fc98 	bl	8001910 <BMP280_Get_Press>
 8001fe0:	ed87 0a03 	vstr	s0, [r7, #12]
	Curh = Calculate_Height(x);
 8001fe4:	ed97 0a03 	vldr	s0, [r7, #12]
 8001fe8:	f7ff ffc2 	bl	8001f70 <Calculate_Height>
 8001fec:	eef0 7a40 	vmov.f32	s15, s0
 8001ff0:	4b10      	ldr	r3, [pc, #64]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001ff2:	edc3 7a00 	vstr	s15, [r3]
	dish = Curh - Preh;
 8001ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001ff8:	ed93 7a00 	vldr	s14, [r3]
 8001ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001ffe:	edd3 7a00 	vldr	s15, [r3]
 8002002:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002006:	4b0d      	ldr	r3, [pc, #52]	@ (800203c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002008:	edc3 7a00 	vstr	s15, [r3]
	vel = dish*4;
 800200c:	4b0b      	ldr	r3, [pc, #44]	@ (800203c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800200e:	edd3 7a00 	vldr	s15, [r3]
 8002012:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002016:	ee67 7a87 	vmul.f32	s15, s15, s14
 800201a:	4b09      	ldr	r3, [pc, #36]	@ (8002040 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800201c:	edc3 7a00 	vstr	s15, [r3]
	Preh = Curh;
 8002020:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a04      	ldr	r2, [pc, #16]	@ (8002038 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002026:	6013      	str	r3, [r2, #0]

}
 8002028:	bf00      	nop
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40020000 	.word	0x40020000
 8002034:	20000430 	.word	0x20000430
 8002038:	2000042c 	.word	0x2000042c
 800203c:	20000434 	.word	0x20000434
 8002040:	20000298 	.word	0x20000298

08002044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002048:	b672      	cpsid	i
}
 800204a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <Error_Handler+0x8>

08002050 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
	...

08002060 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af04      	add	r7, sp, #16
 8002066:	4603      	mov	r3, r0
 8002068:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800206a:	f04f 33ff 	mov.w	r3, #4294967295
 800206e:	9302      	str	r3, [sp, #8]
 8002070:	2301      	movs	r3, #1
 8002072:	9301      	str	r3, [sp, #4]
 8002074:	1dfb      	adds	r3, r7, #7
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2301      	movs	r3, #1
 800207a:	2200      	movs	r2, #0
 800207c:	2178      	movs	r1, #120	@ 0x78
 800207e:	4803      	ldr	r0, [pc, #12]	@ (800208c <ssd1306_WriteCommand+0x2c>)
 8002080:	f001 f904 	bl	800328c <HAL_I2C_Mem_Write>
}
 8002084:	bf00      	nop
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	2000022c 	.word	0x2000022c

08002090 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af04      	add	r7, sp, #16
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	b29b      	uxth	r3, r3
 800209e:	f04f 32ff 	mov.w	r2, #4294967295
 80020a2:	9202      	str	r2, [sp, #8]
 80020a4:	9301      	str	r3, [sp, #4]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	2301      	movs	r3, #1
 80020ac:	2240      	movs	r2, #64	@ 0x40
 80020ae:	2178      	movs	r1, #120	@ 0x78
 80020b0:	4803      	ldr	r0, [pc, #12]	@ (80020c0 <ssd1306_WriteData+0x30>)
 80020b2:	f001 f8eb 	bl	800328c <HAL_I2C_Mem_Write>
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	2000022c 	.word	0x2000022c

080020c4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80020c8:	f7ff ffc2 	bl	8002050 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80020cc:	2064      	movs	r0, #100	@ 0x64
 80020ce:	f000 fcab 	bl	8002a28 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80020d2:	2000      	movs	r0, #0
 80020d4:	f000 f9ce 	bl	8002474 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80020d8:	2020      	movs	r0, #32
 80020da:	f7ff ffc1 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80020de:	2000      	movs	r0, #0
 80020e0:	f7ff ffbe 	bl	8002060 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80020e4:	20b0      	movs	r0, #176	@ 0xb0
 80020e6:	f7ff ffbb 	bl	8002060 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80020ea:	20c8      	movs	r0, #200	@ 0xc8
 80020ec:	f7ff ffb8 	bl	8002060 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80020f0:	2000      	movs	r0, #0
 80020f2:	f7ff ffb5 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80020f6:	2010      	movs	r0, #16
 80020f8:	f7ff ffb2 	bl	8002060 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80020fc:	2040      	movs	r0, #64	@ 0x40
 80020fe:	f7ff ffaf 	bl	8002060 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002102:	20ff      	movs	r0, #255	@ 0xff
 8002104:	f000 f9a2 	bl	800244c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002108:	20a1      	movs	r0, #161	@ 0xa1
 800210a:	f7ff ffa9 	bl	8002060 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800210e:	20a6      	movs	r0, #166	@ 0xa6
 8002110:	f7ff ffa6 	bl	8002060 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002114:	20a8      	movs	r0, #168	@ 0xa8
 8002116:	f7ff ffa3 	bl	8002060 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800211a:	203f      	movs	r0, #63	@ 0x3f
 800211c:	f7ff ffa0 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002120:	20a4      	movs	r0, #164	@ 0xa4
 8002122:	f7ff ff9d 	bl	8002060 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002126:	20d3      	movs	r0, #211	@ 0xd3
 8002128:	f7ff ff9a 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800212c:	2000      	movs	r0, #0
 800212e:	f7ff ff97 	bl	8002060 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002132:	20d5      	movs	r0, #213	@ 0xd5
 8002134:	f7ff ff94 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002138:	20f0      	movs	r0, #240	@ 0xf0
 800213a:	f7ff ff91 	bl	8002060 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800213e:	20d9      	movs	r0, #217	@ 0xd9
 8002140:	f7ff ff8e 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002144:	2022      	movs	r0, #34	@ 0x22
 8002146:	f7ff ff8b 	bl	8002060 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800214a:	20da      	movs	r0, #218	@ 0xda
 800214c:	f7ff ff88 	bl	8002060 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002150:	2012      	movs	r0, #18
 8002152:	f7ff ff85 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002156:	20db      	movs	r0, #219	@ 0xdb
 8002158:	f7ff ff82 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800215c:	2020      	movs	r0, #32
 800215e:	f7ff ff7f 	bl	8002060 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002162:	208d      	movs	r0, #141	@ 0x8d
 8002164:	f7ff ff7c 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002168:	2014      	movs	r0, #20
 800216a:	f7ff ff79 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800216e:	2001      	movs	r0, #1
 8002170:	f000 f980 	bl	8002474 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002174:	2000      	movs	r0, #0
 8002176:	f000 f80f 	bl	8002198 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800217a:	f000 f825 	bl	80021c8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800217e:	4b05      	ldr	r3, [pc, #20]	@ (8002194 <ssd1306_Init+0xd0>)
 8002180:	2200      	movs	r2, #0
 8002182:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002184:	4b03      	ldr	r3, [pc, #12]	@ (8002194 <ssd1306_Init+0xd0>)
 8002186:	2200      	movs	r2, #0
 8002188:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800218a:	4b02      	ldr	r3, [pc, #8]	@ (8002194 <ssd1306_Init+0xd0>)
 800218c:	2201      	movs	r2, #1
 800218e:	711a      	strb	r2, [r3, #4]
}
 8002190:	bf00      	nop
 8002192:	bd80      	pop	{r7, pc}
 8002194:	2000083c 	.word	0x2000083c

08002198 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80021a2:	79fb      	ldrb	r3, [r7, #7]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <ssd1306_Fill+0x14>
 80021a8:	2300      	movs	r3, #0
 80021aa:	e000      	b.n	80021ae <ssd1306_Fill+0x16>
 80021ac:	23ff      	movs	r3, #255	@ 0xff
 80021ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021b2:	4619      	mov	r1, r3
 80021b4:	4803      	ldr	r0, [pc, #12]	@ (80021c4 <ssd1306_Fill+0x2c>)
 80021b6:	f004 f9be 	bl	8006536 <memset>
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	2000043c 	.word	0x2000043c

080021c8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80021ce:	2300      	movs	r3, #0
 80021d0:	71fb      	strb	r3, [r7, #7]
 80021d2:	e016      	b.n	8002202 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	3b50      	subs	r3, #80	@ 0x50
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff ff40 	bl	8002060 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80021e0:	2000      	movs	r0, #0
 80021e2:	f7ff ff3d 	bl	8002060 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80021e6:	2010      	movs	r0, #16
 80021e8:	f7ff ff3a 	bl	8002060 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80021ec:	79fb      	ldrb	r3, [r7, #7]
 80021ee:	01db      	lsls	r3, r3, #7
 80021f0:	4a08      	ldr	r2, [pc, #32]	@ (8002214 <ssd1306_UpdateScreen+0x4c>)
 80021f2:	4413      	add	r3, r2
 80021f4:	2180      	movs	r1, #128	@ 0x80
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff ff4a 	bl	8002090 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	3301      	adds	r3, #1
 8002200:	71fb      	strb	r3, [r7, #7]
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	2b07      	cmp	r3, #7
 8002206:	d9e5      	bls.n	80021d4 <ssd1306_UpdateScreen+0xc>
    }
}
 8002208:	bf00      	nop
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	2000043c 	.word	0x2000043c

08002218 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	71fb      	strb	r3, [r7, #7]
 8002222:	460b      	mov	r3, r1
 8002224:	71bb      	strb	r3, [r7, #6]
 8002226:	4613      	mov	r3, r2
 8002228:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222e:	2b00      	cmp	r3, #0
 8002230:	db3d      	blt.n	80022ae <ssd1306_DrawPixel+0x96>
 8002232:	79bb      	ldrb	r3, [r7, #6]
 8002234:	2b3f      	cmp	r3, #63	@ 0x3f
 8002236:	d83a      	bhi.n	80022ae <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002238:	797b      	ldrb	r3, [r7, #5]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d11a      	bne.n	8002274 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800223e:	79fa      	ldrb	r2, [r7, #7]
 8002240:	79bb      	ldrb	r3, [r7, #6]
 8002242:	08db      	lsrs	r3, r3, #3
 8002244:	b2d8      	uxtb	r0, r3
 8002246:	4603      	mov	r3, r0
 8002248:	01db      	lsls	r3, r3, #7
 800224a:	4413      	add	r3, r2
 800224c:	4a1b      	ldr	r2, [pc, #108]	@ (80022bc <ssd1306_DrawPixel+0xa4>)
 800224e:	5cd3      	ldrb	r3, [r2, r3]
 8002250:	b25a      	sxtb	r2, r3
 8002252:	79bb      	ldrb	r3, [r7, #6]
 8002254:	f003 0307 	and.w	r3, r3, #7
 8002258:	2101      	movs	r1, #1
 800225a:	fa01 f303 	lsl.w	r3, r1, r3
 800225e:	b25b      	sxtb	r3, r3
 8002260:	4313      	orrs	r3, r2
 8002262:	b259      	sxtb	r1, r3
 8002264:	79fa      	ldrb	r2, [r7, #7]
 8002266:	4603      	mov	r3, r0
 8002268:	01db      	lsls	r3, r3, #7
 800226a:	4413      	add	r3, r2
 800226c:	b2c9      	uxtb	r1, r1
 800226e:	4a13      	ldr	r2, [pc, #76]	@ (80022bc <ssd1306_DrawPixel+0xa4>)
 8002270:	54d1      	strb	r1, [r2, r3]
 8002272:	e01d      	b.n	80022b0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002274:	79fa      	ldrb	r2, [r7, #7]
 8002276:	79bb      	ldrb	r3, [r7, #6]
 8002278:	08db      	lsrs	r3, r3, #3
 800227a:	b2d8      	uxtb	r0, r3
 800227c:	4603      	mov	r3, r0
 800227e:	01db      	lsls	r3, r3, #7
 8002280:	4413      	add	r3, r2
 8002282:	4a0e      	ldr	r2, [pc, #56]	@ (80022bc <ssd1306_DrawPixel+0xa4>)
 8002284:	5cd3      	ldrb	r3, [r2, r3]
 8002286:	b25a      	sxtb	r2, r3
 8002288:	79bb      	ldrb	r3, [r7, #6]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	2101      	movs	r1, #1
 8002290:	fa01 f303 	lsl.w	r3, r1, r3
 8002294:	b25b      	sxtb	r3, r3
 8002296:	43db      	mvns	r3, r3
 8002298:	b25b      	sxtb	r3, r3
 800229a:	4013      	ands	r3, r2
 800229c:	b259      	sxtb	r1, r3
 800229e:	79fa      	ldrb	r2, [r7, #7]
 80022a0:	4603      	mov	r3, r0
 80022a2:	01db      	lsls	r3, r3, #7
 80022a4:	4413      	add	r3, r2
 80022a6:	b2c9      	uxtb	r1, r1
 80022a8:	4a04      	ldr	r2, [pc, #16]	@ (80022bc <ssd1306_DrawPixel+0xa4>)
 80022aa:	54d1      	strb	r1, [r2, r3]
 80022ac:	e000      	b.n	80022b0 <ssd1306_DrawPixel+0x98>
        return;
 80022ae:	bf00      	nop
    }
}
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	2000043c 	.word	0x2000043c

080022c0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80022c0:	b590      	push	{r4, r7, lr}
 80022c2:	b089      	sub	sp, #36	@ 0x24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4604      	mov	r4, r0
 80022c8:	1d38      	adds	r0, r7, #4
 80022ca:	e880 0006 	stmia.w	r0, {r1, r2}
 80022ce:	461a      	mov	r2, r3
 80022d0:	4623      	mov	r3, r4
 80022d2:	73fb      	strb	r3, [r7, #15]
 80022d4:	4613      	mov	r3, r2
 80022d6:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	2b1f      	cmp	r3, #31
 80022dc:	d902      	bls.n	80022e4 <ssd1306_WriteChar+0x24>
 80022de:	7bfb      	ldrb	r3, [r7, #15]
 80022e0:	2b7e      	cmp	r3, #126	@ 0x7e
 80022e2:	d901      	bls.n	80022e8 <ssd1306_WriteChar+0x28>
        return 0;
 80022e4:	2300      	movs	r3, #0
 80022e6:	e06c      	b.n	80023c2 <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80022e8:	4b38      	ldr	r3, [pc, #224]	@ (80023cc <ssd1306_WriteChar+0x10c>)
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	461a      	mov	r2, r3
 80022ee:	793b      	ldrb	r3, [r7, #4]
 80022f0:	4413      	add	r3, r2
 80022f2:	2b80      	cmp	r3, #128	@ 0x80
 80022f4:	dc06      	bgt.n	8002304 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80022f6:	4b35      	ldr	r3, [pc, #212]	@ (80023cc <ssd1306_WriteChar+0x10c>)
 80022f8:	885b      	ldrh	r3, [r3, #2]
 80022fa:	461a      	mov	r2, r3
 80022fc:	797b      	ldrb	r3, [r7, #5]
 80022fe:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002300:	2b40      	cmp	r3, #64	@ 0x40
 8002302:	dd01      	ble.n	8002308 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002304:	2300      	movs	r3, #0
 8002306:	e05c      	b.n	80023c2 <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002308:	2300      	movs	r3, #0
 800230a:	61fb      	str	r3, [r7, #28]
 800230c:	e04c      	b.n	80023a8 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800230e:	68ba      	ldr	r2, [r7, #8]
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	3b20      	subs	r3, #32
 8002314:	7979      	ldrb	r1, [r7, #5]
 8002316:	fb01 f303 	mul.w	r3, r1, r3
 800231a:	4619      	mov	r1, r3
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	440b      	add	r3, r1
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	4413      	add	r3, r2
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002328:	2300      	movs	r3, #0
 800232a:	61bb      	str	r3, [r7, #24]
 800232c:	e034      	b.n	8002398 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d012      	beq.n	8002364 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800233e:	4b23      	ldr	r3, [pc, #140]	@ (80023cc <ssd1306_WriteChar+0x10c>)
 8002340:	881b      	ldrh	r3, [r3, #0]
 8002342:	b2da      	uxtb	r2, r3
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	b2db      	uxtb	r3, r3
 8002348:	4413      	add	r3, r2
 800234a:	b2d8      	uxtb	r0, r3
 800234c:	4b1f      	ldr	r3, [pc, #124]	@ (80023cc <ssd1306_WriteChar+0x10c>)
 800234e:	885b      	ldrh	r3, [r3, #2]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	4413      	add	r3, r2
 8002358:	b2db      	uxtb	r3, r3
 800235a:	7bba      	ldrb	r2, [r7, #14]
 800235c:	4619      	mov	r1, r3
 800235e:	f7ff ff5b 	bl	8002218 <ssd1306_DrawPixel>
 8002362:	e016      	b.n	8002392 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002364:	4b19      	ldr	r3, [pc, #100]	@ (80023cc <ssd1306_WriteChar+0x10c>)
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	b2db      	uxtb	r3, r3
 800236e:	4413      	add	r3, r2
 8002370:	b2d8      	uxtb	r0, r3
 8002372:	4b16      	ldr	r3, [pc, #88]	@ (80023cc <ssd1306_WriteChar+0x10c>)
 8002374:	885b      	ldrh	r3, [r3, #2]
 8002376:	b2da      	uxtb	r2, r3
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	4413      	add	r3, r2
 800237e:	b2d9      	uxtb	r1, r3
 8002380:	7bbb      	ldrb	r3, [r7, #14]
 8002382:	2b00      	cmp	r3, #0
 8002384:	bf0c      	ite	eq
 8002386:	2301      	moveq	r3, #1
 8002388:	2300      	movne	r3, #0
 800238a:	b2db      	uxtb	r3, r3
 800238c:	461a      	mov	r2, r3
 800238e:	f7ff ff43 	bl	8002218 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	3301      	adds	r3, #1
 8002396:	61bb      	str	r3, [r7, #24]
 8002398:	793b      	ldrb	r3, [r7, #4]
 800239a:	461a      	mov	r2, r3
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	4293      	cmp	r3, r2
 80023a0:	d3c5      	bcc.n	800232e <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3301      	adds	r3, #1
 80023a6:	61fb      	str	r3, [r7, #28]
 80023a8:	797b      	ldrb	r3, [r7, #5]
 80023aa:	461a      	mov	r2, r3
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d3ad      	bcc.n	800230e <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80023b2:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <ssd1306_WriteChar+0x10c>)
 80023b4:	881b      	ldrh	r3, [r3, #0]
 80023b6:	793a      	ldrb	r2, [r7, #4]
 80023b8:	4413      	add	r3, r2
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	4b03      	ldr	r3, [pc, #12]	@ (80023cc <ssd1306_WriteChar+0x10c>)
 80023be:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3724      	adds	r7, #36	@ 0x24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd90      	pop	{r4, r7, pc}
 80023ca:	bf00      	nop
 80023cc:	2000083c 	.word	0x2000083c

080023d0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	1d38      	adds	r0, r7, #4
 80023da:	e880 0006 	stmia.w	r0, {r1, r2}
 80023de:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 80023e0:	e012      	b.n	8002408 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	7818      	ldrb	r0, [r3, #0]
 80023e6:	78fb      	ldrb	r3, [r7, #3]
 80023e8:	1d3a      	adds	r2, r7, #4
 80023ea:	ca06      	ldmia	r2, {r1, r2}
 80023ec:	f7ff ff68 	bl	80022c0 <ssd1306_WriteChar>
 80023f0:	4603      	mov	r3, r0
 80023f2:	461a      	mov	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d002      	beq.n	8002402 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	e008      	b.n	8002414 <ssd1306_WriteString+0x44>
        }
        str++;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	3301      	adds	r3, #1
 8002406:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1e8      	bne.n	80023e2 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	781b      	ldrb	r3, [r3, #0]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	460a      	mov	r2, r1
 8002426:	71fb      	strb	r3, [r7, #7]
 8002428:	4613      	mov	r3, r2
 800242a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	b29a      	uxth	r2, r3
 8002430:	4b05      	ldr	r3, [pc, #20]	@ (8002448 <ssd1306_SetCursor+0x2c>)
 8002432:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002434:	79bb      	ldrb	r3, [r7, #6]
 8002436:	b29a      	uxth	r2, r3
 8002438:	4b03      	ldr	r3, [pc, #12]	@ (8002448 <ssd1306_SetCursor+0x2c>)
 800243a:	805a      	strh	r2, [r3, #2]
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	2000083c 	.word	0x2000083c

0800244c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002456:	2381      	movs	r3, #129	@ 0x81
 8002458:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800245a:	7bfb      	ldrb	r3, [r7, #15]
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff fdff 	bl	8002060 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff fdfb 	bl	8002060 <ssd1306_WriteCommand>
}
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
	...

08002474 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800247e:	79fb      	ldrb	r3, [r7, #7]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d005      	beq.n	8002490 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002484:	23af      	movs	r3, #175	@ 0xaf
 8002486:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002488:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <ssd1306_SetDisplayOn+0x38>)
 800248a:	2201      	movs	r2, #1
 800248c:	715a      	strb	r2, [r3, #5]
 800248e:	e004      	b.n	800249a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002490:	23ae      	movs	r3, #174	@ 0xae
 8002492:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002494:	4b05      	ldr	r3, [pc, #20]	@ (80024ac <ssd1306_SetDisplayOn+0x38>)
 8002496:	2200      	movs	r2, #0
 8002498:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800249a:	7bfb      	ldrb	r3, [r7, #15]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fddf 	bl	8002060 <ssd1306_WriteCommand>
}
 80024a2:	bf00      	nop
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	2000083c 	.word	0x2000083c

080024b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	607b      	str	r3, [r7, #4]
 80024ba:	4b10      	ldr	r3, [pc, #64]	@ (80024fc <HAL_MspInit+0x4c>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024be:	4a0f      	ldr	r2, [pc, #60]	@ (80024fc <HAL_MspInit+0x4c>)
 80024c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024c6:	4b0d      	ldr	r3, [pc, #52]	@ (80024fc <HAL_MspInit+0x4c>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ce:	607b      	str	r3, [r7, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	603b      	str	r3, [r7, #0]
 80024d6:	4b09      	ldr	r3, [pc, #36]	@ (80024fc <HAL_MspInit+0x4c>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	4a08      	ldr	r2, [pc, #32]	@ (80024fc <HAL_MspInit+0x4c>)
 80024dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e2:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <HAL_MspInit+0x4c>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ea:	603b      	str	r3, [r7, #0]
 80024ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80024ee:	2005      	movs	r0, #5
 80024f0:	f000 fb8e 	bl	8002c10 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024f4:	bf00      	nop
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40023800 	.word	0x40023800

08002500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <NMI_Handler+0x4>

08002508 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <HardFault_Handler+0x4>

08002510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <MemManage_Handler+0x4>

08002518 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800251c:	bf00      	nop
 800251e:	e7fd      	b.n	800251c <BusFault_Handler+0x4>

08002520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002524:	bf00      	nop
 8002526:	e7fd      	b.n	8002524 <UsageFault_Handler+0x4>

08002528 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr

08002536 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002536:	b480      	push	{r7}
 8002538:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002556:	f000 fa47 	bl	80029e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002564:	4802      	ldr	r0, [pc, #8]	@ (8002570 <TIM2_IRQHandler+0x10>)
 8002566:	f002 fabb 	bl	8004ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20000848 	.word	0x20000848

08002574 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  return 1;
 8002578:	2301      	movs	r3, #1
}
 800257a:	4618      	mov	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <_kill>:

int _kill(int pid, int sig)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800258e:	f004 f825 	bl	80065dc <__errno>
 8002592:	4603      	mov	r3, r0
 8002594:	2216      	movs	r2, #22
 8002596:	601a      	str	r2, [r3, #0]
  return -1;
 8002598:	f04f 33ff 	mov.w	r3, #4294967295
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <_exit>:

void _exit (int status)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025ac:	f04f 31ff 	mov.w	r1, #4294967295
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ffe7 	bl	8002584 <_kill>
  while (1) {}    /* Make sure we hang here */
 80025b6:	bf00      	nop
 80025b8:	e7fd      	b.n	80025b6 <_exit+0x12>

080025ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b086      	sub	sp, #24
 80025be:	af00      	add	r7, sp, #0
 80025c0:	60f8      	str	r0, [r7, #12]
 80025c2:	60b9      	str	r1, [r7, #8]
 80025c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
 80025ca:	e00a      	b.n	80025e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025cc:	f3af 8000 	nop.w
 80025d0:	4601      	mov	r1, r0
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1c5a      	adds	r2, r3, #1
 80025d6:	60ba      	str	r2, [r7, #8]
 80025d8:	b2ca      	uxtb	r2, r1
 80025da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	3301      	adds	r3, #1
 80025e0:	617b      	str	r3, [r7, #20]
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	dbf0      	blt.n	80025cc <_read+0x12>
  }

  return len;
 80025ea:	687b      	ldr	r3, [r7, #4]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
 8002604:	e009      	b.n	800261a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	1c5a      	adds	r2, r3, #1
 800260a:	60ba      	str	r2, [r7, #8]
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	3301      	adds	r3, #1
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	429a      	cmp	r2, r3
 8002620:	dbf1      	blt.n	8002606 <_write+0x12>
  }
  return len;
 8002622:	687b      	ldr	r3, [r7, #4]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <_close>:

int _close(int file)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002634:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002638:	4618      	mov	r0, r3
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002654:	605a      	str	r2, [r3, #4]
  return 0;
 8002656:	2300      	movs	r3, #0
}
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <_isatty>:

int _isatty(int file)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800266c:	2301      	movs	r3, #1
}
 800266e:	4618      	mov	r0, r3
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800267a:	b480      	push	{r7}
 800267c:	b085      	sub	sp, #20
 800267e:	af00      	add	r7, sp, #0
 8002680:	60f8      	str	r0, [r7, #12]
 8002682:	60b9      	str	r1, [r7, #8]
 8002684:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002686:	2300      	movs	r3, #0
}
 8002688:	4618      	mov	r0, r3
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800269c:	4a14      	ldr	r2, [pc, #80]	@ (80026f0 <_sbrk+0x5c>)
 800269e:	4b15      	ldr	r3, [pc, #84]	@ (80026f4 <_sbrk+0x60>)
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026a8:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <_sbrk+0x64>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d102      	bne.n	80026b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026b0:	4b11      	ldr	r3, [pc, #68]	@ (80026f8 <_sbrk+0x64>)
 80026b2:	4a12      	ldr	r2, [pc, #72]	@ (80026fc <_sbrk+0x68>)
 80026b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026b6:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <_sbrk+0x64>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d207      	bcs.n	80026d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026c4:	f003 ff8a 	bl	80065dc <__errno>
 80026c8:	4603      	mov	r3, r0
 80026ca:	220c      	movs	r2, #12
 80026cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ce:	f04f 33ff 	mov.w	r3, #4294967295
 80026d2:	e009      	b.n	80026e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026d4:	4b08      	ldr	r3, [pc, #32]	@ (80026f8 <_sbrk+0x64>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026da:	4b07      	ldr	r3, [pc, #28]	@ (80026f8 <_sbrk+0x64>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4413      	add	r3, r2
 80026e2:	4a05      	ldr	r2, [pc, #20]	@ (80026f8 <_sbrk+0x64>)
 80026e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026e6:	68fb      	ldr	r3, [r7, #12]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20020000 	.word	0x20020000
 80026f4:	00000400 	.word	0x00000400
 80026f8:	20000844 	.word	0x20000844
 80026fc:	20000a28 	.word	0x20000a28

08002700 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002704:	4b06      	ldr	r3, [pc, #24]	@ (8002720 <SystemInit+0x20>)
 8002706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800270a:	4a05      	ldr	r2, [pc, #20]	@ (8002720 <SystemInit+0x20>)
 800270c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002710:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002714:	bf00      	nop
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800272a:	f107 0308 	add.w	r3, r7, #8
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	609a      	str	r2, [r3, #8]
 8002736:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002738:	463b      	mov	r3, r7
 800273a:	2200      	movs	r2, #0
 800273c:	601a      	str	r2, [r3, #0]
 800273e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002740:	4b1e      	ldr	r3, [pc, #120]	@ (80027bc <MX_TIM2_Init+0x98>)
 8002742:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002746:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3999;
 8002748:	4b1c      	ldr	r3, [pc, #112]	@ (80027bc <MX_TIM2_Init+0x98>)
 800274a:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800274e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002750:	4b1a      	ldr	r3, [pc, #104]	@ (80027bc <MX_TIM2_Init+0x98>)
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 8002756:	4b19      	ldr	r3, [pc, #100]	@ (80027bc <MX_TIM2_Init+0x98>)
 8002758:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800275c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800275e:	4b17      	ldr	r3, [pc, #92]	@ (80027bc <MX_TIM2_Init+0x98>)
 8002760:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002764:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002766:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <MX_TIM2_Init+0x98>)
 8002768:	2200      	movs	r2, #0
 800276a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800276c:	4813      	ldr	r0, [pc, #76]	@ (80027bc <MX_TIM2_Init+0x98>)
 800276e:	f002 f905 	bl	800497c <HAL_TIM_Base_Init>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002778:	f7ff fc64 	bl	8002044 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800277c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002780:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002782:	f107 0308 	add.w	r3, r7, #8
 8002786:	4619      	mov	r1, r3
 8002788:	480c      	ldr	r0, [pc, #48]	@ (80027bc <MX_TIM2_Init+0x98>)
 800278a:	f002 fa99 	bl	8004cc0 <HAL_TIM_ConfigClockSource>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002794:	f7ff fc56 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002798:	2300      	movs	r3, #0
 800279a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800279c:	2300      	movs	r3, #0
 800279e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027a0:	463b      	mov	r3, r7
 80027a2:	4619      	mov	r1, r3
 80027a4:	4805      	ldr	r0, [pc, #20]	@ (80027bc <MX_TIM2_Init+0x98>)
 80027a6:	f002 fca1 	bl	80050ec <HAL_TIMEx_MasterConfigSynchronization>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80027b0:	f7ff fc48 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80027b4:	bf00      	nop
 80027b6:	3718      	adds	r7, #24
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000848 	.word	0x20000848

080027c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d0:	d115      	bne.n	80027fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <HAL_TIM_Base_MspInit+0x48>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	4a0b      	ldr	r2, [pc, #44]	@ (8002808 <HAL_TIM_Base_MspInit+0x48>)
 80027dc:	f043 0301 	orr.w	r3, r3, #1
 80027e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027e2:	4b09      	ldr	r3, [pc, #36]	@ (8002808 <HAL_TIM_Base_MspInit+0x48>)
 80027e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80027ee:	2200      	movs	r2, #0
 80027f0:	2101      	movs	r1, #1
 80027f2:	201c      	movs	r0, #28
 80027f4:	f000 fa17 	bl	8002c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027f8:	201c      	movs	r0, #28
 80027fa:	f000 fa30 	bl	8002c5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80027fe:	bf00      	nop
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800

0800280c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002810:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002812:	4a12      	ldr	r2, [pc, #72]	@ (800285c <MX_USART2_UART_Init+0x50>)
 8002814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002818:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800281c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800281e:	4b0e      	ldr	r3, [pc, #56]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002820:	2200      	movs	r2, #0
 8002822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002824:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002826:	2200      	movs	r2, #0
 8002828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800282a:	4b0b      	ldr	r3, [pc, #44]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 800282c:	2200      	movs	r2, #0
 800282e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002830:	4b09      	ldr	r3, [pc, #36]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002832:	220c      	movs	r2, #12
 8002834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002836:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002838:	2200      	movs	r2, #0
 800283a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800283c:	4b06      	ldr	r3, [pc, #24]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 800283e:	2200      	movs	r2, #0
 8002840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002842:	4805      	ldr	r0, [pc, #20]	@ (8002858 <MX_USART2_UART_Init+0x4c>)
 8002844:	f002 fcd4 	bl	80051f0 <HAL_UART_Init>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800284e:	f7ff fbf9 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000890 	.word	0x20000890
 800285c:	40004400 	.word	0x40004400

08002860 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	@ 0x28
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	605a      	str	r2, [r3, #4]
 8002872:	609a      	str	r2, [r3, #8]
 8002874:	60da      	str	r2, [r3, #12]
 8002876:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <HAL_UART_MspInit+0x84>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d12b      	bne.n	80028da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	4b18      	ldr	r3, [pc, #96]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 8002888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288a:	4a17      	ldr	r2, [pc, #92]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 800288c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002890:	6413      	str	r3, [r2, #64]	@ 0x40
 8002892:	4b15      	ldr	r3, [pc, #84]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	4a10      	ldr	r2, [pc, #64]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 80028a8:	f043 0301 	orr.w	r3, r3, #1
 80028ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ae:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <HAL_UART_MspInit+0x88>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80028ba:	230c      	movs	r3, #12
 80028bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028be:	2302      	movs	r3, #2
 80028c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c6:	2303      	movs	r3, #3
 80028c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028ca:	2307      	movs	r3, #7
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ce:	f107 0314 	add.w	r3, r7, #20
 80028d2:	4619      	mov	r1, r3
 80028d4:	4805      	ldr	r0, [pc, #20]	@ (80028ec <HAL_UART_MspInit+0x8c>)
 80028d6:	f000 f9dd 	bl	8002c94 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80028da:	bf00      	nop
 80028dc:	3728      	adds	r7, #40	@ 0x28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40004400 	.word	0x40004400
 80028e8:	40023800 	.word	0x40023800
 80028ec:	40020000 	.word	0x40020000

080028f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002928 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028f4:	f7ff ff04 	bl	8002700 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028f8:	480c      	ldr	r0, [pc, #48]	@ (800292c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028fa:	490d      	ldr	r1, [pc, #52]	@ (8002930 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002934 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002900:	e002      	b.n	8002908 <LoopCopyDataInit>

08002902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002906:	3304      	adds	r3, #4

08002908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800290a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800290c:	d3f9      	bcc.n	8002902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800290e:	4a0a      	ldr	r2, [pc, #40]	@ (8002938 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002910:	4c0a      	ldr	r4, [pc, #40]	@ (800293c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002914:	e001      	b.n	800291a <LoopFillZerobss>

08002916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002918:	3204      	adds	r2, #4

0800291a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800291a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800291c:	d3fb      	bcc.n	8002916 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800291e:	f003 fe63 	bl	80065e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002922:	f7ff f941 	bl	8001ba8 <main>
  bx  lr    
 8002926:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002928:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800292c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002930:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002934:	080099a0 	.word	0x080099a0
  ldr r2, =_sbss
 8002938:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800293c:	20000a28 	.word	0x20000a28

08002940 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002940:	e7fe      	b.n	8002940 <ADC_IRQHandler>
	...

08002944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002948:	4b0e      	ldr	r3, [pc, #56]	@ (8002984 <HAL_Init+0x40>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a0d      	ldr	r2, [pc, #52]	@ (8002984 <HAL_Init+0x40>)
 800294e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002952:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002954:	4b0b      	ldr	r3, [pc, #44]	@ (8002984 <HAL_Init+0x40>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a0a      	ldr	r2, [pc, #40]	@ (8002984 <HAL_Init+0x40>)
 800295a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800295e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002960:	4b08      	ldr	r3, [pc, #32]	@ (8002984 <HAL_Init+0x40>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a07      	ldr	r2, [pc, #28]	@ (8002984 <HAL_Init+0x40>)
 8002966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800296a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800296c:	2003      	movs	r0, #3
 800296e:	f000 f94f 	bl	8002c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002972:	2000      	movs	r0, #0
 8002974:	f000 f808 	bl	8002988 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002978:	f7ff fd9a 	bl	80024b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40023c00 	.word	0x40023c00

08002988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002990:	4b12      	ldr	r3, [pc, #72]	@ (80029dc <HAL_InitTick+0x54>)
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	4b12      	ldr	r3, [pc, #72]	@ (80029e0 <HAL_InitTick+0x58>)
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	4619      	mov	r1, r3
 800299a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800299e:	fbb3 f3f1 	udiv	r3, r3, r1
 80029a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a6:	4618      	mov	r0, r3
 80029a8:	f000 f967 	bl	8002c7a <HAL_SYSTICK_Config>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e00e      	b.n	80029d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b0f      	cmp	r3, #15
 80029ba:	d80a      	bhi.n	80029d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029bc:	2200      	movs	r2, #0
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	f04f 30ff 	mov.w	r0, #4294967295
 80029c4:	f000 f92f 	bl	8002c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029c8:	4a06      	ldr	r2, [pc, #24]	@ (80029e4 <HAL_InitTick+0x5c>)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	e000      	b.n	80029d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	20000014 	.word	0x20000014
 80029e0:	2000001c 	.word	0x2000001c
 80029e4:	20000018 	.word	0x20000018

080029e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029ec:	4b06      	ldr	r3, [pc, #24]	@ (8002a08 <HAL_IncTick+0x20>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	461a      	mov	r2, r3
 80029f2:	4b06      	ldr	r3, [pc, #24]	@ (8002a0c <HAL_IncTick+0x24>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4413      	add	r3, r2
 80029f8:	4a04      	ldr	r2, [pc, #16]	@ (8002a0c <HAL_IncTick+0x24>)
 80029fa:	6013      	str	r3, [r2, #0]
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	2000001c 	.word	0x2000001c
 8002a0c:	200008d8 	.word	0x200008d8

08002a10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return uwTick;
 8002a14:	4b03      	ldr	r3, [pc, #12]	@ (8002a24 <HAL_GetTick+0x14>)
 8002a16:	681b      	ldr	r3, [r3, #0]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	200008d8 	.word	0x200008d8

08002a28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a30:	f7ff ffee 	bl	8002a10 <HAL_GetTick>
 8002a34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a40:	d005      	beq.n	8002a4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a42:	4b0a      	ldr	r3, [pc, #40]	@ (8002a6c <HAL_Delay+0x44>)
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	461a      	mov	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a4e:	bf00      	nop
 8002a50:	f7ff ffde 	bl	8002a10 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d8f7      	bhi.n	8002a50 <HAL_Delay+0x28>
  {
  }
}
 8002a60:	bf00      	nop
 8002a62:	bf00      	nop
 8002a64:	3710      	adds	r7, #16
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	2000001c 	.word	0x2000001c

08002a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a80:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a86:	68ba      	ldr	r2, [r7, #8]
 8002a88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aa2:	4a04      	ldr	r2, [pc, #16]	@ (8002ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	60d3      	str	r3, [r2, #12]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002abc:	4b04      	ldr	r3, [pc, #16]	@ (8002ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	0a1b      	lsrs	r3, r3, #8
 8002ac2:	f003 0307 	and.w	r3, r3, #7
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	db0b      	blt.n	8002afe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	f003 021f 	and.w	r2, r3, #31
 8002aec:	4907      	ldr	r1, [pc, #28]	@ (8002b0c <__NVIC_EnableIRQ+0x38>)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	095b      	lsrs	r3, r3, #5
 8002af4:	2001      	movs	r0, #1
 8002af6:	fa00 f202 	lsl.w	r2, r0, r2
 8002afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	e000e100 	.word	0xe000e100

08002b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	6039      	str	r1, [r7, #0]
 8002b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	db0a      	blt.n	8002b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	490c      	ldr	r1, [pc, #48]	@ (8002b5c <__NVIC_SetPriority+0x4c>)
 8002b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2e:	0112      	lsls	r2, r2, #4
 8002b30:	b2d2      	uxtb	r2, r2
 8002b32:	440b      	add	r3, r1
 8002b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b38:	e00a      	b.n	8002b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	b2da      	uxtb	r2, r3
 8002b3e:	4908      	ldr	r1, [pc, #32]	@ (8002b60 <__NVIC_SetPriority+0x50>)
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	3b04      	subs	r3, #4
 8002b48:	0112      	lsls	r2, r2, #4
 8002b4a:	b2d2      	uxtb	r2, r2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	761a      	strb	r2, [r3, #24]
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr
 8002b5c:	e000e100 	.word	0xe000e100
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b089      	sub	sp, #36	@ 0x24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f003 0307 	and.w	r3, r3, #7
 8002b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	f1c3 0307 	rsb	r3, r3, #7
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	bf28      	it	cs
 8002b82:	2304      	movcs	r3, #4
 8002b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	3304      	adds	r3, #4
 8002b8a:	2b06      	cmp	r3, #6
 8002b8c:	d902      	bls.n	8002b94 <NVIC_EncodePriority+0x30>
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	3b03      	subs	r3, #3
 8002b92:	e000      	b.n	8002b96 <NVIC_EncodePriority+0x32>
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b98:	f04f 32ff 	mov.w	r2, #4294967295
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	43da      	mvns	r2, r3
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bac:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb6:	43d9      	mvns	r1, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bbc:	4313      	orrs	r3, r2
         );
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3724      	adds	r7, #36	@ 0x24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
	...

08002bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bdc:	d301      	bcc.n	8002be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bde:	2301      	movs	r3, #1
 8002be0:	e00f      	b.n	8002c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002be2:	4a0a      	ldr	r2, [pc, #40]	@ (8002c0c <SysTick_Config+0x40>)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bea:	210f      	movs	r1, #15
 8002bec:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf0:	f7ff ff8e 	bl	8002b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bf4:	4b05      	ldr	r3, [pc, #20]	@ (8002c0c <SysTick_Config+0x40>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bfa:	4b04      	ldr	r3, [pc, #16]	@ (8002c0c <SysTick_Config+0x40>)
 8002bfc:	2207      	movs	r2, #7
 8002bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	e000e010 	.word	0xe000e010

08002c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f7ff ff29 	bl	8002a70 <__NVIC_SetPriorityGrouping>
}
 8002c1e:	bf00      	nop
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b086      	sub	sp, #24
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	60b9      	str	r1, [r7, #8]
 8002c30:	607a      	str	r2, [r7, #4]
 8002c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c38:	f7ff ff3e 	bl	8002ab8 <__NVIC_GetPriorityGrouping>
 8002c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	68b9      	ldr	r1, [r7, #8]
 8002c42:	6978      	ldr	r0, [r7, #20]
 8002c44:	f7ff ff8e 	bl	8002b64 <NVIC_EncodePriority>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c4e:	4611      	mov	r1, r2
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff ff5d 	bl	8002b10 <__NVIC_SetPriority>
}
 8002c56:	bf00      	nop
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b082      	sub	sp, #8
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	4603      	mov	r3, r0
 8002c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff ff31 	bl	8002ad4 <__NVIC_EnableIRQ>
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b082      	sub	sp, #8
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7ff ffa2 	bl	8002bcc <SysTick_Config>
 8002c88:	4603      	mov	r3, r0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b089      	sub	sp, #36	@ 0x24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	e159      	b.n	8002f64 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	f040 8148 	bne.w	8002f5e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d005      	beq.n	8002ce6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d130      	bne.n	8002d48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	2203      	movs	r2, #3
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	68da      	ldr	r2, [r3, #12]
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	091b      	lsrs	r3, r3, #4
 8002d32:	f003 0201 	and.w	r2, r3, #1
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f003 0303 	and.w	r3, r3, #3
 8002d50:	2b03      	cmp	r3, #3
 8002d52:	d017      	beq.n	8002d84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	2203      	movs	r2, #3
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f003 0303 	and.w	r3, r3, #3
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d123      	bne.n	8002dd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	08da      	lsrs	r2, r3, #3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3208      	adds	r2, #8
 8002d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	220f      	movs	r2, #15
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43db      	mvns	r3, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	08da      	lsrs	r2, r3, #3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3208      	adds	r2, #8
 8002dd2:	69b9      	ldr	r1, [r7, #24]
 8002dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	2203      	movs	r2, #3
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4013      	ands	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f003 0203 	and.w	r2, r3, #3
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 80a2 	beq.w	8002f5e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	4b57      	ldr	r3, [pc, #348]	@ (8002f7c <HAL_GPIO_Init+0x2e8>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	4a56      	ldr	r2, [pc, #344]	@ (8002f7c <HAL_GPIO_Init+0x2e8>)
 8002e24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e2a:	4b54      	ldr	r3, [pc, #336]	@ (8002f7c <HAL_GPIO_Init+0x2e8>)
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e36:	4a52      	ldr	r2, [pc, #328]	@ (8002f80 <HAL_GPIO_Init+0x2ec>)
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	089b      	lsrs	r3, r3, #2
 8002e3c:	3302      	adds	r3, #2
 8002e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	f003 0303 	and.w	r3, r3, #3
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	220f      	movs	r2, #15
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43db      	mvns	r3, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4013      	ands	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a49      	ldr	r2, [pc, #292]	@ (8002f84 <HAL_GPIO_Init+0x2f0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d019      	beq.n	8002e96 <HAL_GPIO_Init+0x202>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a48      	ldr	r2, [pc, #288]	@ (8002f88 <HAL_GPIO_Init+0x2f4>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d013      	beq.n	8002e92 <HAL_GPIO_Init+0x1fe>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a47      	ldr	r2, [pc, #284]	@ (8002f8c <HAL_GPIO_Init+0x2f8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d00d      	beq.n	8002e8e <HAL_GPIO_Init+0x1fa>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a46      	ldr	r2, [pc, #280]	@ (8002f90 <HAL_GPIO_Init+0x2fc>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d007      	beq.n	8002e8a <HAL_GPIO_Init+0x1f6>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a45      	ldr	r2, [pc, #276]	@ (8002f94 <HAL_GPIO_Init+0x300>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d101      	bne.n	8002e86 <HAL_GPIO_Init+0x1f2>
 8002e82:	2304      	movs	r3, #4
 8002e84:	e008      	b.n	8002e98 <HAL_GPIO_Init+0x204>
 8002e86:	2307      	movs	r3, #7
 8002e88:	e006      	b.n	8002e98 <HAL_GPIO_Init+0x204>
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e004      	b.n	8002e98 <HAL_GPIO_Init+0x204>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e002      	b.n	8002e98 <HAL_GPIO_Init+0x204>
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <HAL_GPIO_Init+0x204>
 8002e96:	2300      	movs	r3, #0
 8002e98:	69fa      	ldr	r2, [r7, #28]
 8002e9a:	f002 0203 	and.w	r2, r2, #3
 8002e9e:	0092      	lsls	r2, r2, #2
 8002ea0:	4093      	lsls	r3, r2
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ea8:	4935      	ldr	r1, [pc, #212]	@ (8002f80 <HAL_GPIO_Init+0x2ec>)
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	089b      	lsrs	r3, r3, #2
 8002eae:	3302      	adds	r3, #2
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eb6:	4b38      	ldr	r3, [pc, #224]	@ (8002f98 <HAL_GPIO_Init+0x304>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d003      	beq.n	8002eda <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002eda:	4a2f      	ldr	r2, [pc, #188]	@ (8002f98 <HAL_GPIO_Init+0x304>)
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f98 <HAL_GPIO_Init+0x304>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f04:	4a24      	ldr	r2, [pc, #144]	@ (8002f98 <HAL_GPIO_Init+0x304>)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f0a:	4b23      	ldr	r3, [pc, #140]	@ (8002f98 <HAL_GPIO_Init+0x304>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	43db      	mvns	r3, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4013      	ands	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d003      	beq.n	8002f2e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8002f98 <HAL_GPIO_Init+0x304>)
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f34:	4b18      	ldr	r3, [pc, #96]	@ (8002f98 <HAL_GPIO_Init+0x304>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4013      	ands	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d003      	beq.n	8002f58 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f58:	4a0f      	ldr	r2, [pc, #60]	@ (8002f98 <HAL_GPIO_Init+0x304>)
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	3301      	adds	r3, #1
 8002f62:	61fb      	str	r3, [r7, #28]
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	2b0f      	cmp	r3, #15
 8002f68:	f67f aea2 	bls.w	8002cb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f6c:	bf00      	nop
 8002f6e:	bf00      	nop
 8002f70:	3724      	adds	r7, #36	@ 0x24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	40013800 	.word	0x40013800
 8002f84:	40020000 	.word	0x40020000
 8002f88:	40020400 	.word	0x40020400
 8002f8c:	40020800 	.word	0x40020800
 8002f90:	40020c00 	.word	0x40020c00
 8002f94:	40021000 	.word	0x40021000
 8002f98:	40013c00 	.word	0x40013c00

08002f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	807b      	strh	r3, [r7, #2]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fac:	787b      	ldrb	r3, [r7, #1]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fb2:	887a      	ldrh	r2, [r7, #2]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fb8:	e003      	b.n	8002fc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fba:	887b      	ldrh	r3, [r7, #2]
 8002fbc:	041a      	lsls	r2, r3, #16
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	619a      	str	r2, [r3, #24]
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b085      	sub	sp, #20
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002fe0:	887a      	ldrh	r2, [r7, #2]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	041a      	lsls	r2, r3, #16
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	43d9      	mvns	r1, r3
 8002fec:	887b      	ldrh	r3, [r7, #2]
 8002fee:	400b      	ands	r3, r1
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	619a      	str	r2, [r3, #24]
}
 8002ff6:	bf00      	nop
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
	...

08003004 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e12b      	b.n	800326e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d106      	bne.n	8003030 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7fe fd74 	bl	8001b18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2224      	movs	r2, #36	@ 0x24
 8003034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0201 	bic.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003056:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003066:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003068:	f001 fc60 	bl	800492c <HAL_RCC_GetPCLK1Freq>
 800306c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	4a81      	ldr	r2, [pc, #516]	@ (8003278 <HAL_I2C_Init+0x274>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d807      	bhi.n	8003088 <HAL_I2C_Init+0x84>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4a80      	ldr	r2, [pc, #512]	@ (800327c <HAL_I2C_Init+0x278>)
 800307c:	4293      	cmp	r3, r2
 800307e:	bf94      	ite	ls
 8003080:	2301      	movls	r3, #1
 8003082:	2300      	movhi	r3, #0
 8003084:	b2db      	uxtb	r3, r3
 8003086:	e006      	b.n	8003096 <HAL_I2C_Init+0x92>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4a7d      	ldr	r2, [pc, #500]	@ (8003280 <HAL_I2C_Init+0x27c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	bf94      	ite	ls
 8003090:	2301      	movls	r3, #1
 8003092:	2300      	movhi	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e0e7      	b.n	800326e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a78      	ldr	r2, [pc, #480]	@ (8003284 <HAL_I2C_Init+0x280>)
 80030a2:	fba2 2303 	umull	r2, r3, r2, r3
 80030a6:	0c9b      	lsrs	r3, r3, #18
 80030a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68ba      	ldr	r2, [r7, #8]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	4a6a      	ldr	r2, [pc, #424]	@ (8003278 <HAL_I2C_Init+0x274>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d802      	bhi.n	80030d8 <HAL_I2C_Init+0xd4>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	3301      	adds	r3, #1
 80030d6:	e009      	b.n	80030ec <HAL_I2C_Init+0xe8>
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80030de:	fb02 f303 	mul.w	r3, r2, r3
 80030e2:	4a69      	ldr	r2, [pc, #420]	@ (8003288 <HAL_I2C_Init+0x284>)
 80030e4:	fba2 2303 	umull	r2, r3, r2, r3
 80030e8:	099b      	lsrs	r3, r3, #6
 80030ea:	3301      	adds	r3, #1
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	6812      	ldr	r2, [r2, #0]
 80030f0:	430b      	orrs	r3, r1
 80030f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80030fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	495c      	ldr	r1, [pc, #368]	@ (8003278 <HAL_I2C_Init+0x274>)
 8003108:	428b      	cmp	r3, r1
 800310a:	d819      	bhi.n	8003140 <HAL_I2C_Init+0x13c>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	1e59      	subs	r1, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	fbb1 f3f3 	udiv	r3, r1, r3
 800311a:	1c59      	adds	r1, r3, #1
 800311c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003120:	400b      	ands	r3, r1
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00a      	beq.n	800313c <HAL_I2C_Init+0x138>
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	1e59      	subs	r1, r3, #1
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	fbb1 f3f3 	udiv	r3, r1, r3
 8003134:	3301      	adds	r3, #1
 8003136:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800313a:	e051      	b.n	80031e0 <HAL_I2C_Init+0x1dc>
 800313c:	2304      	movs	r3, #4
 800313e:	e04f      	b.n	80031e0 <HAL_I2C_Init+0x1dc>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d111      	bne.n	800316c <HAL_I2C_Init+0x168>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	1e58      	subs	r0, r3, #1
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6859      	ldr	r1, [r3, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	440b      	add	r3, r1
 8003156:	fbb0 f3f3 	udiv	r3, r0, r3
 800315a:	3301      	adds	r3, #1
 800315c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003160:	2b00      	cmp	r3, #0
 8003162:	bf0c      	ite	eq
 8003164:	2301      	moveq	r3, #1
 8003166:	2300      	movne	r3, #0
 8003168:	b2db      	uxtb	r3, r3
 800316a:	e012      	b.n	8003192 <HAL_I2C_Init+0x18e>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	1e58      	subs	r0, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6859      	ldr	r1, [r3, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	0099      	lsls	r1, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003182:	3301      	adds	r3, #1
 8003184:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003188:	2b00      	cmp	r3, #0
 800318a:	bf0c      	ite	eq
 800318c:	2301      	moveq	r3, #1
 800318e:	2300      	movne	r3, #0
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <HAL_I2C_Init+0x196>
 8003196:	2301      	movs	r3, #1
 8003198:	e022      	b.n	80031e0 <HAL_I2C_Init+0x1dc>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10e      	bne.n	80031c0 <HAL_I2C_Init+0x1bc>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1e58      	subs	r0, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6859      	ldr	r1, [r3, #4]
 80031aa:	460b      	mov	r3, r1
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	440b      	add	r3, r1
 80031b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80031b4:	3301      	adds	r3, #1
 80031b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031be:	e00f      	b.n	80031e0 <HAL_I2C_Init+0x1dc>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	1e58      	subs	r0, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6859      	ldr	r1, [r3, #4]
 80031c8:	460b      	mov	r3, r1
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	0099      	lsls	r1, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d6:	3301      	adds	r3, #1
 80031d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	6809      	ldr	r1, [r1, #0]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	69da      	ldr	r2, [r3, #28]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	431a      	orrs	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800320e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6911      	ldr	r1, [r2, #16]
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	68d2      	ldr	r2, [r2, #12]
 800321a:	4311      	orrs	r1, r2
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6812      	ldr	r2, [r2, #0]
 8003220:	430b      	orrs	r3, r1
 8003222:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	695a      	ldr	r2, [r3, #20]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	431a      	orrs	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	430a      	orrs	r2, r1
 800323e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2220      	movs	r2, #32
 800325a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	000186a0 	.word	0x000186a0
 800327c:	001e847f 	.word	0x001e847f
 8003280:	003d08ff 	.word	0x003d08ff
 8003284:	431bde83 	.word	0x431bde83
 8003288:	10624dd3 	.word	0x10624dd3

0800328c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b088      	sub	sp, #32
 8003290:	af02      	add	r7, sp, #8
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	4608      	mov	r0, r1
 8003296:	4611      	mov	r1, r2
 8003298:	461a      	mov	r2, r3
 800329a:	4603      	mov	r3, r0
 800329c:	817b      	strh	r3, [r7, #10]
 800329e:	460b      	mov	r3, r1
 80032a0:	813b      	strh	r3, [r7, #8]
 80032a2:	4613      	mov	r3, r2
 80032a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032a6:	f7ff fbb3 	bl	8002a10 <HAL_GetTick>
 80032aa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2b20      	cmp	r3, #32
 80032b6:	f040 80d9 	bne.w	800346c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	2319      	movs	r3, #25
 80032c0:	2201      	movs	r2, #1
 80032c2:	496d      	ldr	r1, [pc, #436]	@ (8003478 <HAL_I2C_Mem_Write+0x1ec>)
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f000 fc8b 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80032d0:	2302      	movs	r3, #2
 80032d2:	e0cc      	b.n	800346e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d101      	bne.n	80032e2 <HAL_I2C_Mem_Write+0x56>
 80032de:	2302      	movs	r3, #2
 80032e0:	e0c5      	b.n	800346e <HAL_I2C_Mem_Write+0x1e2>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d007      	beq.n	8003308 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 0201 	orr.w	r2, r2, #1
 8003306:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003316:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2221      	movs	r2, #33	@ 0x21
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2240      	movs	r2, #64	@ 0x40
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a3a      	ldr	r2, [r7, #32]
 8003332:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003338:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4a4d      	ldr	r2, [pc, #308]	@ (800347c <HAL_I2C_Mem_Write+0x1f0>)
 8003348:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800334a:	88f8      	ldrh	r0, [r7, #6]
 800334c:	893a      	ldrh	r2, [r7, #8]
 800334e:	8979      	ldrh	r1, [r7, #10]
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	9301      	str	r3, [sp, #4]
 8003354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	4603      	mov	r3, r0
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 fac2 	bl	80038e4 <I2C_RequestMemoryWrite>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d052      	beq.n	800340c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e081      	b.n	800346e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f000 fd50 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00d      	beq.n	8003396 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	2b04      	cmp	r3, #4
 8003380:	d107      	bne.n	8003392 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003390:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e06b      	b.n	800346e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	781a      	ldrb	r2, [r3, #0]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a6:	1c5a      	adds	r2, r3, #1
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033bc:	b29b      	uxth	r3, r3
 80033be:	3b01      	subs	r3, #1
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d11b      	bne.n	800340c <HAL_I2C_Mem_Write+0x180>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d017      	beq.n	800340c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e0:	781a      	ldrb	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ec:	1c5a      	adds	r2, r3, #1
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033f6:	3b01      	subs	r3, #1
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003402:	b29b      	uxth	r3, r3
 8003404:	3b01      	subs	r3, #1
 8003406:	b29a      	uxth	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1aa      	bne.n	800336a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f000 fd43 	bl	8003ea4 <I2C_WaitOnBTFFlagUntilTimeout>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00d      	beq.n	8003440 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003428:	2b04      	cmp	r3, #4
 800342a:	d107      	bne.n	800343c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800343a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e016      	b.n	800346e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800344e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2220      	movs	r2, #32
 8003454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003468:	2300      	movs	r3, #0
 800346a:	e000      	b.n	800346e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800346c:	2302      	movs	r3, #2
  }
}
 800346e:	4618      	mov	r0, r3
 8003470:	3718      	adds	r7, #24
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	00100002 	.word	0x00100002
 800347c:	ffff0000 	.word	0xffff0000

08003480 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b08c      	sub	sp, #48	@ 0x30
 8003484:	af02      	add	r7, sp, #8
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	4608      	mov	r0, r1
 800348a:	4611      	mov	r1, r2
 800348c:	461a      	mov	r2, r3
 800348e:	4603      	mov	r3, r0
 8003490:	817b      	strh	r3, [r7, #10]
 8003492:	460b      	mov	r3, r1
 8003494:	813b      	strh	r3, [r7, #8]
 8003496:	4613      	mov	r3, r2
 8003498:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800349a:	f7ff fab9 	bl	8002a10 <HAL_GetTick>
 800349e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2b20      	cmp	r3, #32
 80034aa:	f040 8214 	bne.w	80038d6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	2319      	movs	r3, #25
 80034b4:	2201      	movs	r2, #1
 80034b6:	497b      	ldr	r1, [pc, #492]	@ (80036a4 <HAL_I2C_Mem_Read+0x224>)
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f000 fb91 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80034c4:	2302      	movs	r3, #2
 80034c6:	e207      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d101      	bne.n	80034d6 <HAL_I2C_Mem_Read+0x56>
 80034d2:	2302      	movs	r3, #2
 80034d4:	e200      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d007      	beq.n	80034fc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 0201 	orr.w	r2, r2, #1
 80034fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800350a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2222      	movs	r2, #34	@ 0x22
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2240      	movs	r2, #64	@ 0x40
 8003518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003526:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800352c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4a5b      	ldr	r2, [pc, #364]	@ (80036a8 <HAL_I2C_Mem_Read+0x228>)
 800353c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800353e:	88f8      	ldrh	r0, [r7, #6]
 8003540:	893a      	ldrh	r2, [r7, #8]
 8003542:	8979      	ldrh	r1, [r7, #10]
 8003544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003546:	9301      	str	r3, [sp, #4]
 8003548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	4603      	mov	r3, r0
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 fa5e 	bl	8003a10 <I2C_RequestMemoryRead>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e1bc      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003562:	2b00      	cmp	r3, #0
 8003564:	d113      	bne.n	800358e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003566:	2300      	movs	r3, #0
 8003568:	623b      	str	r3, [r7, #32]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	623b      	str	r3, [r7, #32]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	699b      	ldr	r3, [r3, #24]
 8003578:	623b      	str	r3, [r7, #32]
 800357a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	e190      	b.n	80038b0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003592:	2b01      	cmp	r3, #1
 8003594:	d11b      	bne.n	80035ce <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035a6:	2300      	movs	r3, #0
 80035a8:	61fb      	str	r3, [r7, #28]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	61fb      	str	r3, [r7, #28]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	61fb      	str	r3, [r7, #28]
 80035ba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ca:	601a      	str	r2, [r3, #0]
 80035cc:	e170      	b.n	80038b0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d11b      	bne.n	800360e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035e4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035f6:	2300      	movs	r3, #0
 80035f8:	61bb      	str	r3, [r7, #24]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	61bb      	str	r3, [r7, #24]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	61bb      	str	r3, [r7, #24]
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	e150      	b.n	80038b0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800360e:	2300      	movs	r3, #0
 8003610:	617b      	str	r3, [r7, #20]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	617b      	str	r3, [r7, #20]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	617b      	str	r3, [r7, #20]
 8003622:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003624:	e144      	b.n	80038b0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362a:	2b03      	cmp	r3, #3
 800362c:	f200 80f1 	bhi.w	8003812 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003634:	2b01      	cmp	r3, #1
 8003636:	d123      	bne.n	8003680 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003638:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800363a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 fc79 	bl	8003f34 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e145      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	691a      	ldr	r2, [r3, #16]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003668:	3b01      	subs	r3, #1
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003674:	b29b      	uxth	r3, r3
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800367e:	e117      	b.n	80038b0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003684:	2b02      	cmp	r3, #2
 8003686:	d14e      	bne.n	8003726 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800368e:	2200      	movs	r2, #0
 8003690:	4906      	ldr	r1, [pc, #24]	@ (80036ac <HAL_I2C_Mem_Read+0x22c>)
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 faa4 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d008      	beq.n	80036b0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e11a      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
 80036a2:	bf00      	nop
 80036a4:	00100002 	.word	0x00100002
 80036a8:	ffff0000 	.word	0xffff0000
 80036ac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	691a      	ldr	r2, [r3, #16]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ca:	b2d2      	uxtb	r2, r2
 80036cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036dc:	3b01      	subs	r3, #1
 80036de:	b29a      	uxth	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	691a      	ldr	r2, [r3, #16]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fc:	b2d2      	uxtb	r2, r2
 80036fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370e:	3b01      	subs	r3, #1
 8003710:	b29a      	uxth	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800371a:	b29b      	uxth	r3, r3
 800371c:	3b01      	subs	r3, #1
 800371e:	b29a      	uxth	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003724:	e0c4      	b.n	80038b0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800372c:	2200      	movs	r2, #0
 800372e:	496c      	ldr	r1, [pc, #432]	@ (80038e0 <HAL_I2C_Mem_Read+0x460>)
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 fa55 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e0cb      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800374e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691a      	ldr	r2, [r3, #16]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003762:	1c5a      	adds	r2, r3, #1
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003778:	b29b      	uxth	r3, r3
 800377a:	3b01      	subs	r3, #1
 800377c:	b29a      	uxth	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003788:	2200      	movs	r2, #0
 800378a:	4955      	ldr	r1, [pc, #340]	@ (80038e0 <HAL_I2C_Mem_Read+0x460>)
 800378c:	68f8      	ldr	r0, [r7, #12]
 800378e:	f000 fa27 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e09d      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	691a      	ldr	r2, [r3, #16]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b6:	b2d2      	uxtb	r2, r2
 80037b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037be:	1c5a      	adds	r2, r3, #1
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c8:	3b01      	subs	r3, #1
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	3b01      	subs	r3, #1
 80037d8:	b29a      	uxth	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	691a      	ldr	r2, [r3, #16]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037fa:	3b01      	subs	r3, #1
 80037fc:	b29a      	uxth	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003806:	b29b      	uxth	r3, r3
 8003808:	3b01      	subs	r3, #1
 800380a:	b29a      	uxth	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003810:	e04e      	b.n	80038b0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003814:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 fb8c 	bl	8003f34 <I2C_WaitOnRXNEFlagUntilTimeout>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e058      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	691a      	ldr	r2, [r3, #16]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	b2d2      	uxtb	r2, r2
 8003832:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003838:	1c5a      	adds	r2, r3, #1
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003842:	3b01      	subs	r3, #1
 8003844:	b29a      	uxth	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800384e:	b29b      	uxth	r3, r3
 8003850:	3b01      	subs	r3, #1
 8003852:	b29a      	uxth	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	f003 0304 	and.w	r3, r3, #4
 8003862:	2b04      	cmp	r3, #4
 8003864:	d124      	bne.n	80038b0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800386a:	2b03      	cmp	r3, #3
 800386c:	d107      	bne.n	800387e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800387c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	691a      	ldr	r2, [r3, #16]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	1c5a      	adds	r2, r3, #1
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389a:	3b01      	subs	r3, #1
 800389c:	b29a      	uxth	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	3b01      	subs	r3, #1
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f47f aeb6 	bne.w	8003626 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2220      	movs	r2, #32
 80038be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80038d2:	2300      	movs	r3, #0
 80038d4:	e000      	b.n	80038d8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80038d6:	2302      	movs	r3, #2
  }
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3728      	adds	r7, #40	@ 0x28
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	00010004 	.word	0x00010004

080038e4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b088      	sub	sp, #32
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	4608      	mov	r0, r1
 80038ee:	4611      	mov	r1, r2
 80038f0:	461a      	mov	r2, r3
 80038f2:	4603      	mov	r3, r0
 80038f4:	817b      	strh	r3, [r7, #10]
 80038f6:	460b      	mov	r3, r1
 80038f8:	813b      	strh	r3, [r7, #8]
 80038fa:	4613      	mov	r3, r2
 80038fc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800390c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	9300      	str	r3, [sp, #0]
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	2200      	movs	r2, #0
 8003916:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f960 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00d      	beq.n	8003942 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003930:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003934:	d103      	bne.n	800393e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800393c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e05f      	b.n	8003a02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003942:	897b      	ldrh	r3, [r7, #10]
 8003944:	b2db      	uxtb	r3, r3
 8003946:	461a      	mov	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003950:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003954:	6a3a      	ldr	r2, [r7, #32]
 8003956:	492d      	ldr	r1, [pc, #180]	@ (8003a0c <I2C_RequestMemoryWrite+0x128>)
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 f9bb 	bl	8003cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e04c      	b.n	8003a02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003968:	2300      	movs	r3, #0
 800396a:	617b      	str	r3, [r7, #20]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800397e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003980:	6a39      	ldr	r1, [r7, #32]
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 fa46 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00d      	beq.n	80039aa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003992:	2b04      	cmp	r3, #4
 8003994:	d107      	bne.n	80039a6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e02b      	b.n	8003a02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039aa:	88fb      	ldrh	r3, [r7, #6]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d105      	bne.n	80039bc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039b0:	893b      	ldrh	r3, [r7, #8]
 80039b2:	b2da      	uxtb	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	611a      	str	r2, [r3, #16]
 80039ba:	e021      	b.n	8003a00 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80039bc:	893b      	ldrh	r3, [r7, #8]
 80039be:	0a1b      	lsrs	r3, r3, #8
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	b2da      	uxtb	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039cc:	6a39      	ldr	r1, [r7, #32]
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 fa20 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00d      	beq.n	80039f6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039de:	2b04      	cmp	r3, #4
 80039e0:	d107      	bne.n	80039f2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e005      	b.n	8003a02 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039f6:	893b      	ldrh	r3, [r7, #8]
 80039f8:	b2da      	uxtb	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	00010002 	.word	0x00010002

08003a10 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b088      	sub	sp, #32
 8003a14:	af02      	add	r7, sp, #8
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	4608      	mov	r0, r1
 8003a1a:	4611      	mov	r1, r2
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	4603      	mov	r3, r0
 8003a20:	817b      	strh	r3, [r7, #10]
 8003a22:	460b      	mov	r3, r1
 8003a24:	813b      	strh	r3, [r7, #8]
 8003a26:	4613      	mov	r3, r2
 8003a28:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a38:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4c:	9300      	str	r3, [sp, #0]
 8003a4e:	6a3b      	ldr	r3, [r7, #32]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f000 f8c2 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00d      	beq.n	8003a7e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a70:	d103      	bne.n	8003a7a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a78:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e0aa      	b.n	8003bd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a7e:	897b      	ldrh	r3, [r7, #10]
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	461a      	mov	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a90:	6a3a      	ldr	r2, [r7, #32]
 8003a92:	4952      	ldr	r1, [pc, #328]	@ (8003bdc <I2C_RequestMemoryRead+0x1cc>)
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f000 f91d 	bl	8003cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e097      	b.n	8003bd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	617b      	str	r3, [r7, #20]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	617b      	str	r3, [r7, #20]
 8003ab8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003abc:	6a39      	ldr	r1, [r7, #32]
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 f9a8 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00d      	beq.n	8003ae6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d107      	bne.n	8003ae2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ae0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e076      	b.n	8003bd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ae6:	88fb      	ldrh	r3, [r7, #6]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d105      	bne.n	8003af8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003aec:	893b      	ldrh	r3, [r7, #8]
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	611a      	str	r2, [r3, #16]
 8003af6:	e021      	b.n	8003b3c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003af8:	893b      	ldrh	r3, [r7, #8]
 8003afa:	0a1b      	lsrs	r3, r3, #8
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b08:	6a39      	ldr	r1, [r7, #32]
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 f982 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00d      	beq.n	8003b32 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d107      	bne.n	8003b2e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b2c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e050      	b.n	8003bd4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b32:	893b      	ldrh	r3, [r7, #8]
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b3e:	6a39      	ldr	r1, [r7, #32]
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f000 f967 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00d      	beq.n	8003b68 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b50:	2b04      	cmp	r3, #4
 8003b52:	d107      	bne.n	8003b64 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b62:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e035      	b.n	8003bd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b76:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f000 f82b 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00d      	beq.n	8003bac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b9e:	d103      	bne.n	8003ba8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ba6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e013      	b.n	8003bd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003bac:	897b      	ldrh	r3, [r7, #10]
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	f043 0301 	orr.w	r3, r3, #1
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bbe:	6a3a      	ldr	r2, [r7, #32]
 8003bc0:	4906      	ldr	r1, [pc, #24]	@ (8003bdc <I2C_RequestMemoryRead+0x1cc>)
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 f886 	bl	8003cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e000      	b.n	8003bd4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3718      	adds	r7, #24
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	00010002 	.word	0x00010002

08003be0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	603b      	str	r3, [r7, #0]
 8003bec:	4613      	mov	r3, r2
 8003bee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bf0:	e048      	b.n	8003c84 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf8:	d044      	beq.n	8003c84 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bfa:	f7fe ff09 	bl	8002a10 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	683a      	ldr	r2, [r7, #0]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d302      	bcc.n	8003c10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d139      	bne.n	8003c84 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	0c1b      	lsrs	r3, r3, #16
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d10d      	bne.n	8003c36 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	43da      	mvns	r2, r3
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	4013      	ands	r3, r2
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	bf0c      	ite	eq
 8003c2c:	2301      	moveq	r3, #1
 8003c2e:	2300      	movne	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	461a      	mov	r2, r3
 8003c34:	e00c      	b.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	43da      	mvns	r2, r3
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	4013      	ands	r3, r2
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	bf0c      	ite	eq
 8003c48:	2301      	moveq	r3, #1
 8003c4a:	2300      	movne	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	461a      	mov	r2, r3
 8003c50:	79fb      	ldrb	r3, [r7, #7]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d116      	bne.n	8003c84 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c70:	f043 0220 	orr.w	r2, r3, #32
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e023      	b.n	8003ccc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	0c1b      	lsrs	r3, r3, #16
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d10d      	bne.n	8003caa <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	695b      	ldr	r3, [r3, #20]
 8003c94:	43da      	mvns	r2, r3
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	bf0c      	ite	eq
 8003ca0:	2301      	moveq	r3, #1
 8003ca2:	2300      	movne	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	e00c      	b.n	8003cc4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	43da      	mvns	r2, r3
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	bf0c      	ite	eq
 8003cbc:	2301      	moveq	r3, #1
 8003cbe:	2300      	movne	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	79fb      	ldrb	r3, [r7, #7]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d093      	beq.n	8003bf2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ce2:	e071      	b.n	8003dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cf2:	d123      	bne.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d02:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2220      	movs	r2, #32
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d28:	f043 0204 	orr.w	r2, r3, #4
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e067      	b.n	8003e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d42:	d041      	beq.n	8003dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d44:	f7fe fe64 	bl	8002a10 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d302      	bcc.n	8003d5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d136      	bne.n	8003dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	0c1b      	lsrs	r3, r3, #16
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d10c      	bne.n	8003d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	43da      	mvns	r2, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	bf14      	ite	ne
 8003d76:	2301      	movne	r3, #1
 8003d78:	2300      	moveq	r3, #0
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	e00b      	b.n	8003d96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	43da      	mvns	r2, r3
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	bf14      	ite	ne
 8003d90:	2301      	movne	r3, #1
 8003d92:	2300      	moveq	r3, #0
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d016      	beq.n	8003dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2220      	movs	r2, #32
 8003da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db4:	f043 0220 	orr.w	r2, r3, #32
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e021      	b.n	8003e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	0c1b      	lsrs	r3, r3, #16
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d10c      	bne.n	8003dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	695b      	ldr	r3, [r3, #20]
 8003dd8:	43da      	mvns	r2, r3
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bf14      	ite	ne
 8003de4:	2301      	movne	r3, #1
 8003de6:	2300      	moveq	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	e00b      	b.n	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	43da      	mvns	r2, r3
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	4013      	ands	r3, r2
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	bf14      	ite	ne
 8003dfe:	2301      	movne	r3, #1
 8003e00:	2300      	moveq	r3, #0
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f47f af6d 	bne.w	8003ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3710      	adds	r7, #16
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e20:	e034      	b.n	8003e8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 f8e3 	bl	8003fee <I2C_IsAcknowledgeFailed>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e034      	b.n	8003e9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e38:	d028      	beq.n	8003e8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e3a:	f7fe fde9 	bl	8002a10 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d302      	bcc.n	8003e50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d11d      	bne.n	8003e8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e5a:	2b80      	cmp	r3, #128	@ 0x80
 8003e5c:	d016      	beq.n	8003e8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2220      	movs	r2, #32
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e78:	f043 0220 	orr.w	r2, r3, #32
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e007      	b.n	8003e9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e96:	2b80      	cmp	r3, #128	@ 0x80
 8003e98:	d1c3      	bne.n	8003e22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003eb0:	e034      	b.n	8003f1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003eb2:	68f8      	ldr	r0, [r7, #12]
 8003eb4:	f000 f89b 	bl	8003fee <I2C_IsAcknowledgeFailed>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e034      	b.n	8003f2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec8:	d028      	beq.n	8003f1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eca:	f7fe fda1 	bl	8002a10 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d302      	bcc.n	8003ee0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d11d      	bne.n	8003f1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f003 0304 	and.w	r3, r3, #4
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d016      	beq.n	8003f1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2220      	movs	r2, #32
 8003ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f08:	f043 0220 	orr.w	r2, r3, #32
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e007      	b.n	8003f2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	f003 0304 	and.w	r3, r3, #4
 8003f26:	2b04      	cmp	r3, #4
 8003f28:	d1c3      	bne.n	8003eb2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3710      	adds	r7, #16
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f40:	e049      	b.n	8003fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	695b      	ldr	r3, [r3, #20]
 8003f48:	f003 0310 	and.w	r3, r3, #16
 8003f4c:	2b10      	cmp	r3, #16
 8003f4e:	d119      	bne.n	8003f84 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f06f 0210 	mvn.w	r2, #16
 8003f58:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e030      	b.n	8003fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f84:	f7fe fd44 	bl	8002a10 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d302      	bcc.n	8003f9a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d11d      	bne.n	8003fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	695b      	ldr	r3, [r3, #20]
 8003fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa4:	2b40      	cmp	r3, #64	@ 0x40
 8003fa6:	d016      	beq.n	8003fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc2:	f043 0220 	orr.w	r2, r3, #32
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e007      	b.n	8003fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe0:	2b40      	cmp	r3, #64	@ 0x40
 8003fe2:	d1ae      	bne.n	8003f42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b083      	sub	sp, #12
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	695b      	ldr	r3, [r3, #20]
 8003ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004004:	d11b      	bne.n	800403e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800400e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2220      	movs	r2, #32
 800401a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402a:	f043 0204 	orr.w	r2, r3, #4
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e000      	b.n	8004040 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e267      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d075      	beq.n	8004156 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800406a:	4b88      	ldr	r3, [pc, #544]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b04      	cmp	r3, #4
 8004074:	d00c      	beq.n	8004090 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004076:	4b85      	ldr	r3, [pc, #532]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800407e:	2b08      	cmp	r3, #8
 8004080:	d112      	bne.n	80040a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004082:	4b82      	ldr	r3, [pc, #520]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800408a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800408e:	d10b      	bne.n	80040a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004090:	4b7e      	ldr	r3, [pc, #504]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d05b      	beq.n	8004154 <HAL_RCC_OscConfig+0x108>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d157      	bne.n	8004154 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e242      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b0:	d106      	bne.n	80040c0 <HAL_RCC_OscConfig+0x74>
 80040b2:	4b76      	ldr	r3, [pc, #472]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a75      	ldr	r2, [pc, #468]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040bc:	6013      	str	r3, [r2, #0]
 80040be:	e01d      	b.n	80040fc <HAL_RCC_OscConfig+0xb0>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040c8:	d10c      	bne.n	80040e4 <HAL_RCC_OscConfig+0x98>
 80040ca:	4b70      	ldr	r3, [pc, #448]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a6f      	ldr	r2, [pc, #444]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040d4:	6013      	str	r3, [r2, #0]
 80040d6:	4b6d      	ldr	r3, [pc, #436]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a6c      	ldr	r2, [pc, #432]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e0:	6013      	str	r3, [r2, #0]
 80040e2:	e00b      	b.n	80040fc <HAL_RCC_OscConfig+0xb0>
 80040e4:	4b69      	ldr	r3, [pc, #420]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a68      	ldr	r2, [pc, #416]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	4b66      	ldr	r3, [pc, #408]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a65      	ldr	r2, [pc, #404]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80040f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d013      	beq.n	800412c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004104:	f7fe fc84 	bl	8002a10 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800410c:	f7fe fc80 	bl	8002a10 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b64      	cmp	r3, #100	@ 0x64
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e207      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800411e:	4b5b      	ldr	r3, [pc, #364]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d0f0      	beq.n	800410c <HAL_RCC_OscConfig+0xc0>
 800412a:	e014      	b.n	8004156 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800412c:	f7fe fc70 	bl	8002a10 <HAL_GetTick>
 8004130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004132:	e008      	b.n	8004146 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004134:	f7fe fc6c 	bl	8002a10 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b64      	cmp	r3, #100	@ 0x64
 8004140:	d901      	bls.n	8004146 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e1f3      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004146:	4b51      	ldr	r3, [pc, #324]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1f0      	bne.n	8004134 <HAL_RCC_OscConfig+0xe8>
 8004152:	e000      	b.n	8004156 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d063      	beq.n	800422a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004162:	4b4a      	ldr	r3, [pc, #296]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f003 030c 	and.w	r3, r3, #12
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00b      	beq.n	8004186 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800416e:	4b47      	ldr	r3, [pc, #284]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004176:	2b08      	cmp	r3, #8
 8004178:	d11c      	bne.n	80041b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800417a:	4b44      	ldr	r3, [pc, #272]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d116      	bne.n	80041b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004186:	4b41      	ldr	r3, [pc, #260]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <HAL_RCC_OscConfig+0x152>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d001      	beq.n	800419e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e1c7      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419e:	4b3b      	ldr	r3, [pc, #236]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	00db      	lsls	r3, r3, #3
 80041ac:	4937      	ldr	r1, [pc, #220]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041b2:	e03a      	b.n	800422a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d020      	beq.n	80041fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041bc:	4b34      	ldr	r3, [pc, #208]	@ (8004290 <HAL_RCC_OscConfig+0x244>)
 80041be:	2201      	movs	r2, #1
 80041c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c2:	f7fe fc25 	bl	8002a10 <HAL_GetTick>
 80041c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041c8:	e008      	b.n	80041dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041ca:	f7fe fc21 	bl	8002a10 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d901      	bls.n	80041dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e1a8      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041dc:	4b2b      	ldr	r3, [pc, #172]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d0f0      	beq.n	80041ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e8:	4b28      	ldr	r3, [pc, #160]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	00db      	lsls	r3, r3, #3
 80041f6:	4925      	ldr	r1, [pc, #148]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	600b      	str	r3, [r1, #0]
 80041fc:	e015      	b.n	800422a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041fe:	4b24      	ldr	r3, [pc, #144]	@ (8004290 <HAL_RCC_OscConfig+0x244>)
 8004200:	2200      	movs	r2, #0
 8004202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004204:	f7fe fc04 	bl	8002a10 <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800420c:	f7fe fc00 	bl	8002a10 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b02      	cmp	r3, #2
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e187      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800421e:	4b1b      	ldr	r3, [pc, #108]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1f0      	bne.n	800420c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0308 	and.w	r3, r3, #8
 8004232:	2b00      	cmp	r3, #0
 8004234:	d036      	beq.n	80042a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d016      	beq.n	800426c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800423e:	4b15      	ldr	r3, [pc, #84]	@ (8004294 <HAL_RCC_OscConfig+0x248>)
 8004240:	2201      	movs	r2, #1
 8004242:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004244:	f7fe fbe4 	bl	8002a10 <HAL_GetTick>
 8004248:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800424c:	f7fe fbe0 	bl	8002a10 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e167      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800425e:	4b0b      	ldr	r3, [pc, #44]	@ (800428c <HAL_RCC_OscConfig+0x240>)
 8004260:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0f0      	beq.n	800424c <HAL_RCC_OscConfig+0x200>
 800426a:	e01b      	b.n	80042a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800426c:	4b09      	ldr	r3, [pc, #36]	@ (8004294 <HAL_RCC_OscConfig+0x248>)
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004272:	f7fe fbcd 	bl	8002a10 <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004278:	e00e      	b.n	8004298 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800427a:	f7fe fbc9 	bl	8002a10 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d907      	bls.n	8004298 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e150      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
 800428c:	40023800 	.word	0x40023800
 8004290:	42470000 	.word	0x42470000
 8004294:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004298:	4b88      	ldr	r3, [pc, #544]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 800429a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1ea      	bne.n	800427a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0304 	and.w	r3, r3, #4
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 8097 	beq.w	80043e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b2:	2300      	movs	r3, #0
 80042b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042b6:	4b81      	ldr	r3, [pc, #516]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80042b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10f      	bne.n	80042e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c2:	2300      	movs	r3, #0
 80042c4:	60bb      	str	r3, [r7, #8]
 80042c6:	4b7d      	ldr	r3, [pc, #500]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80042c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ca:	4a7c      	ldr	r2, [pc, #496]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80042cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80042d2:	4b7a      	ldr	r3, [pc, #488]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80042d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042da:	60bb      	str	r3, [r7, #8]
 80042dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042de:	2301      	movs	r3, #1
 80042e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e2:	4b77      	ldr	r3, [pc, #476]	@ (80044c0 <HAL_RCC_OscConfig+0x474>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d118      	bne.n	8004320 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ee:	4b74      	ldr	r3, [pc, #464]	@ (80044c0 <HAL_RCC_OscConfig+0x474>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a73      	ldr	r2, [pc, #460]	@ (80044c0 <HAL_RCC_OscConfig+0x474>)
 80042f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042fa:	f7fe fb89 	bl	8002a10 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004302:	f7fe fb85 	bl	8002a10 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e10c      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004314:	4b6a      	ldr	r3, [pc, #424]	@ (80044c0 <HAL_RCC_OscConfig+0x474>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d106      	bne.n	8004336 <HAL_RCC_OscConfig+0x2ea>
 8004328:	4b64      	ldr	r3, [pc, #400]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 800432a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800432c:	4a63      	ldr	r2, [pc, #396]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 800432e:	f043 0301 	orr.w	r3, r3, #1
 8004332:	6713      	str	r3, [r2, #112]	@ 0x70
 8004334:	e01c      	b.n	8004370 <HAL_RCC_OscConfig+0x324>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	2b05      	cmp	r3, #5
 800433c:	d10c      	bne.n	8004358 <HAL_RCC_OscConfig+0x30c>
 800433e:	4b5f      	ldr	r3, [pc, #380]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 8004340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004342:	4a5e      	ldr	r2, [pc, #376]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 8004344:	f043 0304 	orr.w	r3, r3, #4
 8004348:	6713      	str	r3, [r2, #112]	@ 0x70
 800434a:	4b5c      	ldr	r3, [pc, #368]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 800434c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800434e:	4a5b      	ldr	r2, [pc, #364]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 8004350:	f043 0301 	orr.w	r3, r3, #1
 8004354:	6713      	str	r3, [r2, #112]	@ 0x70
 8004356:	e00b      	b.n	8004370 <HAL_RCC_OscConfig+0x324>
 8004358:	4b58      	ldr	r3, [pc, #352]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 800435a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800435c:	4a57      	ldr	r2, [pc, #348]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 800435e:	f023 0301 	bic.w	r3, r3, #1
 8004362:	6713      	str	r3, [r2, #112]	@ 0x70
 8004364:	4b55      	ldr	r3, [pc, #340]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 8004366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004368:	4a54      	ldr	r2, [pc, #336]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 800436a:	f023 0304 	bic.w	r3, r3, #4
 800436e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d015      	beq.n	80043a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004378:	f7fe fb4a 	bl	8002a10 <HAL_GetTick>
 800437c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800437e:	e00a      	b.n	8004396 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004380:	f7fe fb46 	bl	8002a10 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800438e:	4293      	cmp	r3, r2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e0cb      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004396:	4b49      	ldr	r3, [pc, #292]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 8004398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0ee      	beq.n	8004380 <HAL_RCC_OscConfig+0x334>
 80043a2:	e014      	b.n	80043ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043a4:	f7fe fb34 	bl	8002a10 <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043aa:	e00a      	b.n	80043c2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043ac:	f7fe fb30 	bl	8002a10 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e0b5      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043c2:	4b3e      	ldr	r3, [pc, #248]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80043c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c6:	f003 0302 	and.w	r3, r3, #2
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1ee      	bne.n	80043ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043ce:	7dfb      	ldrb	r3, [r7, #23]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d105      	bne.n	80043e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043d4:	4b39      	ldr	r3, [pc, #228]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80043d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d8:	4a38      	ldr	r2, [pc, #224]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80043da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 80a1 	beq.w	800452c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043ea:	4b34      	ldr	r3, [pc, #208]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 030c 	and.w	r3, r3, #12
 80043f2:	2b08      	cmp	r3, #8
 80043f4:	d05c      	beq.n	80044b0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d141      	bne.n	8004482 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043fe:	4b31      	ldr	r3, [pc, #196]	@ (80044c4 <HAL_RCC_OscConfig+0x478>)
 8004400:	2200      	movs	r2, #0
 8004402:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004404:	f7fe fb04 	bl	8002a10 <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800440c:	f7fe fb00 	bl	8002a10 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b02      	cmp	r3, #2
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e087      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800441e:	4b27      	ldr	r3, [pc, #156]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1f0      	bne.n	800440c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	69da      	ldr	r2, [r3, #28]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	431a      	orrs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004438:	019b      	lsls	r3, r3, #6
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004440:	085b      	lsrs	r3, r3, #1
 8004442:	3b01      	subs	r3, #1
 8004444:	041b      	lsls	r3, r3, #16
 8004446:	431a      	orrs	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444c:	061b      	lsls	r3, r3, #24
 800444e:	491b      	ldr	r1, [pc, #108]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 8004450:	4313      	orrs	r3, r2
 8004452:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004454:	4b1b      	ldr	r3, [pc, #108]	@ (80044c4 <HAL_RCC_OscConfig+0x478>)
 8004456:	2201      	movs	r2, #1
 8004458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445a:	f7fe fad9 	bl	8002a10 <HAL_GetTick>
 800445e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004460:	e008      	b.n	8004474 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004462:	f7fe fad5 	bl	8002a10 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e05c      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004474:	4b11      	ldr	r3, [pc, #68]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0f0      	beq.n	8004462 <HAL_RCC_OscConfig+0x416>
 8004480:	e054      	b.n	800452c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004482:	4b10      	ldr	r3, [pc, #64]	@ (80044c4 <HAL_RCC_OscConfig+0x478>)
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004488:	f7fe fac2 	bl	8002a10 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004490:	f7fe fabe 	bl	8002a10 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e045      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044a2:	4b06      	ldr	r3, [pc, #24]	@ (80044bc <HAL_RCC_OscConfig+0x470>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1f0      	bne.n	8004490 <HAL_RCC_OscConfig+0x444>
 80044ae:	e03d      	b.n	800452c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d107      	bne.n	80044c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e038      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
 80044bc:	40023800 	.word	0x40023800
 80044c0:	40007000 	.word	0x40007000
 80044c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004538 <HAL_RCC_OscConfig+0x4ec>)
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d028      	beq.n	8004528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d121      	bne.n	8004528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d11a      	bne.n	8004528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044f8:	4013      	ands	r3, r2
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004500:	4293      	cmp	r3, r2
 8004502:	d111      	bne.n	8004528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450e:	085b      	lsrs	r3, r3, #1
 8004510:	3b01      	subs	r3, #1
 8004512:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004514:	429a      	cmp	r2, r3
 8004516:	d107      	bne.n	8004528 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004522:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004524:	429a      	cmp	r2, r3
 8004526:	d001      	beq.n	800452c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e000      	b.n	800452e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3718      	adds	r7, #24
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	40023800 	.word	0x40023800

0800453c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d101      	bne.n	8004550 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e0cc      	b.n	80046ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004550:	4b68      	ldr	r3, [pc, #416]	@ (80046f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0307 	and.w	r3, r3, #7
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	429a      	cmp	r2, r3
 800455c:	d90c      	bls.n	8004578 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800455e:	4b65      	ldr	r3, [pc, #404]	@ (80046f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	b2d2      	uxtb	r2, r2
 8004564:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004566:	4b63      	ldr	r3, [pc, #396]	@ (80046f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	429a      	cmp	r2, r3
 8004572:	d001      	beq.n	8004578 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e0b8      	b.n	80046ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d020      	beq.n	80045c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b00      	cmp	r3, #0
 800458e:	d005      	beq.n	800459c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004590:	4b59      	ldr	r3, [pc, #356]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	4a58      	ldr	r2, [pc, #352]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004596:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800459a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0308 	and.w	r3, r3, #8
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d005      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045a8:	4b53      	ldr	r3, [pc, #332]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	4a52      	ldr	r2, [pc, #328]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80045b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045b4:	4b50      	ldr	r3, [pc, #320]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	494d      	ldr	r1, [pc, #308]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d044      	beq.n	800465c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d107      	bne.n	80045ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045da:	4b47      	ldr	r3, [pc, #284]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d119      	bne.n	800461a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e07f      	b.n	80046ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d003      	beq.n	80045fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045f6:	2b03      	cmp	r3, #3
 80045f8:	d107      	bne.n	800460a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045fa:	4b3f      	ldr	r3, [pc, #252]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d109      	bne.n	800461a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e06f      	b.n	80046ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800460a:	4b3b      	ldr	r3, [pc, #236]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e067      	b.n	80046ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800461a:	4b37      	ldr	r3, [pc, #220]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f023 0203 	bic.w	r2, r3, #3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	4934      	ldr	r1, [pc, #208]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004628:	4313      	orrs	r3, r2
 800462a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800462c:	f7fe f9f0 	bl	8002a10 <HAL_GetTick>
 8004630:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004632:	e00a      	b.n	800464a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004634:	f7fe f9ec 	bl	8002a10 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004642:	4293      	cmp	r3, r2
 8004644:	d901      	bls.n	800464a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e04f      	b.n	80046ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800464a:	4b2b      	ldr	r3, [pc, #172]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	f003 020c 	and.w	r2, r3, #12
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	429a      	cmp	r2, r3
 800465a:	d1eb      	bne.n	8004634 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800465c:	4b25      	ldr	r3, [pc, #148]	@ (80046f4 <HAL_RCC_ClockConfig+0x1b8>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0307 	and.w	r3, r3, #7
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	429a      	cmp	r2, r3
 8004668:	d20c      	bcs.n	8004684 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800466a:	4b22      	ldr	r3, [pc, #136]	@ (80046f4 <HAL_RCC_ClockConfig+0x1b8>)
 800466c:	683a      	ldr	r2, [r7, #0]
 800466e:	b2d2      	uxtb	r2, r2
 8004670:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004672:	4b20      	ldr	r3, [pc, #128]	@ (80046f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0307 	and.w	r3, r3, #7
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	429a      	cmp	r2, r3
 800467e:	d001      	beq.n	8004684 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e032      	b.n	80046ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b00      	cmp	r3, #0
 800468e:	d008      	beq.n	80046a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004690:	4b19      	ldr	r3, [pc, #100]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4916      	ldr	r1, [pc, #88]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0308 	and.w	r3, r3, #8
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d009      	beq.n	80046c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046ae:	4b12      	ldr	r3, [pc, #72]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	490e      	ldr	r1, [pc, #56]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80046c2:	f000 f821 	bl	8004708 <HAL_RCC_GetSysClockFreq>
 80046c6:	4602      	mov	r2, r0
 80046c8:	4b0b      	ldr	r3, [pc, #44]	@ (80046f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	091b      	lsrs	r3, r3, #4
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	490a      	ldr	r1, [pc, #40]	@ (80046fc <HAL_RCC_ClockConfig+0x1c0>)
 80046d4:	5ccb      	ldrb	r3, [r1, r3]
 80046d6:	fa22 f303 	lsr.w	r3, r2, r3
 80046da:	4a09      	ldr	r2, [pc, #36]	@ (8004700 <HAL_RCC_ClockConfig+0x1c4>)
 80046dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046de:	4b09      	ldr	r3, [pc, #36]	@ (8004704 <HAL_RCC_ClockConfig+0x1c8>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fe f950 	bl	8002988 <HAL_InitTick>

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3710      	adds	r7, #16
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	40023c00 	.word	0x40023c00
 80046f8:	40023800 	.word	0x40023800
 80046fc:	080095f0 	.word	0x080095f0
 8004700:	20000014 	.word	0x20000014
 8004704:	20000018 	.word	0x20000018

08004708 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800470c:	b094      	sub	sp, #80	@ 0x50
 800470e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004710:	2300      	movs	r3, #0
 8004712:	647b      	str	r3, [r7, #68]	@ 0x44
 8004714:	2300      	movs	r3, #0
 8004716:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004718:	2300      	movs	r3, #0
 800471a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004720:	4b79      	ldr	r3, [pc, #484]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x200>)
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f003 030c 	and.w	r3, r3, #12
 8004728:	2b08      	cmp	r3, #8
 800472a:	d00d      	beq.n	8004748 <HAL_RCC_GetSysClockFreq+0x40>
 800472c:	2b08      	cmp	r3, #8
 800472e:	f200 80e1 	bhi.w	80048f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004732:	2b00      	cmp	r3, #0
 8004734:	d002      	beq.n	800473c <HAL_RCC_GetSysClockFreq+0x34>
 8004736:	2b04      	cmp	r3, #4
 8004738:	d003      	beq.n	8004742 <HAL_RCC_GetSysClockFreq+0x3a>
 800473a:	e0db      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800473c:	4b73      	ldr	r3, [pc, #460]	@ (800490c <HAL_RCC_GetSysClockFreq+0x204>)
 800473e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004740:	e0db      	b.n	80048fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004742:	4b73      	ldr	r3, [pc, #460]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x208>)
 8004744:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004746:	e0d8      	b.n	80048fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004748:	4b6f      	ldr	r3, [pc, #444]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x200>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004750:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004752:	4b6d      	ldr	r3, [pc, #436]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x200>)
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d063      	beq.n	8004826 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800475e:	4b6a      	ldr	r3, [pc, #424]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x200>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	099b      	lsrs	r3, r3, #6
 8004764:	2200      	movs	r2, #0
 8004766:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004768:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800476a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800476c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004770:	633b      	str	r3, [r7, #48]	@ 0x30
 8004772:	2300      	movs	r3, #0
 8004774:	637b      	str	r3, [r7, #52]	@ 0x34
 8004776:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800477a:	4622      	mov	r2, r4
 800477c:	462b      	mov	r3, r5
 800477e:	f04f 0000 	mov.w	r0, #0
 8004782:	f04f 0100 	mov.w	r1, #0
 8004786:	0159      	lsls	r1, r3, #5
 8004788:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800478c:	0150      	lsls	r0, r2, #5
 800478e:	4602      	mov	r2, r0
 8004790:	460b      	mov	r3, r1
 8004792:	4621      	mov	r1, r4
 8004794:	1a51      	subs	r1, r2, r1
 8004796:	6139      	str	r1, [r7, #16]
 8004798:	4629      	mov	r1, r5
 800479a:	eb63 0301 	sbc.w	r3, r3, r1
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	f04f 0300 	mov.w	r3, #0
 80047a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047ac:	4659      	mov	r1, fp
 80047ae:	018b      	lsls	r3, r1, #6
 80047b0:	4651      	mov	r1, sl
 80047b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047b6:	4651      	mov	r1, sl
 80047b8:	018a      	lsls	r2, r1, #6
 80047ba:	4651      	mov	r1, sl
 80047bc:	ebb2 0801 	subs.w	r8, r2, r1
 80047c0:	4659      	mov	r1, fp
 80047c2:	eb63 0901 	sbc.w	r9, r3, r1
 80047c6:	f04f 0200 	mov.w	r2, #0
 80047ca:	f04f 0300 	mov.w	r3, #0
 80047ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047da:	4690      	mov	r8, r2
 80047dc:	4699      	mov	r9, r3
 80047de:	4623      	mov	r3, r4
 80047e0:	eb18 0303 	adds.w	r3, r8, r3
 80047e4:	60bb      	str	r3, [r7, #8]
 80047e6:	462b      	mov	r3, r5
 80047e8:	eb49 0303 	adc.w	r3, r9, r3
 80047ec:	60fb      	str	r3, [r7, #12]
 80047ee:	f04f 0200 	mov.w	r2, #0
 80047f2:	f04f 0300 	mov.w	r3, #0
 80047f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047fa:	4629      	mov	r1, r5
 80047fc:	024b      	lsls	r3, r1, #9
 80047fe:	4621      	mov	r1, r4
 8004800:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004804:	4621      	mov	r1, r4
 8004806:	024a      	lsls	r2, r1, #9
 8004808:	4610      	mov	r0, r2
 800480a:	4619      	mov	r1, r3
 800480c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800480e:	2200      	movs	r2, #0
 8004810:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004812:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004814:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004818:	f7fc fa6e 	bl	8000cf8 <__aeabi_uldivmod>
 800481c:	4602      	mov	r2, r0
 800481e:	460b      	mov	r3, r1
 8004820:	4613      	mov	r3, r2
 8004822:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004824:	e058      	b.n	80048d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004826:	4b38      	ldr	r3, [pc, #224]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x200>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	099b      	lsrs	r3, r3, #6
 800482c:	2200      	movs	r2, #0
 800482e:	4618      	mov	r0, r3
 8004830:	4611      	mov	r1, r2
 8004832:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004836:	623b      	str	r3, [r7, #32]
 8004838:	2300      	movs	r3, #0
 800483a:	627b      	str	r3, [r7, #36]	@ 0x24
 800483c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004840:	4642      	mov	r2, r8
 8004842:	464b      	mov	r3, r9
 8004844:	f04f 0000 	mov.w	r0, #0
 8004848:	f04f 0100 	mov.w	r1, #0
 800484c:	0159      	lsls	r1, r3, #5
 800484e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004852:	0150      	lsls	r0, r2, #5
 8004854:	4602      	mov	r2, r0
 8004856:	460b      	mov	r3, r1
 8004858:	4641      	mov	r1, r8
 800485a:	ebb2 0a01 	subs.w	sl, r2, r1
 800485e:	4649      	mov	r1, r9
 8004860:	eb63 0b01 	sbc.w	fp, r3, r1
 8004864:	f04f 0200 	mov.w	r2, #0
 8004868:	f04f 0300 	mov.w	r3, #0
 800486c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004870:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004874:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004878:	ebb2 040a 	subs.w	r4, r2, sl
 800487c:	eb63 050b 	sbc.w	r5, r3, fp
 8004880:	f04f 0200 	mov.w	r2, #0
 8004884:	f04f 0300 	mov.w	r3, #0
 8004888:	00eb      	lsls	r3, r5, #3
 800488a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800488e:	00e2      	lsls	r2, r4, #3
 8004890:	4614      	mov	r4, r2
 8004892:	461d      	mov	r5, r3
 8004894:	4643      	mov	r3, r8
 8004896:	18e3      	adds	r3, r4, r3
 8004898:	603b      	str	r3, [r7, #0]
 800489a:	464b      	mov	r3, r9
 800489c:	eb45 0303 	adc.w	r3, r5, r3
 80048a0:	607b      	str	r3, [r7, #4]
 80048a2:	f04f 0200 	mov.w	r2, #0
 80048a6:	f04f 0300 	mov.w	r3, #0
 80048aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048ae:	4629      	mov	r1, r5
 80048b0:	028b      	lsls	r3, r1, #10
 80048b2:	4621      	mov	r1, r4
 80048b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048b8:	4621      	mov	r1, r4
 80048ba:	028a      	lsls	r2, r1, #10
 80048bc:	4610      	mov	r0, r2
 80048be:	4619      	mov	r1, r3
 80048c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048c2:	2200      	movs	r2, #0
 80048c4:	61bb      	str	r3, [r7, #24]
 80048c6:	61fa      	str	r2, [r7, #28]
 80048c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048cc:	f7fc fa14 	bl	8000cf8 <__aeabi_uldivmod>
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	4613      	mov	r3, r2
 80048d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x200>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	0c1b      	lsrs	r3, r3, #16
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	3301      	adds	r3, #1
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80048e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048f2:	e002      	b.n	80048fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048f4:	4b05      	ldr	r3, [pc, #20]	@ (800490c <HAL_RCC_GetSysClockFreq+0x204>)
 80048f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3750      	adds	r7, #80	@ 0x50
 8004900:	46bd      	mov	sp, r7
 8004902:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004906:	bf00      	nop
 8004908:	40023800 	.word	0x40023800
 800490c:	00f42400 	.word	0x00f42400
 8004910:	007a1200 	.word	0x007a1200

08004914 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004914:	b480      	push	{r7}
 8004916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004918:	4b03      	ldr	r3, [pc, #12]	@ (8004928 <HAL_RCC_GetHCLKFreq+0x14>)
 800491a:	681b      	ldr	r3, [r3, #0]
}
 800491c:	4618      	mov	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	20000014 	.word	0x20000014

0800492c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004930:	f7ff fff0 	bl	8004914 <HAL_RCC_GetHCLKFreq>
 8004934:	4602      	mov	r2, r0
 8004936:	4b05      	ldr	r3, [pc, #20]	@ (800494c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	0a9b      	lsrs	r3, r3, #10
 800493c:	f003 0307 	and.w	r3, r3, #7
 8004940:	4903      	ldr	r1, [pc, #12]	@ (8004950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004942:	5ccb      	ldrb	r3, [r1, r3]
 8004944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004948:	4618      	mov	r0, r3
 800494a:	bd80      	pop	{r7, pc}
 800494c:	40023800 	.word	0x40023800
 8004950:	08009600 	.word	0x08009600

08004954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004958:	f7ff ffdc 	bl	8004914 <HAL_RCC_GetHCLKFreq>
 800495c:	4602      	mov	r2, r0
 800495e:	4b05      	ldr	r3, [pc, #20]	@ (8004974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	0b5b      	lsrs	r3, r3, #13
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	4903      	ldr	r1, [pc, #12]	@ (8004978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800496a:	5ccb      	ldrb	r3, [r1, r3]
 800496c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004970:	4618      	mov	r0, r3
 8004972:	bd80      	pop	{r7, pc}
 8004974:	40023800 	.word	0x40023800
 8004978:	08009600 	.word	0x08009600

0800497c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d101      	bne.n	800498e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e041      	b.n	8004a12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d106      	bne.n	80049a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f7fd ff0c 	bl	80027c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	3304      	adds	r3, #4
 80049b8:	4619      	mov	r1, r3
 80049ba:	4610      	mov	r0, r2
 80049bc:	f000 fa70 	bl	8004ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
	...

08004a1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d001      	beq.n	8004a34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e044      	b.n	8004abe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2202      	movs	r2, #2
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0201 	orr.w	r2, r2, #1
 8004a4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a1e      	ldr	r2, [pc, #120]	@ (8004acc <HAL_TIM_Base_Start_IT+0xb0>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d018      	beq.n	8004a88 <HAL_TIM_Base_Start_IT+0x6c>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a5e:	d013      	beq.n	8004a88 <HAL_TIM_Base_Start_IT+0x6c>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a1a      	ldr	r2, [pc, #104]	@ (8004ad0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d00e      	beq.n	8004a88 <HAL_TIM_Base_Start_IT+0x6c>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a19      	ldr	r2, [pc, #100]	@ (8004ad4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d009      	beq.n	8004a88 <HAL_TIM_Base_Start_IT+0x6c>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a17      	ldr	r2, [pc, #92]	@ (8004ad8 <HAL_TIM_Base_Start_IT+0xbc>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d004      	beq.n	8004a88 <HAL_TIM_Base_Start_IT+0x6c>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a16      	ldr	r2, [pc, #88]	@ (8004adc <HAL_TIM_Base_Start_IT+0xc0>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d111      	bne.n	8004aac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 0307 	and.w	r3, r3, #7
 8004a92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2b06      	cmp	r3, #6
 8004a98:	d010      	beq.n	8004abc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f042 0201 	orr.w	r2, r2, #1
 8004aa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aaa:	e007      	b.n	8004abc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0201 	orr.w	r2, r2, #1
 8004aba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40010000 	.word	0x40010000
 8004ad0:	40000400 	.word	0x40000400
 8004ad4:	40000800 	.word	0x40000800
 8004ad8:	40000c00 	.word	0x40000c00
 8004adc:	40014000 	.word	0x40014000

08004ae0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d020      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d01b      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f06f 0202 	mvn.w	r2, #2
 8004b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	f003 0303 	and.w	r3, r3, #3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f999 	bl	8004e62 <HAL_TIM_IC_CaptureCallback>
 8004b30:	e005      	b.n	8004b3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f98b 	bl	8004e4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f99c 	bl	8004e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	f003 0304 	and.w	r3, r3, #4
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d020      	beq.n	8004b90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d01b      	beq.n	8004b90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f06f 0204 	mvn.w	r2, #4
 8004b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2202      	movs	r2, #2
 8004b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f973 	bl	8004e62 <HAL_TIM_IC_CaptureCallback>
 8004b7c:	e005      	b.n	8004b8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f965 	bl	8004e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 f976 	bl	8004e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	f003 0308 	and.w	r3, r3, #8
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d020      	beq.n	8004bdc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f003 0308 	and.w	r3, r3, #8
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d01b      	beq.n	8004bdc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0208 	mvn.w	r2, #8
 8004bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2204      	movs	r2, #4
 8004bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f94d 	bl	8004e62 <HAL_TIM_IC_CaptureCallback>
 8004bc8:	e005      	b.n	8004bd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 f93f 	bl	8004e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f950 	bl	8004e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f003 0310 	and.w	r3, r3, #16
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d020      	beq.n	8004c28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f003 0310 	and.w	r3, r3, #16
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d01b      	beq.n	8004c28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f06f 0210 	mvn.w	r2, #16
 8004bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2208      	movs	r2, #8
 8004bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 f927 	bl	8004e62 <HAL_TIM_IC_CaptureCallback>
 8004c14:	e005      	b.n	8004c22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f919 	bl	8004e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 f92a 	bl	8004e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00c      	beq.n	8004c4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d007      	beq.n	8004c4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f06f 0201 	mvn.w	r2, #1
 8004c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7fd f9c0 	bl	8001fcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00c      	beq.n	8004c70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d007      	beq.n	8004c70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fab6 	bl	80051dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00c      	beq.n	8004c94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d007      	beq.n	8004c94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f8fb 	bl	8004e8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00c      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f003 0320 	and.w	r3, r3, #32
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d007      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f06f 0220 	mvn.w	r2, #32
 8004cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 fa88 	bl	80051c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cb8:	bf00      	nop
 8004cba:	3710      	adds	r7, #16
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d101      	bne.n	8004cdc <HAL_TIM_ConfigClockSource+0x1c>
 8004cd8:	2302      	movs	r3, #2
 8004cda:	e0b4      	b.n	8004e46 <HAL_TIM_ConfigClockSource+0x186>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004cfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d14:	d03e      	beq.n	8004d94 <HAL_TIM_ConfigClockSource+0xd4>
 8004d16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d1a:	f200 8087 	bhi.w	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d22:	f000 8086 	beq.w	8004e32 <HAL_TIM_ConfigClockSource+0x172>
 8004d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d2a:	d87f      	bhi.n	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d2c:	2b70      	cmp	r3, #112	@ 0x70
 8004d2e:	d01a      	beq.n	8004d66 <HAL_TIM_ConfigClockSource+0xa6>
 8004d30:	2b70      	cmp	r3, #112	@ 0x70
 8004d32:	d87b      	bhi.n	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d34:	2b60      	cmp	r3, #96	@ 0x60
 8004d36:	d050      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x11a>
 8004d38:	2b60      	cmp	r3, #96	@ 0x60
 8004d3a:	d877      	bhi.n	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d3c:	2b50      	cmp	r3, #80	@ 0x50
 8004d3e:	d03c      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0xfa>
 8004d40:	2b50      	cmp	r3, #80	@ 0x50
 8004d42:	d873      	bhi.n	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d44:	2b40      	cmp	r3, #64	@ 0x40
 8004d46:	d058      	beq.n	8004dfa <HAL_TIM_ConfigClockSource+0x13a>
 8004d48:	2b40      	cmp	r3, #64	@ 0x40
 8004d4a:	d86f      	bhi.n	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d4c:	2b30      	cmp	r3, #48	@ 0x30
 8004d4e:	d064      	beq.n	8004e1a <HAL_TIM_ConfigClockSource+0x15a>
 8004d50:	2b30      	cmp	r3, #48	@ 0x30
 8004d52:	d86b      	bhi.n	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d54:	2b20      	cmp	r3, #32
 8004d56:	d060      	beq.n	8004e1a <HAL_TIM_ConfigClockSource+0x15a>
 8004d58:	2b20      	cmp	r3, #32
 8004d5a:	d867      	bhi.n	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d05c      	beq.n	8004e1a <HAL_TIM_ConfigClockSource+0x15a>
 8004d60:	2b10      	cmp	r3, #16
 8004d62:	d05a      	beq.n	8004e1a <HAL_TIM_ConfigClockSource+0x15a>
 8004d64:	e062      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d76:	f000 f999 	bl	80050ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	609a      	str	r2, [r3, #8]
      break;
 8004d92:	e04f      	b.n	8004e34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004da4:	f000 f982 	bl	80050ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004db6:	609a      	str	r2, [r3, #8]
      break;
 8004db8:	e03c      	b.n	8004e34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f000 f8f6 	bl	8004fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2150      	movs	r1, #80	@ 0x50
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 f94f 	bl	8005076 <TIM_ITRx_SetConfig>
      break;
 8004dd8:	e02c      	b.n	8004e34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004de6:	461a      	mov	r2, r3
 8004de8:	f000 f915 	bl	8005016 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2160      	movs	r1, #96	@ 0x60
 8004df2:	4618      	mov	r0, r3
 8004df4:	f000 f93f 	bl	8005076 <TIM_ITRx_SetConfig>
      break;
 8004df8:	e01c      	b.n	8004e34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e06:	461a      	mov	r2, r3
 8004e08:	f000 f8d6 	bl	8004fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2140      	movs	r1, #64	@ 0x40
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 f92f 	bl	8005076 <TIM_ITRx_SetConfig>
      break;
 8004e18:	e00c      	b.n	8004e34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4619      	mov	r1, r3
 8004e24:	4610      	mov	r0, r2
 8004e26:	f000 f926 	bl	8005076 <TIM_ITRx_SetConfig>
      break;
 8004e2a:	e003      	b.n	8004e34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e30:	e000      	b.n	8004e34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e4e:	b480      	push	{r7}
 8004e50:	b083      	sub	sp, #12
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e56:	bf00      	nop
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e6a:	bf00      	nop
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b083      	sub	sp, #12
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e92:	bf00      	nop
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
	...

08004ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b085      	sub	sp, #20
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a3a      	ldr	r2, [pc, #232]	@ (8004f9c <TIM_Base_SetConfig+0xfc>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d00f      	beq.n	8004ed8 <TIM_Base_SetConfig+0x38>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ebe:	d00b      	beq.n	8004ed8 <TIM_Base_SetConfig+0x38>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a37      	ldr	r2, [pc, #220]	@ (8004fa0 <TIM_Base_SetConfig+0x100>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d007      	beq.n	8004ed8 <TIM_Base_SetConfig+0x38>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a36      	ldr	r2, [pc, #216]	@ (8004fa4 <TIM_Base_SetConfig+0x104>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d003      	beq.n	8004ed8 <TIM_Base_SetConfig+0x38>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a35      	ldr	r2, [pc, #212]	@ (8004fa8 <TIM_Base_SetConfig+0x108>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d108      	bne.n	8004eea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a2b      	ldr	r2, [pc, #172]	@ (8004f9c <TIM_Base_SetConfig+0xfc>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d01b      	beq.n	8004f2a <TIM_Base_SetConfig+0x8a>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ef8:	d017      	beq.n	8004f2a <TIM_Base_SetConfig+0x8a>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a28      	ldr	r2, [pc, #160]	@ (8004fa0 <TIM_Base_SetConfig+0x100>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d013      	beq.n	8004f2a <TIM_Base_SetConfig+0x8a>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a27      	ldr	r2, [pc, #156]	@ (8004fa4 <TIM_Base_SetConfig+0x104>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d00f      	beq.n	8004f2a <TIM_Base_SetConfig+0x8a>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a26      	ldr	r2, [pc, #152]	@ (8004fa8 <TIM_Base_SetConfig+0x108>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d00b      	beq.n	8004f2a <TIM_Base_SetConfig+0x8a>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a25      	ldr	r2, [pc, #148]	@ (8004fac <TIM_Base_SetConfig+0x10c>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d007      	beq.n	8004f2a <TIM_Base_SetConfig+0x8a>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a24      	ldr	r2, [pc, #144]	@ (8004fb0 <TIM_Base_SetConfig+0x110>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d003      	beq.n	8004f2a <TIM_Base_SetConfig+0x8a>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a23      	ldr	r2, [pc, #140]	@ (8004fb4 <TIM_Base_SetConfig+0x114>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d108      	bne.n	8004f3c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	689a      	ldr	r2, [r3, #8]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a0e      	ldr	r2, [pc, #56]	@ (8004f9c <TIM_Base_SetConfig+0xfc>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d103      	bne.n	8004f70 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	691a      	ldr	r2, [r3, #16]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d105      	bne.n	8004f8e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	f023 0201 	bic.w	r2, r3, #1
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	611a      	str	r2, [r3, #16]
  }
}
 8004f8e:	bf00      	nop
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	40010000 	.word	0x40010000
 8004fa0:	40000400 	.word	0x40000400
 8004fa4:	40000800 	.word	0x40000800
 8004fa8:	40000c00 	.word	0x40000c00
 8004fac:	40014000 	.word	0x40014000
 8004fb0:	40014400 	.word	0x40014400
 8004fb4:	40014800 	.word	0x40014800

08004fb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b087      	sub	sp, #28
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	f023 0201 	bic.w	r2, r3, #1
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	f023 030a 	bic.w	r3, r3, #10
 8004ff4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	621a      	str	r2, [r3, #32]
}
 800500a:	bf00      	nop
 800500c:	371c      	adds	r7, #28
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr

08005016 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005016:	b480      	push	{r7}
 8005018:	b087      	sub	sp, #28
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a1b      	ldr	r3, [r3, #32]
 800502c:	f023 0210 	bic.w	r2, r3, #16
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005040:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	031b      	lsls	r3, r3, #12
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	4313      	orrs	r3, r2
 800504a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005052:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	011b      	lsls	r3, r3, #4
 8005058:	697a      	ldr	r2, [r7, #20]
 800505a:	4313      	orrs	r3, r2
 800505c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	621a      	str	r2, [r3, #32]
}
 800506a:	bf00      	nop
 800506c:	371c      	adds	r7, #28
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr

08005076 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005076:	b480      	push	{r7}
 8005078:	b085      	sub	sp, #20
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	f043 0307 	orr.w	r3, r3, #7
 8005098:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	609a      	str	r2, [r3, #8]
}
 80050a0:	bf00      	nop
 80050a2:	3714      	adds	r7, #20
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b087      	sub	sp, #28
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
 80050b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	021a      	lsls	r2, r3, #8
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	431a      	orrs	r2, r3
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	609a      	str	r2, [r3, #8]
}
 80050e0:	bf00      	nop
 80050e2:	371c      	adds	r7, #28
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005100:	2302      	movs	r3, #2
 8005102:	e050      	b.n	80051a6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2202      	movs	r2, #2
 8005110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800512a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a1c      	ldr	r2, [pc, #112]	@ (80051b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d018      	beq.n	800517a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005150:	d013      	beq.n	800517a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a18      	ldr	r2, [pc, #96]	@ (80051b8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d00e      	beq.n	800517a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a16      	ldr	r2, [pc, #88]	@ (80051bc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d009      	beq.n	800517a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a15      	ldr	r2, [pc, #84]	@ (80051c0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d004      	beq.n	800517a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a13      	ldr	r2, [pc, #76]	@ (80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d10c      	bne.n	8005194 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005180:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	68ba      	ldr	r2, [r7, #8]
 8005188:	4313      	orrs	r3, r2
 800518a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40010000 	.word	0x40010000
 80051b8:	40000400 	.word	0x40000400
 80051bc:	40000800 	.word	0x40000800
 80051c0:	40000c00 	.word	0x40000c00
 80051c4:	40014000 	.word	0x40014000

080051c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e042      	b.n	8005288 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d106      	bne.n	800521c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f7fd fb22 	bl	8002860 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2224      	movs	r2, #36	@ 0x24
 8005220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68da      	ldr	r2, [r3, #12]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005232:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 f973 	bl	8005520 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	691a      	ldr	r2, [r3, #16]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005248:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695a      	ldr	r2, [r3, #20]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005258:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68da      	ldr	r2, [r3, #12]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005268:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2220      	movs	r2, #32
 800527c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3708      	adds	r7, #8
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08a      	sub	sp, #40	@ 0x28
 8005294:	af02      	add	r7, sp, #8
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	603b      	str	r3, [r7, #0]
 800529c:	4613      	mov	r3, r2
 800529e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052a0:	2300      	movs	r3, #0
 80052a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	2b20      	cmp	r3, #32
 80052ae:	d175      	bne.n	800539c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_UART_Transmit+0x2c>
 80052b6:	88fb      	ldrh	r3, [r7, #6]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e06e      	b.n	800539e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2221      	movs	r2, #33	@ 0x21
 80052ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ce:	f7fd fb9f 	bl	8002a10 <HAL_GetTick>
 80052d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	88fa      	ldrh	r2, [r7, #6]
 80052d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	88fa      	ldrh	r2, [r7, #6]
 80052de:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052e8:	d108      	bne.n	80052fc <HAL_UART_Transmit+0x6c>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d104      	bne.n	80052fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052f2:	2300      	movs	r3, #0
 80052f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	61bb      	str	r3, [r7, #24]
 80052fa:	e003      	b.n	8005304 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005300:	2300      	movs	r3, #0
 8005302:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005304:	e02e      	b.n	8005364 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	2200      	movs	r2, #0
 800530e:	2180      	movs	r1, #128	@ 0x80
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f000 f848 	bl	80053a6 <UART_WaitOnFlagUntilTimeout>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d005      	beq.n	8005328 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2220      	movs	r2, #32
 8005320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e03a      	b.n	800539e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10b      	bne.n	8005346 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	881b      	ldrh	r3, [r3, #0]
 8005332:	461a      	mov	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800533c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	3302      	adds	r3, #2
 8005342:	61bb      	str	r3, [r7, #24]
 8005344:	e007      	b.n	8005356 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	781a      	ldrb	r2, [r3, #0]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	3301      	adds	r3, #1
 8005354:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800535a:	b29b      	uxth	r3, r3
 800535c:	3b01      	subs	r3, #1
 800535e:	b29a      	uxth	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005368:	b29b      	uxth	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1cb      	bne.n	8005306 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	9300      	str	r3, [sp, #0]
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	2200      	movs	r2, #0
 8005376:	2140      	movs	r1, #64	@ 0x40
 8005378:	68f8      	ldr	r0, [r7, #12]
 800537a:	f000 f814 	bl	80053a6 <UART_WaitOnFlagUntilTimeout>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d005      	beq.n	8005390 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2220      	movs	r2, #32
 8005388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e006      	b.n	800539e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2220      	movs	r2, #32
 8005394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005398:	2300      	movs	r3, #0
 800539a:	e000      	b.n	800539e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800539c:	2302      	movs	r3, #2
  }
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3720      	adds	r7, #32
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b086      	sub	sp, #24
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	603b      	str	r3, [r7, #0]
 80053b2:	4613      	mov	r3, r2
 80053b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b6:	e03b      	b.n	8005430 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b8:	6a3b      	ldr	r3, [r7, #32]
 80053ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053be:	d037      	beq.n	8005430 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c0:	f7fd fb26 	bl	8002a10 <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	6a3a      	ldr	r2, [r7, #32]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d302      	bcc.n	80053d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80053d0:	6a3b      	ldr	r3, [r7, #32]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d101      	bne.n	80053da <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e03a      	b.n	8005450 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f003 0304 	and.w	r3, r3, #4
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d023      	beq.n	8005430 <UART_WaitOnFlagUntilTimeout+0x8a>
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b80      	cmp	r3, #128	@ 0x80
 80053ec:	d020      	beq.n	8005430 <UART_WaitOnFlagUntilTimeout+0x8a>
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	2b40      	cmp	r3, #64	@ 0x40
 80053f2:	d01d      	beq.n	8005430 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b08      	cmp	r3, #8
 8005400:	d116      	bne.n	8005430 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	617b      	str	r3, [r7, #20]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	617b      	str	r3, [r7, #20]
 8005416:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 f81d 	bl	8005458 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2208      	movs	r2, #8
 8005422:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e00f      	b.n	8005450 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	4013      	ands	r3, r2
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	429a      	cmp	r2, r3
 800543e:	bf0c      	ite	eq
 8005440:	2301      	moveq	r3, #1
 8005442:	2300      	movne	r3, #0
 8005444:	b2db      	uxtb	r3, r3
 8005446:	461a      	mov	r2, r3
 8005448:	79fb      	ldrb	r3, [r7, #7]
 800544a:	429a      	cmp	r2, r3
 800544c:	d0b4      	beq.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	3718      	adds	r7, #24
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005458:	b480      	push	{r7}
 800545a:	b095      	sub	sp, #84	@ 0x54
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	330c      	adds	r3, #12
 8005466:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800546a:	e853 3f00 	ldrex	r3, [r3]
 800546e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005472:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	330c      	adds	r3, #12
 800547e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005480:	643a      	str	r2, [r7, #64]	@ 0x40
 8005482:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005484:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005486:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005488:	e841 2300 	strex	r3, r2, [r1]
 800548c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800548e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005490:	2b00      	cmp	r3, #0
 8005492:	d1e5      	bne.n	8005460 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	3314      	adds	r3, #20
 800549a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549c:	6a3b      	ldr	r3, [r7, #32]
 800549e:	e853 3f00 	ldrex	r3, [r3]
 80054a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	f023 0301 	bic.w	r3, r3, #1
 80054aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	3314      	adds	r3, #20
 80054b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e5      	bne.n	8005494 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d119      	bne.n	8005504 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	330c      	adds	r3, #12
 80054d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	e853 3f00 	ldrex	r3, [r3]
 80054de:	60bb      	str	r3, [r7, #8]
   return(result);
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f023 0310 	bic.w	r3, r3, #16
 80054e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	330c      	adds	r3, #12
 80054ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054f0:	61ba      	str	r2, [r7, #24]
 80054f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f4:	6979      	ldr	r1, [r7, #20]
 80054f6:	69ba      	ldr	r2, [r7, #24]
 80054f8:	e841 2300 	strex	r3, r2, [r1]
 80054fc:	613b      	str	r3, [r7, #16]
   return(result);
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1e5      	bne.n	80054d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2220      	movs	r2, #32
 8005508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005512:	bf00      	nop
 8005514:	3754      	adds	r7, #84	@ 0x54
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
	...

08005520 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005524:	b0c0      	sub	sp, #256	@ 0x100
 8005526:	af00      	add	r7, sp, #0
 8005528:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800552c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	691b      	ldr	r3, [r3, #16]
 8005534:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800553c:	68d9      	ldr	r1, [r3, #12]
 800553e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	ea40 0301 	orr.w	r3, r0, r1
 8005548:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800554a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800554e:	689a      	ldr	r2, [r3, #8]
 8005550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	431a      	orrs	r2, r3
 8005558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	431a      	orrs	r2, r3
 8005560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	4313      	orrs	r3, r2
 8005568:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800556c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005578:	f021 010c 	bic.w	r1, r1, #12
 800557c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005586:	430b      	orrs	r3, r1
 8005588:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800558a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800559a:	6999      	ldr	r1, [r3, #24]
 800559c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	ea40 0301 	orr.w	r3, r0, r1
 80055a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	4b8f      	ldr	r3, [pc, #572]	@ (80057ec <UART_SetConfig+0x2cc>)
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d005      	beq.n	80055c0 <UART_SetConfig+0xa0>
 80055b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	4b8d      	ldr	r3, [pc, #564]	@ (80057f0 <UART_SetConfig+0x2d0>)
 80055bc:	429a      	cmp	r2, r3
 80055be:	d104      	bne.n	80055ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80055c0:	f7ff f9c8 	bl	8004954 <HAL_RCC_GetPCLK2Freq>
 80055c4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80055c8:	e003      	b.n	80055d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055ca:	f7ff f9af 	bl	800492c <HAL_RCC_GetPCLK1Freq>
 80055ce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d6:	69db      	ldr	r3, [r3, #28]
 80055d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055dc:	f040 810c 	bne.w	80057f8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055e4:	2200      	movs	r2, #0
 80055e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80055ea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80055ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80055f2:	4622      	mov	r2, r4
 80055f4:	462b      	mov	r3, r5
 80055f6:	1891      	adds	r1, r2, r2
 80055f8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80055fa:	415b      	adcs	r3, r3
 80055fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005602:	4621      	mov	r1, r4
 8005604:	eb12 0801 	adds.w	r8, r2, r1
 8005608:	4629      	mov	r1, r5
 800560a:	eb43 0901 	adc.w	r9, r3, r1
 800560e:	f04f 0200 	mov.w	r2, #0
 8005612:	f04f 0300 	mov.w	r3, #0
 8005616:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800561a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800561e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005622:	4690      	mov	r8, r2
 8005624:	4699      	mov	r9, r3
 8005626:	4623      	mov	r3, r4
 8005628:	eb18 0303 	adds.w	r3, r8, r3
 800562c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005630:	462b      	mov	r3, r5
 8005632:	eb49 0303 	adc.w	r3, r9, r3
 8005636:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800563a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005646:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800564a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800564e:	460b      	mov	r3, r1
 8005650:	18db      	adds	r3, r3, r3
 8005652:	653b      	str	r3, [r7, #80]	@ 0x50
 8005654:	4613      	mov	r3, r2
 8005656:	eb42 0303 	adc.w	r3, r2, r3
 800565a:	657b      	str	r3, [r7, #84]	@ 0x54
 800565c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005660:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005664:	f7fb fb48 	bl	8000cf8 <__aeabi_uldivmod>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	4b61      	ldr	r3, [pc, #388]	@ (80057f4 <UART_SetConfig+0x2d4>)
 800566e:	fba3 2302 	umull	r2, r3, r3, r2
 8005672:	095b      	lsrs	r3, r3, #5
 8005674:	011c      	lsls	r4, r3, #4
 8005676:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800567a:	2200      	movs	r2, #0
 800567c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005680:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005684:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005688:	4642      	mov	r2, r8
 800568a:	464b      	mov	r3, r9
 800568c:	1891      	adds	r1, r2, r2
 800568e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005690:	415b      	adcs	r3, r3
 8005692:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005694:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005698:	4641      	mov	r1, r8
 800569a:	eb12 0a01 	adds.w	sl, r2, r1
 800569e:	4649      	mov	r1, r9
 80056a0:	eb43 0b01 	adc.w	fp, r3, r1
 80056a4:	f04f 0200 	mov.w	r2, #0
 80056a8:	f04f 0300 	mov.w	r3, #0
 80056ac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80056b0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80056b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80056b8:	4692      	mov	sl, r2
 80056ba:	469b      	mov	fp, r3
 80056bc:	4643      	mov	r3, r8
 80056be:	eb1a 0303 	adds.w	r3, sl, r3
 80056c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056c6:	464b      	mov	r3, r9
 80056c8:	eb4b 0303 	adc.w	r3, fp, r3
 80056cc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80056d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056dc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80056e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056e4:	460b      	mov	r3, r1
 80056e6:	18db      	adds	r3, r3, r3
 80056e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80056ea:	4613      	mov	r3, r2
 80056ec:	eb42 0303 	adc.w	r3, r2, r3
 80056f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80056f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80056f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80056fa:	f7fb fafd 	bl	8000cf8 <__aeabi_uldivmod>
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	4611      	mov	r1, r2
 8005704:	4b3b      	ldr	r3, [pc, #236]	@ (80057f4 <UART_SetConfig+0x2d4>)
 8005706:	fba3 2301 	umull	r2, r3, r3, r1
 800570a:	095b      	lsrs	r3, r3, #5
 800570c:	2264      	movs	r2, #100	@ 0x64
 800570e:	fb02 f303 	mul.w	r3, r2, r3
 8005712:	1acb      	subs	r3, r1, r3
 8005714:	00db      	lsls	r3, r3, #3
 8005716:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800571a:	4b36      	ldr	r3, [pc, #216]	@ (80057f4 <UART_SetConfig+0x2d4>)
 800571c:	fba3 2302 	umull	r2, r3, r3, r2
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005728:	441c      	add	r4, r3
 800572a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800572e:	2200      	movs	r2, #0
 8005730:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005734:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005738:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800573c:	4642      	mov	r2, r8
 800573e:	464b      	mov	r3, r9
 8005740:	1891      	adds	r1, r2, r2
 8005742:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005744:	415b      	adcs	r3, r3
 8005746:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005748:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800574c:	4641      	mov	r1, r8
 800574e:	1851      	adds	r1, r2, r1
 8005750:	6339      	str	r1, [r7, #48]	@ 0x30
 8005752:	4649      	mov	r1, r9
 8005754:	414b      	adcs	r3, r1
 8005756:	637b      	str	r3, [r7, #52]	@ 0x34
 8005758:	f04f 0200 	mov.w	r2, #0
 800575c:	f04f 0300 	mov.w	r3, #0
 8005760:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005764:	4659      	mov	r1, fp
 8005766:	00cb      	lsls	r3, r1, #3
 8005768:	4651      	mov	r1, sl
 800576a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800576e:	4651      	mov	r1, sl
 8005770:	00ca      	lsls	r2, r1, #3
 8005772:	4610      	mov	r0, r2
 8005774:	4619      	mov	r1, r3
 8005776:	4603      	mov	r3, r0
 8005778:	4642      	mov	r2, r8
 800577a:	189b      	adds	r3, r3, r2
 800577c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005780:	464b      	mov	r3, r9
 8005782:	460a      	mov	r2, r1
 8005784:	eb42 0303 	adc.w	r3, r2, r3
 8005788:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800578c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005798:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800579c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80057a0:	460b      	mov	r3, r1
 80057a2:	18db      	adds	r3, r3, r3
 80057a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057a6:	4613      	mov	r3, r2
 80057a8:	eb42 0303 	adc.w	r3, r2, r3
 80057ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80057b6:	f7fb fa9f 	bl	8000cf8 <__aeabi_uldivmod>
 80057ba:	4602      	mov	r2, r0
 80057bc:	460b      	mov	r3, r1
 80057be:	4b0d      	ldr	r3, [pc, #52]	@ (80057f4 <UART_SetConfig+0x2d4>)
 80057c0:	fba3 1302 	umull	r1, r3, r3, r2
 80057c4:	095b      	lsrs	r3, r3, #5
 80057c6:	2164      	movs	r1, #100	@ 0x64
 80057c8:	fb01 f303 	mul.w	r3, r1, r3
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	00db      	lsls	r3, r3, #3
 80057d0:	3332      	adds	r3, #50	@ 0x32
 80057d2:	4a08      	ldr	r2, [pc, #32]	@ (80057f4 <UART_SetConfig+0x2d4>)
 80057d4:	fba2 2303 	umull	r2, r3, r2, r3
 80057d8:	095b      	lsrs	r3, r3, #5
 80057da:	f003 0207 	and.w	r2, r3, #7
 80057de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4422      	add	r2, r4
 80057e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057e8:	e106      	b.n	80059f8 <UART_SetConfig+0x4d8>
 80057ea:	bf00      	nop
 80057ec:	40011000 	.word	0x40011000
 80057f0:	40011400 	.word	0x40011400
 80057f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057fc:	2200      	movs	r2, #0
 80057fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005802:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005806:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800580a:	4642      	mov	r2, r8
 800580c:	464b      	mov	r3, r9
 800580e:	1891      	adds	r1, r2, r2
 8005810:	6239      	str	r1, [r7, #32]
 8005812:	415b      	adcs	r3, r3
 8005814:	627b      	str	r3, [r7, #36]	@ 0x24
 8005816:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800581a:	4641      	mov	r1, r8
 800581c:	1854      	adds	r4, r2, r1
 800581e:	4649      	mov	r1, r9
 8005820:	eb43 0501 	adc.w	r5, r3, r1
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	f04f 0300 	mov.w	r3, #0
 800582c:	00eb      	lsls	r3, r5, #3
 800582e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005832:	00e2      	lsls	r2, r4, #3
 8005834:	4614      	mov	r4, r2
 8005836:	461d      	mov	r5, r3
 8005838:	4643      	mov	r3, r8
 800583a:	18e3      	adds	r3, r4, r3
 800583c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005840:	464b      	mov	r3, r9
 8005842:	eb45 0303 	adc.w	r3, r5, r3
 8005846:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800584a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005856:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800585a:	f04f 0200 	mov.w	r2, #0
 800585e:	f04f 0300 	mov.w	r3, #0
 8005862:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005866:	4629      	mov	r1, r5
 8005868:	008b      	lsls	r3, r1, #2
 800586a:	4621      	mov	r1, r4
 800586c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005870:	4621      	mov	r1, r4
 8005872:	008a      	lsls	r2, r1, #2
 8005874:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005878:	f7fb fa3e 	bl	8000cf8 <__aeabi_uldivmod>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	4b60      	ldr	r3, [pc, #384]	@ (8005a04 <UART_SetConfig+0x4e4>)
 8005882:	fba3 2302 	umull	r2, r3, r3, r2
 8005886:	095b      	lsrs	r3, r3, #5
 8005888:	011c      	lsls	r4, r3, #4
 800588a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800588e:	2200      	movs	r2, #0
 8005890:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005894:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005898:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800589c:	4642      	mov	r2, r8
 800589e:	464b      	mov	r3, r9
 80058a0:	1891      	adds	r1, r2, r2
 80058a2:	61b9      	str	r1, [r7, #24]
 80058a4:	415b      	adcs	r3, r3
 80058a6:	61fb      	str	r3, [r7, #28]
 80058a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058ac:	4641      	mov	r1, r8
 80058ae:	1851      	adds	r1, r2, r1
 80058b0:	6139      	str	r1, [r7, #16]
 80058b2:	4649      	mov	r1, r9
 80058b4:	414b      	adcs	r3, r1
 80058b6:	617b      	str	r3, [r7, #20]
 80058b8:	f04f 0200 	mov.w	r2, #0
 80058bc:	f04f 0300 	mov.w	r3, #0
 80058c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80058c4:	4659      	mov	r1, fp
 80058c6:	00cb      	lsls	r3, r1, #3
 80058c8:	4651      	mov	r1, sl
 80058ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058ce:	4651      	mov	r1, sl
 80058d0:	00ca      	lsls	r2, r1, #3
 80058d2:	4610      	mov	r0, r2
 80058d4:	4619      	mov	r1, r3
 80058d6:	4603      	mov	r3, r0
 80058d8:	4642      	mov	r2, r8
 80058da:	189b      	adds	r3, r3, r2
 80058dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058e0:	464b      	mov	r3, r9
 80058e2:	460a      	mov	r2, r1
 80058e4:	eb42 0303 	adc.w	r3, r2, r3
 80058e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058f6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80058f8:	f04f 0200 	mov.w	r2, #0
 80058fc:	f04f 0300 	mov.w	r3, #0
 8005900:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005904:	4649      	mov	r1, r9
 8005906:	008b      	lsls	r3, r1, #2
 8005908:	4641      	mov	r1, r8
 800590a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800590e:	4641      	mov	r1, r8
 8005910:	008a      	lsls	r2, r1, #2
 8005912:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005916:	f7fb f9ef 	bl	8000cf8 <__aeabi_uldivmod>
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	4611      	mov	r1, r2
 8005920:	4b38      	ldr	r3, [pc, #224]	@ (8005a04 <UART_SetConfig+0x4e4>)
 8005922:	fba3 2301 	umull	r2, r3, r3, r1
 8005926:	095b      	lsrs	r3, r3, #5
 8005928:	2264      	movs	r2, #100	@ 0x64
 800592a:	fb02 f303 	mul.w	r3, r2, r3
 800592e:	1acb      	subs	r3, r1, r3
 8005930:	011b      	lsls	r3, r3, #4
 8005932:	3332      	adds	r3, #50	@ 0x32
 8005934:	4a33      	ldr	r2, [pc, #204]	@ (8005a04 <UART_SetConfig+0x4e4>)
 8005936:	fba2 2303 	umull	r2, r3, r2, r3
 800593a:	095b      	lsrs	r3, r3, #5
 800593c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005940:	441c      	add	r4, r3
 8005942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005946:	2200      	movs	r2, #0
 8005948:	673b      	str	r3, [r7, #112]	@ 0x70
 800594a:	677a      	str	r2, [r7, #116]	@ 0x74
 800594c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005950:	4642      	mov	r2, r8
 8005952:	464b      	mov	r3, r9
 8005954:	1891      	adds	r1, r2, r2
 8005956:	60b9      	str	r1, [r7, #8]
 8005958:	415b      	adcs	r3, r3
 800595a:	60fb      	str	r3, [r7, #12]
 800595c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005960:	4641      	mov	r1, r8
 8005962:	1851      	adds	r1, r2, r1
 8005964:	6039      	str	r1, [r7, #0]
 8005966:	4649      	mov	r1, r9
 8005968:	414b      	adcs	r3, r1
 800596a:	607b      	str	r3, [r7, #4]
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	f04f 0300 	mov.w	r3, #0
 8005974:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005978:	4659      	mov	r1, fp
 800597a:	00cb      	lsls	r3, r1, #3
 800597c:	4651      	mov	r1, sl
 800597e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005982:	4651      	mov	r1, sl
 8005984:	00ca      	lsls	r2, r1, #3
 8005986:	4610      	mov	r0, r2
 8005988:	4619      	mov	r1, r3
 800598a:	4603      	mov	r3, r0
 800598c:	4642      	mov	r2, r8
 800598e:	189b      	adds	r3, r3, r2
 8005990:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005992:	464b      	mov	r3, r9
 8005994:	460a      	mov	r2, r1
 8005996:	eb42 0303 	adc.w	r3, r2, r3
 800599a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800599c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80059a6:	667a      	str	r2, [r7, #100]	@ 0x64
 80059a8:	f04f 0200 	mov.w	r2, #0
 80059ac:	f04f 0300 	mov.w	r3, #0
 80059b0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80059b4:	4649      	mov	r1, r9
 80059b6:	008b      	lsls	r3, r1, #2
 80059b8:	4641      	mov	r1, r8
 80059ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059be:	4641      	mov	r1, r8
 80059c0:	008a      	lsls	r2, r1, #2
 80059c2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80059c6:	f7fb f997 	bl	8000cf8 <__aeabi_uldivmod>
 80059ca:	4602      	mov	r2, r0
 80059cc:	460b      	mov	r3, r1
 80059ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005a04 <UART_SetConfig+0x4e4>)
 80059d0:	fba3 1302 	umull	r1, r3, r3, r2
 80059d4:	095b      	lsrs	r3, r3, #5
 80059d6:	2164      	movs	r1, #100	@ 0x64
 80059d8:	fb01 f303 	mul.w	r3, r1, r3
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	011b      	lsls	r3, r3, #4
 80059e0:	3332      	adds	r3, #50	@ 0x32
 80059e2:	4a08      	ldr	r2, [pc, #32]	@ (8005a04 <UART_SetConfig+0x4e4>)
 80059e4:	fba2 2303 	umull	r2, r3, r2, r3
 80059e8:	095b      	lsrs	r3, r3, #5
 80059ea:	f003 020f 	and.w	r2, r3, #15
 80059ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4422      	add	r2, r4
 80059f6:	609a      	str	r2, [r3, #8]
}
 80059f8:	bf00      	nop
 80059fa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80059fe:	46bd      	mov	sp, r7
 8005a00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a04:	51eb851f 	.word	0x51eb851f

08005a08 <__cvt>:
 8005a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a0c:	ec57 6b10 	vmov	r6, r7, d0
 8005a10:	2f00      	cmp	r7, #0
 8005a12:	460c      	mov	r4, r1
 8005a14:	4619      	mov	r1, r3
 8005a16:	463b      	mov	r3, r7
 8005a18:	bfbb      	ittet	lt
 8005a1a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005a1e:	461f      	movlt	r7, r3
 8005a20:	2300      	movge	r3, #0
 8005a22:	232d      	movlt	r3, #45	@ 0x2d
 8005a24:	700b      	strb	r3, [r1, #0]
 8005a26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a28:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005a2c:	4691      	mov	r9, r2
 8005a2e:	f023 0820 	bic.w	r8, r3, #32
 8005a32:	bfbc      	itt	lt
 8005a34:	4632      	movlt	r2, r6
 8005a36:	4616      	movlt	r6, r2
 8005a38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a3c:	d005      	beq.n	8005a4a <__cvt+0x42>
 8005a3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005a42:	d100      	bne.n	8005a46 <__cvt+0x3e>
 8005a44:	3401      	adds	r4, #1
 8005a46:	2102      	movs	r1, #2
 8005a48:	e000      	b.n	8005a4c <__cvt+0x44>
 8005a4a:	2103      	movs	r1, #3
 8005a4c:	ab03      	add	r3, sp, #12
 8005a4e:	9301      	str	r3, [sp, #4]
 8005a50:	ab02      	add	r3, sp, #8
 8005a52:	9300      	str	r3, [sp, #0]
 8005a54:	ec47 6b10 	vmov	d0, r6, r7
 8005a58:	4653      	mov	r3, sl
 8005a5a:	4622      	mov	r2, r4
 8005a5c:	f000 fe84 	bl	8006768 <_dtoa_r>
 8005a60:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a64:	4605      	mov	r5, r0
 8005a66:	d119      	bne.n	8005a9c <__cvt+0x94>
 8005a68:	f019 0f01 	tst.w	r9, #1
 8005a6c:	d00e      	beq.n	8005a8c <__cvt+0x84>
 8005a6e:	eb00 0904 	add.w	r9, r0, r4
 8005a72:	2200      	movs	r2, #0
 8005a74:	2300      	movs	r3, #0
 8005a76:	4630      	mov	r0, r6
 8005a78:	4639      	mov	r1, r7
 8005a7a:	f7fb f82d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a7e:	b108      	cbz	r0, 8005a84 <__cvt+0x7c>
 8005a80:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a84:	2230      	movs	r2, #48	@ 0x30
 8005a86:	9b03      	ldr	r3, [sp, #12]
 8005a88:	454b      	cmp	r3, r9
 8005a8a:	d31e      	bcc.n	8005aca <__cvt+0xc2>
 8005a8c:	9b03      	ldr	r3, [sp, #12]
 8005a8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a90:	1b5b      	subs	r3, r3, r5
 8005a92:	4628      	mov	r0, r5
 8005a94:	6013      	str	r3, [r2, #0]
 8005a96:	b004      	add	sp, #16
 8005a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005aa0:	eb00 0904 	add.w	r9, r0, r4
 8005aa4:	d1e5      	bne.n	8005a72 <__cvt+0x6a>
 8005aa6:	7803      	ldrb	r3, [r0, #0]
 8005aa8:	2b30      	cmp	r3, #48	@ 0x30
 8005aaa:	d10a      	bne.n	8005ac2 <__cvt+0xba>
 8005aac:	2200      	movs	r2, #0
 8005aae:	2300      	movs	r3, #0
 8005ab0:	4630      	mov	r0, r6
 8005ab2:	4639      	mov	r1, r7
 8005ab4:	f7fb f810 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ab8:	b918      	cbnz	r0, 8005ac2 <__cvt+0xba>
 8005aba:	f1c4 0401 	rsb	r4, r4, #1
 8005abe:	f8ca 4000 	str.w	r4, [sl]
 8005ac2:	f8da 3000 	ldr.w	r3, [sl]
 8005ac6:	4499      	add	r9, r3
 8005ac8:	e7d3      	b.n	8005a72 <__cvt+0x6a>
 8005aca:	1c59      	adds	r1, r3, #1
 8005acc:	9103      	str	r1, [sp, #12]
 8005ace:	701a      	strb	r2, [r3, #0]
 8005ad0:	e7d9      	b.n	8005a86 <__cvt+0x7e>

08005ad2 <__exponent>:
 8005ad2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ad4:	2900      	cmp	r1, #0
 8005ad6:	bfba      	itte	lt
 8005ad8:	4249      	neglt	r1, r1
 8005ada:	232d      	movlt	r3, #45	@ 0x2d
 8005adc:	232b      	movge	r3, #43	@ 0x2b
 8005ade:	2909      	cmp	r1, #9
 8005ae0:	7002      	strb	r2, [r0, #0]
 8005ae2:	7043      	strb	r3, [r0, #1]
 8005ae4:	dd29      	ble.n	8005b3a <__exponent+0x68>
 8005ae6:	f10d 0307 	add.w	r3, sp, #7
 8005aea:	461d      	mov	r5, r3
 8005aec:	270a      	movs	r7, #10
 8005aee:	461a      	mov	r2, r3
 8005af0:	fbb1 f6f7 	udiv	r6, r1, r7
 8005af4:	fb07 1416 	mls	r4, r7, r6, r1
 8005af8:	3430      	adds	r4, #48	@ 0x30
 8005afa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005afe:	460c      	mov	r4, r1
 8005b00:	2c63      	cmp	r4, #99	@ 0x63
 8005b02:	f103 33ff 	add.w	r3, r3, #4294967295
 8005b06:	4631      	mov	r1, r6
 8005b08:	dcf1      	bgt.n	8005aee <__exponent+0x1c>
 8005b0a:	3130      	adds	r1, #48	@ 0x30
 8005b0c:	1e94      	subs	r4, r2, #2
 8005b0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b12:	1c41      	adds	r1, r0, #1
 8005b14:	4623      	mov	r3, r4
 8005b16:	42ab      	cmp	r3, r5
 8005b18:	d30a      	bcc.n	8005b30 <__exponent+0x5e>
 8005b1a:	f10d 0309 	add.w	r3, sp, #9
 8005b1e:	1a9b      	subs	r3, r3, r2
 8005b20:	42ac      	cmp	r4, r5
 8005b22:	bf88      	it	hi
 8005b24:	2300      	movhi	r3, #0
 8005b26:	3302      	adds	r3, #2
 8005b28:	4403      	add	r3, r0
 8005b2a:	1a18      	subs	r0, r3, r0
 8005b2c:	b003      	add	sp, #12
 8005b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b30:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005b34:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005b38:	e7ed      	b.n	8005b16 <__exponent+0x44>
 8005b3a:	2330      	movs	r3, #48	@ 0x30
 8005b3c:	3130      	adds	r1, #48	@ 0x30
 8005b3e:	7083      	strb	r3, [r0, #2]
 8005b40:	70c1      	strb	r1, [r0, #3]
 8005b42:	1d03      	adds	r3, r0, #4
 8005b44:	e7f1      	b.n	8005b2a <__exponent+0x58>
	...

08005b48 <_printf_float>:
 8005b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b4c:	b08d      	sub	sp, #52	@ 0x34
 8005b4e:	460c      	mov	r4, r1
 8005b50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005b54:	4616      	mov	r6, r2
 8005b56:	461f      	mov	r7, r3
 8005b58:	4605      	mov	r5, r0
 8005b5a:	f000 fcf5 	bl	8006548 <_localeconv_r>
 8005b5e:	6803      	ldr	r3, [r0, #0]
 8005b60:	9304      	str	r3, [sp, #16]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fa fb8c 	bl	8000280 <strlen>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b6c:	f8d8 3000 	ldr.w	r3, [r8]
 8005b70:	9005      	str	r0, [sp, #20]
 8005b72:	3307      	adds	r3, #7
 8005b74:	f023 0307 	bic.w	r3, r3, #7
 8005b78:	f103 0208 	add.w	r2, r3, #8
 8005b7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b80:	f8d4 b000 	ldr.w	fp, [r4]
 8005b84:	f8c8 2000 	str.w	r2, [r8]
 8005b88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b90:	9307      	str	r3, [sp, #28]
 8005b92:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b96:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b9e:	4b9c      	ldr	r3, [pc, #624]	@ (8005e10 <_printf_float+0x2c8>)
 8005ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba4:	f7fa ffca 	bl	8000b3c <__aeabi_dcmpun>
 8005ba8:	bb70      	cbnz	r0, 8005c08 <_printf_float+0xc0>
 8005baa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bae:	4b98      	ldr	r3, [pc, #608]	@ (8005e10 <_printf_float+0x2c8>)
 8005bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8005bb4:	f7fa ffa4 	bl	8000b00 <__aeabi_dcmple>
 8005bb8:	bb30      	cbnz	r0, 8005c08 <_printf_float+0xc0>
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	4640      	mov	r0, r8
 8005bc0:	4649      	mov	r1, r9
 8005bc2:	f7fa ff93 	bl	8000aec <__aeabi_dcmplt>
 8005bc6:	b110      	cbz	r0, 8005bce <_printf_float+0x86>
 8005bc8:	232d      	movs	r3, #45	@ 0x2d
 8005bca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bce:	4a91      	ldr	r2, [pc, #580]	@ (8005e14 <_printf_float+0x2cc>)
 8005bd0:	4b91      	ldr	r3, [pc, #580]	@ (8005e18 <_printf_float+0x2d0>)
 8005bd2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005bd6:	bf94      	ite	ls
 8005bd8:	4690      	movls	r8, r2
 8005bda:	4698      	movhi	r8, r3
 8005bdc:	2303      	movs	r3, #3
 8005bde:	6123      	str	r3, [r4, #16]
 8005be0:	f02b 0304 	bic.w	r3, fp, #4
 8005be4:	6023      	str	r3, [r4, #0]
 8005be6:	f04f 0900 	mov.w	r9, #0
 8005bea:	9700      	str	r7, [sp, #0]
 8005bec:	4633      	mov	r3, r6
 8005bee:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005bf0:	4621      	mov	r1, r4
 8005bf2:	4628      	mov	r0, r5
 8005bf4:	f000 f9d2 	bl	8005f9c <_printf_common>
 8005bf8:	3001      	adds	r0, #1
 8005bfa:	f040 808d 	bne.w	8005d18 <_printf_float+0x1d0>
 8005bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8005c02:	b00d      	add	sp, #52	@ 0x34
 8005c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c08:	4642      	mov	r2, r8
 8005c0a:	464b      	mov	r3, r9
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	4649      	mov	r1, r9
 8005c10:	f7fa ff94 	bl	8000b3c <__aeabi_dcmpun>
 8005c14:	b140      	cbz	r0, 8005c28 <_printf_float+0xe0>
 8005c16:	464b      	mov	r3, r9
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	bfbc      	itt	lt
 8005c1c:	232d      	movlt	r3, #45	@ 0x2d
 8005c1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005c22:	4a7e      	ldr	r2, [pc, #504]	@ (8005e1c <_printf_float+0x2d4>)
 8005c24:	4b7e      	ldr	r3, [pc, #504]	@ (8005e20 <_printf_float+0x2d8>)
 8005c26:	e7d4      	b.n	8005bd2 <_printf_float+0x8a>
 8005c28:	6863      	ldr	r3, [r4, #4]
 8005c2a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005c2e:	9206      	str	r2, [sp, #24]
 8005c30:	1c5a      	adds	r2, r3, #1
 8005c32:	d13b      	bne.n	8005cac <_printf_float+0x164>
 8005c34:	2306      	movs	r3, #6
 8005c36:	6063      	str	r3, [r4, #4]
 8005c38:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	6022      	str	r2, [r4, #0]
 8005c40:	9303      	str	r3, [sp, #12]
 8005c42:	ab0a      	add	r3, sp, #40	@ 0x28
 8005c44:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005c48:	ab09      	add	r3, sp, #36	@ 0x24
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	6861      	ldr	r1, [r4, #4]
 8005c4e:	ec49 8b10 	vmov	d0, r8, r9
 8005c52:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005c56:	4628      	mov	r0, r5
 8005c58:	f7ff fed6 	bl	8005a08 <__cvt>
 8005c5c:	9b06      	ldr	r3, [sp, #24]
 8005c5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c60:	2b47      	cmp	r3, #71	@ 0x47
 8005c62:	4680      	mov	r8, r0
 8005c64:	d129      	bne.n	8005cba <_printf_float+0x172>
 8005c66:	1cc8      	adds	r0, r1, #3
 8005c68:	db02      	blt.n	8005c70 <_printf_float+0x128>
 8005c6a:	6863      	ldr	r3, [r4, #4]
 8005c6c:	4299      	cmp	r1, r3
 8005c6e:	dd41      	ble.n	8005cf4 <_printf_float+0x1ac>
 8005c70:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c74:	fa5f fa8a 	uxtb.w	sl, sl
 8005c78:	3901      	subs	r1, #1
 8005c7a:	4652      	mov	r2, sl
 8005c7c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c80:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c82:	f7ff ff26 	bl	8005ad2 <__exponent>
 8005c86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c88:	1813      	adds	r3, r2, r0
 8005c8a:	2a01      	cmp	r2, #1
 8005c8c:	4681      	mov	r9, r0
 8005c8e:	6123      	str	r3, [r4, #16]
 8005c90:	dc02      	bgt.n	8005c98 <_printf_float+0x150>
 8005c92:	6822      	ldr	r2, [r4, #0]
 8005c94:	07d2      	lsls	r2, r2, #31
 8005c96:	d501      	bpl.n	8005c9c <_printf_float+0x154>
 8005c98:	3301      	adds	r3, #1
 8005c9a:	6123      	str	r3, [r4, #16]
 8005c9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d0a2      	beq.n	8005bea <_printf_float+0xa2>
 8005ca4:	232d      	movs	r3, #45	@ 0x2d
 8005ca6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005caa:	e79e      	b.n	8005bea <_printf_float+0xa2>
 8005cac:	9a06      	ldr	r2, [sp, #24]
 8005cae:	2a47      	cmp	r2, #71	@ 0x47
 8005cb0:	d1c2      	bne.n	8005c38 <_printf_float+0xf0>
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1c0      	bne.n	8005c38 <_printf_float+0xf0>
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e7bd      	b.n	8005c36 <_printf_float+0xee>
 8005cba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cbe:	d9db      	bls.n	8005c78 <_printf_float+0x130>
 8005cc0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005cc4:	d118      	bne.n	8005cf8 <_printf_float+0x1b0>
 8005cc6:	2900      	cmp	r1, #0
 8005cc8:	6863      	ldr	r3, [r4, #4]
 8005cca:	dd0b      	ble.n	8005ce4 <_printf_float+0x19c>
 8005ccc:	6121      	str	r1, [r4, #16]
 8005cce:	b913      	cbnz	r3, 8005cd6 <_printf_float+0x18e>
 8005cd0:	6822      	ldr	r2, [r4, #0]
 8005cd2:	07d0      	lsls	r0, r2, #31
 8005cd4:	d502      	bpl.n	8005cdc <_printf_float+0x194>
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	440b      	add	r3, r1
 8005cda:	6123      	str	r3, [r4, #16]
 8005cdc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005cde:	f04f 0900 	mov.w	r9, #0
 8005ce2:	e7db      	b.n	8005c9c <_printf_float+0x154>
 8005ce4:	b913      	cbnz	r3, 8005cec <_printf_float+0x1a4>
 8005ce6:	6822      	ldr	r2, [r4, #0]
 8005ce8:	07d2      	lsls	r2, r2, #31
 8005cea:	d501      	bpl.n	8005cf0 <_printf_float+0x1a8>
 8005cec:	3302      	adds	r3, #2
 8005cee:	e7f4      	b.n	8005cda <_printf_float+0x192>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e7f2      	b.n	8005cda <_printf_float+0x192>
 8005cf4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005cf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cfa:	4299      	cmp	r1, r3
 8005cfc:	db05      	blt.n	8005d0a <_printf_float+0x1c2>
 8005cfe:	6823      	ldr	r3, [r4, #0]
 8005d00:	6121      	str	r1, [r4, #16]
 8005d02:	07d8      	lsls	r0, r3, #31
 8005d04:	d5ea      	bpl.n	8005cdc <_printf_float+0x194>
 8005d06:	1c4b      	adds	r3, r1, #1
 8005d08:	e7e7      	b.n	8005cda <_printf_float+0x192>
 8005d0a:	2900      	cmp	r1, #0
 8005d0c:	bfd4      	ite	le
 8005d0e:	f1c1 0202 	rsble	r2, r1, #2
 8005d12:	2201      	movgt	r2, #1
 8005d14:	4413      	add	r3, r2
 8005d16:	e7e0      	b.n	8005cda <_printf_float+0x192>
 8005d18:	6823      	ldr	r3, [r4, #0]
 8005d1a:	055a      	lsls	r2, r3, #21
 8005d1c:	d407      	bmi.n	8005d2e <_printf_float+0x1e6>
 8005d1e:	6923      	ldr	r3, [r4, #16]
 8005d20:	4642      	mov	r2, r8
 8005d22:	4631      	mov	r1, r6
 8005d24:	4628      	mov	r0, r5
 8005d26:	47b8      	blx	r7
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d12b      	bne.n	8005d84 <_printf_float+0x23c>
 8005d2c:	e767      	b.n	8005bfe <_printf_float+0xb6>
 8005d2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d32:	f240 80dd 	bls.w	8005ef0 <_printf_float+0x3a8>
 8005d36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	f7fa fecb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d42:	2800      	cmp	r0, #0
 8005d44:	d033      	beq.n	8005dae <_printf_float+0x266>
 8005d46:	4a37      	ldr	r2, [pc, #220]	@ (8005e24 <_printf_float+0x2dc>)
 8005d48:	2301      	movs	r3, #1
 8005d4a:	4631      	mov	r1, r6
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	47b8      	blx	r7
 8005d50:	3001      	adds	r0, #1
 8005d52:	f43f af54 	beq.w	8005bfe <_printf_float+0xb6>
 8005d56:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005d5a:	4543      	cmp	r3, r8
 8005d5c:	db02      	blt.n	8005d64 <_printf_float+0x21c>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	07d8      	lsls	r0, r3, #31
 8005d62:	d50f      	bpl.n	8005d84 <_printf_float+0x23c>
 8005d64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d68:	4631      	mov	r1, r6
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	47b8      	blx	r7
 8005d6e:	3001      	adds	r0, #1
 8005d70:	f43f af45 	beq.w	8005bfe <_printf_float+0xb6>
 8005d74:	f04f 0900 	mov.w	r9, #0
 8005d78:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d7c:	f104 0a1a 	add.w	sl, r4, #26
 8005d80:	45c8      	cmp	r8, r9
 8005d82:	dc09      	bgt.n	8005d98 <_printf_float+0x250>
 8005d84:	6823      	ldr	r3, [r4, #0]
 8005d86:	079b      	lsls	r3, r3, #30
 8005d88:	f100 8103 	bmi.w	8005f92 <_printf_float+0x44a>
 8005d8c:	68e0      	ldr	r0, [r4, #12]
 8005d8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d90:	4298      	cmp	r0, r3
 8005d92:	bfb8      	it	lt
 8005d94:	4618      	movlt	r0, r3
 8005d96:	e734      	b.n	8005c02 <_printf_float+0xba>
 8005d98:	2301      	movs	r3, #1
 8005d9a:	4652      	mov	r2, sl
 8005d9c:	4631      	mov	r1, r6
 8005d9e:	4628      	mov	r0, r5
 8005da0:	47b8      	blx	r7
 8005da2:	3001      	adds	r0, #1
 8005da4:	f43f af2b 	beq.w	8005bfe <_printf_float+0xb6>
 8005da8:	f109 0901 	add.w	r9, r9, #1
 8005dac:	e7e8      	b.n	8005d80 <_printf_float+0x238>
 8005dae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	dc39      	bgt.n	8005e28 <_printf_float+0x2e0>
 8005db4:	4a1b      	ldr	r2, [pc, #108]	@ (8005e24 <_printf_float+0x2dc>)
 8005db6:	2301      	movs	r3, #1
 8005db8:	4631      	mov	r1, r6
 8005dba:	4628      	mov	r0, r5
 8005dbc:	47b8      	blx	r7
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	f43f af1d 	beq.w	8005bfe <_printf_float+0xb6>
 8005dc4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005dc8:	ea59 0303 	orrs.w	r3, r9, r3
 8005dcc:	d102      	bne.n	8005dd4 <_printf_float+0x28c>
 8005dce:	6823      	ldr	r3, [r4, #0]
 8005dd0:	07d9      	lsls	r1, r3, #31
 8005dd2:	d5d7      	bpl.n	8005d84 <_printf_float+0x23c>
 8005dd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dd8:	4631      	mov	r1, r6
 8005dda:	4628      	mov	r0, r5
 8005ddc:	47b8      	blx	r7
 8005dde:	3001      	adds	r0, #1
 8005de0:	f43f af0d 	beq.w	8005bfe <_printf_float+0xb6>
 8005de4:	f04f 0a00 	mov.w	sl, #0
 8005de8:	f104 0b1a 	add.w	fp, r4, #26
 8005dec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dee:	425b      	negs	r3, r3
 8005df0:	4553      	cmp	r3, sl
 8005df2:	dc01      	bgt.n	8005df8 <_printf_float+0x2b0>
 8005df4:	464b      	mov	r3, r9
 8005df6:	e793      	b.n	8005d20 <_printf_float+0x1d8>
 8005df8:	2301      	movs	r3, #1
 8005dfa:	465a      	mov	r2, fp
 8005dfc:	4631      	mov	r1, r6
 8005dfe:	4628      	mov	r0, r5
 8005e00:	47b8      	blx	r7
 8005e02:	3001      	adds	r0, #1
 8005e04:	f43f aefb 	beq.w	8005bfe <_printf_float+0xb6>
 8005e08:	f10a 0a01 	add.w	sl, sl, #1
 8005e0c:	e7ee      	b.n	8005dec <_printf_float+0x2a4>
 8005e0e:	bf00      	nop
 8005e10:	7fefffff 	.word	0x7fefffff
 8005e14:	08009608 	.word	0x08009608
 8005e18:	0800960c 	.word	0x0800960c
 8005e1c:	08009610 	.word	0x08009610
 8005e20:	08009614 	.word	0x08009614
 8005e24:	08009618 	.word	0x08009618
 8005e28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e2a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e2e:	4553      	cmp	r3, sl
 8005e30:	bfa8      	it	ge
 8005e32:	4653      	movge	r3, sl
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	4699      	mov	r9, r3
 8005e38:	dc36      	bgt.n	8005ea8 <_printf_float+0x360>
 8005e3a:	f04f 0b00 	mov.w	fp, #0
 8005e3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e42:	f104 021a 	add.w	r2, r4, #26
 8005e46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e48:	9306      	str	r3, [sp, #24]
 8005e4a:	eba3 0309 	sub.w	r3, r3, r9
 8005e4e:	455b      	cmp	r3, fp
 8005e50:	dc31      	bgt.n	8005eb6 <_printf_float+0x36e>
 8005e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e54:	459a      	cmp	sl, r3
 8005e56:	dc3a      	bgt.n	8005ece <_printf_float+0x386>
 8005e58:	6823      	ldr	r3, [r4, #0]
 8005e5a:	07da      	lsls	r2, r3, #31
 8005e5c:	d437      	bmi.n	8005ece <_printf_float+0x386>
 8005e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e60:	ebaa 0903 	sub.w	r9, sl, r3
 8005e64:	9b06      	ldr	r3, [sp, #24]
 8005e66:	ebaa 0303 	sub.w	r3, sl, r3
 8005e6a:	4599      	cmp	r9, r3
 8005e6c:	bfa8      	it	ge
 8005e6e:	4699      	movge	r9, r3
 8005e70:	f1b9 0f00 	cmp.w	r9, #0
 8005e74:	dc33      	bgt.n	8005ede <_printf_float+0x396>
 8005e76:	f04f 0800 	mov.w	r8, #0
 8005e7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e7e:	f104 0b1a 	add.w	fp, r4, #26
 8005e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e84:	ebaa 0303 	sub.w	r3, sl, r3
 8005e88:	eba3 0309 	sub.w	r3, r3, r9
 8005e8c:	4543      	cmp	r3, r8
 8005e8e:	f77f af79 	ble.w	8005d84 <_printf_float+0x23c>
 8005e92:	2301      	movs	r3, #1
 8005e94:	465a      	mov	r2, fp
 8005e96:	4631      	mov	r1, r6
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b8      	blx	r7
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	f43f aeae 	beq.w	8005bfe <_printf_float+0xb6>
 8005ea2:	f108 0801 	add.w	r8, r8, #1
 8005ea6:	e7ec      	b.n	8005e82 <_printf_float+0x33a>
 8005ea8:	4642      	mov	r2, r8
 8005eaa:	4631      	mov	r1, r6
 8005eac:	4628      	mov	r0, r5
 8005eae:	47b8      	blx	r7
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	d1c2      	bne.n	8005e3a <_printf_float+0x2f2>
 8005eb4:	e6a3      	b.n	8005bfe <_printf_float+0xb6>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	4631      	mov	r1, r6
 8005eba:	4628      	mov	r0, r5
 8005ebc:	9206      	str	r2, [sp, #24]
 8005ebe:	47b8      	blx	r7
 8005ec0:	3001      	adds	r0, #1
 8005ec2:	f43f ae9c 	beq.w	8005bfe <_printf_float+0xb6>
 8005ec6:	9a06      	ldr	r2, [sp, #24]
 8005ec8:	f10b 0b01 	add.w	fp, fp, #1
 8005ecc:	e7bb      	b.n	8005e46 <_printf_float+0x2fe>
 8005ece:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed2:	4631      	mov	r1, r6
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	47b8      	blx	r7
 8005ed8:	3001      	adds	r0, #1
 8005eda:	d1c0      	bne.n	8005e5e <_printf_float+0x316>
 8005edc:	e68f      	b.n	8005bfe <_printf_float+0xb6>
 8005ede:	9a06      	ldr	r2, [sp, #24]
 8005ee0:	464b      	mov	r3, r9
 8005ee2:	4442      	add	r2, r8
 8005ee4:	4631      	mov	r1, r6
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	47b8      	blx	r7
 8005eea:	3001      	adds	r0, #1
 8005eec:	d1c3      	bne.n	8005e76 <_printf_float+0x32e>
 8005eee:	e686      	b.n	8005bfe <_printf_float+0xb6>
 8005ef0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ef4:	f1ba 0f01 	cmp.w	sl, #1
 8005ef8:	dc01      	bgt.n	8005efe <_printf_float+0x3b6>
 8005efa:	07db      	lsls	r3, r3, #31
 8005efc:	d536      	bpl.n	8005f6c <_printf_float+0x424>
 8005efe:	2301      	movs	r3, #1
 8005f00:	4642      	mov	r2, r8
 8005f02:	4631      	mov	r1, r6
 8005f04:	4628      	mov	r0, r5
 8005f06:	47b8      	blx	r7
 8005f08:	3001      	adds	r0, #1
 8005f0a:	f43f ae78 	beq.w	8005bfe <_printf_float+0xb6>
 8005f0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f12:	4631      	mov	r1, r6
 8005f14:	4628      	mov	r0, r5
 8005f16:	47b8      	blx	r7
 8005f18:	3001      	adds	r0, #1
 8005f1a:	f43f ae70 	beq.w	8005bfe <_printf_float+0xb6>
 8005f1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f22:	2200      	movs	r2, #0
 8005f24:	2300      	movs	r3, #0
 8005f26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f2a:	f7fa fdd5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f2e:	b9c0      	cbnz	r0, 8005f62 <_printf_float+0x41a>
 8005f30:	4653      	mov	r3, sl
 8005f32:	f108 0201 	add.w	r2, r8, #1
 8005f36:	4631      	mov	r1, r6
 8005f38:	4628      	mov	r0, r5
 8005f3a:	47b8      	blx	r7
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	d10c      	bne.n	8005f5a <_printf_float+0x412>
 8005f40:	e65d      	b.n	8005bfe <_printf_float+0xb6>
 8005f42:	2301      	movs	r3, #1
 8005f44:	465a      	mov	r2, fp
 8005f46:	4631      	mov	r1, r6
 8005f48:	4628      	mov	r0, r5
 8005f4a:	47b8      	blx	r7
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	f43f ae56 	beq.w	8005bfe <_printf_float+0xb6>
 8005f52:	f108 0801 	add.w	r8, r8, #1
 8005f56:	45d0      	cmp	r8, sl
 8005f58:	dbf3      	blt.n	8005f42 <_printf_float+0x3fa>
 8005f5a:	464b      	mov	r3, r9
 8005f5c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f60:	e6df      	b.n	8005d22 <_printf_float+0x1da>
 8005f62:	f04f 0800 	mov.w	r8, #0
 8005f66:	f104 0b1a 	add.w	fp, r4, #26
 8005f6a:	e7f4      	b.n	8005f56 <_printf_float+0x40e>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	4642      	mov	r2, r8
 8005f70:	e7e1      	b.n	8005f36 <_printf_float+0x3ee>
 8005f72:	2301      	movs	r3, #1
 8005f74:	464a      	mov	r2, r9
 8005f76:	4631      	mov	r1, r6
 8005f78:	4628      	mov	r0, r5
 8005f7a:	47b8      	blx	r7
 8005f7c:	3001      	adds	r0, #1
 8005f7e:	f43f ae3e 	beq.w	8005bfe <_printf_float+0xb6>
 8005f82:	f108 0801 	add.w	r8, r8, #1
 8005f86:	68e3      	ldr	r3, [r4, #12]
 8005f88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f8a:	1a5b      	subs	r3, r3, r1
 8005f8c:	4543      	cmp	r3, r8
 8005f8e:	dcf0      	bgt.n	8005f72 <_printf_float+0x42a>
 8005f90:	e6fc      	b.n	8005d8c <_printf_float+0x244>
 8005f92:	f04f 0800 	mov.w	r8, #0
 8005f96:	f104 0919 	add.w	r9, r4, #25
 8005f9a:	e7f4      	b.n	8005f86 <_printf_float+0x43e>

08005f9c <_printf_common>:
 8005f9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fa0:	4616      	mov	r6, r2
 8005fa2:	4698      	mov	r8, r3
 8005fa4:	688a      	ldr	r2, [r1, #8]
 8005fa6:	690b      	ldr	r3, [r1, #16]
 8005fa8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fac:	4293      	cmp	r3, r2
 8005fae:	bfb8      	it	lt
 8005fb0:	4613      	movlt	r3, r2
 8005fb2:	6033      	str	r3, [r6, #0]
 8005fb4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005fb8:	4607      	mov	r7, r0
 8005fba:	460c      	mov	r4, r1
 8005fbc:	b10a      	cbz	r2, 8005fc2 <_printf_common+0x26>
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	6033      	str	r3, [r6, #0]
 8005fc2:	6823      	ldr	r3, [r4, #0]
 8005fc4:	0699      	lsls	r1, r3, #26
 8005fc6:	bf42      	ittt	mi
 8005fc8:	6833      	ldrmi	r3, [r6, #0]
 8005fca:	3302      	addmi	r3, #2
 8005fcc:	6033      	strmi	r3, [r6, #0]
 8005fce:	6825      	ldr	r5, [r4, #0]
 8005fd0:	f015 0506 	ands.w	r5, r5, #6
 8005fd4:	d106      	bne.n	8005fe4 <_printf_common+0x48>
 8005fd6:	f104 0a19 	add.w	sl, r4, #25
 8005fda:	68e3      	ldr	r3, [r4, #12]
 8005fdc:	6832      	ldr	r2, [r6, #0]
 8005fde:	1a9b      	subs	r3, r3, r2
 8005fe0:	42ab      	cmp	r3, r5
 8005fe2:	dc26      	bgt.n	8006032 <_printf_common+0x96>
 8005fe4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005fe8:	6822      	ldr	r2, [r4, #0]
 8005fea:	3b00      	subs	r3, #0
 8005fec:	bf18      	it	ne
 8005fee:	2301      	movne	r3, #1
 8005ff0:	0692      	lsls	r2, r2, #26
 8005ff2:	d42b      	bmi.n	800604c <_printf_common+0xb0>
 8005ff4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ff8:	4641      	mov	r1, r8
 8005ffa:	4638      	mov	r0, r7
 8005ffc:	47c8      	blx	r9
 8005ffe:	3001      	adds	r0, #1
 8006000:	d01e      	beq.n	8006040 <_printf_common+0xa4>
 8006002:	6823      	ldr	r3, [r4, #0]
 8006004:	6922      	ldr	r2, [r4, #16]
 8006006:	f003 0306 	and.w	r3, r3, #6
 800600a:	2b04      	cmp	r3, #4
 800600c:	bf02      	ittt	eq
 800600e:	68e5      	ldreq	r5, [r4, #12]
 8006010:	6833      	ldreq	r3, [r6, #0]
 8006012:	1aed      	subeq	r5, r5, r3
 8006014:	68a3      	ldr	r3, [r4, #8]
 8006016:	bf0c      	ite	eq
 8006018:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800601c:	2500      	movne	r5, #0
 800601e:	4293      	cmp	r3, r2
 8006020:	bfc4      	itt	gt
 8006022:	1a9b      	subgt	r3, r3, r2
 8006024:	18ed      	addgt	r5, r5, r3
 8006026:	2600      	movs	r6, #0
 8006028:	341a      	adds	r4, #26
 800602a:	42b5      	cmp	r5, r6
 800602c:	d11a      	bne.n	8006064 <_printf_common+0xc8>
 800602e:	2000      	movs	r0, #0
 8006030:	e008      	b.n	8006044 <_printf_common+0xa8>
 8006032:	2301      	movs	r3, #1
 8006034:	4652      	mov	r2, sl
 8006036:	4641      	mov	r1, r8
 8006038:	4638      	mov	r0, r7
 800603a:	47c8      	blx	r9
 800603c:	3001      	adds	r0, #1
 800603e:	d103      	bne.n	8006048 <_printf_common+0xac>
 8006040:	f04f 30ff 	mov.w	r0, #4294967295
 8006044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006048:	3501      	adds	r5, #1
 800604a:	e7c6      	b.n	8005fda <_printf_common+0x3e>
 800604c:	18e1      	adds	r1, r4, r3
 800604e:	1c5a      	adds	r2, r3, #1
 8006050:	2030      	movs	r0, #48	@ 0x30
 8006052:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006056:	4422      	add	r2, r4
 8006058:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800605c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006060:	3302      	adds	r3, #2
 8006062:	e7c7      	b.n	8005ff4 <_printf_common+0x58>
 8006064:	2301      	movs	r3, #1
 8006066:	4622      	mov	r2, r4
 8006068:	4641      	mov	r1, r8
 800606a:	4638      	mov	r0, r7
 800606c:	47c8      	blx	r9
 800606e:	3001      	adds	r0, #1
 8006070:	d0e6      	beq.n	8006040 <_printf_common+0xa4>
 8006072:	3601      	adds	r6, #1
 8006074:	e7d9      	b.n	800602a <_printf_common+0x8e>
	...

08006078 <_printf_i>:
 8006078:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800607c:	7e0f      	ldrb	r7, [r1, #24]
 800607e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006080:	2f78      	cmp	r7, #120	@ 0x78
 8006082:	4691      	mov	r9, r2
 8006084:	4680      	mov	r8, r0
 8006086:	460c      	mov	r4, r1
 8006088:	469a      	mov	sl, r3
 800608a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800608e:	d807      	bhi.n	80060a0 <_printf_i+0x28>
 8006090:	2f62      	cmp	r7, #98	@ 0x62
 8006092:	d80a      	bhi.n	80060aa <_printf_i+0x32>
 8006094:	2f00      	cmp	r7, #0
 8006096:	f000 80d2 	beq.w	800623e <_printf_i+0x1c6>
 800609a:	2f58      	cmp	r7, #88	@ 0x58
 800609c:	f000 80b9 	beq.w	8006212 <_printf_i+0x19a>
 80060a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80060a8:	e03a      	b.n	8006120 <_printf_i+0xa8>
 80060aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80060ae:	2b15      	cmp	r3, #21
 80060b0:	d8f6      	bhi.n	80060a0 <_printf_i+0x28>
 80060b2:	a101      	add	r1, pc, #4	@ (adr r1, 80060b8 <_printf_i+0x40>)
 80060b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060b8:	08006111 	.word	0x08006111
 80060bc:	08006125 	.word	0x08006125
 80060c0:	080060a1 	.word	0x080060a1
 80060c4:	080060a1 	.word	0x080060a1
 80060c8:	080060a1 	.word	0x080060a1
 80060cc:	080060a1 	.word	0x080060a1
 80060d0:	08006125 	.word	0x08006125
 80060d4:	080060a1 	.word	0x080060a1
 80060d8:	080060a1 	.word	0x080060a1
 80060dc:	080060a1 	.word	0x080060a1
 80060e0:	080060a1 	.word	0x080060a1
 80060e4:	08006225 	.word	0x08006225
 80060e8:	0800614f 	.word	0x0800614f
 80060ec:	080061df 	.word	0x080061df
 80060f0:	080060a1 	.word	0x080060a1
 80060f4:	080060a1 	.word	0x080060a1
 80060f8:	08006247 	.word	0x08006247
 80060fc:	080060a1 	.word	0x080060a1
 8006100:	0800614f 	.word	0x0800614f
 8006104:	080060a1 	.word	0x080060a1
 8006108:	080060a1 	.word	0x080060a1
 800610c:	080061e7 	.word	0x080061e7
 8006110:	6833      	ldr	r3, [r6, #0]
 8006112:	1d1a      	adds	r2, r3, #4
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	6032      	str	r2, [r6, #0]
 8006118:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800611c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006120:	2301      	movs	r3, #1
 8006122:	e09d      	b.n	8006260 <_printf_i+0x1e8>
 8006124:	6833      	ldr	r3, [r6, #0]
 8006126:	6820      	ldr	r0, [r4, #0]
 8006128:	1d19      	adds	r1, r3, #4
 800612a:	6031      	str	r1, [r6, #0]
 800612c:	0606      	lsls	r6, r0, #24
 800612e:	d501      	bpl.n	8006134 <_printf_i+0xbc>
 8006130:	681d      	ldr	r5, [r3, #0]
 8006132:	e003      	b.n	800613c <_printf_i+0xc4>
 8006134:	0645      	lsls	r5, r0, #25
 8006136:	d5fb      	bpl.n	8006130 <_printf_i+0xb8>
 8006138:	f9b3 5000 	ldrsh.w	r5, [r3]
 800613c:	2d00      	cmp	r5, #0
 800613e:	da03      	bge.n	8006148 <_printf_i+0xd0>
 8006140:	232d      	movs	r3, #45	@ 0x2d
 8006142:	426d      	negs	r5, r5
 8006144:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006148:	4859      	ldr	r0, [pc, #356]	@ (80062b0 <_printf_i+0x238>)
 800614a:	230a      	movs	r3, #10
 800614c:	e011      	b.n	8006172 <_printf_i+0xfa>
 800614e:	6821      	ldr	r1, [r4, #0]
 8006150:	6833      	ldr	r3, [r6, #0]
 8006152:	0608      	lsls	r0, r1, #24
 8006154:	f853 5b04 	ldr.w	r5, [r3], #4
 8006158:	d402      	bmi.n	8006160 <_printf_i+0xe8>
 800615a:	0649      	lsls	r1, r1, #25
 800615c:	bf48      	it	mi
 800615e:	b2ad      	uxthmi	r5, r5
 8006160:	2f6f      	cmp	r7, #111	@ 0x6f
 8006162:	4853      	ldr	r0, [pc, #332]	@ (80062b0 <_printf_i+0x238>)
 8006164:	6033      	str	r3, [r6, #0]
 8006166:	bf14      	ite	ne
 8006168:	230a      	movne	r3, #10
 800616a:	2308      	moveq	r3, #8
 800616c:	2100      	movs	r1, #0
 800616e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006172:	6866      	ldr	r6, [r4, #4]
 8006174:	60a6      	str	r6, [r4, #8]
 8006176:	2e00      	cmp	r6, #0
 8006178:	bfa2      	ittt	ge
 800617a:	6821      	ldrge	r1, [r4, #0]
 800617c:	f021 0104 	bicge.w	r1, r1, #4
 8006180:	6021      	strge	r1, [r4, #0]
 8006182:	b90d      	cbnz	r5, 8006188 <_printf_i+0x110>
 8006184:	2e00      	cmp	r6, #0
 8006186:	d04b      	beq.n	8006220 <_printf_i+0x1a8>
 8006188:	4616      	mov	r6, r2
 800618a:	fbb5 f1f3 	udiv	r1, r5, r3
 800618e:	fb03 5711 	mls	r7, r3, r1, r5
 8006192:	5dc7      	ldrb	r7, [r0, r7]
 8006194:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006198:	462f      	mov	r7, r5
 800619a:	42bb      	cmp	r3, r7
 800619c:	460d      	mov	r5, r1
 800619e:	d9f4      	bls.n	800618a <_printf_i+0x112>
 80061a0:	2b08      	cmp	r3, #8
 80061a2:	d10b      	bne.n	80061bc <_printf_i+0x144>
 80061a4:	6823      	ldr	r3, [r4, #0]
 80061a6:	07df      	lsls	r7, r3, #31
 80061a8:	d508      	bpl.n	80061bc <_printf_i+0x144>
 80061aa:	6923      	ldr	r3, [r4, #16]
 80061ac:	6861      	ldr	r1, [r4, #4]
 80061ae:	4299      	cmp	r1, r3
 80061b0:	bfde      	ittt	le
 80061b2:	2330      	movle	r3, #48	@ 0x30
 80061b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061bc:	1b92      	subs	r2, r2, r6
 80061be:	6122      	str	r2, [r4, #16]
 80061c0:	f8cd a000 	str.w	sl, [sp]
 80061c4:	464b      	mov	r3, r9
 80061c6:	aa03      	add	r2, sp, #12
 80061c8:	4621      	mov	r1, r4
 80061ca:	4640      	mov	r0, r8
 80061cc:	f7ff fee6 	bl	8005f9c <_printf_common>
 80061d0:	3001      	adds	r0, #1
 80061d2:	d14a      	bne.n	800626a <_printf_i+0x1f2>
 80061d4:	f04f 30ff 	mov.w	r0, #4294967295
 80061d8:	b004      	add	sp, #16
 80061da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061de:	6823      	ldr	r3, [r4, #0]
 80061e0:	f043 0320 	orr.w	r3, r3, #32
 80061e4:	6023      	str	r3, [r4, #0]
 80061e6:	4833      	ldr	r0, [pc, #204]	@ (80062b4 <_printf_i+0x23c>)
 80061e8:	2778      	movs	r7, #120	@ 0x78
 80061ea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	6831      	ldr	r1, [r6, #0]
 80061f2:	061f      	lsls	r7, r3, #24
 80061f4:	f851 5b04 	ldr.w	r5, [r1], #4
 80061f8:	d402      	bmi.n	8006200 <_printf_i+0x188>
 80061fa:	065f      	lsls	r7, r3, #25
 80061fc:	bf48      	it	mi
 80061fe:	b2ad      	uxthmi	r5, r5
 8006200:	6031      	str	r1, [r6, #0]
 8006202:	07d9      	lsls	r1, r3, #31
 8006204:	bf44      	itt	mi
 8006206:	f043 0320 	orrmi.w	r3, r3, #32
 800620a:	6023      	strmi	r3, [r4, #0]
 800620c:	b11d      	cbz	r5, 8006216 <_printf_i+0x19e>
 800620e:	2310      	movs	r3, #16
 8006210:	e7ac      	b.n	800616c <_printf_i+0xf4>
 8006212:	4827      	ldr	r0, [pc, #156]	@ (80062b0 <_printf_i+0x238>)
 8006214:	e7e9      	b.n	80061ea <_printf_i+0x172>
 8006216:	6823      	ldr	r3, [r4, #0]
 8006218:	f023 0320 	bic.w	r3, r3, #32
 800621c:	6023      	str	r3, [r4, #0]
 800621e:	e7f6      	b.n	800620e <_printf_i+0x196>
 8006220:	4616      	mov	r6, r2
 8006222:	e7bd      	b.n	80061a0 <_printf_i+0x128>
 8006224:	6833      	ldr	r3, [r6, #0]
 8006226:	6825      	ldr	r5, [r4, #0]
 8006228:	6961      	ldr	r1, [r4, #20]
 800622a:	1d18      	adds	r0, r3, #4
 800622c:	6030      	str	r0, [r6, #0]
 800622e:	062e      	lsls	r6, r5, #24
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	d501      	bpl.n	8006238 <_printf_i+0x1c0>
 8006234:	6019      	str	r1, [r3, #0]
 8006236:	e002      	b.n	800623e <_printf_i+0x1c6>
 8006238:	0668      	lsls	r0, r5, #25
 800623a:	d5fb      	bpl.n	8006234 <_printf_i+0x1bc>
 800623c:	8019      	strh	r1, [r3, #0]
 800623e:	2300      	movs	r3, #0
 8006240:	6123      	str	r3, [r4, #16]
 8006242:	4616      	mov	r6, r2
 8006244:	e7bc      	b.n	80061c0 <_printf_i+0x148>
 8006246:	6833      	ldr	r3, [r6, #0]
 8006248:	1d1a      	adds	r2, r3, #4
 800624a:	6032      	str	r2, [r6, #0]
 800624c:	681e      	ldr	r6, [r3, #0]
 800624e:	6862      	ldr	r2, [r4, #4]
 8006250:	2100      	movs	r1, #0
 8006252:	4630      	mov	r0, r6
 8006254:	f7f9 ffc4 	bl	80001e0 <memchr>
 8006258:	b108      	cbz	r0, 800625e <_printf_i+0x1e6>
 800625a:	1b80      	subs	r0, r0, r6
 800625c:	6060      	str	r0, [r4, #4]
 800625e:	6863      	ldr	r3, [r4, #4]
 8006260:	6123      	str	r3, [r4, #16]
 8006262:	2300      	movs	r3, #0
 8006264:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006268:	e7aa      	b.n	80061c0 <_printf_i+0x148>
 800626a:	6923      	ldr	r3, [r4, #16]
 800626c:	4632      	mov	r2, r6
 800626e:	4649      	mov	r1, r9
 8006270:	4640      	mov	r0, r8
 8006272:	47d0      	blx	sl
 8006274:	3001      	adds	r0, #1
 8006276:	d0ad      	beq.n	80061d4 <_printf_i+0x15c>
 8006278:	6823      	ldr	r3, [r4, #0]
 800627a:	079b      	lsls	r3, r3, #30
 800627c:	d413      	bmi.n	80062a6 <_printf_i+0x22e>
 800627e:	68e0      	ldr	r0, [r4, #12]
 8006280:	9b03      	ldr	r3, [sp, #12]
 8006282:	4298      	cmp	r0, r3
 8006284:	bfb8      	it	lt
 8006286:	4618      	movlt	r0, r3
 8006288:	e7a6      	b.n	80061d8 <_printf_i+0x160>
 800628a:	2301      	movs	r3, #1
 800628c:	4632      	mov	r2, r6
 800628e:	4649      	mov	r1, r9
 8006290:	4640      	mov	r0, r8
 8006292:	47d0      	blx	sl
 8006294:	3001      	adds	r0, #1
 8006296:	d09d      	beq.n	80061d4 <_printf_i+0x15c>
 8006298:	3501      	adds	r5, #1
 800629a:	68e3      	ldr	r3, [r4, #12]
 800629c:	9903      	ldr	r1, [sp, #12]
 800629e:	1a5b      	subs	r3, r3, r1
 80062a0:	42ab      	cmp	r3, r5
 80062a2:	dcf2      	bgt.n	800628a <_printf_i+0x212>
 80062a4:	e7eb      	b.n	800627e <_printf_i+0x206>
 80062a6:	2500      	movs	r5, #0
 80062a8:	f104 0619 	add.w	r6, r4, #25
 80062ac:	e7f5      	b.n	800629a <_printf_i+0x222>
 80062ae:	bf00      	nop
 80062b0:	0800961a 	.word	0x0800961a
 80062b4:	0800962b 	.word	0x0800962b

080062b8 <std>:
 80062b8:	2300      	movs	r3, #0
 80062ba:	b510      	push	{r4, lr}
 80062bc:	4604      	mov	r4, r0
 80062be:	e9c0 3300 	strd	r3, r3, [r0]
 80062c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062c6:	6083      	str	r3, [r0, #8]
 80062c8:	8181      	strh	r1, [r0, #12]
 80062ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80062cc:	81c2      	strh	r2, [r0, #14]
 80062ce:	6183      	str	r3, [r0, #24]
 80062d0:	4619      	mov	r1, r3
 80062d2:	2208      	movs	r2, #8
 80062d4:	305c      	adds	r0, #92	@ 0x5c
 80062d6:	f000 f92e 	bl	8006536 <memset>
 80062da:	4b0d      	ldr	r3, [pc, #52]	@ (8006310 <std+0x58>)
 80062dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80062de:	4b0d      	ldr	r3, [pc, #52]	@ (8006314 <std+0x5c>)
 80062e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80062e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006318 <std+0x60>)
 80062e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80062e6:	4b0d      	ldr	r3, [pc, #52]	@ (800631c <std+0x64>)
 80062e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80062ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006320 <std+0x68>)
 80062ec:	6224      	str	r4, [r4, #32]
 80062ee:	429c      	cmp	r4, r3
 80062f0:	d006      	beq.n	8006300 <std+0x48>
 80062f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80062f6:	4294      	cmp	r4, r2
 80062f8:	d002      	beq.n	8006300 <std+0x48>
 80062fa:	33d0      	adds	r3, #208	@ 0xd0
 80062fc:	429c      	cmp	r4, r3
 80062fe:	d105      	bne.n	800630c <std+0x54>
 8006300:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006308:	f000 b992 	b.w	8006630 <__retarget_lock_init_recursive>
 800630c:	bd10      	pop	{r4, pc}
 800630e:	bf00      	nop
 8006310:	0800647d 	.word	0x0800647d
 8006314:	0800649f 	.word	0x0800649f
 8006318:	080064d7 	.word	0x080064d7
 800631c:	080064fb 	.word	0x080064fb
 8006320:	200008dc 	.word	0x200008dc

08006324 <stdio_exit_handler>:
 8006324:	4a02      	ldr	r2, [pc, #8]	@ (8006330 <stdio_exit_handler+0xc>)
 8006326:	4903      	ldr	r1, [pc, #12]	@ (8006334 <stdio_exit_handler+0x10>)
 8006328:	4803      	ldr	r0, [pc, #12]	@ (8006338 <stdio_exit_handler+0x14>)
 800632a:	f000 b869 	b.w	8006400 <_fwalk_sglue>
 800632e:	bf00      	nop
 8006330:	20000020 	.word	0x20000020
 8006334:	08007fad 	.word	0x08007fad
 8006338:	20000030 	.word	0x20000030

0800633c <cleanup_stdio>:
 800633c:	6841      	ldr	r1, [r0, #4]
 800633e:	4b0c      	ldr	r3, [pc, #48]	@ (8006370 <cleanup_stdio+0x34>)
 8006340:	4299      	cmp	r1, r3
 8006342:	b510      	push	{r4, lr}
 8006344:	4604      	mov	r4, r0
 8006346:	d001      	beq.n	800634c <cleanup_stdio+0x10>
 8006348:	f001 fe30 	bl	8007fac <_fflush_r>
 800634c:	68a1      	ldr	r1, [r4, #8]
 800634e:	4b09      	ldr	r3, [pc, #36]	@ (8006374 <cleanup_stdio+0x38>)
 8006350:	4299      	cmp	r1, r3
 8006352:	d002      	beq.n	800635a <cleanup_stdio+0x1e>
 8006354:	4620      	mov	r0, r4
 8006356:	f001 fe29 	bl	8007fac <_fflush_r>
 800635a:	68e1      	ldr	r1, [r4, #12]
 800635c:	4b06      	ldr	r3, [pc, #24]	@ (8006378 <cleanup_stdio+0x3c>)
 800635e:	4299      	cmp	r1, r3
 8006360:	d004      	beq.n	800636c <cleanup_stdio+0x30>
 8006362:	4620      	mov	r0, r4
 8006364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006368:	f001 be20 	b.w	8007fac <_fflush_r>
 800636c:	bd10      	pop	{r4, pc}
 800636e:	bf00      	nop
 8006370:	200008dc 	.word	0x200008dc
 8006374:	20000944 	.word	0x20000944
 8006378:	200009ac 	.word	0x200009ac

0800637c <global_stdio_init.part.0>:
 800637c:	b510      	push	{r4, lr}
 800637e:	4b0b      	ldr	r3, [pc, #44]	@ (80063ac <global_stdio_init.part.0+0x30>)
 8006380:	4c0b      	ldr	r4, [pc, #44]	@ (80063b0 <global_stdio_init.part.0+0x34>)
 8006382:	4a0c      	ldr	r2, [pc, #48]	@ (80063b4 <global_stdio_init.part.0+0x38>)
 8006384:	601a      	str	r2, [r3, #0]
 8006386:	4620      	mov	r0, r4
 8006388:	2200      	movs	r2, #0
 800638a:	2104      	movs	r1, #4
 800638c:	f7ff ff94 	bl	80062b8 <std>
 8006390:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006394:	2201      	movs	r2, #1
 8006396:	2109      	movs	r1, #9
 8006398:	f7ff ff8e 	bl	80062b8 <std>
 800639c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80063a0:	2202      	movs	r2, #2
 80063a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063a6:	2112      	movs	r1, #18
 80063a8:	f7ff bf86 	b.w	80062b8 <std>
 80063ac:	20000a14 	.word	0x20000a14
 80063b0:	200008dc 	.word	0x200008dc
 80063b4:	08006325 	.word	0x08006325

080063b8 <__sfp_lock_acquire>:
 80063b8:	4801      	ldr	r0, [pc, #4]	@ (80063c0 <__sfp_lock_acquire+0x8>)
 80063ba:	f000 b93a 	b.w	8006632 <__retarget_lock_acquire_recursive>
 80063be:	bf00      	nop
 80063c0:	20000a1d 	.word	0x20000a1d

080063c4 <__sfp_lock_release>:
 80063c4:	4801      	ldr	r0, [pc, #4]	@ (80063cc <__sfp_lock_release+0x8>)
 80063c6:	f000 b935 	b.w	8006634 <__retarget_lock_release_recursive>
 80063ca:	bf00      	nop
 80063cc:	20000a1d 	.word	0x20000a1d

080063d0 <__sinit>:
 80063d0:	b510      	push	{r4, lr}
 80063d2:	4604      	mov	r4, r0
 80063d4:	f7ff fff0 	bl	80063b8 <__sfp_lock_acquire>
 80063d8:	6a23      	ldr	r3, [r4, #32]
 80063da:	b11b      	cbz	r3, 80063e4 <__sinit+0x14>
 80063dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063e0:	f7ff bff0 	b.w	80063c4 <__sfp_lock_release>
 80063e4:	4b04      	ldr	r3, [pc, #16]	@ (80063f8 <__sinit+0x28>)
 80063e6:	6223      	str	r3, [r4, #32]
 80063e8:	4b04      	ldr	r3, [pc, #16]	@ (80063fc <__sinit+0x2c>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d1f5      	bne.n	80063dc <__sinit+0xc>
 80063f0:	f7ff ffc4 	bl	800637c <global_stdio_init.part.0>
 80063f4:	e7f2      	b.n	80063dc <__sinit+0xc>
 80063f6:	bf00      	nop
 80063f8:	0800633d 	.word	0x0800633d
 80063fc:	20000a14 	.word	0x20000a14

08006400 <_fwalk_sglue>:
 8006400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006404:	4607      	mov	r7, r0
 8006406:	4688      	mov	r8, r1
 8006408:	4614      	mov	r4, r2
 800640a:	2600      	movs	r6, #0
 800640c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006410:	f1b9 0901 	subs.w	r9, r9, #1
 8006414:	d505      	bpl.n	8006422 <_fwalk_sglue+0x22>
 8006416:	6824      	ldr	r4, [r4, #0]
 8006418:	2c00      	cmp	r4, #0
 800641a:	d1f7      	bne.n	800640c <_fwalk_sglue+0xc>
 800641c:	4630      	mov	r0, r6
 800641e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006422:	89ab      	ldrh	r3, [r5, #12]
 8006424:	2b01      	cmp	r3, #1
 8006426:	d907      	bls.n	8006438 <_fwalk_sglue+0x38>
 8006428:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800642c:	3301      	adds	r3, #1
 800642e:	d003      	beq.n	8006438 <_fwalk_sglue+0x38>
 8006430:	4629      	mov	r1, r5
 8006432:	4638      	mov	r0, r7
 8006434:	47c0      	blx	r8
 8006436:	4306      	orrs	r6, r0
 8006438:	3568      	adds	r5, #104	@ 0x68
 800643a:	e7e9      	b.n	8006410 <_fwalk_sglue+0x10>

0800643c <siprintf>:
 800643c:	b40e      	push	{r1, r2, r3}
 800643e:	b500      	push	{lr}
 8006440:	b09c      	sub	sp, #112	@ 0x70
 8006442:	ab1d      	add	r3, sp, #116	@ 0x74
 8006444:	9002      	str	r0, [sp, #8]
 8006446:	9006      	str	r0, [sp, #24]
 8006448:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800644c:	4809      	ldr	r0, [pc, #36]	@ (8006474 <siprintf+0x38>)
 800644e:	9107      	str	r1, [sp, #28]
 8006450:	9104      	str	r1, [sp, #16]
 8006452:	4909      	ldr	r1, [pc, #36]	@ (8006478 <siprintf+0x3c>)
 8006454:	f853 2b04 	ldr.w	r2, [r3], #4
 8006458:	9105      	str	r1, [sp, #20]
 800645a:	6800      	ldr	r0, [r0, #0]
 800645c:	9301      	str	r3, [sp, #4]
 800645e:	a902      	add	r1, sp, #8
 8006460:	f001 fc24 	bl	8007cac <_svfiprintf_r>
 8006464:	9b02      	ldr	r3, [sp, #8]
 8006466:	2200      	movs	r2, #0
 8006468:	701a      	strb	r2, [r3, #0]
 800646a:	b01c      	add	sp, #112	@ 0x70
 800646c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006470:	b003      	add	sp, #12
 8006472:	4770      	bx	lr
 8006474:	2000002c 	.word	0x2000002c
 8006478:	ffff0208 	.word	0xffff0208

0800647c <__sread>:
 800647c:	b510      	push	{r4, lr}
 800647e:	460c      	mov	r4, r1
 8006480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006484:	f000 f886 	bl	8006594 <_read_r>
 8006488:	2800      	cmp	r0, #0
 800648a:	bfab      	itete	ge
 800648c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800648e:	89a3      	ldrhlt	r3, [r4, #12]
 8006490:	181b      	addge	r3, r3, r0
 8006492:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006496:	bfac      	ite	ge
 8006498:	6563      	strge	r3, [r4, #84]	@ 0x54
 800649a:	81a3      	strhlt	r3, [r4, #12]
 800649c:	bd10      	pop	{r4, pc}

0800649e <__swrite>:
 800649e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064a2:	461f      	mov	r7, r3
 80064a4:	898b      	ldrh	r3, [r1, #12]
 80064a6:	05db      	lsls	r3, r3, #23
 80064a8:	4605      	mov	r5, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	4616      	mov	r6, r2
 80064ae:	d505      	bpl.n	80064bc <__swrite+0x1e>
 80064b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064b4:	2302      	movs	r3, #2
 80064b6:	2200      	movs	r2, #0
 80064b8:	f000 f85a 	bl	8006570 <_lseek_r>
 80064bc:	89a3      	ldrh	r3, [r4, #12]
 80064be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064c6:	81a3      	strh	r3, [r4, #12]
 80064c8:	4632      	mov	r2, r6
 80064ca:	463b      	mov	r3, r7
 80064cc:	4628      	mov	r0, r5
 80064ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064d2:	f000 b871 	b.w	80065b8 <_write_r>

080064d6 <__sseek>:
 80064d6:	b510      	push	{r4, lr}
 80064d8:	460c      	mov	r4, r1
 80064da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064de:	f000 f847 	bl	8006570 <_lseek_r>
 80064e2:	1c43      	adds	r3, r0, #1
 80064e4:	89a3      	ldrh	r3, [r4, #12]
 80064e6:	bf15      	itete	ne
 80064e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80064ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80064ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80064f2:	81a3      	strheq	r3, [r4, #12]
 80064f4:	bf18      	it	ne
 80064f6:	81a3      	strhne	r3, [r4, #12]
 80064f8:	bd10      	pop	{r4, pc}

080064fa <__sclose>:
 80064fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064fe:	f000 b827 	b.w	8006550 <_close_r>

08006502 <memmove>:
 8006502:	4288      	cmp	r0, r1
 8006504:	b510      	push	{r4, lr}
 8006506:	eb01 0402 	add.w	r4, r1, r2
 800650a:	d902      	bls.n	8006512 <memmove+0x10>
 800650c:	4284      	cmp	r4, r0
 800650e:	4623      	mov	r3, r4
 8006510:	d807      	bhi.n	8006522 <memmove+0x20>
 8006512:	1e43      	subs	r3, r0, #1
 8006514:	42a1      	cmp	r1, r4
 8006516:	d008      	beq.n	800652a <memmove+0x28>
 8006518:	f811 2b01 	ldrb.w	r2, [r1], #1
 800651c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006520:	e7f8      	b.n	8006514 <memmove+0x12>
 8006522:	4402      	add	r2, r0
 8006524:	4601      	mov	r1, r0
 8006526:	428a      	cmp	r2, r1
 8006528:	d100      	bne.n	800652c <memmove+0x2a>
 800652a:	bd10      	pop	{r4, pc}
 800652c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006530:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006534:	e7f7      	b.n	8006526 <memmove+0x24>

08006536 <memset>:
 8006536:	4402      	add	r2, r0
 8006538:	4603      	mov	r3, r0
 800653a:	4293      	cmp	r3, r2
 800653c:	d100      	bne.n	8006540 <memset+0xa>
 800653e:	4770      	bx	lr
 8006540:	f803 1b01 	strb.w	r1, [r3], #1
 8006544:	e7f9      	b.n	800653a <memset+0x4>
	...

08006548 <_localeconv_r>:
 8006548:	4800      	ldr	r0, [pc, #0]	@ (800654c <_localeconv_r+0x4>)
 800654a:	4770      	bx	lr
 800654c:	2000016c 	.word	0x2000016c

08006550 <_close_r>:
 8006550:	b538      	push	{r3, r4, r5, lr}
 8006552:	4d06      	ldr	r5, [pc, #24]	@ (800656c <_close_r+0x1c>)
 8006554:	2300      	movs	r3, #0
 8006556:	4604      	mov	r4, r0
 8006558:	4608      	mov	r0, r1
 800655a:	602b      	str	r3, [r5, #0]
 800655c:	f7fc f866 	bl	800262c <_close>
 8006560:	1c43      	adds	r3, r0, #1
 8006562:	d102      	bne.n	800656a <_close_r+0x1a>
 8006564:	682b      	ldr	r3, [r5, #0]
 8006566:	b103      	cbz	r3, 800656a <_close_r+0x1a>
 8006568:	6023      	str	r3, [r4, #0]
 800656a:	bd38      	pop	{r3, r4, r5, pc}
 800656c:	20000a18 	.word	0x20000a18

08006570 <_lseek_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	4d07      	ldr	r5, [pc, #28]	@ (8006590 <_lseek_r+0x20>)
 8006574:	4604      	mov	r4, r0
 8006576:	4608      	mov	r0, r1
 8006578:	4611      	mov	r1, r2
 800657a:	2200      	movs	r2, #0
 800657c:	602a      	str	r2, [r5, #0]
 800657e:	461a      	mov	r2, r3
 8006580:	f7fc f87b 	bl	800267a <_lseek>
 8006584:	1c43      	adds	r3, r0, #1
 8006586:	d102      	bne.n	800658e <_lseek_r+0x1e>
 8006588:	682b      	ldr	r3, [r5, #0]
 800658a:	b103      	cbz	r3, 800658e <_lseek_r+0x1e>
 800658c:	6023      	str	r3, [r4, #0]
 800658e:	bd38      	pop	{r3, r4, r5, pc}
 8006590:	20000a18 	.word	0x20000a18

08006594 <_read_r>:
 8006594:	b538      	push	{r3, r4, r5, lr}
 8006596:	4d07      	ldr	r5, [pc, #28]	@ (80065b4 <_read_r+0x20>)
 8006598:	4604      	mov	r4, r0
 800659a:	4608      	mov	r0, r1
 800659c:	4611      	mov	r1, r2
 800659e:	2200      	movs	r2, #0
 80065a0:	602a      	str	r2, [r5, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	f7fc f809 	bl	80025ba <_read>
 80065a8:	1c43      	adds	r3, r0, #1
 80065aa:	d102      	bne.n	80065b2 <_read_r+0x1e>
 80065ac:	682b      	ldr	r3, [r5, #0]
 80065ae:	b103      	cbz	r3, 80065b2 <_read_r+0x1e>
 80065b0:	6023      	str	r3, [r4, #0]
 80065b2:	bd38      	pop	{r3, r4, r5, pc}
 80065b4:	20000a18 	.word	0x20000a18

080065b8 <_write_r>:
 80065b8:	b538      	push	{r3, r4, r5, lr}
 80065ba:	4d07      	ldr	r5, [pc, #28]	@ (80065d8 <_write_r+0x20>)
 80065bc:	4604      	mov	r4, r0
 80065be:	4608      	mov	r0, r1
 80065c0:	4611      	mov	r1, r2
 80065c2:	2200      	movs	r2, #0
 80065c4:	602a      	str	r2, [r5, #0]
 80065c6:	461a      	mov	r2, r3
 80065c8:	f7fc f814 	bl	80025f4 <_write>
 80065cc:	1c43      	adds	r3, r0, #1
 80065ce:	d102      	bne.n	80065d6 <_write_r+0x1e>
 80065d0:	682b      	ldr	r3, [r5, #0]
 80065d2:	b103      	cbz	r3, 80065d6 <_write_r+0x1e>
 80065d4:	6023      	str	r3, [r4, #0]
 80065d6:	bd38      	pop	{r3, r4, r5, pc}
 80065d8:	20000a18 	.word	0x20000a18

080065dc <__errno>:
 80065dc:	4b01      	ldr	r3, [pc, #4]	@ (80065e4 <__errno+0x8>)
 80065de:	6818      	ldr	r0, [r3, #0]
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	2000002c 	.word	0x2000002c

080065e8 <__libc_init_array>:
 80065e8:	b570      	push	{r4, r5, r6, lr}
 80065ea:	4d0d      	ldr	r5, [pc, #52]	@ (8006620 <__libc_init_array+0x38>)
 80065ec:	4c0d      	ldr	r4, [pc, #52]	@ (8006624 <__libc_init_array+0x3c>)
 80065ee:	1b64      	subs	r4, r4, r5
 80065f0:	10a4      	asrs	r4, r4, #2
 80065f2:	2600      	movs	r6, #0
 80065f4:	42a6      	cmp	r6, r4
 80065f6:	d109      	bne.n	800660c <__libc_init_array+0x24>
 80065f8:	4d0b      	ldr	r5, [pc, #44]	@ (8006628 <__libc_init_array+0x40>)
 80065fa:	4c0c      	ldr	r4, [pc, #48]	@ (800662c <__libc_init_array+0x44>)
 80065fc:	f002 fc16 	bl	8008e2c <_init>
 8006600:	1b64      	subs	r4, r4, r5
 8006602:	10a4      	asrs	r4, r4, #2
 8006604:	2600      	movs	r6, #0
 8006606:	42a6      	cmp	r6, r4
 8006608:	d105      	bne.n	8006616 <__libc_init_array+0x2e>
 800660a:	bd70      	pop	{r4, r5, r6, pc}
 800660c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006610:	4798      	blx	r3
 8006612:	3601      	adds	r6, #1
 8006614:	e7ee      	b.n	80065f4 <__libc_init_array+0xc>
 8006616:	f855 3b04 	ldr.w	r3, [r5], #4
 800661a:	4798      	blx	r3
 800661c:	3601      	adds	r6, #1
 800661e:	e7f2      	b.n	8006606 <__libc_init_array+0x1e>
 8006620:	08009998 	.word	0x08009998
 8006624:	08009998 	.word	0x08009998
 8006628:	08009998 	.word	0x08009998
 800662c:	0800999c 	.word	0x0800999c

08006630 <__retarget_lock_init_recursive>:
 8006630:	4770      	bx	lr

08006632 <__retarget_lock_acquire_recursive>:
 8006632:	4770      	bx	lr

08006634 <__retarget_lock_release_recursive>:
 8006634:	4770      	bx	lr

08006636 <memcpy>:
 8006636:	440a      	add	r2, r1
 8006638:	4291      	cmp	r1, r2
 800663a:	f100 33ff 	add.w	r3, r0, #4294967295
 800663e:	d100      	bne.n	8006642 <memcpy+0xc>
 8006640:	4770      	bx	lr
 8006642:	b510      	push	{r4, lr}
 8006644:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006648:	f803 4f01 	strb.w	r4, [r3, #1]!
 800664c:	4291      	cmp	r1, r2
 800664e:	d1f9      	bne.n	8006644 <memcpy+0xe>
 8006650:	bd10      	pop	{r4, pc}

08006652 <quorem>:
 8006652:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006656:	6903      	ldr	r3, [r0, #16]
 8006658:	690c      	ldr	r4, [r1, #16]
 800665a:	42a3      	cmp	r3, r4
 800665c:	4607      	mov	r7, r0
 800665e:	db7e      	blt.n	800675e <quorem+0x10c>
 8006660:	3c01      	subs	r4, #1
 8006662:	f101 0814 	add.w	r8, r1, #20
 8006666:	00a3      	lsls	r3, r4, #2
 8006668:	f100 0514 	add.w	r5, r0, #20
 800666c:	9300      	str	r3, [sp, #0]
 800666e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006672:	9301      	str	r3, [sp, #4]
 8006674:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006678:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800667c:	3301      	adds	r3, #1
 800667e:	429a      	cmp	r2, r3
 8006680:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006684:	fbb2 f6f3 	udiv	r6, r2, r3
 8006688:	d32e      	bcc.n	80066e8 <quorem+0x96>
 800668a:	f04f 0a00 	mov.w	sl, #0
 800668e:	46c4      	mov	ip, r8
 8006690:	46ae      	mov	lr, r5
 8006692:	46d3      	mov	fp, sl
 8006694:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006698:	b298      	uxth	r0, r3
 800669a:	fb06 a000 	mla	r0, r6, r0, sl
 800669e:	0c02      	lsrs	r2, r0, #16
 80066a0:	0c1b      	lsrs	r3, r3, #16
 80066a2:	fb06 2303 	mla	r3, r6, r3, r2
 80066a6:	f8de 2000 	ldr.w	r2, [lr]
 80066aa:	b280      	uxth	r0, r0
 80066ac:	b292      	uxth	r2, r2
 80066ae:	1a12      	subs	r2, r2, r0
 80066b0:	445a      	add	r2, fp
 80066b2:	f8de 0000 	ldr.w	r0, [lr]
 80066b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80066c0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80066c4:	b292      	uxth	r2, r2
 80066c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80066ca:	45e1      	cmp	r9, ip
 80066cc:	f84e 2b04 	str.w	r2, [lr], #4
 80066d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80066d4:	d2de      	bcs.n	8006694 <quorem+0x42>
 80066d6:	9b00      	ldr	r3, [sp, #0]
 80066d8:	58eb      	ldr	r3, [r5, r3]
 80066da:	b92b      	cbnz	r3, 80066e8 <quorem+0x96>
 80066dc:	9b01      	ldr	r3, [sp, #4]
 80066de:	3b04      	subs	r3, #4
 80066e0:	429d      	cmp	r5, r3
 80066e2:	461a      	mov	r2, r3
 80066e4:	d32f      	bcc.n	8006746 <quorem+0xf4>
 80066e6:	613c      	str	r4, [r7, #16]
 80066e8:	4638      	mov	r0, r7
 80066ea:	f001 f97b 	bl	80079e4 <__mcmp>
 80066ee:	2800      	cmp	r0, #0
 80066f0:	db25      	blt.n	800673e <quorem+0xec>
 80066f2:	4629      	mov	r1, r5
 80066f4:	2000      	movs	r0, #0
 80066f6:	f858 2b04 	ldr.w	r2, [r8], #4
 80066fa:	f8d1 c000 	ldr.w	ip, [r1]
 80066fe:	fa1f fe82 	uxth.w	lr, r2
 8006702:	fa1f f38c 	uxth.w	r3, ip
 8006706:	eba3 030e 	sub.w	r3, r3, lr
 800670a:	4403      	add	r3, r0
 800670c:	0c12      	lsrs	r2, r2, #16
 800670e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006712:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006716:	b29b      	uxth	r3, r3
 8006718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800671c:	45c1      	cmp	r9, r8
 800671e:	f841 3b04 	str.w	r3, [r1], #4
 8006722:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006726:	d2e6      	bcs.n	80066f6 <quorem+0xa4>
 8006728:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800672c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006730:	b922      	cbnz	r2, 800673c <quorem+0xea>
 8006732:	3b04      	subs	r3, #4
 8006734:	429d      	cmp	r5, r3
 8006736:	461a      	mov	r2, r3
 8006738:	d30b      	bcc.n	8006752 <quorem+0x100>
 800673a:	613c      	str	r4, [r7, #16]
 800673c:	3601      	adds	r6, #1
 800673e:	4630      	mov	r0, r6
 8006740:	b003      	add	sp, #12
 8006742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006746:	6812      	ldr	r2, [r2, #0]
 8006748:	3b04      	subs	r3, #4
 800674a:	2a00      	cmp	r2, #0
 800674c:	d1cb      	bne.n	80066e6 <quorem+0x94>
 800674e:	3c01      	subs	r4, #1
 8006750:	e7c6      	b.n	80066e0 <quorem+0x8e>
 8006752:	6812      	ldr	r2, [r2, #0]
 8006754:	3b04      	subs	r3, #4
 8006756:	2a00      	cmp	r2, #0
 8006758:	d1ef      	bne.n	800673a <quorem+0xe8>
 800675a:	3c01      	subs	r4, #1
 800675c:	e7ea      	b.n	8006734 <quorem+0xe2>
 800675e:	2000      	movs	r0, #0
 8006760:	e7ee      	b.n	8006740 <quorem+0xee>
 8006762:	0000      	movs	r0, r0
 8006764:	0000      	movs	r0, r0
	...

08006768 <_dtoa_r>:
 8006768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800676c:	69c7      	ldr	r7, [r0, #28]
 800676e:	b099      	sub	sp, #100	@ 0x64
 8006770:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006774:	ec55 4b10 	vmov	r4, r5, d0
 8006778:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800677a:	9109      	str	r1, [sp, #36]	@ 0x24
 800677c:	4683      	mov	fp, r0
 800677e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006780:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006782:	b97f      	cbnz	r7, 80067a4 <_dtoa_r+0x3c>
 8006784:	2010      	movs	r0, #16
 8006786:	f000 fdfd 	bl	8007384 <malloc>
 800678a:	4602      	mov	r2, r0
 800678c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006790:	b920      	cbnz	r0, 800679c <_dtoa_r+0x34>
 8006792:	4ba7      	ldr	r3, [pc, #668]	@ (8006a30 <_dtoa_r+0x2c8>)
 8006794:	21ef      	movs	r1, #239	@ 0xef
 8006796:	48a7      	ldr	r0, [pc, #668]	@ (8006a34 <_dtoa_r+0x2cc>)
 8006798:	f001 fc40 	bl	800801c <__assert_func>
 800679c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80067a0:	6007      	str	r7, [r0, #0]
 80067a2:	60c7      	str	r7, [r0, #12]
 80067a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067a8:	6819      	ldr	r1, [r3, #0]
 80067aa:	b159      	cbz	r1, 80067c4 <_dtoa_r+0x5c>
 80067ac:	685a      	ldr	r2, [r3, #4]
 80067ae:	604a      	str	r2, [r1, #4]
 80067b0:	2301      	movs	r3, #1
 80067b2:	4093      	lsls	r3, r2
 80067b4:	608b      	str	r3, [r1, #8]
 80067b6:	4658      	mov	r0, fp
 80067b8:	f000 feda 	bl	8007570 <_Bfree>
 80067bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067c0:	2200      	movs	r2, #0
 80067c2:	601a      	str	r2, [r3, #0]
 80067c4:	1e2b      	subs	r3, r5, #0
 80067c6:	bfb9      	ittee	lt
 80067c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80067cc:	9303      	strlt	r3, [sp, #12]
 80067ce:	2300      	movge	r3, #0
 80067d0:	6033      	strge	r3, [r6, #0]
 80067d2:	9f03      	ldr	r7, [sp, #12]
 80067d4:	4b98      	ldr	r3, [pc, #608]	@ (8006a38 <_dtoa_r+0x2d0>)
 80067d6:	bfbc      	itt	lt
 80067d8:	2201      	movlt	r2, #1
 80067da:	6032      	strlt	r2, [r6, #0]
 80067dc:	43bb      	bics	r3, r7
 80067de:	d112      	bne.n	8006806 <_dtoa_r+0x9e>
 80067e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80067e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80067e6:	6013      	str	r3, [r2, #0]
 80067e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067ec:	4323      	orrs	r3, r4
 80067ee:	f000 854d 	beq.w	800728c <_dtoa_r+0xb24>
 80067f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80067f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006a4c <_dtoa_r+0x2e4>
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 854f 	beq.w	800729c <_dtoa_r+0xb34>
 80067fe:	f10a 0303 	add.w	r3, sl, #3
 8006802:	f000 bd49 	b.w	8007298 <_dtoa_r+0xb30>
 8006806:	ed9d 7b02 	vldr	d7, [sp, #8]
 800680a:	2200      	movs	r2, #0
 800680c:	ec51 0b17 	vmov	r0, r1, d7
 8006810:	2300      	movs	r3, #0
 8006812:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006816:	f7fa f95f 	bl	8000ad8 <__aeabi_dcmpeq>
 800681a:	4680      	mov	r8, r0
 800681c:	b158      	cbz	r0, 8006836 <_dtoa_r+0xce>
 800681e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006820:	2301      	movs	r3, #1
 8006822:	6013      	str	r3, [r2, #0]
 8006824:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006826:	b113      	cbz	r3, 800682e <_dtoa_r+0xc6>
 8006828:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800682a:	4b84      	ldr	r3, [pc, #528]	@ (8006a3c <_dtoa_r+0x2d4>)
 800682c:	6013      	str	r3, [r2, #0]
 800682e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006a50 <_dtoa_r+0x2e8>
 8006832:	f000 bd33 	b.w	800729c <_dtoa_r+0xb34>
 8006836:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800683a:	aa16      	add	r2, sp, #88	@ 0x58
 800683c:	a917      	add	r1, sp, #92	@ 0x5c
 800683e:	4658      	mov	r0, fp
 8006840:	f001 f980 	bl	8007b44 <__d2b>
 8006844:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006848:	4681      	mov	r9, r0
 800684a:	2e00      	cmp	r6, #0
 800684c:	d077      	beq.n	800693e <_dtoa_r+0x1d6>
 800684e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006850:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006854:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006858:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800685c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006860:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006864:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006868:	4619      	mov	r1, r3
 800686a:	2200      	movs	r2, #0
 800686c:	4b74      	ldr	r3, [pc, #464]	@ (8006a40 <_dtoa_r+0x2d8>)
 800686e:	f7f9 fd13 	bl	8000298 <__aeabi_dsub>
 8006872:	a369      	add	r3, pc, #420	@ (adr r3, 8006a18 <_dtoa_r+0x2b0>)
 8006874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006878:	f7f9 fec6 	bl	8000608 <__aeabi_dmul>
 800687c:	a368      	add	r3, pc, #416	@ (adr r3, 8006a20 <_dtoa_r+0x2b8>)
 800687e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006882:	f7f9 fd0b 	bl	800029c <__adddf3>
 8006886:	4604      	mov	r4, r0
 8006888:	4630      	mov	r0, r6
 800688a:	460d      	mov	r5, r1
 800688c:	f7f9 fe52 	bl	8000534 <__aeabi_i2d>
 8006890:	a365      	add	r3, pc, #404	@ (adr r3, 8006a28 <_dtoa_r+0x2c0>)
 8006892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006896:	f7f9 feb7 	bl	8000608 <__aeabi_dmul>
 800689a:	4602      	mov	r2, r0
 800689c:	460b      	mov	r3, r1
 800689e:	4620      	mov	r0, r4
 80068a0:	4629      	mov	r1, r5
 80068a2:	f7f9 fcfb 	bl	800029c <__adddf3>
 80068a6:	4604      	mov	r4, r0
 80068a8:	460d      	mov	r5, r1
 80068aa:	f7fa f95d 	bl	8000b68 <__aeabi_d2iz>
 80068ae:	2200      	movs	r2, #0
 80068b0:	4607      	mov	r7, r0
 80068b2:	2300      	movs	r3, #0
 80068b4:	4620      	mov	r0, r4
 80068b6:	4629      	mov	r1, r5
 80068b8:	f7fa f918 	bl	8000aec <__aeabi_dcmplt>
 80068bc:	b140      	cbz	r0, 80068d0 <_dtoa_r+0x168>
 80068be:	4638      	mov	r0, r7
 80068c0:	f7f9 fe38 	bl	8000534 <__aeabi_i2d>
 80068c4:	4622      	mov	r2, r4
 80068c6:	462b      	mov	r3, r5
 80068c8:	f7fa f906 	bl	8000ad8 <__aeabi_dcmpeq>
 80068cc:	b900      	cbnz	r0, 80068d0 <_dtoa_r+0x168>
 80068ce:	3f01      	subs	r7, #1
 80068d0:	2f16      	cmp	r7, #22
 80068d2:	d851      	bhi.n	8006978 <_dtoa_r+0x210>
 80068d4:	4b5b      	ldr	r3, [pc, #364]	@ (8006a44 <_dtoa_r+0x2dc>)
 80068d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80068e2:	f7fa f903 	bl	8000aec <__aeabi_dcmplt>
 80068e6:	2800      	cmp	r0, #0
 80068e8:	d048      	beq.n	800697c <_dtoa_r+0x214>
 80068ea:	3f01      	subs	r7, #1
 80068ec:	2300      	movs	r3, #0
 80068ee:	9312      	str	r3, [sp, #72]	@ 0x48
 80068f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80068f2:	1b9b      	subs	r3, r3, r6
 80068f4:	1e5a      	subs	r2, r3, #1
 80068f6:	bf44      	itt	mi
 80068f8:	f1c3 0801 	rsbmi	r8, r3, #1
 80068fc:	2300      	movmi	r3, #0
 80068fe:	9208      	str	r2, [sp, #32]
 8006900:	bf54      	ite	pl
 8006902:	f04f 0800 	movpl.w	r8, #0
 8006906:	9308      	strmi	r3, [sp, #32]
 8006908:	2f00      	cmp	r7, #0
 800690a:	db39      	blt.n	8006980 <_dtoa_r+0x218>
 800690c:	9b08      	ldr	r3, [sp, #32]
 800690e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006910:	443b      	add	r3, r7
 8006912:	9308      	str	r3, [sp, #32]
 8006914:	2300      	movs	r3, #0
 8006916:	930a      	str	r3, [sp, #40]	@ 0x28
 8006918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800691a:	2b09      	cmp	r3, #9
 800691c:	d864      	bhi.n	80069e8 <_dtoa_r+0x280>
 800691e:	2b05      	cmp	r3, #5
 8006920:	bfc4      	itt	gt
 8006922:	3b04      	subgt	r3, #4
 8006924:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006928:	f1a3 0302 	sub.w	r3, r3, #2
 800692c:	bfcc      	ite	gt
 800692e:	2400      	movgt	r4, #0
 8006930:	2401      	movle	r4, #1
 8006932:	2b03      	cmp	r3, #3
 8006934:	d863      	bhi.n	80069fe <_dtoa_r+0x296>
 8006936:	e8df f003 	tbb	[pc, r3]
 800693a:	372a      	.short	0x372a
 800693c:	5535      	.short	0x5535
 800693e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006942:	441e      	add	r6, r3
 8006944:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006948:	2b20      	cmp	r3, #32
 800694a:	bfc1      	itttt	gt
 800694c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006950:	409f      	lslgt	r7, r3
 8006952:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006956:	fa24 f303 	lsrgt.w	r3, r4, r3
 800695a:	bfd6      	itet	le
 800695c:	f1c3 0320 	rsble	r3, r3, #32
 8006960:	ea47 0003 	orrgt.w	r0, r7, r3
 8006964:	fa04 f003 	lslle.w	r0, r4, r3
 8006968:	f7f9 fdd4 	bl	8000514 <__aeabi_ui2d>
 800696c:	2201      	movs	r2, #1
 800696e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006972:	3e01      	subs	r6, #1
 8006974:	9214      	str	r2, [sp, #80]	@ 0x50
 8006976:	e777      	b.n	8006868 <_dtoa_r+0x100>
 8006978:	2301      	movs	r3, #1
 800697a:	e7b8      	b.n	80068ee <_dtoa_r+0x186>
 800697c:	9012      	str	r0, [sp, #72]	@ 0x48
 800697e:	e7b7      	b.n	80068f0 <_dtoa_r+0x188>
 8006980:	427b      	negs	r3, r7
 8006982:	930a      	str	r3, [sp, #40]	@ 0x28
 8006984:	2300      	movs	r3, #0
 8006986:	eba8 0807 	sub.w	r8, r8, r7
 800698a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800698c:	e7c4      	b.n	8006918 <_dtoa_r+0x1b0>
 800698e:	2300      	movs	r3, #0
 8006990:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006992:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006994:	2b00      	cmp	r3, #0
 8006996:	dc35      	bgt.n	8006a04 <_dtoa_r+0x29c>
 8006998:	2301      	movs	r3, #1
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	9307      	str	r3, [sp, #28]
 800699e:	461a      	mov	r2, r3
 80069a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80069a2:	e00b      	b.n	80069bc <_dtoa_r+0x254>
 80069a4:	2301      	movs	r3, #1
 80069a6:	e7f3      	b.n	8006990 <_dtoa_r+0x228>
 80069a8:	2300      	movs	r3, #0
 80069aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069ae:	18fb      	adds	r3, r7, r3
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	3301      	adds	r3, #1
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	9307      	str	r3, [sp, #28]
 80069b8:	bfb8      	it	lt
 80069ba:	2301      	movlt	r3, #1
 80069bc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80069c0:	2100      	movs	r1, #0
 80069c2:	2204      	movs	r2, #4
 80069c4:	f102 0514 	add.w	r5, r2, #20
 80069c8:	429d      	cmp	r5, r3
 80069ca:	d91f      	bls.n	8006a0c <_dtoa_r+0x2a4>
 80069cc:	6041      	str	r1, [r0, #4]
 80069ce:	4658      	mov	r0, fp
 80069d0:	f000 fd8e 	bl	80074f0 <_Balloc>
 80069d4:	4682      	mov	sl, r0
 80069d6:	2800      	cmp	r0, #0
 80069d8:	d13c      	bne.n	8006a54 <_dtoa_r+0x2ec>
 80069da:	4b1b      	ldr	r3, [pc, #108]	@ (8006a48 <_dtoa_r+0x2e0>)
 80069dc:	4602      	mov	r2, r0
 80069de:	f240 11af 	movw	r1, #431	@ 0x1af
 80069e2:	e6d8      	b.n	8006796 <_dtoa_r+0x2e>
 80069e4:	2301      	movs	r3, #1
 80069e6:	e7e0      	b.n	80069aa <_dtoa_r+0x242>
 80069e8:	2401      	movs	r4, #1
 80069ea:	2300      	movs	r3, #0
 80069ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ee:	940b      	str	r4, [sp, #44]	@ 0x2c
 80069f0:	f04f 33ff 	mov.w	r3, #4294967295
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	9307      	str	r3, [sp, #28]
 80069f8:	2200      	movs	r2, #0
 80069fa:	2312      	movs	r3, #18
 80069fc:	e7d0      	b.n	80069a0 <_dtoa_r+0x238>
 80069fe:	2301      	movs	r3, #1
 8006a00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a02:	e7f5      	b.n	80069f0 <_dtoa_r+0x288>
 8006a04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	9307      	str	r3, [sp, #28]
 8006a0a:	e7d7      	b.n	80069bc <_dtoa_r+0x254>
 8006a0c:	3101      	adds	r1, #1
 8006a0e:	0052      	lsls	r2, r2, #1
 8006a10:	e7d8      	b.n	80069c4 <_dtoa_r+0x25c>
 8006a12:	bf00      	nop
 8006a14:	f3af 8000 	nop.w
 8006a18:	636f4361 	.word	0x636f4361
 8006a1c:	3fd287a7 	.word	0x3fd287a7
 8006a20:	8b60c8b3 	.word	0x8b60c8b3
 8006a24:	3fc68a28 	.word	0x3fc68a28
 8006a28:	509f79fb 	.word	0x509f79fb
 8006a2c:	3fd34413 	.word	0x3fd34413
 8006a30:	08009649 	.word	0x08009649
 8006a34:	08009660 	.word	0x08009660
 8006a38:	7ff00000 	.word	0x7ff00000
 8006a3c:	08009619 	.word	0x08009619
 8006a40:	3ff80000 	.word	0x3ff80000
 8006a44:	08009758 	.word	0x08009758
 8006a48:	080096b8 	.word	0x080096b8
 8006a4c:	08009645 	.word	0x08009645
 8006a50:	08009618 	.word	0x08009618
 8006a54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006a58:	6018      	str	r0, [r3, #0]
 8006a5a:	9b07      	ldr	r3, [sp, #28]
 8006a5c:	2b0e      	cmp	r3, #14
 8006a5e:	f200 80a4 	bhi.w	8006baa <_dtoa_r+0x442>
 8006a62:	2c00      	cmp	r4, #0
 8006a64:	f000 80a1 	beq.w	8006baa <_dtoa_r+0x442>
 8006a68:	2f00      	cmp	r7, #0
 8006a6a:	dd33      	ble.n	8006ad4 <_dtoa_r+0x36c>
 8006a6c:	4bad      	ldr	r3, [pc, #692]	@ (8006d24 <_dtoa_r+0x5bc>)
 8006a6e:	f007 020f 	and.w	r2, r7, #15
 8006a72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a76:	ed93 7b00 	vldr	d7, [r3]
 8006a7a:	05f8      	lsls	r0, r7, #23
 8006a7c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006a80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006a84:	d516      	bpl.n	8006ab4 <_dtoa_r+0x34c>
 8006a86:	4ba8      	ldr	r3, [pc, #672]	@ (8006d28 <_dtoa_r+0x5c0>)
 8006a88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a90:	f7f9 fee4 	bl	800085c <__aeabi_ddiv>
 8006a94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a98:	f004 040f 	and.w	r4, r4, #15
 8006a9c:	2603      	movs	r6, #3
 8006a9e:	4da2      	ldr	r5, [pc, #648]	@ (8006d28 <_dtoa_r+0x5c0>)
 8006aa0:	b954      	cbnz	r4, 8006ab8 <_dtoa_r+0x350>
 8006aa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006aaa:	f7f9 fed7 	bl	800085c <__aeabi_ddiv>
 8006aae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ab2:	e028      	b.n	8006b06 <_dtoa_r+0x39e>
 8006ab4:	2602      	movs	r6, #2
 8006ab6:	e7f2      	b.n	8006a9e <_dtoa_r+0x336>
 8006ab8:	07e1      	lsls	r1, r4, #31
 8006aba:	d508      	bpl.n	8006ace <_dtoa_r+0x366>
 8006abc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ac0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ac4:	f7f9 fda0 	bl	8000608 <__aeabi_dmul>
 8006ac8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006acc:	3601      	adds	r6, #1
 8006ace:	1064      	asrs	r4, r4, #1
 8006ad0:	3508      	adds	r5, #8
 8006ad2:	e7e5      	b.n	8006aa0 <_dtoa_r+0x338>
 8006ad4:	f000 80d2 	beq.w	8006c7c <_dtoa_r+0x514>
 8006ad8:	427c      	negs	r4, r7
 8006ada:	4b92      	ldr	r3, [pc, #584]	@ (8006d24 <_dtoa_r+0x5bc>)
 8006adc:	4d92      	ldr	r5, [pc, #584]	@ (8006d28 <_dtoa_r+0x5c0>)
 8006ade:	f004 020f 	and.w	r2, r4, #15
 8006ae2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006aee:	f7f9 fd8b 	bl	8000608 <__aeabi_dmul>
 8006af2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006af6:	1124      	asrs	r4, r4, #4
 8006af8:	2300      	movs	r3, #0
 8006afa:	2602      	movs	r6, #2
 8006afc:	2c00      	cmp	r4, #0
 8006afe:	f040 80b2 	bne.w	8006c66 <_dtoa_r+0x4fe>
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1d3      	bne.n	8006aae <_dtoa_r+0x346>
 8006b06:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006b08:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 80b7 	beq.w	8006c80 <_dtoa_r+0x518>
 8006b12:	4b86      	ldr	r3, [pc, #536]	@ (8006d2c <_dtoa_r+0x5c4>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	4620      	mov	r0, r4
 8006b18:	4629      	mov	r1, r5
 8006b1a:	f7f9 ffe7 	bl	8000aec <__aeabi_dcmplt>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	f000 80ae 	beq.w	8006c80 <_dtoa_r+0x518>
 8006b24:	9b07      	ldr	r3, [sp, #28]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	f000 80aa 	beq.w	8006c80 <_dtoa_r+0x518>
 8006b2c:	9b00      	ldr	r3, [sp, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	dd37      	ble.n	8006ba2 <_dtoa_r+0x43a>
 8006b32:	1e7b      	subs	r3, r7, #1
 8006b34:	9304      	str	r3, [sp, #16]
 8006b36:	4620      	mov	r0, r4
 8006b38:	4b7d      	ldr	r3, [pc, #500]	@ (8006d30 <_dtoa_r+0x5c8>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	4629      	mov	r1, r5
 8006b3e:	f7f9 fd63 	bl	8000608 <__aeabi_dmul>
 8006b42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b46:	9c00      	ldr	r4, [sp, #0]
 8006b48:	3601      	adds	r6, #1
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	f7f9 fcf2 	bl	8000534 <__aeabi_i2d>
 8006b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b54:	f7f9 fd58 	bl	8000608 <__aeabi_dmul>
 8006b58:	4b76      	ldr	r3, [pc, #472]	@ (8006d34 <_dtoa_r+0x5cc>)
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f7f9 fb9e 	bl	800029c <__adddf3>
 8006b60:	4605      	mov	r5, r0
 8006b62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b66:	2c00      	cmp	r4, #0
 8006b68:	f040 808d 	bne.w	8006c86 <_dtoa_r+0x51e>
 8006b6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b70:	4b71      	ldr	r3, [pc, #452]	@ (8006d38 <_dtoa_r+0x5d0>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	f7f9 fb90 	bl	8000298 <__aeabi_dsub>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	460b      	mov	r3, r1
 8006b7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b80:	462a      	mov	r2, r5
 8006b82:	4633      	mov	r3, r6
 8006b84:	f7f9 ffd0 	bl	8000b28 <__aeabi_dcmpgt>
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	f040 828b 	bne.w	80070a4 <_dtoa_r+0x93c>
 8006b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b92:	462a      	mov	r2, r5
 8006b94:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006b98:	f7f9 ffa8 	bl	8000aec <__aeabi_dcmplt>
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	f040 8128 	bne.w	8006df2 <_dtoa_r+0x68a>
 8006ba2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006ba6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006baa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f2c0 815a 	blt.w	8006e66 <_dtoa_r+0x6fe>
 8006bb2:	2f0e      	cmp	r7, #14
 8006bb4:	f300 8157 	bgt.w	8006e66 <_dtoa_r+0x6fe>
 8006bb8:	4b5a      	ldr	r3, [pc, #360]	@ (8006d24 <_dtoa_r+0x5bc>)
 8006bba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bbe:	ed93 7b00 	vldr	d7, [r3]
 8006bc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	ed8d 7b00 	vstr	d7, [sp]
 8006bca:	da03      	bge.n	8006bd4 <_dtoa_r+0x46c>
 8006bcc:	9b07      	ldr	r3, [sp, #28]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f340 8101 	ble.w	8006dd6 <_dtoa_r+0x66e>
 8006bd4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006bd8:	4656      	mov	r6, sl
 8006bda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bde:	4620      	mov	r0, r4
 8006be0:	4629      	mov	r1, r5
 8006be2:	f7f9 fe3b 	bl	800085c <__aeabi_ddiv>
 8006be6:	f7f9 ffbf 	bl	8000b68 <__aeabi_d2iz>
 8006bea:	4680      	mov	r8, r0
 8006bec:	f7f9 fca2 	bl	8000534 <__aeabi_i2d>
 8006bf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bf4:	f7f9 fd08 	bl	8000608 <__aeabi_dmul>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	4629      	mov	r1, r5
 8006c00:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006c04:	f7f9 fb48 	bl	8000298 <__aeabi_dsub>
 8006c08:	f806 4b01 	strb.w	r4, [r6], #1
 8006c0c:	9d07      	ldr	r5, [sp, #28]
 8006c0e:	eba6 040a 	sub.w	r4, r6, sl
 8006c12:	42a5      	cmp	r5, r4
 8006c14:	4602      	mov	r2, r0
 8006c16:	460b      	mov	r3, r1
 8006c18:	f040 8117 	bne.w	8006e4a <_dtoa_r+0x6e2>
 8006c1c:	f7f9 fb3e 	bl	800029c <__adddf3>
 8006c20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c24:	4604      	mov	r4, r0
 8006c26:	460d      	mov	r5, r1
 8006c28:	f7f9 ff7e 	bl	8000b28 <__aeabi_dcmpgt>
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	f040 80f9 	bne.w	8006e24 <_dtoa_r+0x6bc>
 8006c32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c36:	4620      	mov	r0, r4
 8006c38:	4629      	mov	r1, r5
 8006c3a:	f7f9 ff4d 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c3e:	b118      	cbz	r0, 8006c48 <_dtoa_r+0x4e0>
 8006c40:	f018 0f01 	tst.w	r8, #1
 8006c44:	f040 80ee 	bne.w	8006e24 <_dtoa_r+0x6bc>
 8006c48:	4649      	mov	r1, r9
 8006c4a:	4658      	mov	r0, fp
 8006c4c:	f000 fc90 	bl	8007570 <_Bfree>
 8006c50:	2300      	movs	r3, #0
 8006c52:	7033      	strb	r3, [r6, #0]
 8006c54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c56:	3701      	adds	r7, #1
 8006c58:	601f      	str	r7, [r3, #0]
 8006c5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f000 831d 	beq.w	800729c <_dtoa_r+0xb34>
 8006c62:	601e      	str	r6, [r3, #0]
 8006c64:	e31a      	b.n	800729c <_dtoa_r+0xb34>
 8006c66:	07e2      	lsls	r2, r4, #31
 8006c68:	d505      	bpl.n	8006c76 <_dtoa_r+0x50e>
 8006c6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c6e:	f7f9 fccb 	bl	8000608 <__aeabi_dmul>
 8006c72:	3601      	adds	r6, #1
 8006c74:	2301      	movs	r3, #1
 8006c76:	1064      	asrs	r4, r4, #1
 8006c78:	3508      	adds	r5, #8
 8006c7a:	e73f      	b.n	8006afc <_dtoa_r+0x394>
 8006c7c:	2602      	movs	r6, #2
 8006c7e:	e742      	b.n	8006b06 <_dtoa_r+0x39e>
 8006c80:	9c07      	ldr	r4, [sp, #28]
 8006c82:	9704      	str	r7, [sp, #16]
 8006c84:	e761      	b.n	8006b4a <_dtoa_r+0x3e2>
 8006c86:	4b27      	ldr	r3, [pc, #156]	@ (8006d24 <_dtoa_r+0x5bc>)
 8006c88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c8e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c92:	4454      	add	r4, sl
 8006c94:	2900      	cmp	r1, #0
 8006c96:	d053      	beq.n	8006d40 <_dtoa_r+0x5d8>
 8006c98:	4928      	ldr	r1, [pc, #160]	@ (8006d3c <_dtoa_r+0x5d4>)
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	f7f9 fdde 	bl	800085c <__aeabi_ddiv>
 8006ca0:	4633      	mov	r3, r6
 8006ca2:	462a      	mov	r2, r5
 8006ca4:	f7f9 faf8 	bl	8000298 <__aeabi_dsub>
 8006ca8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006cac:	4656      	mov	r6, sl
 8006cae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cb2:	f7f9 ff59 	bl	8000b68 <__aeabi_d2iz>
 8006cb6:	4605      	mov	r5, r0
 8006cb8:	f7f9 fc3c 	bl	8000534 <__aeabi_i2d>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cc4:	f7f9 fae8 	bl	8000298 <__aeabi_dsub>
 8006cc8:	3530      	adds	r5, #48	@ 0x30
 8006cca:	4602      	mov	r2, r0
 8006ccc:	460b      	mov	r3, r1
 8006cce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006cd2:	f806 5b01 	strb.w	r5, [r6], #1
 8006cd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006cda:	f7f9 ff07 	bl	8000aec <__aeabi_dcmplt>
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	d171      	bne.n	8006dc6 <_dtoa_r+0x65e>
 8006ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ce6:	4911      	ldr	r1, [pc, #68]	@ (8006d2c <_dtoa_r+0x5c4>)
 8006ce8:	2000      	movs	r0, #0
 8006cea:	f7f9 fad5 	bl	8000298 <__aeabi_dsub>
 8006cee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006cf2:	f7f9 fefb 	bl	8000aec <__aeabi_dcmplt>
 8006cf6:	2800      	cmp	r0, #0
 8006cf8:	f040 8095 	bne.w	8006e26 <_dtoa_r+0x6be>
 8006cfc:	42a6      	cmp	r6, r4
 8006cfe:	f43f af50 	beq.w	8006ba2 <_dtoa_r+0x43a>
 8006d02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d06:	4b0a      	ldr	r3, [pc, #40]	@ (8006d30 <_dtoa_r+0x5c8>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f7f9 fc7d 	bl	8000608 <__aeabi_dmul>
 8006d0e:	4b08      	ldr	r3, [pc, #32]	@ (8006d30 <_dtoa_r+0x5c8>)
 8006d10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d14:	2200      	movs	r2, #0
 8006d16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d1a:	f7f9 fc75 	bl	8000608 <__aeabi_dmul>
 8006d1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d22:	e7c4      	b.n	8006cae <_dtoa_r+0x546>
 8006d24:	08009758 	.word	0x08009758
 8006d28:	08009730 	.word	0x08009730
 8006d2c:	3ff00000 	.word	0x3ff00000
 8006d30:	40240000 	.word	0x40240000
 8006d34:	401c0000 	.word	0x401c0000
 8006d38:	40140000 	.word	0x40140000
 8006d3c:	3fe00000 	.word	0x3fe00000
 8006d40:	4631      	mov	r1, r6
 8006d42:	4628      	mov	r0, r5
 8006d44:	f7f9 fc60 	bl	8000608 <__aeabi_dmul>
 8006d48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d4c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006d4e:	4656      	mov	r6, sl
 8006d50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d54:	f7f9 ff08 	bl	8000b68 <__aeabi_d2iz>
 8006d58:	4605      	mov	r5, r0
 8006d5a:	f7f9 fbeb 	bl	8000534 <__aeabi_i2d>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	460b      	mov	r3, r1
 8006d62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d66:	f7f9 fa97 	bl	8000298 <__aeabi_dsub>
 8006d6a:	3530      	adds	r5, #48	@ 0x30
 8006d6c:	f806 5b01 	strb.w	r5, [r6], #1
 8006d70:	4602      	mov	r2, r0
 8006d72:	460b      	mov	r3, r1
 8006d74:	42a6      	cmp	r6, r4
 8006d76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d7a:	f04f 0200 	mov.w	r2, #0
 8006d7e:	d124      	bne.n	8006dca <_dtoa_r+0x662>
 8006d80:	4bac      	ldr	r3, [pc, #688]	@ (8007034 <_dtoa_r+0x8cc>)
 8006d82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d86:	f7f9 fa89 	bl	800029c <__adddf3>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d92:	f7f9 fec9 	bl	8000b28 <__aeabi_dcmpgt>
 8006d96:	2800      	cmp	r0, #0
 8006d98:	d145      	bne.n	8006e26 <_dtoa_r+0x6be>
 8006d9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d9e:	49a5      	ldr	r1, [pc, #660]	@ (8007034 <_dtoa_r+0x8cc>)
 8006da0:	2000      	movs	r0, #0
 8006da2:	f7f9 fa79 	bl	8000298 <__aeabi_dsub>
 8006da6:	4602      	mov	r2, r0
 8006da8:	460b      	mov	r3, r1
 8006daa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dae:	f7f9 fe9d 	bl	8000aec <__aeabi_dcmplt>
 8006db2:	2800      	cmp	r0, #0
 8006db4:	f43f aef5 	beq.w	8006ba2 <_dtoa_r+0x43a>
 8006db8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006dba:	1e73      	subs	r3, r6, #1
 8006dbc:	9315      	str	r3, [sp, #84]	@ 0x54
 8006dbe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006dc2:	2b30      	cmp	r3, #48	@ 0x30
 8006dc4:	d0f8      	beq.n	8006db8 <_dtoa_r+0x650>
 8006dc6:	9f04      	ldr	r7, [sp, #16]
 8006dc8:	e73e      	b.n	8006c48 <_dtoa_r+0x4e0>
 8006dca:	4b9b      	ldr	r3, [pc, #620]	@ (8007038 <_dtoa_r+0x8d0>)
 8006dcc:	f7f9 fc1c 	bl	8000608 <__aeabi_dmul>
 8006dd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dd4:	e7bc      	b.n	8006d50 <_dtoa_r+0x5e8>
 8006dd6:	d10c      	bne.n	8006df2 <_dtoa_r+0x68a>
 8006dd8:	4b98      	ldr	r3, [pc, #608]	@ (800703c <_dtoa_r+0x8d4>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006de0:	f7f9 fc12 	bl	8000608 <__aeabi_dmul>
 8006de4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006de8:	f7f9 fe94 	bl	8000b14 <__aeabi_dcmpge>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	f000 8157 	beq.w	80070a0 <_dtoa_r+0x938>
 8006df2:	2400      	movs	r4, #0
 8006df4:	4625      	mov	r5, r4
 8006df6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006df8:	43db      	mvns	r3, r3
 8006dfa:	9304      	str	r3, [sp, #16]
 8006dfc:	4656      	mov	r6, sl
 8006dfe:	2700      	movs	r7, #0
 8006e00:	4621      	mov	r1, r4
 8006e02:	4658      	mov	r0, fp
 8006e04:	f000 fbb4 	bl	8007570 <_Bfree>
 8006e08:	2d00      	cmp	r5, #0
 8006e0a:	d0dc      	beq.n	8006dc6 <_dtoa_r+0x65e>
 8006e0c:	b12f      	cbz	r7, 8006e1a <_dtoa_r+0x6b2>
 8006e0e:	42af      	cmp	r7, r5
 8006e10:	d003      	beq.n	8006e1a <_dtoa_r+0x6b2>
 8006e12:	4639      	mov	r1, r7
 8006e14:	4658      	mov	r0, fp
 8006e16:	f000 fbab 	bl	8007570 <_Bfree>
 8006e1a:	4629      	mov	r1, r5
 8006e1c:	4658      	mov	r0, fp
 8006e1e:	f000 fba7 	bl	8007570 <_Bfree>
 8006e22:	e7d0      	b.n	8006dc6 <_dtoa_r+0x65e>
 8006e24:	9704      	str	r7, [sp, #16]
 8006e26:	4633      	mov	r3, r6
 8006e28:	461e      	mov	r6, r3
 8006e2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e2e:	2a39      	cmp	r2, #57	@ 0x39
 8006e30:	d107      	bne.n	8006e42 <_dtoa_r+0x6da>
 8006e32:	459a      	cmp	sl, r3
 8006e34:	d1f8      	bne.n	8006e28 <_dtoa_r+0x6c0>
 8006e36:	9a04      	ldr	r2, [sp, #16]
 8006e38:	3201      	adds	r2, #1
 8006e3a:	9204      	str	r2, [sp, #16]
 8006e3c:	2230      	movs	r2, #48	@ 0x30
 8006e3e:	f88a 2000 	strb.w	r2, [sl]
 8006e42:	781a      	ldrb	r2, [r3, #0]
 8006e44:	3201      	adds	r2, #1
 8006e46:	701a      	strb	r2, [r3, #0]
 8006e48:	e7bd      	b.n	8006dc6 <_dtoa_r+0x65e>
 8006e4a:	4b7b      	ldr	r3, [pc, #492]	@ (8007038 <_dtoa_r+0x8d0>)
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f7f9 fbdb 	bl	8000608 <__aeabi_dmul>
 8006e52:	2200      	movs	r2, #0
 8006e54:	2300      	movs	r3, #0
 8006e56:	4604      	mov	r4, r0
 8006e58:	460d      	mov	r5, r1
 8006e5a:	f7f9 fe3d 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	f43f aebb 	beq.w	8006bda <_dtoa_r+0x472>
 8006e64:	e6f0      	b.n	8006c48 <_dtoa_r+0x4e0>
 8006e66:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006e68:	2a00      	cmp	r2, #0
 8006e6a:	f000 80db 	beq.w	8007024 <_dtoa_r+0x8bc>
 8006e6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e70:	2a01      	cmp	r2, #1
 8006e72:	f300 80bf 	bgt.w	8006ff4 <_dtoa_r+0x88c>
 8006e76:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006e78:	2a00      	cmp	r2, #0
 8006e7a:	f000 80b7 	beq.w	8006fec <_dtoa_r+0x884>
 8006e7e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e82:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006e84:	4646      	mov	r6, r8
 8006e86:	9a08      	ldr	r2, [sp, #32]
 8006e88:	2101      	movs	r1, #1
 8006e8a:	441a      	add	r2, r3
 8006e8c:	4658      	mov	r0, fp
 8006e8e:	4498      	add	r8, r3
 8006e90:	9208      	str	r2, [sp, #32]
 8006e92:	f000 fc21 	bl	80076d8 <__i2b>
 8006e96:	4605      	mov	r5, r0
 8006e98:	b15e      	cbz	r6, 8006eb2 <_dtoa_r+0x74a>
 8006e9a:	9b08      	ldr	r3, [sp, #32]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	dd08      	ble.n	8006eb2 <_dtoa_r+0x74a>
 8006ea0:	42b3      	cmp	r3, r6
 8006ea2:	9a08      	ldr	r2, [sp, #32]
 8006ea4:	bfa8      	it	ge
 8006ea6:	4633      	movge	r3, r6
 8006ea8:	eba8 0803 	sub.w	r8, r8, r3
 8006eac:	1af6      	subs	r6, r6, r3
 8006eae:	1ad3      	subs	r3, r2, r3
 8006eb0:	9308      	str	r3, [sp, #32]
 8006eb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006eb4:	b1f3      	cbz	r3, 8006ef4 <_dtoa_r+0x78c>
 8006eb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f000 80b7 	beq.w	800702c <_dtoa_r+0x8c4>
 8006ebe:	b18c      	cbz	r4, 8006ee4 <_dtoa_r+0x77c>
 8006ec0:	4629      	mov	r1, r5
 8006ec2:	4622      	mov	r2, r4
 8006ec4:	4658      	mov	r0, fp
 8006ec6:	f000 fcc7 	bl	8007858 <__pow5mult>
 8006eca:	464a      	mov	r2, r9
 8006ecc:	4601      	mov	r1, r0
 8006ece:	4605      	mov	r5, r0
 8006ed0:	4658      	mov	r0, fp
 8006ed2:	f000 fc17 	bl	8007704 <__multiply>
 8006ed6:	4649      	mov	r1, r9
 8006ed8:	9004      	str	r0, [sp, #16]
 8006eda:	4658      	mov	r0, fp
 8006edc:	f000 fb48 	bl	8007570 <_Bfree>
 8006ee0:	9b04      	ldr	r3, [sp, #16]
 8006ee2:	4699      	mov	r9, r3
 8006ee4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ee6:	1b1a      	subs	r2, r3, r4
 8006ee8:	d004      	beq.n	8006ef4 <_dtoa_r+0x78c>
 8006eea:	4649      	mov	r1, r9
 8006eec:	4658      	mov	r0, fp
 8006eee:	f000 fcb3 	bl	8007858 <__pow5mult>
 8006ef2:	4681      	mov	r9, r0
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	4658      	mov	r0, fp
 8006ef8:	f000 fbee 	bl	80076d8 <__i2b>
 8006efc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006efe:	4604      	mov	r4, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 81cf 	beq.w	80072a4 <_dtoa_r+0xb3c>
 8006f06:	461a      	mov	r2, r3
 8006f08:	4601      	mov	r1, r0
 8006f0a:	4658      	mov	r0, fp
 8006f0c:	f000 fca4 	bl	8007858 <__pow5mult>
 8006f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	4604      	mov	r4, r0
 8006f16:	f300 8095 	bgt.w	8007044 <_dtoa_r+0x8dc>
 8006f1a:	9b02      	ldr	r3, [sp, #8]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f040 8087 	bne.w	8007030 <_dtoa_r+0x8c8>
 8006f22:	9b03      	ldr	r3, [sp, #12]
 8006f24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f040 8089 	bne.w	8007040 <_dtoa_r+0x8d8>
 8006f2e:	9b03      	ldr	r3, [sp, #12]
 8006f30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f34:	0d1b      	lsrs	r3, r3, #20
 8006f36:	051b      	lsls	r3, r3, #20
 8006f38:	b12b      	cbz	r3, 8006f46 <_dtoa_r+0x7de>
 8006f3a:	9b08      	ldr	r3, [sp, #32]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	9308      	str	r3, [sp, #32]
 8006f40:	f108 0801 	add.w	r8, r8, #1
 8006f44:	2301      	movs	r3, #1
 8006f46:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	f000 81b0 	beq.w	80072b0 <_dtoa_r+0xb48>
 8006f50:	6923      	ldr	r3, [r4, #16]
 8006f52:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f56:	6918      	ldr	r0, [r3, #16]
 8006f58:	f000 fb72 	bl	8007640 <__hi0bits>
 8006f5c:	f1c0 0020 	rsb	r0, r0, #32
 8006f60:	9b08      	ldr	r3, [sp, #32]
 8006f62:	4418      	add	r0, r3
 8006f64:	f010 001f 	ands.w	r0, r0, #31
 8006f68:	d077      	beq.n	800705a <_dtoa_r+0x8f2>
 8006f6a:	f1c0 0320 	rsb	r3, r0, #32
 8006f6e:	2b04      	cmp	r3, #4
 8006f70:	dd6b      	ble.n	800704a <_dtoa_r+0x8e2>
 8006f72:	9b08      	ldr	r3, [sp, #32]
 8006f74:	f1c0 001c 	rsb	r0, r0, #28
 8006f78:	4403      	add	r3, r0
 8006f7a:	4480      	add	r8, r0
 8006f7c:	4406      	add	r6, r0
 8006f7e:	9308      	str	r3, [sp, #32]
 8006f80:	f1b8 0f00 	cmp.w	r8, #0
 8006f84:	dd05      	ble.n	8006f92 <_dtoa_r+0x82a>
 8006f86:	4649      	mov	r1, r9
 8006f88:	4642      	mov	r2, r8
 8006f8a:	4658      	mov	r0, fp
 8006f8c:	f000 fcbe 	bl	800790c <__lshift>
 8006f90:	4681      	mov	r9, r0
 8006f92:	9b08      	ldr	r3, [sp, #32]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	dd05      	ble.n	8006fa4 <_dtoa_r+0x83c>
 8006f98:	4621      	mov	r1, r4
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	4658      	mov	r0, fp
 8006f9e:	f000 fcb5 	bl	800790c <__lshift>
 8006fa2:	4604      	mov	r4, r0
 8006fa4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d059      	beq.n	800705e <_dtoa_r+0x8f6>
 8006faa:	4621      	mov	r1, r4
 8006fac:	4648      	mov	r0, r9
 8006fae:	f000 fd19 	bl	80079e4 <__mcmp>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	da53      	bge.n	800705e <_dtoa_r+0x8f6>
 8006fb6:	1e7b      	subs	r3, r7, #1
 8006fb8:	9304      	str	r3, [sp, #16]
 8006fba:	4649      	mov	r1, r9
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	220a      	movs	r2, #10
 8006fc0:	4658      	mov	r0, fp
 8006fc2:	f000 faf7 	bl	80075b4 <__multadd>
 8006fc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fc8:	4681      	mov	r9, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f000 8172 	beq.w	80072b4 <_dtoa_r+0xb4c>
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	4629      	mov	r1, r5
 8006fd4:	220a      	movs	r2, #10
 8006fd6:	4658      	mov	r0, fp
 8006fd8:	f000 faec 	bl	80075b4 <__multadd>
 8006fdc:	9b00      	ldr	r3, [sp, #0]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	4605      	mov	r5, r0
 8006fe2:	dc67      	bgt.n	80070b4 <_dtoa_r+0x94c>
 8006fe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	dc41      	bgt.n	800706e <_dtoa_r+0x906>
 8006fea:	e063      	b.n	80070b4 <_dtoa_r+0x94c>
 8006fec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006fee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006ff2:	e746      	b.n	8006e82 <_dtoa_r+0x71a>
 8006ff4:	9b07      	ldr	r3, [sp, #28]
 8006ff6:	1e5c      	subs	r4, r3, #1
 8006ff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ffa:	42a3      	cmp	r3, r4
 8006ffc:	bfbf      	itttt	lt
 8006ffe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007000:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007002:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007004:	1ae3      	sublt	r3, r4, r3
 8007006:	bfb4      	ite	lt
 8007008:	18d2      	addlt	r2, r2, r3
 800700a:	1b1c      	subge	r4, r3, r4
 800700c:	9b07      	ldr	r3, [sp, #28]
 800700e:	bfbc      	itt	lt
 8007010:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007012:	2400      	movlt	r4, #0
 8007014:	2b00      	cmp	r3, #0
 8007016:	bfb5      	itete	lt
 8007018:	eba8 0603 	sublt.w	r6, r8, r3
 800701c:	9b07      	ldrge	r3, [sp, #28]
 800701e:	2300      	movlt	r3, #0
 8007020:	4646      	movge	r6, r8
 8007022:	e730      	b.n	8006e86 <_dtoa_r+0x71e>
 8007024:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007026:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007028:	4646      	mov	r6, r8
 800702a:	e735      	b.n	8006e98 <_dtoa_r+0x730>
 800702c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800702e:	e75c      	b.n	8006eea <_dtoa_r+0x782>
 8007030:	2300      	movs	r3, #0
 8007032:	e788      	b.n	8006f46 <_dtoa_r+0x7de>
 8007034:	3fe00000 	.word	0x3fe00000
 8007038:	40240000 	.word	0x40240000
 800703c:	40140000 	.word	0x40140000
 8007040:	9b02      	ldr	r3, [sp, #8]
 8007042:	e780      	b.n	8006f46 <_dtoa_r+0x7de>
 8007044:	2300      	movs	r3, #0
 8007046:	930a      	str	r3, [sp, #40]	@ 0x28
 8007048:	e782      	b.n	8006f50 <_dtoa_r+0x7e8>
 800704a:	d099      	beq.n	8006f80 <_dtoa_r+0x818>
 800704c:	9a08      	ldr	r2, [sp, #32]
 800704e:	331c      	adds	r3, #28
 8007050:	441a      	add	r2, r3
 8007052:	4498      	add	r8, r3
 8007054:	441e      	add	r6, r3
 8007056:	9208      	str	r2, [sp, #32]
 8007058:	e792      	b.n	8006f80 <_dtoa_r+0x818>
 800705a:	4603      	mov	r3, r0
 800705c:	e7f6      	b.n	800704c <_dtoa_r+0x8e4>
 800705e:	9b07      	ldr	r3, [sp, #28]
 8007060:	9704      	str	r7, [sp, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	dc20      	bgt.n	80070a8 <_dtoa_r+0x940>
 8007066:	9300      	str	r3, [sp, #0]
 8007068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800706a:	2b02      	cmp	r3, #2
 800706c:	dd1e      	ble.n	80070ac <_dtoa_r+0x944>
 800706e:	9b00      	ldr	r3, [sp, #0]
 8007070:	2b00      	cmp	r3, #0
 8007072:	f47f aec0 	bne.w	8006df6 <_dtoa_r+0x68e>
 8007076:	4621      	mov	r1, r4
 8007078:	2205      	movs	r2, #5
 800707a:	4658      	mov	r0, fp
 800707c:	f000 fa9a 	bl	80075b4 <__multadd>
 8007080:	4601      	mov	r1, r0
 8007082:	4604      	mov	r4, r0
 8007084:	4648      	mov	r0, r9
 8007086:	f000 fcad 	bl	80079e4 <__mcmp>
 800708a:	2800      	cmp	r0, #0
 800708c:	f77f aeb3 	ble.w	8006df6 <_dtoa_r+0x68e>
 8007090:	4656      	mov	r6, sl
 8007092:	2331      	movs	r3, #49	@ 0x31
 8007094:	f806 3b01 	strb.w	r3, [r6], #1
 8007098:	9b04      	ldr	r3, [sp, #16]
 800709a:	3301      	adds	r3, #1
 800709c:	9304      	str	r3, [sp, #16]
 800709e:	e6ae      	b.n	8006dfe <_dtoa_r+0x696>
 80070a0:	9c07      	ldr	r4, [sp, #28]
 80070a2:	9704      	str	r7, [sp, #16]
 80070a4:	4625      	mov	r5, r4
 80070a6:	e7f3      	b.n	8007090 <_dtoa_r+0x928>
 80070a8:	9b07      	ldr	r3, [sp, #28]
 80070aa:	9300      	str	r3, [sp, #0]
 80070ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f000 8104 	beq.w	80072bc <_dtoa_r+0xb54>
 80070b4:	2e00      	cmp	r6, #0
 80070b6:	dd05      	ble.n	80070c4 <_dtoa_r+0x95c>
 80070b8:	4629      	mov	r1, r5
 80070ba:	4632      	mov	r2, r6
 80070bc:	4658      	mov	r0, fp
 80070be:	f000 fc25 	bl	800790c <__lshift>
 80070c2:	4605      	mov	r5, r0
 80070c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d05a      	beq.n	8007180 <_dtoa_r+0xa18>
 80070ca:	6869      	ldr	r1, [r5, #4]
 80070cc:	4658      	mov	r0, fp
 80070ce:	f000 fa0f 	bl	80074f0 <_Balloc>
 80070d2:	4606      	mov	r6, r0
 80070d4:	b928      	cbnz	r0, 80070e2 <_dtoa_r+0x97a>
 80070d6:	4b84      	ldr	r3, [pc, #528]	@ (80072e8 <_dtoa_r+0xb80>)
 80070d8:	4602      	mov	r2, r0
 80070da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80070de:	f7ff bb5a 	b.w	8006796 <_dtoa_r+0x2e>
 80070e2:	692a      	ldr	r2, [r5, #16]
 80070e4:	3202      	adds	r2, #2
 80070e6:	0092      	lsls	r2, r2, #2
 80070e8:	f105 010c 	add.w	r1, r5, #12
 80070ec:	300c      	adds	r0, #12
 80070ee:	f7ff faa2 	bl	8006636 <memcpy>
 80070f2:	2201      	movs	r2, #1
 80070f4:	4631      	mov	r1, r6
 80070f6:	4658      	mov	r0, fp
 80070f8:	f000 fc08 	bl	800790c <__lshift>
 80070fc:	f10a 0301 	add.w	r3, sl, #1
 8007100:	9307      	str	r3, [sp, #28]
 8007102:	9b00      	ldr	r3, [sp, #0]
 8007104:	4453      	add	r3, sl
 8007106:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007108:	9b02      	ldr	r3, [sp, #8]
 800710a:	f003 0301 	and.w	r3, r3, #1
 800710e:	462f      	mov	r7, r5
 8007110:	930a      	str	r3, [sp, #40]	@ 0x28
 8007112:	4605      	mov	r5, r0
 8007114:	9b07      	ldr	r3, [sp, #28]
 8007116:	4621      	mov	r1, r4
 8007118:	3b01      	subs	r3, #1
 800711a:	4648      	mov	r0, r9
 800711c:	9300      	str	r3, [sp, #0]
 800711e:	f7ff fa98 	bl	8006652 <quorem>
 8007122:	4639      	mov	r1, r7
 8007124:	9002      	str	r0, [sp, #8]
 8007126:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800712a:	4648      	mov	r0, r9
 800712c:	f000 fc5a 	bl	80079e4 <__mcmp>
 8007130:	462a      	mov	r2, r5
 8007132:	9008      	str	r0, [sp, #32]
 8007134:	4621      	mov	r1, r4
 8007136:	4658      	mov	r0, fp
 8007138:	f000 fc70 	bl	8007a1c <__mdiff>
 800713c:	68c2      	ldr	r2, [r0, #12]
 800713e:	4606      	mov	r6, r0
 8007140:	bb02      	cbnz	r2, 8007184 <_dtoa_r+0xa1c>
 8007142:	4601      	mov	r1, r0
 8007144:	4648      	mov	r0, r9
 8007146:	f000 fc4d 	bl	80079e4 <__mcmp>
 800714a:	4602      	mov	r2, r0
 800714c:	4631      	mov	r1, r6
 800714e:	4658      	mov	r0, fp
 8007150:	920e      	str	r2, [sp, #56]	@ 0x38
 8007152:	f000 fa0d 	bl	8007570 <_Bfree>
 8007156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007158:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800715a:	9e07      	ldr	r6, [sp, #28]
 800715c:	ea43 0102 	orr.w	r1, r3, r2
 8007160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007162:	4319      	orrs	r1, r3
 8007164:	d110      	bne.n	8007188 <_dtoa_r+0xa20>
 8007166:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800716a:	d029      	beq.n	80071c0 <_dtoa_r+0xa58>
 800716c:	9b08      	ldr	r3, [sp, #32]
 800716e:	2b00      	cmp	r3, #0
 8007170:	dd02      	ble.n	8007178 <_dtoa_r+0xa10>
 8007172:	9b02      	ldr	r3, [sp, #8]
 8007174:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007178:	9b00      	ldr	r3, [sp, #0]
 800717a:	f883 8000 	strb.w	r8, [r3]
 800717e:	e63f      	b.n	8006e00 <_dtoa_r+0x698>
 8007180:	4628      	mov	r0, r5
 8007182:	e7bb      	b.n	80070fc <_dtoa_r+0x994>
 8007184:	2201      	movs	r2, #1
 8007186:	e7e1      	b.n	800714c <_dtoa_r+0x9e4>
 8007188:	9b08      	ldr	r3, [sp, #32]
 800718a:	2b00      	cmp	r3, #0
 800718c:	db04      	blt.n	8007198 <_dtoa_r+0xa30>
 800718e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007190:	430b      	orrs	r3, r1
 8007192:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007194:	430b      	orrs	r3, r1
 8007196:	d120      	bne.n	80071da <_dtoa_r+0xa72>
 8007198:	2a00      	cmp	r2, #0
 800719a:	dded      	ble.n	8007178 <_dtoa_r+0xa10>
 800719c:	4649      	mov	r1, r9
 800719e:	2201      	movs	r2, #1
 80071a0:	4658      	mov	r0, fp
 80071a2:	f000 fbb3 	bl	800790c <__lshift>
 80071a6:	4621      	mov	r1, r4
 80071a8:	4681      	mov	r9, r0
 80071aa:	f000 fc1b 	bl	80079e4 <__mcmp>
 80071ae:	2800      	cmp	r0, #0
 80071b0:	dc03      	bgt.n	80071ba <_dtoa_r+0xa52>
 80071b2:	d1e1      	bne.n	8007178 <_dtoa_r+0xa10>
 80071b4:	f018 0f01 	tst.w	r8, #1
 80071b8:	d0de      	beq.n	8007178 <_dtoa_r+0xa10>
 80071ba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071be:	d1d8      	bne.n	8007172 <_dtoa_r+0xa0a>
 80071c0:	9a00      	ldr	r2, [sp, #0]
 80071c2:	2339      	movs	r3, #57	@ 0x39
 80071c4:	7013      	strb	r3, [r2, #0]
 80071c6:	4633      	mov	r3, r6
 80071c8:	461e      	mov	r6, r3
 80071ca:	3b01      	subs	r3, #1
 80071cc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80071d0:	2a39      	cmp	r2, #57	@ 0x39
 80071d2:	d052      	beq.n	800727a <_dtoa_r+0xb12>
 80071d4:	3201      	adds	r2, #1
 80071d6:	701a      	strb	r2, [r3, #0]
 80071d8:	e612      	b.n	8006e00 <_dtoa_r+0x698>
 80071da:	2a00      	cmp	r2, #0
 80071dc:	dd07      	ble.n	80071ee <_dtoa_r+0xa86>
 80071de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071e2:	d0ed      	beq.n	80071c0 <_dtoa_r+0xa58>
 80071e4:	9a00      	ldr	r2, [sp, #0]
 80071e6:	f108 0301 	add.w	r3, r8, #1
 80071ea:	7013      	strb	r3, [r2, #0]
 80071ec:	e608      	b.n	8006e00 <_dtoa_r+0x698>
 80071ee:	9b07      	ldr	r3, [sp, #28]
 80071f0:	9a07      	ldr	r2, [sp, #28]
 80071f2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80071f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d028      	beq.n	800724e <_dtoa_r+0xae6>
 80071fc:	4649      	mov	r1, r9
 80071fe:	2300      	movs	r3, #0
 8007200:	220a      	movs	r2, #10
 8007202:	4658      	mov	r0, fp
 8007204:	f000 f9d6 	bl	80075b4 <__multadd>
 8007208:	42af      	cmp	r7, r5
 800720a:	4681      	mov	r9, r0
 800720c:	f04f 0300 	mov.w	r3, #0
 8007210:	f04f 020a 	mov.w	r2, #10
 8007214:	4639      	mov	r1, r7
 8007216:	4658      	mov	r0, fp
 8007218:	d107      	bne.n	800722a <_dtoa_r+0xac2>
 800721a:	f000 f9cb 	bl	80075b4 <__multadd>
 800721e:	4607      	mov	r7, r0
 8007220:	4605      	mov	r5, r0
 8007222:	9b07      	ldr	r3, [sp, #28]
 8007224:	3301      	adds	r3, #1
 8007226:	9307      	str	r3, [sp, #28]
 8007228:	e774      	b.n	8007114 <_dtoa_r+0x9ac>
 800722a:	f000 f9c3 	bl	80075b4 <__multadd>
 800722e:	4629      	mov	r1, r5
 8007230:	4607      	mov	r7, r0
 8007232:	2300      	movs	r3, #0
 8007234:	220a      	movs	r2, #10
 8007236:	4658      	mov	r0, fp
 8007238:	f000 f9bc 	bl	80075b4 <__multadd>
 800723c:	4605      	mov	r5, r0
 800723e:	e7f0      	b.n	8007222 <_dtoa_r+0xaba>
 8007240:	9b00      	ldr	r3, [sp, #0]
 8007242:	2b00      	cmp	r3, #0
 8007244:	bfcc      	ite	gt
 8007246:	461e      	movgt	r6, r3
 8007248:	2601      	movle	r6, #1
 800724a:	4456      	add	r6, sl
 800724c:	2700      	movs	r7, #0
 800724e:	4649      	mov	r1, r9
 8007250:	2201      	movs	r2, #1
 8007252:	4658      	mov	r0, fp
 8007254:	f000 fb5a 	bl	800790c <__lshift>
 8007258:	4621      	mov	r1, r4
 800725a:	4681      	mov	r9, r0
 800725c:	f000 fbc2 	bl	80079e4 <__mcmp>
 8007260:	2800      	cmp	r0, #0
 8007262:	dcb0      	bgt.n	80071c6 <_dtoa_r+0xa5e>
 8007264:	d102      	bne.n	800726c <_dtoa_r+0xb04>
 8007266:	f018 0f01 	tst.w	r8, #1
 800726a:	d1ac      	bne.n	80071c6 <_dtoa_r+0xa5e>
 800726c:	4633      	mov	r3, r6
 800726e:	461e      	mov	r6, r3
 8007270:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007274:	2a30      	cmp	r2, #48	@ 0x30
 8007276:	d0fa      	beq.n	800726e <_dtoa_r+0xb06>
 8007278:	e5c2      	b.n	8006e00 <_dtoa_r+0x698>
 800727a:	459a      	cmp	sl, r3
 800727c:	d1a4      	bne.n	80071c8 <_dtoa_r+0xa60>
 800727e:	9b04      	ldr	r3, [sp, #16]
 8007280:	3301      	adds	r3, #1
 8007282:	9304      	str	r3, [sp, #16]
 8007284:	2331      	movs	r3, #49	@ 0x31
 8007286:	f88a 3000 	strb.w	r3, [sl]
 800728a:	e5b9      	b.n	8006e00 <_dtoa_r+0x698>
 800728c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800728e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80072ec <_dtoa_r+0xb84>
 8007292:	b11b      	cbz	r3, 800729c <_dtoa_r+0xb34>
 8007294:	f10a 0308 	add.w	r3, sl, #8
 8007298:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800729a:	6013      	str	r3, [r2, #0]
 800729c:	4650      	mov	r0, sl
 800729e:	b019      	add	sp, #100	@ 0x64
 80072a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	f77f ae37 	ble.w	8006f1a <_dtoa_r+0x7b2>
 80072ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80072b0:	2001      	movs	r0, #1
 80072b2:	e655      	b.n	8006f60 <_dtoa_r+0x7f8>
 80072b4:	9b00      	ldr	r3, [sp, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f77f aed6 	ble.w	8007068 <_dtoa_r+0x900>
 80072bc:	4656      	mov	r6, sl
 80072be:	4621      	mov	r1, r4
 80072c0:	4648      	mov	r0, r9
 80072c2:	f7ff f9c6 	bl	8006652 <quorem>
 80072c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80072ca:	f806 8b01 	strb.w	r8, [r6], #1
 80072ce:	9b00      	ldr	r3, [sp, #0]
 80072d0:	eba6 020a 	sub.w	r2, r6, sl
 80072d4:	4293      	cmp	r3, r2
 80072d6:	ddb3      	ble.n	8007240 <_dtoa_r+0xad8>
 80072d8:	4649      	mov	r1, r9
 80072da:	2300      	movs	r3, #0
 80072dc:	220a      	movs	r2, #10
 80072de:	4658      	mov	r0, fp
 80072e0:	f000 f968 	bl	80075b4 <__multadd>
 80072e4:	4681      	mov	r9, r0
 80072e6:	e7ea      	b.n	80072be <_dtoa_r+0xb56>
 80072e8:	080096b8 	.word	0x080096b8
 80072ec:	0800963c 	.word	0x0800963c

080072f0 <_free_r>:
 80072f0:	b538      	push	{r3, r4, r5, lr}
 80072f2:	4605      	mov	r5, r0
 80072f4:	2900      	cmp	r1, #0
 80072f6:	d041      	beq.n	800737c <_free_r+0x8c>
 80072f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072fc:	1f0c      	subs	r4, r1, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	bfb8      	it	lt
 8007302:	18e4      	addlt	r4, r4, r3
 8007304:	f000 f8e8 	bl	80074d8 <__malloc_lock>
 8007308:	4a1d      	ldr	r2, [pc, #116]	@ (8007380 <_free_r+0x90>)
 800730a:	6813      	ldr	r3, [r2, #0]
 800730c:	b933      	cbnz	r3, 800731c <_free_r+0x2c>
 800730e:	6063      	str	r3, [r4, #4]
 8007310:	6014      	str	r4, [r2, #0]
 8007312:	4628      	mov	r0, r5
 8007314:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007318:	f000 b8e4 	b.w	80074e4 <__malloc_unlock>
 800731c:	42a3      	cmp	r3, r4
 800731e:	d908      	bls.n	8007332 <_free_r+0x42>
 8007320:	6820      	ldr	r0, [r4, #0]
 8007322:	1821      	adds	r1, r4, r0
 8007324:	428b      	cmp	r3, r1
 8007326:	bf01      	itttt	eq
 8007328:	6819      	ldreq	r1, [r3, #0]
 800732a:	685b      	ldreq	r3, [r3, #4]
 800732c:	1809      	addeq	r1, r1, r0
 800732e:	6021      	streq	r1, [r4, #0]
 8007330:	e7ed      	b.n	800730e <_free_r+0x1e>
 8007332:	461a      	mov	r2, r3
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	b10b      	cbz	r3, 800733c <_free_r+0x4c>
 8007338:	42a3      	cmp	r3, r4
 800733a:	d9fa      	bls.n	8007332 <_free_r+0x42>
 800733c:	6811      	ldr	r1, [r2, #0]
 800733e:	1850      	adds	r0, r2, r1
 8007340:	42a0      	cmp	r0, r4
 8007342:	d10b      	bne.n	800735c <_free_r+0x6c>
 8007344:	6820      	ldr	r0, [r4, #0]
 8007346:	4401      	add	r1, r0
 8007348:	1850      	adds	r0, r2, r1
 800734a:	4283      	cmp	r3, r0
 800734c:	6011      	str	r1, [r2, #0]
 800734e:	d1e0      	bne.n	8007312 <_free_r+0x22>
 8007350:	6818      	ldr	r0, [r3, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	6053      	str	r3, [r2, #4]
 8007356:	4408      	add	r0, r1
 8007358:	6010      	str	r0, [r2, #0]
 800735a:	e7da      	b.n	8007312 <_free_r+0x22>
 800735c:	d902      	bls.n	8007364 <_free_r+0x74>
 800735e:	230c      	movs	r3, #12
 8007360:	602b      	str	r3, [r5, #0]
 8007362:	e7d6      	b.n	8007312 <_free_r+0x22>
 8007364:	6820      	ldr	r0, [r4, #0]
 8007366:	1821      	adds	r1, r4, r0
 8007368:	428b      	cmp	r3, r1
 800736a:	bf04      	itt	eq
 800736c:	6819      	ldreq	r1, [r3, #0]
 800736e:	685b      	ldreq	r3, [r3, #4]
 8007370:	6063      	str	r3, [r4, #4]
 8007372:	bf04      	itt	eq
 8007374:	1809      	addeq	r1, r1, r0
 8007376:	6021      	streq	r1, [r4, #0]
 8007378:	6054      	str	r4, [r2, #4]
 800737a:	e7ca      	b.n	8007312 <_free_r+0x22>
 800737c:	bd38      	pop	{r3, r4, r5, pc}
 800737e:	bf00      	nop
 8007380:	20000a24 	.word	0x20000a24

08007384 <malloc>:
 8007384:	4b02      	ldr	r3, [pc, #8]	@ (8007390 <malloc+0xc>)
 8007386:	4601      	mov	r1, r0
 8007388:	6818      	ldr	r0, [r3, #0]
 800738a:	f000 b825 	b.w	80073d8 <_malloc_r>
 800738e:	bf00      	nop
 8007390:	2000002c 	.word	0x2000002c

08007394 <sbrk_aligned>:
 8007394:	b570      	push	{r4, r5, r6, lr}
 8007396:	4e0f      	ldr	r6, [pc, #60]	@ (80073d4 <sbrk_aligned+0x40>)
 8007398:	460c      	mov	r4, r1
 800739a:	6831      	ldr	r1, [r6, #0]
 800739c:	4605      	mov	r5, r0
 800739e:	b911      	cbnz	r1, 80073a6 <sbrk_aligned+0x12>
 80073a0:	f000 fe2c 	bl	8007ffc <_sbrk_r>
 80073a4:	6030      	str	r0, [r6, #0]
 80073a6:	4621      	mov	r1, r4
 80073a8:	4628      	mov	r0, r5
 80073aa:	f000 fe27 	bl	8007ffc <_sbrk_r>
 80073ae:	1c43      	adds	r3, r0, #1
 80073b0:	d103      	bne.n	80073ba <sbrk_aligned+0x26>
 80073b2:	f04f 34ff 	mov.w	r4, #4294967295
 80073b6:	4620      	mov	r0, r4
 80073b8:	bd70      	pop	{r4, r5, r6, pc}
 80073ba:	1cc4      	adds	r4, r0, #3
 80073bc:	f024 0403 	bic.w	r4, r4, #3
 80073c0:	42a0      	cmp	r0, r4
 80073c2:	d0f8      	beq.n	80073b6 <sbrk_aligned+0x22>
 80073c4:	1a21      	subs	r1, r4, r0
 80073c6:	4628      	mov	r0, r5
 80073c8:	f000 fe18 	bl	8007ffc <_sbrk_r>
 80073cc:	3001      	adds	r0, #1
 80073ce:	d1f2      	bne.n	80073b6 <sbrk_aligned+0x22>
 80073d0:	e7ef      	b.n	80073b2 <sbrk_aligned+0x1e>
 80073d2:	bf00      	nop
 80073d4:	20000a20 	.word	0x20000a20

080073d8 <_malloc_r>:
 80073d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073dc:	1ccd      	adds	r5, r1, #3
 80073de:	f025 0503 	bic.w	r5, r5, #3
 80073e2:	3508      	adds	r5, #8
 80073e4:	2d0c      	cmp	r5, #12
 80073e6:	bf38      	it	cc
 80073e8:	250c      	movcc	r5, #12
 80073ea:	2d00      	cmp	r5, #0
 80073ec:	4606      	mov	r6, r0
 80073ee:	db01      	blt.n	80073f4 <_malloc_r+0x1c>
 80073f0:	42a9      	cmp	r1, r5
 80073f2:	d904      	bls.n	80073fe <_malloc_r+0x26>
 80073f4:	230c      	movs	r3, #12
 80073f6:	6033      	str	r3, [r6, #0]
 80073f8:	2000      	movs	r0, #0
 80073fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074d4 <_malloc_r+0xfc>
 8007402:	f000 f869 	bl	80074d8 <__malloc_lock>
 8007406:	f8d8 3000 	ldr.w	r3, [r8]
 800740a:	461c      	mov	r4, r3
 800740c:	bb44      	cbnz	r4, 8007460 <_malloc_r+0x88>
 800740e:	4629      	mov	r1, r5
 8007410:	4630      	mov	r0, r6
 8007412:	f7ff ffbf 	bl	8007394 <sbrk_aligned>
 8007416:	1c43      	adds	r3, r0, #1
 8007418:	4604      	mov	r4, r0
 800741a:	d158      	bne.n	80074ce <_malloc_r+0xf6>
 800741c:	f8d8 4000 	ldr.w	r4, [r8]
 8007420:	4627      	mov	r7, r4
 8007422:	2f00      	cmp	r7, #0
 8007424:	d143      	bne.n	80074ae <_malloc_r+0xd6>
 8007426:	2c00      	cmp	r4, #0
 8007428:	d04b      	beq.n	80074c2 <_malloc_r+0xea>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	4639      	mov	r1, r7
 800742e:	4630      	mov	r0, r6
 8007430:	eb04 0903 	add.w	r9, r4, r3
 8007434:	f000 fde2 	bl	8007ffc <_sbrk_r>
 8007438:	4581      	cmp	r9, r0
 800743a:	d142      	bne.n	80074c2 <_malloc_r+0xea>
 800743c:	6821      	ldr	r1, [r4, #0]
 800743e:	1a6d      	subs	r5, r5, r1
 8007440:	4629      	mov	r1, r5
 8007442:	4630      	mov	r0, r6
 8007444:	f7ff ffa6 	bl	8007394 <sbrk_aligned>
 8007448:	3001      	adds	r0, #1
 800744a:	d03a      	beq.n	80074c2 <_malloc_r+0xea>
 800744c:	6823      	ldr	r3, [r4, #0]
 800744e:	442b      	add	r3, r5
 8007450:	6023      	str	r3, [r4, #0]
 8007452:	f8d8 3000 	ldr.w	r3, [r8]
 8007456:	685a      	ldr	r2, [r3, #4]
 8007458:	bb62      	cbnz	r2, 80074b4 <_malloc_r+0xdc>
 800745a:	f8c8 7000 	str.w	r7, [r8]
 800745e:	e00f      	b.n	8007480 <_malloc_r+0xa8>
 8007460:	6822      	ldr	r2, [r4, #0]
 8007462:	1b52      	subs	r2, r2, r5
 8007464:	d420      	bmi.n	80074a8 <_malloc_r+0xd0>
 8007466:	2a0b      	cmp	r2, #11
 8007468:	d917      	bls.n	800749a <_malloc_r+0xc2>
 800746a:	1961      	adds	r1, r4, r5
 800746c:	42a3      	cmp	r3, r4
 800746e:	6025      	str	r5, [r4, #0]
 8007470:	bf18      	it	ne
 8007472:	6059      	strne	r1, [r3, #4]
 8007474:	6863      	ldr	r3, [r4, #4]
 8007476:	bf08      	it	eq
 8007478:	f8c8 1000 	streq.w	r1, [r8]
 800747c:	5162      	str	r2, [r4, r5]
 800747e:	604b      	str	r3, [r1, #4]
 8007480:	4630      	mov	r0, r6
 8007482:	f000 f82f 	bl	80074e4 <__malloc_unlock>
 8007486:	f104 000b 	add.w	r0, r4, #11
 800748a:	1d23      	adds	r3, r4, #4
 800748c:	f020 0007 	bic.w	r0, r0, #7
 8007490:	1ac2      	subs	r2, r0, r3
 8007492:	bf1c      	itt	ne
 8007494:	1a1b      	subne	r3, r3, r0
 8007496:	50a3      	strne	r3, [r4, r2]
 8007498:	e7af      	b.n	80073fa <_malloc_r+0x22>
 800749a:	6862      	ldr	r2, [r4, #4]
 800749c:	42a3      	cmp	r3, r4
 800749e:	bf0c      	ite	eq
 80074a0:	f8c8 2000 	streq.w	r2, [r8]
 80074a4:	605a      	strne	r2, [r3, #4]
 80074a6:	e7eb      	b.n	8007480 <_malloc_r+0xa8>
 80074a8:	4623      	mov	r3, r4
 80074aa:	6864      	ldr	r4, [r4, #4]
 80074ac:	e7ae      	b.n	800740c <_malloc_r+0x34>
 80074ae:	463c      	mov	r4, r7
 80074b0:	687f      	ldr	r7, [r7, #4]
 80074b2:	e7b6      	b.n	8007422 <_malloc_r+0x4a>
 80074b4:	461a      	mov	r2, r3
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	42a3      	cmp	r3, r4
 80074ba:	d1fb      	bne.n	80074b4 <_malloc_r+0xdc>
 80074bc:	2300      	movs	r3, #0
 80074be:	6053      	str	r3, [r2, #4]
 80074c0:	e7de      	b.n	8007480 <_malloc_r+0xa8>
 80074c2:	230c      	movs	r3, #12
 80074c4:	6033      	str	r3, [r6, #0]
 80074c6:	4630      	mov	r0, r6
 80074c8:	f000 f80c 	bl	80074e4 <__malloc_unlock>
 80074cc:	e794      	b.n	80073f8 <_malloc_r+0x20>
 80074ce:	6005      	str	r5, [r0, #0]
 80074d0:	e7d6      	b.n	8007480 <_malloc_r+0xa8>
 80074d2:	bf00      	nop
 80074d4:	20000a24 	.word	0x20000a24

080074d8 <__malloc_lock>:
 80074d8:	4801      	ldr	r0, [pc, #4]	@ (80074e0 <__malloc_lock+0x8>)
 80074da:	f7ff b8aa 	b.w	8006632 <__retarget_lock_acquire_recursive>
 80074de:	bf00      	nop
 80074e0:	20000a1c 	.word	0x20000a1c

080074e4 <__malloc_unlock>:
 80074e4:	4801      	ldr	r0, [pc, #4]	@ (80074ec <__malloc_unlock+0x8>)
 80074e6:	f7ff b8a5 	b.w	8006634 <__retarget_lock_release_recursive>
 80074ea:	bf00      	nop
 80074ec:	20000a1c 	.word	0x20000a1c

080074f0 <_Balloc>:
 80074f0:	b570      	push	{r4, r5, r6, lr}
 80074f2:	69c6      	ldr	r6, [r0, #28]
 80074f4:	4604      	mov	r4, r0
 80074f6:	460d      	mov	r5, r1
 80074f8:	b976      	cbnz	r6, 8007518 <_Balloc+0x28>
 80074fa:	2010      	movs	r0, #16
 80074fc:	f7ff ff42 	bl	8007384 <malloc>
 8007500:	4602      	mov	r2, r0
 8007502:	61e0      	str	r0, [r4, #28]
 8007504:	b920      	cbnz	r0, 8007510 <_Balloc+0x20>
 8007506:	4b18      	ldr	r3, [pc, #96]	@ (8007568 <_Balloc+0x78>)
 8007508:	4818      	ldr	r0, [pc, #96]	@ (800756c <_Balloc+0x7c>)
 800750a:	216b      	movs	r1, #107	@ 0x6b
 800750c:	f000 fd86 	bl	800801c <__assert_func>
 8007510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007514:	6006      	str	r6, [r0, #0]
 8007516:	60c6      	str	r6, [r0, #12]
 8007518:	69e6      	ldr	r6, [r4, #28]
 800751a:	68f3      	ldr	r3, [r6, #12]
 800751c:	b183      	cbz	r3, 8007540 <_Balloc+0x50>
 800751e:	69e3      	ldr	r3, [r4, #28]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007526:	b9b8      	cbnz	r0, 8007558 <_Balloc+0x68>
 8007528:	2101      	movs	r1, #1
 800752a:	fa01 f605 	lsl.w	r6, r1, r5
 800752e:	1d72      	adds	r2, r6, #5
 8007530:	0092      	lsls	r2, r2, #2
 8007532:	4620      	mov	r0, r4
 8007534:	f000 fd90 	bl	8008058 <_calloc_r>
 8007538:	b160      	cbz	r0, 8007554 <_Balloc+0x64>
 800753a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800753e:	e00e      	b.n	800755e <_Balloc+0x6e>
 8007540:	2221      	movs	r2, #33	@ 0x21
 8007542:	2104      	movs	r1, #4
 8007544:	4620      	mov	r0, r4
 8007546:	f000 fd87 	bl	8008058 <_calloc_r>
 800754a:	69e3      	ldr	r3, [r4, #28]
 800754c:	60f0      	str	r0, [r6, #12]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1e4      	bne.n	800751e <_Balloc+0x2e>
 8007554:	2000      	movs	r0, #0
 8007556:	bd70      	pop	{r4, r5, r6, pc}
 8007558:	6802      	ldr	r2, [r0, #0]
 800755a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800755e:	2300      	movs	r3, #0
 8007560:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007564:	e7f7      	b.n	8007556 <_Balloc+0x66>
 8007566:	bf00      	nop
 8007568:	08009649 	.word	0x08009649
 800756c:	080096c9 	.word	0x080096c9

08007570 <_Bfree>:
 8007570:	b570      	push	{r4, r5, r6, lr}
 8007572:	69c6      	ldr	r6, [r0, #28]
 8007574:	4605      	mov	r5, r0
 8007576:	460c      	mov	r4, r1
 8007578:	b976      	cbnz	r6, 8007598 <_Bfree+0x28>
 800757a:	2010      	movs	r0, #16
 800757c:	f7ff ff02 	bl	8007384 <malloc>
 8007580:	4602      	mov	r2, r0
 8007582:	61e8      	str	r0, [r5, #28]
 8007584:	b920      	cbnz	r0, 8007590 <_Bfree+0x20>
 8007586:	4b09      	ldr	r3, [pc, #36]	@ (80075ac <_Bfree+0x3c>)
 8007588:	4809      	ldr	r0, [pc, #36]	@ (80075b0 <_Bfree+0x40>)
 800758a:	218f      	movs	r1, #143	@ 0x8f
 800758c:	f000 fd46 	bl	800801c <__assert_func>
 8007590:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007594:	6006      	str	r6, [r0, #0]
 8007596:	60c6      	str	r6, [r0, #12]
 8007598:	b13c      	cbz	r4, 80075aa <_Bfree+0x3a>
 800759a:	69eb      	ldr	r3, [r5, #28]
 800759c:	6862      	ldr	r2, [r4, #4]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075a4:	6021      	str	r1, [r4, #0]
 80075a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80075aa:	bd70      	pop	{r4, r5, r6, pc}
 80075ac:	08009649 	.word	0x08009649
 80075b0:	080096c9 	.word	0x080096c9

080075b4 <__multadd>:
 80075b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b8:	690d      	ldr	r5, [r1, #16]
 80075ba:	4607      	mov	r7, r0
 80075bc:	460c      	mov	r4, r1
 80075be:	461e      	mov	r6, r3
 80075c0:	f101 0c14 	add.w	ip, r1, #20
 80075c4:	2000      	movs	r0, #0
 80075c6:	f8dc 3000 	ldr.w	r3, [ip]
 80075ca:	b299      	uxth	r1, r3
 80075cc:	fb02 6101 	mla	r1, r2, r1, r6
 80075d0:	0c1e      	lsrs	r6, r3, #16
 80075d2:	0c0b      	lsrs	r3, r1, #16
 80075d4:	fb02 3306 	mla	r3, r2, r6, r3
 80075d8:	b289      	uxth	r1, r1
 80075da:	3001      	adds	r0, #1
 80075dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075e0:	4285      	cmp	r5, r0
 80075e2:	f84c 1b04 	str.w	r1, [ip], #4
 80075e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075ea:	dcec      	bgt.n	80075c6 <__multadd+0x12>
 80075ec:	b30e      	cbz	r6, 8007632 <__multadd+0x7e>
 80075ee:	68a3      	ldr	r3, [r4, #8]
 80075f0:	42ab      	cmp	r3, r5
 80075f2:	dc19      	bgt.n	8007628 <__multadd+0x74>
 80075f4:	6861      	ldr	r1, [r4, #4]
 80075f6:	4638      	mov	r0, r7
 80075f8:	3101      	adds	r1, #1
 80075fa:	f7ff ff79 	bl	80074f0 <_Balloc>
 80075fe:	4680      	mov	r8, r0
 8007600:	b928      	cbnz	r0, 800760e <__multadd+0x5a>
 8007602:	4602      	mov	r2, r0
 8007604:	4b0c      	ldr	r3, [pc, #48]	@ (8007638 <__multadd+0x84>)
 8007606:	480d      	ldr	r0, [pc, #52]	@ (800763c <__multadd+0x88>)
 8007608:	21ba      	movs	r1, #186	@ 0xba
 800760a:	f000 fd07 	bl	800801c <__assert_func>
 800760e:	6922      	ldr	r2, [r4, #16]
 8007610:	3202      	adds	r2, #2
 8007612:	f104 010c 	add.w	r1, r4, #12
 8007616:	0092      	lsls	r2, r2, #2
 8007618:	300c      	adds	r0, #12
 800761a:	f7ff f80c 	bl	8006636 <memcpy>
 800761e:	4621      	mov	r1, r4
 8007620:	4638      	mov	r0, r7
 8007622:	f7ff ffa5 	bl	8007570 <_Bfree>
 8007626:	4644      	mov	r4, r8
 8007628:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800762c:	3501      	adds	r5, #1
 800762e:	615e      	str	r6, [r3, #20]
 8007630:	6125      	str	r5, [r4, #16]
 8007632:	4620      	mov	r0, r4
 8007634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007638:	080096b8 	.word	0x080096b8
 800763c:	080096c9 	.word	0x080096c9

08007640 <__hi0bits>:
 8007640:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007644:	4603      	mov	r3, r0
 8007646:	bf36      	itet	cc
 8007648:	0403      	lslcc	r3, r0, #16
 800764a:	2000      	movcs	r0, #0
 800764c:	2010      	movcc	r0, #16
 800764e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007652:	bf3c      	itt	cc
 8007654:	021b      	lslcc	r3, r3, #8
 8007656:	3008      	addcc	r0, #8
 8007658:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800765c:	bf3c      	itt	cc
 800765e:	011b      	lslcc	r3, r3, #4
 8007660:	3004      	addcc	r0, #4
 8007662:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007666:	bf3c      	itt	cc
 8007668:	009b      	lslcc	r3, r3, #2
 800766a:	3002      	addcc	r0, #2
 800766c:	2b00      	cmp	r3, #0
 800766e:	db05      	blt.n	800767c <__hi0bits+0x3c>
 8007670:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007674:	f100 0001 	add.w	r0, r0, #1
 8007678:	bf08      	it	eq
 800767a:	2020      	moveq	r0, #32
 800767c:	4770      	bx	lr

0800767e <__lo0bits>:
 800767e:	6803      	ldr	r3, [r0, #0]
 8007680:	4602      	mov	r2, r0
 8007682:	f013 0007 	ands.w	r0, r3, #7
 8007686:	d00b      	beq.n	80076a0 <__lo0bits+0x22>
 8007688:	07d9      	lsls	r1, r3, #31
 800768a:	d421      	bmi.n	80076d0 <__lo0bits+0x52>
 800768c:	0798      	lsls	r0, r3, #30
 800768e:	bf49      	itett	mi
 8007690:	085b      	lsrmi	r3, r3, #1
 8007692:	089b      	lsrpl	r3, r3, #2
 8007694:	2001      	movmi	r0, #1
 8007696:	6013      	strmi	r3, [r2, #0]
 8007698:	bf5c      	itt	pl
 800769a:	6013      	strpl	r3, [r2, #0]
 800769c:	2002      	movpl	r0, #2
 800769e:	4770      	bx	lr
 80076a0:	b299      	uxth	r1, r3
 80076a2:	b909      	cbnz	r1, 80076a8 <__lo0bits+0x2a>
 80076a4:	0c1b      	lsrs	r3, r3, #16
 80076a6:	2010      	movs	r0, #16
 80076a8:	b2d9      	uxtb	r1, r3
 80076aa:	b909      	cbnz	r1, 80076b0 <__lo0bits+0x32>
 80076ac:	3008      	adds	r0, #8
 80076ae:	0a1b      	lsrs	r3, r3, #8
 80076b0:	0719      	lsls	r1, r3, #28
 80076b2:	bf04      	itt	eq
 80076b4:	091b      	lsreq	r3, r3, #4
 80076b6:	3004      	addeq	r0, #4
 80076b8:	0799      	lsls	r1, r3, #30
 80076ba:	bf04      	itt	eq
 80076bc:	089b      	lsreq	r3, r3, #2
 80076be:	3002      	addeq	r0, #2
 80076c0:	07d9      	lsls	r1, r3, #31
 80076c2:	d403      	bmi.n	80076cc <__lo0bits+0x4e>
 80076c4:	085b      	lsrs	r3, r3, #1
 80076c6:	f100 0001 	add.w	r0, r0, #1
 80076ca:	d003      	beq.n	80076d4 <__lo0bits+0x56>
 80076cc:	6013      	str	r3, [r2, #0]
 80076ce:	4770      	bx	lr
 80076d0:	2000      	movs	r0, #0
 80076d2:	4770      	bx	lr
 80076d4:	2020      	movs	r0, #32
 80076d6:	4770      	bx	lr

080076d8 <__i2b>:
 80076d8:	b510      	push	{r4, lr}
 80076da:	460c      	mov	r4, r1
 80076dc:	2101      	movs	r1, #1
 80076de:	f7ff ff07 	bl	80074f0 <_Balloc>
 80076e2:	4602      	mov	r2, r0
 80076e4:	b928      	cbnz	r0, 80076f2 <__i2b+0x1a>
 80076e6:	4b05      	ldr	r3, [pc, #20]	@ (80076fc <__i2b+0x24>)
 80076e8:	4805      	ldr	r0, [pc, #20]	@ (8007700 <__i2b+0x28>)
 80076ea:	f240 1145 	movw	r1, #325	@ 0x145
 80076ee:	f000 fc95 	bl	800801c <__assert_func>
 80076f2:	2301      	movs	r3, #1
 80076f4:	6144      	str	r4, [r0, #20]
 80076f6:	6103      	str	r3, [r0, #16]
 80076f8:	bd10      	pop	{r4, pc}
 80076fa:	bf00      	nop
 80076fc:	080096b8 	.word	0x080096b8
 8007700:	080096c9 	.word	0x080096c9

08007704 <__multiply>:
 8007704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007708:	4614      	mov	r4, r2
 800770a:	690a      	ldr	r2, [r1, #16]
 800770c:	6923      	ldr	r3, [r4, #16]
 800770e:	429a      	cmp	r2, r3
 8007710:	bfa8      	it	ge
 8007712:	4623      	movge	r3, r4
 8007714:	460f      	mov	r7, r1
 8007716:	bfa4      	itt	ge
 8007718:	460c      	movge	r4, r1
 800771a:	461f      	movge	r7, r3
 800771c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007720:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007724:	68a3      	ldr	r3, [r4, #8]
 8007726:	6861      	ldr	r1, [r4, #4]
 8007728:	eb0a 0609 	add.w	r6, sl, r9
 800772c:	42b3      	cmp	r3, r6
 800772e:	b085      	sub	sp, #20
 8007730:	bfb8      	it	lt
 8007732:	3101      	addlt	r1, #1
 8007734:	f7ff fedc 	bl	80074f0 <_Balloc>
 8007738:	b930      	cbnz	r0, 8007748 <__multiply+0x44>
 800773a:	4602      	mov	r2, r0
 800773c:	4b44      	ldr	r3, [pc, #272]	@ (8007850 <__multiply+0x14c>)
 800773e:	4845      	ldr	r0, [pc, #276]	@ (8007854 <__multiply+0x150>)
 8007740:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007744:	f000 fc6a 	bl	800801c <__assert_func>
 8007748:	f100 0514 	add.w	r5, r0, #20
 800774c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007750:	462b      	mov	r3, r5
 8007752:	2200      	movs	r2, #0
 8007754:	4543      	cmp	r3, r8
 8007756:	d321      	bcc.n	800779c <__multiply+0x98>
 8007758:	f107 0114 	add.w	r1, r7, #20
 800775c:	f104 0214 	add.w	r2, r4, #20
 8007760:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007764:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007768:	9302      	str	r3, [sp, #8]
 800776a:	1b13      	subs	r3, r2, r4
 800776c:	3b15      	subs	r3, #21
 800776e:	f023 0303 	bic.w	r3, r3, #3
 8007772:	3304      	adds	r3, #4
 8007774:	f104 0715 	add.w	r7, r4, #21
 8007778:	42ba      	cmp	r2, r7
 800777a:	bf38      	it	cc
 800777c:	2304      	movcc	r3, #4
 800777e:	9301      	str	r3, [sp, #4]
 8007780:	9b02      	ldr	r3, [sp, #8]
 8007782:	9103      	str	r1, [sp, #12]
 8007784:	428b      	cmp	r3, r1
 8007786:	d80c      	bhi.n	80077a2 <__multiply+0x9e>
 8007788:	2e00      	cmp	r6, #0
 800778a:	dd03      	ble.n	8007794 <__multiply+0x90>
 800778c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007790:	2b00      	cmp	r3, #0
 8007792:	d05b      	beq.n	800784c <__multiply+0x148>
 8007794:	6106      	str	r6, [r0, #16]
 8007796:	b005      	add	sp, #20
 8007798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800779c:	f843 2b04 	str.w	r2, [r3], #4
 80077a0:	e7d8      	b.n	8007754 <__multiply+0x50>
 80077a2:	f8b1 a000 	ldrh.w	sl, [r1]
 80077a6:	f1ba 0f00 	cmp.w	sl, #0
 80077aa:	d024      	beq.n	80077f6 <__multiply+0xf2>
 80077ac:	f104 0e14 	add.w	lr, r4, #20
 80077b0:	46a9      	mov	r9, r5
 80077b2:	f04f 0c00 	mov.w	ip, #0
 80077b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80077ba:	f8d9 3000 	ldr.w	r3, [r9]
 80077be:	fa1f fb87 	uxth.w	fp, r7
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80077c8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80077cc:	f8d9 7000 	ldr.w	r7, [r9]
 80077d0:	4463      	add	r3, ip
 80077d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80077d6:	fb0a c70b 	mla	r7, sl, fp, ip
 80077da:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80077de:	b29b      	uxth	r3, r3
 80077e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80077e4:	4572      	cmp	r2, lr
 80077e6:	f849 3b04 	str.w	r3, [r9], #4
 80077ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80077ee:	d8e2      	bhi.n	80077b6 <__multiply+0xb2>
 80077f0:	9b01      	ldr	r3, [sp, #4]
 80077f2:	f845 c003 	str.w	ip, [r5, r3]
 80077f6:	9b03      	ldr	r3, [sp, #12]
 80077f8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80077fc:	3104      	adds	r1, #4
 80077fe:	f1b9 0f00 	cmp.w	r9, #0
 8007802:	d021      	beq.n	8007848 <__multiply+0x144>
 8007804:	682b      	ldr	r3, [r5, #0]
 8007806:	f104 0c14 	add.w	ip, r4, #20
 800780a:	46ae      	mov	lr, r5
 800780c:	f04f 0a00 	mov.w	sl, #0
 8007810:	f8bc b000 	ldrh.w	fp, [ip]
 8007814:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007818:	fb09 770b 	mla	r7, r9, fp, r7
 800781c:	4457      	add	r7, sl
 800781e:	b29b      	uxth	r3, r3
 8007820:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007824:	f84e 3b04 	str.w	r3, [lr], #4
 8007828:	f85c 3b04 	ldr.w	r3, [ip], #4
 800782c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007830:	f8be 3000 	ldrh.w	r3, [lr]
 8007834:	fb09 330a 	mla	r3, r9, sl, r3
 8007838:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800783c:	4562      	cmp	r2, ip
 800783e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007842:	d8e5      	bhi.n	8007810 <__multiply+0x10c>
 8007844:	9f01      	ldr	r7, [sp, #4]
 8007846:	51eb      	str	r3, [r5, r7]
 8007848:	3504      	adds	r5, #4
 800784a:	e799      	b.n	8007780 <__multiply+0x7c>
 800784c:	3e01      	subs	r6, #1
 800784e:	e79b      	b.n	8007788 <__multiply+0x84>
 8007850:	080096b8 	.word	0x080096b8
 8007854:	080096c9 	.word	0x080096c9

08007858 <__pow5mult>:
 8007858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800785c:	4615      	mov	r5, r2
 800785e:	f012 0203 	ands.w	r2, r2, #3
 8007862:	4607      	mov	r7, r0
 8007864:	460e      	mov	r6, r1
 8007866:	d007      	beq.n	8007878 <__pow5mult+0x20>
 8007868:	4c25      	ldr	r4, [pc, #148]	@ (8007900 <__pow5mult+0xa8>)
 800786a:	3a01      	subs	r2, #1
 800786c:	2300      	movs	r3, #0
 800786e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007872:	f7ff fe9f 	bl	80075b4 <__multadd>
 8007876:	4606      	mov	r6, r0
 8007878:	10ad      	asrs	r5, r5, #2
 800787a:	d03d      	beq.n	80078f8 <__pow5mult+0xa0>
 800787c:	69fc      	ldr	r4, [r7, #28]
 800787e:	b97c      	cbnz	r4, 80078a0 <__pow5mult+0x48>
 8007880:	2010      	movs	r0, #16
 8007882:	f7ff fd7f 	bl	8007384 <malloc>
 8007886:	4602      	mov	r2, r0
 8007888:	61f8      	str	r0, [r7, #28]
 800788a:	b928      	cbnz	r0, 8007898 <__pow5mult+0x40>
 800788c:	4b1d      	ldr	r3, [pc, #116]	@ (8007904 <__pow5mult+0xac>)
 800788e:	481e      	ldr	r0, [pc, #120]	@ (8007908 <__pow5mult+0xb0>)
 8007890:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007894:	f000 fbc2 	bl	800801c <__assert_func>
 8007898:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800789c:	6004      	str	r4, [r0, #0]
 800789e:	60c4      	str	r4, [r0, #12]
 80078a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80078a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80078a8:	b94c      	cbnz	r4, 80078be <__pow5mult+0x66>
 80078aa:	f240 2171 	movw	r1, #625	@ 0x271
 80078ae:	4638      	mov	r0, r7
 80078b0:	f7ff ff12 	bl	80076d8 <__i2b>
 80078b4:	2300      	movs	r3, #0
 80078b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80078ba:	4604      	mov	r4, r0
 80078bc:	6003      	str	r3, [r0, #0]
 80078be:	f04f 0900 	mov.w	r9, #0
 80078c2:	07eb      	lsls	r3, r5, #31
 80078c4:	d50a      	bpl.n	80078dc <__pow5mult+0x84>
 80078c6:	4631      	mov	r1, r6
 80078c8:	4622      	mov	r2, r4
 80078ca:	4638      	mov	r0, r7
 80078cc:	f7ff ff1a 	bl	8007704 <__multiply>
 80078d0:	4631      	mov	r1, r6
 80078d2:	4680      	mov	r8, r0
 80078d4:	4638      	mov	r0, r7
 80078d6:	f7ff fe4b 	bl	8007570 <_Bfree>
 80078da:	4646      	mov	r6, r8
 80078dc:	106d      	asrs	r5, r5, #1
 80078de:	d00b      	beq.n	80078f8 <__pow5mult+0xa0>
 80078e0:	6820      	ldr	r0, [r4, #0]
 80078e2:	b938      	cbnz	r0, 80078f4 <__pow5mult+0x9c>
 80078e4:	4622      	mov	r2, r4
 80078e6:	4621      	mov	r1, r4
 80078e8:	4638      	mov	r0, r7
 80078ea:	f7ff ff0b 	bl	8007704 <__multiply>
 80078ee:	6020      	str	r0, [r4, #0]
 80078f0:	f8c0 9000 	str.w	r9, [r0]
 80078f4:	4604      	mov	r4, r0
 80078f6:	e7e4      	b.n	80078c2 <__pow5mult+0x6a>
 80078f8:	4630      	mov	r0, r6
 80078fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078fe:	bf00      	nop
 8007900:	08009724 	.word	0x08009724
 8007904:	08009649 	.word	0x08009649
 8007908:	080096c9 	.word	0x080096c9

0800790c <__lshift>:
 800790c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007910:	460c      	mov	r4, r1
 8007912:	6849      	ldr	r1, [r1, #4]
 8007914:	6923      	ldr	r3, [r4, #16]
 8007916:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800791a:	68a3      	ldr	r3, [r4, #8]
 800791c:	4607      	mov	r7, r0
 800791e:	4691      	mov	r9, r2
 8007920:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007924:	f108 0601 	add.w	r6, r8, #1
 8007928:	42b3      	cmp	r3, r6
 800792a:	db0b      	blt.n	8007944 <__lshift+0x38>
 800792c:	4638      	mov	r0, r7
 800792e:	f7ff fddf 	bl	80074f0 <_Balloc>
 8007932:	4605      	mov	r5, r0
 8007934:	b948      	cbnz	r0, 800794a <__lshift+0x3e>
 8007936:	4602      	mov	r2, r0
 8007938:	4b28      	ldr	r3, [pc, #160]	@ (80079dc <__lshift+0xd0>)
 800793a:	4829      	ldr	r0, [pc, #164]	@ (80079e0 <__lshift+0xd4>)
 800793c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007940:	f000 fb6c 	bl	800801c <__assert_func>
 8007944:	3101      	adds	r1, #1
 8007946:	005b      	lsls	r3, r3, #1
 8007948:	e7ee      	b.n	8007928 <__lshift+0x1c>
 800794a:	2300      	movs	r3, #0
 800794c:	f100 0114 	add.w	r1, r0, #20
 8007950:	f100 0210 	add.w	r2, r0, #16
 8007954:	4618      	mov	r0, r3
 8007956:	4553      	cmp	r3, sl
 8007958:	db33      	blt.n	80079c2 <__lshift+0xb6>
 800795a:	6920      	ldr	r0, [r4, #16]
 800795c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007960:	f104 0314 	add.w	r3, r4, #20
 8007964:	f019 091f 	ands.w	r9, r9, #31
 8007968:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800796c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007970:	d02b      	beq.n	80079ca <__lshift+0xbe>
 8007972:	f1c9 0e20 	rsb	lr, r9, #32
 8007976:	468a      	mov	sl, r1
 8007978:	2200      	movs	r2, #0
 800797a:	6818      	ldr	r0, [r3, #0]
 800797c:	fa00 f009 	lsl.w	r0, r0, r9
 8007980:	4310      	orrs	r0, r2
 8007982:	f84a 0b04 	str.w	r0, [sl], #4
 8007986:	f853 2b04 	ldr.w	r2, [r3], #4
 800798a:	459c      	cmp	ip, r3
 800798c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007990:	d8f3      	bhi.n	800797a <__lshift+0x6e>
 8007992:	ebac 0304 	sub.w	r3, ip, r4
 8007996:	3b15      	subs	r3, #21
 8007998:	f023 0303 	bic.w	r3, r3, #3
 800799c:	3304      	adds	r3, #4
 800799e:	f104 0015 	add.w	r0, r4, #21
 80079a2:	4584      	cmp	ip, r0
 80079a4:	bf38      	it	cc
 80079a6:	2304      	movcc	r3, #4
 80079a8:	50ca      	str	r2, [r1, r3]
 80079aa:	b10a      	cbz	r2, 80079b0 <__lshift+0xa4>
 80079ac:	f108 0602 	add.w	r6, r8, #2
 80079b0:	3e01      	subs	r6, #1
 80079b2:	4638      	mov	r0, r7
 80079b4:	612e      	str	r6, [r5, #16]
 80079b6:	4621      	mov	r1, r4
 80079b8:	f7ff fdda 	bl	8007570 <_Bfree>
 80079bc:	4628      	mov	r0, r5
 80079be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80079c6:	3301      	adds	r3, #1
 80079c8:	e7c5      	b.n	8007956 <__lshift+0x4a>
 80079ca:	3904      	subs	r1, #4
 80079cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80079d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80079d4:	459c      	cmp	ip, r3
 80079d6:	d8f9      	bhi.n	80079cc <__lshift+0xc0>
 80079d8:	e7ea      	b.n	80079b0 <__lshift+0xa4>
 80079da:	bf00      	nop
 80079dc:	080096b8 	.word	0x080096b8
 80079e0:	080096c9 	.word	0x080096c9

080079e4 <__mcmp>:
 80079e4:	690a      	ldr	r2, [r1, #16]
 80079e6:	4603      	mov	r3, r0
 80079e8:	6900      	ldr	r0, [r0, #16]
 80079ea:	1a80      	subs	r0, r0, r2
 80079ec:	b530      	push	{r4, r5, lr}
 80079ee:	d10e      	bne.n	8007a0e <__mcmp+0x2a>
 80079f0:	3314      	adds	r3, #20
 80079f2:	3114      	adds	r1, #20
 80079f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80079f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80079fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a04:	4295      	cmp	r5, r2
 8007a06:	d003      	beq.n	8007a10 <__mcmp+0x2c>
 8007a08:	d205      	bcs.n	8007a16 <__mcmp+0x32>
 8007a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a0e:	bd30      	pop	{r4, r5, pc}
 8007a10:	42a3      	cmp	r3, r4
 8007a12:	d3f3      	bcc.n	80079fc <__mcmp+0x18>
 8007a14:	e7fb      	b.n	8007a0e <__mcmp+0x2a>
 8007a16:	2001      	movs	r0, #1
 8007a18:	e7f9      	b.n	8007a0e <__mcmp+0x2a>
	...

08007a1c <__mdiff>:
 8007a1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a20:	4689      	mov	r9, r1
 8007a22:	4606      	mov	r6, r0
 8007a24:	4611      	mov	r1, r2
 8007a26:	4648      	mov	r0, r9
 8007a28:	4614      	mov	r4, r2
 8007a2a:	f7ff ffdb 	bl	80079e4 <__mcmp>
 8007a2e:	1e05      	subs	r5, r0, #0
 8007a30:	d112      	bne.n	8007a58 <__mdiff+0x3c>
 8007a32:	4629      	mov	r1, r5
 8007a34:	4630      	mov	r0, r6
 8007a36:	f7ff fd5b 	bl	80074f0 <_Balloc>
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	b928      	cbnz	r0, 8007a4a <__mdiff+0x2e>
 8007a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8007b3c <__mdiff+0x120>)
 8007a40:	f240 2137 	movw	r1, #567	@ 0x237
 8007a44:	483e      	ldr	r0, [pc, #248]	@ (8007b40 <__mdiff+0x124>)
 8007a46:	f000 fae9 	bl	800801c <__assert_func>
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a50:	4610      	mov	r0, r2
 8007a52:	b003      	add	sp, #12
 8007a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a58:	bfbc      	itt	lt
 8007a5a:	464b      	movlt	r3, r9
 8007a5c:	46a1      	movlt	r9, r4
 8007a5e:	4630      	mov	r0, r6
 8007a60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007a64:	bfba      	itte	lt
 8007a66:	461c      	movlt	r4, r3
 8007a68:	2501      	movlt	r5, #1
 8007a6a:	2500      	movge	r5, #0
 8007a6c:	f7ff fd40 	bl	80074f0 <_Balloc>
 8007a70:	4602      	mov	r2, r0
 8007a72:	b918      	cbnz	r0, 8007a7c <__mdiff+0x60>
 8007a74:	4b31      	ldr	r3, [pc, #196]	@ (8007b3c <__mdiff+0x120>)
 8007a76:	f240 2145 	movw	r1, #581	@ 0x245
 8007a7a:	e7e3      	b.n	8007a44 <__mdiff+0x28>
 8007a7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007a80:	6926      	ldr	r6, [r4, #16]
 8007a82:	60c5      	str	r5, [r0, #12]
 8007a84:	f109 0310 	add.w	r3, r9, #16
 8007a88:	f109 0514 	add.w	r5, r9, #20
 8007a8c:	f104 0e14 	add.w	lr, r4, #20
 8007a90:	f100 0b14 	add.w	fp, r0, #20
 8007a94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007a98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007a9c:	9301      	str	r3, [sp, #4]
 8007a9e:	46d9      	mov	r9, fp
 8007aa0:	f04f 0c00 	mov.w	ip, #0
 8007aa4:	9b01      	ldr	r3, [sp, #4]
 8007aa6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007aaa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007aae:	9301      	str	r3, [sp, #4]
 8007ab0:	fa1f f38a 	uxth.w	r3, sl
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	b283      	uxth	r3, r0
 8007ab8:	1acb      	subs	r3, r1, r3
 8007aba:	0c00      	lsrs	r0, r0, #16
 8007abc:	4463      	add	r3, ip
 8007abe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ac2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007acc:	4576      	cmp	r6, lr
 8007ace:	f849 3b04 	str.w	r3, [r9], #4
 8007ad2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ad6:	d8e5      	bhi.n	8007aa4 <__mdiff+0x88>
 8007ad8:	1b33      	subs	r3, r6, r4
 8007ada:	3b15      	subs	r3, #21
 8007adc:	f023 0303 	bic.w	r3, r3, #3
 8007ae0:	3415      	adds	r4, #21
 8007ae2:	3304      	adds	r3, #4
 8007ae4:	42a6      	cmp	r6, r4
 8007ae6:	bf38      	it	cc
 8007ae8:	2304      	movcc	r3, #4
 8007aea:	441d      	add	r5, r3
 8007aec:	445b      	add	r3, fp
 8007aee:	461e      	mov	r6, r3
 8007af0:	462c      	mov	r4, r5
 8007af2:	4544      	cmp	r4, r8
 8007af4:	d30e      	bcc.n	8007b14 <__mdiff+0xf8>
 8007af6:	f108 0103 	add.w	r1, r8, #3
 8007afa:	1b49      	subs	r1, r1, r5
 8007afc:	f021 0103 	bic.w	r1, r1, #3
 8007b00:	3d03      	subs	r5, #3
 8007b02:	45a8      	cmp	r8, r5
 8007b04:	bf38      	it	cc
 8007b06:	2100      	movcc	r1, #0
 8007b08:	440b      	add	r3, r1
 8007b0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b0e:	b191      	cbz	r1, 8007b36 <__mdiff+0x11a>
 8007b10:	6117      	str	r7, [r2, #16]
 8007b12:	e79d      	b.n	8007a50 <__mdiff+0x34>
 8007b14:	f854 1b04 	ldr.w	r1, [r4], #4
 8007b18:	46e6      	mov	lr, ip
 8007b1a:	0c08      	lsrs	r0, r1, #16
 8007b1c:	fa1c fc81 	uxtah	ip, ip, r1
 8007b20:	4471      	add	r1, lr
 8007b22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007b26:	b289      	uxth	r1, r1
 8007b28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007b2c:	f846 1b04 	str.w	r1, [r6], #4
 8007b30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b34:	e7dd      	b.n	8007af2 <__mdiff+0xd6>
 8007b36:	3f01      	subs	r7, #1
 8007b38:	e7e7      	b.n	8007b0a <__mdiff+0xee>
 8007b3a:	bf00      	nop
 8007b3c:	080096b8 	.word	0x080096b8
 8007b40:	080096c9 	.word	0x080096c9

08007b44 <__d2b>:
 8007b44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b48:	460f      	mov	r7, r1
 8007b4a:	2101      	movs	r1, #1
 8007b4c:	ec59 8b10 	vmov	r8, r9, d0
 8007b50:	4616      	mov	r6, r2
 8007b52:	f7ff fccd 	bl	80074f0 <_Balloc>
 8007b56:	4604      	mov	r4, r0
 8007b58:	b930      	cbnz	r0, 8007b68 <__d2b+0x24>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	4b23      	ldr	r3, [pc, #140]	@ (8007bec <__d2b+0xa8>)
 8007b5e:	4824      	ldr	r0, [pc, #144]	@ (8007bf0 <__d2b+0xac>)
 8007b60:	f240 310f 	movw	r1, #783	@ 0x30f
 8007b64:	f000 fa5a 	bl	800801c <__assert_func>
 8007b68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007b6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b70:	b10d      	cbz	r5, 8007b76 <__d2b+0x32>
 8007b72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b76:	9301      	str	r3, [sp, #4]
 8007b78:	f1b8 0300 	subs.w	r3, r8, #0
 8007b7c:	d023      	beq.n	8007bc6 <__d2b+0x82>
 8007b7e:	4668      	mov	r0, sp
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	f7ff fd7c 	bl	800767e <__lo0bits>
 8007b86:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007b8a:	b1d0      	cbz	r0, 8007bc2 <__d2b+0x7e>
 8007b8c:	f1c0 0320 	rsb	r3, r0, #32
 8007b90:	fa02 f303 	lsl.w	r3, r2, r3
 8007b94:	430b      	orrs	r3, r1
 8007b96:	40c2      	lsrs	r2, r0
 8007b98:	6163      	str	r3, [r4, #20]
 8007b9a:	9201      	str	r2, [sp, #4]
 8007b9c:	9b01      	ldr	r3, [sp, #4]
 8007b9e:	61a3      	str	r3, [r4, #24]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	bf0c      	ite	eq
 8007ba4:	2201      	moveq	r2, #1
 8007ba6:	2202      	movne	r2, #2
 8007ba8:	6122      	str	r2, [r4, #16]
 8007baa:	b1a5      	cbz	r5, 8007bd6 <__d2b+0x92>
 8007bac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007bb0:	4405      	add	r5, r0
 8007bb2:	603d      	str	r5, [r7, #0]
 8007bb4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007bb8:	6030      	str	r0, [r6, #0]
 8007bba:	4620      	mov	r0, r4
 8007bbc:	b003      	add	sp, #12
 8007bbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bc2:	6161      	str	r1, [r4, #20]
 8007bc4:	e7ea      	b.n	8007b9c <__d2b+0x58>
 8007bc6:	a801      	add	r0, sp, #4
 8007bc8:	f7ff fd59 	bl	800767e <__lo0bits>
 8007bcc:	9b01      	ldr	r3, [sp, #4]
 8007bce:	6163      	str	r3, [r4, #20]
 8007bd0:	3020      	adds	r0, #32
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	e7e8      	b.n	8007ba8 <__d2b+0x64>
 8007bd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007bda:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007bde:	6038      	str	r0, [r7, #0]
 8007be0:	6918      	ldr	r0, [r3, #16]
 8007be2:	f7ff fd2d 	bl	8007640 <__hi0bits>
 8007be6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007bea:	e7e5      	b.n	8007bb8 <__d2b+0x74>
 8007bec:	080096b8 	.word	0x080096b8
 8007bf0:	080096c9 	.word	0x080096c9

08007bf4 <__ssputs_r>:
 8007bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bf8:	688e      	ldr	r6, [r1, #8]
 8007bfa:	461f      	mov	r7, r3
 8007bfc:	42be      	cmp	r6, r7
 8007bfe:	680b      	ldr	r3, [r1, #0]
 8007c00:	4682      	mov	sl, r0
 8007c02:	460c      	mov	r4, r1
 8007c04:	4690      	mov	r8, r2
 8007c06:	d82d      	bhi.n	8007c64 <__ssputs_r+0x70>
 8007c08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c0c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007c10:	d026      	beq.n	8007c60 <__ssputs_r+0x6c>
 8007c12:	6965      	ldr	r5, [r4, #20]
 8007c14:	6909      	ldr	r1, [r1, #16]
 8007c16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c1a:	eba3 0901 	sub.w	r9, r3, r1
 8007c1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c22:	1c7b      	adds	r3, r7, #1
 8007c24:	444b      	add	r3, r9
 8007c26:	106d      	asrs	r5, r5, #1
 8007c28:	429d      	cmp	r5, r3
 8007c2a:	bf38      	it	cc
 8007c2c:	461d      	movcc	r5, r3
 8007c2e:	0553      	lsls	r3, r2, #21
 8007c30:	d527      	bpl.n	8007c82 <__ssputs_r+0x8e>
 8007c32:	4629      	mov	r1, r5
 8007c34:	f7ff fbd0 	bl	80073d8 <_malloc_r>
 8007c38:	4606      	mov	r6, r0
 8007c3a:	b360      	cbz	r0, 8007c96 <__ssputs_r+0xa2>
 8007c3c:	6921      	ldr	r1, [r4, #16]
 8007c3e:	464a      	mov	r2, r9
 8007c40:	f7fe fcf9 	bl	8006636 <memcpy>
 8007c44:	89a3      	ldrh	r3, [r4, #12]
 8007c46:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007c4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c4e:	81a3      	strh	r3, [r4, #12]
 8007c50:	6126      	str	r6, [r4, #16]
 8007c52:	6165      	str	r5, [r4, #20]
 8007c54:	444e      	add	r6, r9
 8007c56:	eba5 0509 	sub.w	r5, r5, r9
 8007c5a:	6026      	str	r6, [r4, #0]
 8007c5c:	60a5      	str	r5, [r4, #8]
 8007c5e:	463e      	mov	r6, r7
 8007c60:	42be      	cmp	r6, r7
 8007c62:	d900      	bls.n	8007c66 <__ssputs_r+0x72>
 8007c64:	463e      	mov	r6, r7
 8007c66:	6820      	ldr	r0, [r4, #0]
 8007c68:	4632      	mov	r2, r6
 8007c6a:	4641      	mov	r1, r8
 8007c6c:	f7fe fc49 	bl	8006502 <memmove>
 8007c70:	68a3      	ldr	r3, [r4, #8]
 8007c72:	1b9b      	subs	r3, r3, r6
 8007c74:	60a3      	str	r3, [r4, #8]
 8007c76:	6823      	ldr	r3, [r4, #0]
 8007c78:	4433      	add	r3, r6
 8007c7a:	6023      	str	r3, [r4, #0]
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c82:	462a      	mov	r2, r5
 8007c84:	f000 fa0e 	bl	80080a4 <_realloc_r>
 8007c88:	4606      	mov	r6, r0
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	d1e0      	bne.n	8007c50 <__ssputs_r+0x5c>
 8007c8e:	6921      	ldr	r1, [r4, #16]
 8007c90:	4650      	mov	r0, sl
 8007c92:	f7ff fb2d 	bl	80072f0 <_free_r>
 8007c96:	230c      	movs	r3, #12
 8007c98:	f8ca 3000 	str.w	r3, [sl]
 8007c9c:	89a3      	ldrh	r3, [r4, #12]
 8007c9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ca2:	81a3      	strh	r3, [r4, #12]
 8007ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca8:	e7e9      	b.n	8007c7e <__ssputs_r+0x8a>
	...

08007cac <_svfiprintf_r>:
 8007cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cb0:	4698      	mov	r8, r3
 8007cb2:	898b      	ldrh	r3, [r1, #12]
 8007cb4:	061b      	lsls	r3, r3, #24
 8007cb6:	b09d      	sub	sp, #116	@ 0x74
 8007cb8:	4607      	mov	r7, r0
 8007cba:	460d      	mov	r5, r1
 8007cbc:	4614      	mov	r4, r2
 8007cbe:	d510      	bpl.n	8007ce2 <_svfiprintf_r+0x36>
 8007cc0:	690b      	ldr	r3, [r1, #16]
 8007cc2:	b973      	cbnz	r3, 8007ce2 <_svfiprintf_r+0x36>
 8007cc4:	2140      	movs	r1, #64	@ 0x40
 8007cc6:	f7ff fb87 	bl	80073d8 <_malloc_r>
 8007cca:	6028      	str	r0, [r5, #0]
 8007ccc:	6128      	str	r0, [r5, #16]
 8007cce:	b930      	cbnz	r0, 8007cde <_svfiprintf_r+0x32>
 8007cd0:	230c      	movs	r3, #12
 8007cd2:	603b      	str	r3, [r7, #0]
 8007cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd8:	b01d      	add	sp, #116	@ 0x74
 8007cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cde:	2340      	movs	r3, #64	@ 0x40
 8007ce0:	616b      	str	r3, [r5, #20]
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ce6:	2320      	movs	r3, #32
 8007ce8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cec:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cf0:	2330      	movs	r3, #48	@ 0x30
 8007cf2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007e90 <_svfiprintf_r+0x1e4>
 8007cf6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cfa:	f04f 0901 	mov.w	r9, #1
 8007cfe:	4623      	mov	r3, r4
 8007d00:	469a      	mov	sl, r3
 8007d02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d06:	b10a      	cbz	r2, 8007d0c <_svfiprintf_r+0x60>
 8007d08:	2a25      	cmp	r2, #37	@ 0x25
 8007d0a:	d1f9      	bne.n	8007d00 <_svfiprintf_r+0x54>
 8007d0c:	ebba 0b04 	subs.w	fp, sl, r4
 8007d10:	d00b      	beq.n	8007d2a <_svfiprintf_r+0x7e>
 8007d12:	465b      	mov	r3, fp
 8007d14:	4622      	mov	r2, r4
 8007d16:	4629      	mov	r1, r5
 8007d18:	4638      	mov	r0, r7
 8007d1a:	f7ff ff6b 	bl	8007bf4 <__ssputs_r>
 8007d1e:	3001      	adds	r0, #1
 8007d20:	f000 80a7 	beq.w	8007e72 <_svfiprintf_r+0x1c6>
 8007d24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d26:	445a      	add	r2, fp
 8007d28:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d2a:	f89a 3000 	ldrb.w	r3, [sl]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f000 809f 	beq.w	8007e72 <_svfiprintf_r+0x1c6>
 8007d34:	2300      	movs	r3, #0
 8007d36:	f04f 32ff 	mov.w	r2, #4294967295
 8007d3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d3e:	f10a 0a01 	add.w	sl, sl, #1
 8007d42:	9304      	str	r3, [sp, #16]
 8007d44:	9307      	str	r3, [sp, #28]
 8007d46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d4a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d4c:	4654      	mov	r4, sl
 8007d4e:	2205      	movs	r2, #5
 8007d50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d54:	484e      	ldr	r0, [pc, #312]	@ (8007e90 <_svfiprintf_r+0x1e4>)
 8007d56:	f7f8 fa43 	bl	80001e0 <memchr>
 8007d5a:	9a04      	ldr	r2, [sp, #16]
 8007d5c:	b9d8      	cbnz	r0, 8007d96 <_svfiprintf_r+0xea>
 8007d5e:	06d0      	lsls	r0, r2, #27
 8007d60:	bf44      	itt	mi
 8007d62:	2320      	movmi	r3, #32
 8007d64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d68:	0711      	lsls	r1, r2, #28
 8007d6a:	bf44      	itt	mi
 8007d6c:	232b      	movmi	r3, #43	@ 0x2b
 8007d6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d72:	f89a 3000 	ldrb.w	r3, [sl]
 8007d76:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d78:	d015      	beq.n	8007da6 <_svfiprintf_r+0xfa>
 8007d7a:	9a07      	ldr	r2, [sp, #28]
 8007d7c:	4654      	mov	r4, sl
 8007d7e:	2000      	movs	r0, #0
 8007d80:	f04f 0c0a 	mov.w	ip, #10
 8007d84:	4621      	mov	r1, r4
 8007d86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d8a:	3b30      	subs	r3, #48	@ 0x30
 8007d8c:	2b09      	cmp	r3, #9
 8007d8e:	d94b      	bls.n	8007e28 <_svfiprintf_r+0x17c>
 8007d90:	b1b0      	cbz	r0, 8007dc0 <_svfiprintf_r+0x114>
 8007d92:	9207      	str	r2, [sp, #28]
 8007d94:	e014      	b.n	8007dc0 <_svfiprintf_r+0x114>
 8007d96:	eba0 0308 	sub.w	r3, r0, r8
 8007d9a:	fa09 f303 	lsl.w	r3, r9, r3
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	9304      	str	r3, [sp, #16]
 8007da2:	46a2      	mov	sl, r4
 8007da4:	e7d2      	b.n	8007d4c <_svfiprintf_r+0xa0>
 8007da6:	9b03      	ldr	r3, [sp, #12]
 8007da8:	1d19      	adds	r1, r3, #4
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	9103      	str	r1, [sp, #12]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	bfbb      	ittet	lt
 8007db2:	425b      	neglt	r3, r3
 8007db4:	f042 0202 	orrlt.w	r2, r2, #2
 8007db8:	9307      	strge	r3, [sp, #28]
 8007dba:	9307      	strlt	r3, [sp, #28]
 8007dbc:	bfb8      	it	lt
 8007dbe:	9204      	strlt	r2, [sp, #16]
 8007dc0:	7823      	ldrb	r3, [r4, #0]
 8007dc2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007dc4:	d10a      	bne.n	8007ddc <_svfiprintf_r+0x130>
 8007dc6:	7863      	ldrb	r3, [r4, #1]
 8007dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dca:	d132      	bne.n	8007e32 <_svfiprintf_r+0x186>
 8007dcc:	9b03      	ldr	r3, [sp, #12]
 8007dce:	1d1a      	adds	r2, r3, #4
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	9203      	str	r2, [sp, #12]
 8007dd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007dd8:	3402      	adds	r4, #2
 8007dda:	9305      	str	r3, [sp, #20]
 8007ddc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007ea0 <_svfiprintf_r+0x1f4>
 8007de0:	7821      	ldrb	r1, [r4, #0]
 8007de2:	2203      	movs	r2, #3
 8007de4:	4650      	mov	r0, sl
 8007de6:	f7f8 f9fb 	bl	80001e0 <memchr>
 8007dea:	b138      	cbz	r0, 8007dfc <_svfiprintf_r+0x150>
 8007dec:	9b04      	ldr	r3, [sp, #16]
 8007dee:	eba0 000a 	sub.w	r0, r0, sl
 8007df2:	2240      	movs	r2, #64	@ 0x40
 8007df4:	4082      	lsls	r2, r0
 8007df6:	4313      	orrs	r3, r2
 8007df8:	3401      	adds	r4, #1
 8007dfa:	9304      	str	r3, [sp, #16]
 8007dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e00:	4824      	ldr	r0, [pc, #144]	@ (8007e94 <_svfiprintf_r+0x1e8>)
 8007e02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e06:	2206      	movs	r2, #6
 8007e08:	f7f8 f9ea 	bl	80001e0 <memchr>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	d036      	beq.n	8007e7e <_svfiprintf_r+0x1d2>
 8007e10:	4b21      	ldr	r3, [pc, #132]	@ (8007e98 <_svfiprintf_r+0x1ec>)
 8007e12:	bb1b      	cbnz	r3, 8007e5c <_svfiprintf_r+0x1b0>
 8007e14:	9b03      	ldr	r3, [sp, #12]
 8007e16:	3307      	adds	r3, #7
 8007e18:	f023 0307 	bic.w	r3, r3, #7
 8007e1c:	3308      	adds	r3, #8
 8007e1e:	9303      	str	r3, [sp, #12]
 8007e20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e22:	4433      	add	r3, r6
 8007e24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e26:	e76a      	b.n	8007cfe <_svfiprintf_r+0x52>
 8007e28:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e2c:	460c      	mov	r4, r1
 8007e2e:	2001      	movs	r0, #1
 8007e30:	e7a8      	b.n	8007d84 <_svfiprintf_r+0xd8>
 8007e32:	2300      	movs	r3, #0
 8007e34:	3401      	adds	r4, #1
 8007e36:	9305      	str	r3, [sp, #20]
 8007e38:	4619      	mov	r1, r3
 8007e3a:	f04f 0c0a 	mov.w	ip, #10
 8007e3e:	4620      	mov	r0, r4
 8007e40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e44:	3a30      	subs	r2, #48	@ 0x30
 8007e46:	2a09      	cmp	r2, #9
 8007e48:	d903      	bls.n	8007e52 <_svfiprintf_r+0x1a6>
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d0c6      	beq.n	8007ddc <_svfiprintf_r+0x130>
 8007e4e:	9105      	str	r1, [sp, #20]
 8007e50:	e7c4      	b.n	8007ddc <_svfiprintf_r+0x130>
 8007e52:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e56:	4604      	mov	r4, r0
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e7f0      	b.n	8007e3e <_svfiprintf_r+0x192>
 8007e5c:	ab03      	add	r3, sp, #12
 8007e5e:	9300      	str	r3, [sp, #0]
 8007e60:	462a      	mov	r2, r5
 8007e62:	4b0e      	ldr	r3, [pc, #56]	@ (8007e9c <_svfiprintf_r+0x1f0>)
 8007e64:	a904      	add	r1, sp, #16
 8007e66:	4638      	mov	r0, r7
 8007e68:	f7fd fe6e 	bl	8005b48 <_printf_float>
 8007e6c:	1c42      	adds	r2, r0, #1
 8007e6e:	4606      	mov	r6, r0
 8007e70:	d1d6      	bne.n	8007e20 <_svfiprintf_r+0x174>
 8007e72:	89ab      	ldrh	r3, [r5, #12]
 8007e74:	065b      	lsls	r3, r3, #25
 8007e76:	f53f af2d 	bmi.w	8007cd4 <_svfiprintf_r+0x28>
 8007e7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e7c:	e72c      	b.n	8007cd8 <_svfiprintf_r+0x2c>
 8007e7e:	ab03      	add	r3, sp, #12
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	462a      	mov	r2, r5
 8007e84:	4b05      	ldr	r3, [pc, #20]	@ (8007e9c <_svfiprintf_r+0x1f0>)
 8007e86:	a904      	add	r1, sp, #16
 8007e88:	4638      	mov	r0, r7
 8007e8a:	f7fe f8f5 	bl	8006078 <_printf_i>
 8007e8e:	e7ed      	b.n	8007e6c <_svfiprintf_r+0x1c0>
 8007e90:	08009820 	.word	0x08009820
 8007e94:	0800982a 	.word	0x0800982a
 8007e98:	08005b49 	.word	0x08005b49
 8007e9c:	08007bf5 	.word	0x08007bf5
 8007ea0:	08009826 	.word	0x08009826

08007ea4 <__sflush_r>:
 8007ea4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eac:	0716      	lsls	r6, r2, #28
 8007eae:	4605      	mov	r5, r0
 8007eb0:	460c      	mov	r4, r1
 8007eb2:	d454      	bmi.n	8007f5e <__sflush_r+0xba>
 8007eb4:	684b      	ldr	r3, [r1, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	dc02      	bgt.n	8007ec0 <__sflush_r+0x1c>
 8007eba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	dd48      	ble.n	8007f52 <__sflush_r+0xae>
 8007ec0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ec2:	2e00      	cmp	r6, #0
 8007ec4:	d045      	beq.n	8007f52 <__sflush_r+0xae>
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ecc:	682f      	ldr	r7, [r5, #0]
 8007ece:	6a21      	ldr	r1, [r4, #32]
 8007ed0:	602b      	str	r3, [r5, #0]
 8007ed2:	d030      	beq.n	8007f36 <__sflush_r+0x92>
 8007ed4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ed6:	89a3      	ldrh	r3, [r4, #12]
 8007ed8:	0759      	lsls	r1, r3, #29
 8007eda:	d505      	bpl.n	8007ee8 <__sflush_r+0x44>
 8007edc:	6863      	ldr	r3, [r4, #4]
 8007ede:	1ad2      	subs	r2, r2, r3
 8007ee0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ee2:	b10b      	cbz	r3, 8007ee8 <__sflush_r+0x44>
 8007ee4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007ee6:	1ad2      	subs	r2, r2, r3
 8007ee8:	2300      	movs	r3, #0
 8007eea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007eec:	6a21      	ldr	r1, [r4, #32]
 8007eee:	4628      	mov	r0, r5
 8007ef0:	47b0      	blx	r6
 8007ef2:	1c43      	adds	r3, r0, #1
 8007ef4:	89a3      	ldrh	r3, [r4, #12]
 8007ef6:	d106      	bne.n	8007f06 <__sflush_r+0x62>
 8007ef8:	6829      	ldr	r1, [r5, #0]
 8007efa:	291d      	cmp	r1, #29
 8007efc:	d82b      	bhi.n	8007f56 <__sflush_r+0xb2>
 8007efe:	4a2a      	ldr	r2, [pc, #168]	@ (8007fa8 <__sflush_r+0x104>)
 8007f00:	410a      	asrs	r2, r1
 8007f02:	07d6      	lsls	r6, r2, #31
 8007f04:	d427      	bmi.n	8007f56 <__sflush_r+0xb2>
 8007f06:	2200      	movs	r2, #0
 8007f08:	6062      	str	r2, [r4, #4]
 8007f0a:	04d9      	lsls	r1, r3, #19
 8007f0c:	6922      	ldr	r2, [r4, #16]
 8007f0e:	6022      	str	r2, [r4, #0]
 8007f10:	d504      	bpl.n	8007f1c <__sflush_r+0x78>
 8007f12:	1c42      	adds	r2, r0, #1
 8007f14:	d101      	bne.n	8007f1a <__sflush_r+0x76>
 8007f16:	682b      	ldr	r3, [r5, #0]
 8007f18:	b903      	cbnz	r3, 8007f1c <__sflush_r+0x78>
 8007f1a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f1e:	602f      	str	r7, [r5, #0]
 8007f20:	b1b9      	cbz	r1, 8007f52 <__sflush_r+0xae>
 8007f22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f26:	4299      	cmp	r1, r3
 8007f28:	d002      	beq.n	8007f30 <__sflush_r+0x8c>
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	f7ff f9e0 	bl	80072f0 <_free_r>
 8007f30:	2300      	movs	r3, #0
 8007f32:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f34:	e00d      	b.n	8007f52 <__sflush_r+0xae>
 8007f36:	2301      	movs	r3, #1
 8007f38:	4628      	mov	r0, r5
 8007f3a:	47b0      	blx	r6
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	1c50      	adds	r0, r2, #1
 8007f40:	d1c9      	bne.n	8007ed6 <__sflush_r+0x32>
 8007f42:	682b      	ldr	r3, [r5, #0]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d0c6      	beq.n	8007ed6 <__sflush_r+0x32>
 8007f48:	2b1d      	cmp	r3, #29
 8007f4a:	d001      	beq.n	8007f50 <__sflush_r+0xac>
 8007f4c:	2b16      	cmp	r3, #22
 8007f4e:	d11e      	bne.n	8007f8e <__sflush_r+0xea>
 8007f50:	602f      	str	r7, [r5, #0]
 8007f52:	2000      	movs	r0, #0
 8007f54:	e022      	b.n	8007f9c <__sflush_r+0xf8>
 8007f56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f5a:	b21b      	sxth	r3, r3
 8007f5c:	e01b      	b.n	8007f96 <__sflush_r+0xf2>
 8007f5e:	690f      	ldr	r7, [r1, #16]
 8007f60:	2f00      	cmp	r7, #0
 8007f62:	d0f6      	beq.n	8007f52 <__sflush_r+0xae>
 8007f64:	0793      	lsls	r3, r2, #30
 8007f66:	680e      	ldr	r6, [r1, #0]
 8007f68:	bf08      	it	eq
 8007f6a:	694b      	ldreq	r3, [r1, #20]
 8007f6c:	600f      	str	r7, [r1, #0]
 8007f6e:	bf18      	it	ne
 8007f70:	2300      	movne	r3, #0
 8007f72:	eba6 0807 	sub.w	r8, r6, r7
 8007f76:	608b      	str	r3, [r1, #8]
 8007f78:	f1b8 0f00 	cmp.w	r8, #0
 8007f7c:	dde9      	ble.n	8007f52 <__sflush_r+0xae>
 8007f7e:	6a21      	ldr	r1, [r4, #32]
 8007f80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007f82:	4643      	mov	r3, r8
 8007f84:	463a      	mov	r2, r7
 8007f86:	4628      	mov	r0, r5
 8007f88:	47b0      	blx	r6
 8007f8a:	2800      	cmp	r0, #0
 8007f8c:	dc08      	bgt.n	8007fa0 <__sflush_r+0xfc>
 8007f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f96:	81a3      	strh	r3, [r4, #12]
 8007f98:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fa0:	4407      	add	r7, r0
 8007fa2:	eba8 0800 	sub.w	r8, r8, r0
 8007fa6:	e7e7      	b.n	8007f78 <__sflush_r+0xd4>
 8007fa8:	dfbffffe 	.word	0xdfbffffe

08007fac <_fflush_r>:
 8007fac:	b538      	push	{r3, r4, r5, lr}
 8007fae:	690b      	ldr	r3, [r1, #16]
 8007fb0:	4605      	mov	r5, r0
 8007fb2:	460c      	mov	r4, r1
 8007fb4:	b913      	cbnz	r3, 8007fbc <_fflush_r+0x10>
 8007fb6:	2500      	movs	r5, #0
 8007fb8:	4628      	mov	r0, r5
 8007fba:	bd38      	pop	{r3, r4, r5, pc}
 8007fbc:	b118      	cbz	r0, 8007fc6 <_fflush_r+0x1a>
 8007fbe:	6a03      	ldr	r3, [r0, #32]
 8007fc0:	b90b      	cbnz	r3, 8007fc6 <_fflush_r+0x1a>
 8007fc2:	f7fe fa05 	bl	80063d0 <__sinit>
 8007fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d0f3      	beq.n	8007fb6 <_fflush_r+0xa>
 8007fce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007fd0:	07d0      	lsls	r0, r2, #31
 8007fd2:	d404      	bmi.n	8007fde <_fflush_r+0x32>
 8007fd4:	0599      	lsls	r1, r3, #22
 8007fd6:	d402      	bmi.n	8007fde <_fflush_r+0x32>
 8007fd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fda:	f7fe fb2a 	bl	8006632 <__retarget_lock_acquire_recursive>
 8007fde:	4628      	mov	r0, r5
 8007fe0:	4621      	mov	r1, r4
 8007fe2:	f7ff ff5f 	bl	8007ea4 <__sflush_r>
 8007fe6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007fe8:	07da      	lsls	r2, r3, #31
 8007fea:	4605      	mov	r5, r0
 8007fec:	d4e4      	bmi.n	8007fb8 <_fflush_r+0xc>
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	059b      	lsls	r3, r3, #22
 8007ff2:	d4e1      	bmi.n	8007fb8 <_fflush_r+0xc>
 8007ff4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ff6:	f7fe fb1d 	bl	8006634 <__retarget_lock_release_recursive>
 8007ffa:	e7dd      	b.n	8007fb8 <_fflush_r+0xc>

08007ffc <_sbrk_r>:
 8007ffc:	b538      	push	{r3, r4, r5, lr}
 8007ffe:	4d06      	ldr	r5, [pc, #24]	@ (8008018 <_sbrk_r+0x1c>)
 8008000:	2300      	movs	r3, #0
 8008002:	4604      	mov	r4, r0
 8008004:	4608      	mov	r0, r1
 8008006:	602b      	str	r3, [r5, #0]
 8008008:	f7fa fb44 	bl	8002694 <_sbrk>
 800800c:	1c43      	adds	r3, r0, #1
 800800e:	d102      	bne.n	8008016 <_sbrk_r+0x1a>
 8008010:	682b      	ldr	r3, [r5, #0]
 8008012:	b103      	cbz	r3, 8008016 <_sbrk_r+0x1a>
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	bd38      	pop	{r3, r4, r5, pc}
 8008018:	20000a18 	.word	0x20000a18

0800801c <__assert_func>:
 800801c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800801e:	4614      	mov	r4, r2
 8008020:	461a      	mov	r2, r3
 8008022:	4b09      	ldr	r3, [pc, #36]	@ (8008048 <__assert_func+0x2c>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4605      	mov	r5, r0
 8008028:	68d8      	ldr	r0, [r3, #12]
 800802a:	b954      	cbnz	r4, 8008042 <__assert_func+0x26>
 800802c:	4b07      	ldr	r3, [pc, #28]	@ (800804c <__assert_func+0x30>)
 800802e:	461c      	mov	r4, r3
 8008030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008034:	9100      	str	r1, [sp, #0]
 8008036:	462b      	mov	r3, r5
 8008038:	4905      	ldr	r1, [pc, #20]	@ (8008050 <__assert_func+0x34>)
 800803a:	f000 f86f 	bl	800811c <fiprintf>
 800803e:	f000 f87f 	bl	8008140 <abort>
 8008042:	4b04      	ldr	r3, [pc, #16]	@ (8008054 <__assert_func+0x38>)
 8008044:	e7f4      	b.n	8008030 <__assert_func+0x14>
 8008046:	bf00      	nop
 8008048:	2000002c 	.word	0x2000002c
 800804c:	08009876 	.word	0x08009876
 8008050:	08009848 	.word	0x08009848
 8008054:	0800983b 	.word	0x0800983b

08008058 <_calloc_r>:
 8008058:	b570      	push	{r4, r5, r6, lr}
 800805a:	fba1 5402 	umull	r5, r4, r1, r2
 800805e:	b93c      	cbnz	r4, 8008070 <_calloc_r+0x18>
 8008060:	4629      	mov	r1, r5
 8008062:	f7ff f9b9 	bl	80073d8 <_malloc_r>
 8008066:	4606      	mov	r6, r0
 8008068:	b928      	cbnz	r0, 8008076 <_calloc_r+0x1e>
 800806a:	2600      	movs	r6, #0
 800806c:	4630      	mov	r0, r6
 800806e:	bd70      	pop	{r4, r5, r6, pc}
 8008070:	220c      	movs	r2, #12
 8008072:	6002      	str	r2, [r0, #0]
 8008074:	e7f9      	b.n	800806a <_calloc_r+0x12>
 8008076:	462a      	mov	r2, r5
 8008078:	4621      	mov	r1, r4
 800807a:	f7fe fa5c 	bl	8006536 <memset>
 800807e:	e7f5      	b.n	800806c <_calloc_r+0x14>

08008080 <__ascii_mbtowc>:
 8008080:	b082      	sub	sp, #8
 8008082:	b901      	cbnz	r1, 8008086 <__ascii_mbtowc+0x6>
 8008084:	a901      	add	r1, sp, #4
 8008086:	b142      	cbz	r2, 800809a <__ascii_mbtowc+0x1a>
 8008088:	b14b      	cbz	r3, 800809e <__ascii_mbtowc+0x1e>
 800808a:	7813      	ldrb	r3, [r2, #0]
 800808c:	600b      	str	r3, [r1, #0]
 800808e:	7812      	ldrb	r2, [r2, #0]
 8008090:	1e10      	subs	r0, r2, #0
 8008092:	bf18      	it	ne
 8008094:	2001      	movne	r0, #1
 8008096:	b002      	add	sp, #8
 8008098:	4770      	bx	lr
 800809a:	4610      	mov	r0, r2
 800809c:	e7fb      	b.n	8008096 <__ascii_mbtowc+0x16>
 800809e:	f06f 0001 	mvn.w	r0, #1
 80080a2:	e7f8      	b.n	8008096 <__ascii_mbtowc+0x16>

080080a4 <_realloc_r>:
 80080a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080a8:	4680      	mov	r8, r0
 80080aa:	4615      	mov	r5, r2
 80080ac:	460c      	mov	r4, r1
 80080ae:	b921      	cbnz	r1, 80080ba <_realloc_r+0x16>
 80080b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080b4:	4611      	mov	r1, r2
 80080b6:	f7ff b98f 	b.w	80073d8 <_malloc_r>
 80080ba:	b92a      	cbnz	r2, 80080c8 <_realloc_r+0x24>
 80080bc:	f7ff f918 	bl	80072f0 <_free_r>
 80080c0:	2400      	movs	r4, #0
 80080c2:	4620      	mov	r0, r4
 80080c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080c8:	f000 f841 	bl	800814e <_malloc_usable_size_r>
 80080cc:	4285      	cmp	r5, r0
 80080ce:	4606      	mov	r6, r0
 80080d0:	d802      	bhi.n	80080d8 <_realloc_r+0x34>
 80080d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80080d6:	d8f4      	bhi.n	80080c2 <_realloc_r+0x1e>
 80080d8:	4629      	mov	r1, r5
 80080da:	4640      	mov	r0, r8
 80080dc:	f7ff f97c 	bl	80073d8 <_malloc_r>
 80080e0:	4607      	mov	r7, r0
 80080e2:	2800      	cmp	r0, #0
 80080e4:	d0ec      	beq.n	80080c0 <_realloc_r+0x1c>
 80080e6:	42b5      	cmp	r5, r6
 80080e8:	462a      	mov	r2, r5
 80080ea:	4621      	mov	r1, r4
 80080ec:	bf28      	it	cs
 80080ee:	4632      	movcs	r2, r6
 80080f0:	f7fe faa1 	bl	8006636 <memcpy>
 80080f4:	4621      	mov	r1, r4
 80080f6:	4640      	mov	r0, r8
 80080f8:	f7ff f8fa 	bl	80072f0 <_free_r>
 80080fc:	463c      	mov	r4, r7
 80080fe:	e7e0      	b.n	80080c2 <_realloc_r+0x1e>

08008100 <__ascii_wctomb>:
 8008100:	4603      	mov	r3, r0
 8008102:	4608      	mov	r0, r1
 8008104:	b141      	cbz	r1, 8008118 <__ascii_wctomb+0x18>
 8008106:	2aff      	cmp	r2, #255	@ 0xff
 8008108:	d904      	bls.n	8008114 <__ascii_wctomb+0x14>
 800810a:	228a      	movs	r2, #138	@ 0x8a
 800810c:	601a      	str	r2, [r3, #0]
 800810e:	f04f 30ff 	mov.w	r0, #4294967295
 8008112:	4770      	bx	lr
 8008114:	700a      	strb	r2, [r1, #0]
 8008116:	2001      	movs	r0, #1
 8008118:	4770      	bx	lr
	...

0800811c <fiprintf>:
 800811c:	b40e      	push	{r1, r2, r3}
 800811e:	b503      	push	{r0, r1, lr}
 8008120:	4601      	mov	r1, r0
 8008122:	ab03      	add	r3, sp, #12
 8008124:	4805      	ldr	r0, [pc, #20]	@ (800813c <fiprintf+0x20>)
 8008126:	f853 2b04 	ldr.w	r2, [r3], #4
 800812a:	6800      	ldr	r0, [r0, #0]
 800812c:	9301      	str	r3, [sp, #4]
 800812e:	f000 f83f 	bl	80081b0 <_vfiprintf_r>
 8008132:	b002      	add	sp, #8
 8008134:	f85d eb04 	ldr.w	lr, [sp], #4
 8008138:	b003      	add	sp, #12
 800813a:	4770      	bx	lr
 800813c:	2000002c 	.word	0x2000002c

08008140 <abort>:
 8008140:	b508      	push	{r3, lr}
 8008142:	2006      	movs	r0, #6
 8008144:	f000 fa08 	bl	8008558 <raise>
 8008148:	2001      	movs	r0, #1
 800814a:	f7fa fa2b 	bl	80025a4 <_exit>

0800814e <_malloc_usable_size_r>:
 800814e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008152:	1f18      	subs	r0, r3, #4
 8008154:	2b00      	cmp	r3, #0
 8008156:	bfbc      	itt	lt
 8008158:	580b      	ldrlt	r3, [r1, r0]
 800815a:	18c0      	addlt	r0, r0, r3
 800815c:	4770      	bx	lr

0800815e <__sfputc_r>:
 800815e:	6893      	ldr	r3, [r2, #8]
 8008160:	3b01      	subs	r3, #1
 8008162:	2b00      	cmp	r3, #0
 8008164:	b410      	push	{r4}
 8008166:	6093      	str	r3, [r2, #8]
 8008168:	da08      	bge.n	800817c <__sfputc_r+0x1e>
 800816a:	6994      	ldr	r4, [r2, #24]
 800816c:	42a3      	cmp	r3, r4
 800816e:	db01      	blt.n	8008174 <__sfputc_r+0x16>
 8008170:	290a      	cmp	r1, #10
 8008172:	d103      	bne.n	800817c <__sfputc_r+0x1e>
 8008174:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008178:	f000 b932 	b.w	80083e0 <__swbuf_r>
 800817c:	6813      	ldr	r3, [r2, #0]
 800817e:	1c58      	adds	r0, r3, #1
 8008180:	6010      	str	r0, [r2, #0]
 8008182:	7019      	strb	r1, [r3, #0]
 8008184:	4608      	mov	r0, r1
 8008186:	f85d 4b04 	ldr.w	r4, [sp], #4
 800818a:	4770      	bx	lr

0800818c <__sfputs_r>:
 800818c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800818e:	4606      	mov	r6, r0
 8008190:	460f      	mov	r7, r1
 8008192:	4614      	mov	r4, r2
 8008194:	18d5      	adds	r5, r2, r3
 8008196:	42ac      	cmp	r4, r5
 8008198:	d101      	bne.n	800819e <__sfputs_r+0x12>
 800819a:	2000      	movs	r0, #0
 800819c:	e007      	b.n	80081ae <__sfputs_r+0x22>
 800819e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081a2:	463a      	mov	r2, r7
 80081a4:	4630      	mov	r0, r6
 80081a6:	f7ff ffda 	bl	800815e <__sfputc_r>
 80081aa:	1c43      	adds	r3, r0, #1
 80081ac:	d1f3      	bne.n	8008196 <__sfputs_r+0xa>
 80081ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080081b0 <_vfiprintf_r>:
 80081b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b4:	460d      	mov	r5, r1
 80081b6:	b09d      	sub	sp, #116	@ 0x74
 80081b8:	4614      	mov	r4, r2
 80081ba:	4698      	mov	r8, r3
 80081bc:	4606      	mov	r6, r0
 80081be:	b118      	cbz	r0, 80081c8 <_vfiprintf_r+0x18>
 80081c0:	6a03      	ldr	r3, [r0, #32]
 80081c2:	b90b      	cbnz	r3, 80081c8 <_vfiprintf_r+0x18>
 80081c4:	f7fe f904 	bl	80063d0 <__sinit>
 80081c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081ca:	07d9      	lsls	r1, r3, #31
 80081cc:	d405      	bmi.n	80081da <_vfiprintf_r+0x2a>
 80081ce:	89ab      	ldrh	r3, [r5, #12]
 80081d0:	059a      	lsls	r2, r3, #22
 80081d2:	d402      	bmi.n	80081da <_vfiprintf_r+0x2a>
 80081d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081d6:	f7fe fa2c 	bl	8006632 <__retarget_lock_acquire_recursive>
 80081da:	89ab      	ldrh	r3, [r5, #12]
 80081dc:	071b      	lsls	r3, r3, #28
 80081de:	d501      	bpl.n	80081e4 <_vfiprintf_r+0x34>
 80081e0:	692b      	ldr	r3, [r5, #16]
 80081e2:	b99b      	cbnz	r3, 800820c <_vfiprintf_r+0x5c>
 80081e4:	4629      	mov	r1, r5
 80081e6:	4630      	mov	r0, r6
 80081e8:	f000 f938 	bl	800845c <__swsetup_r>
 80081ec:	b170      	cbz	r0, 800820c <_vfiprintf_r+0x5c>
 80081ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081f0:	07dc      	lsls	r4, r3, #31
 80081f2:	d504      	bpl.n	80081fe <_vfiprintf_r+0x4e>
 80081f4:	f04f 30ff 	mov.w	r0, #4294967295
 80081f8:	b01d      	add	sp, #116	@ 0x74
 80081fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081fe:	89ab      	ldrh	r3, [r5, #12]
 8008200:	0598      	lsls	r0, r3, #22
 8008202:	d4f7      	bmi.n	80081f4 <_vfiprintf_r+0x44>
 8008204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008206:	f7fe fa15 	bl	8006634 <__retarget_lock_release_recursive>
 800820a:	e7f3      	b.n	80081f4 <_vfiprintf_r+0x44>
 800820c:	2300      	movs	r3, #0
 800820e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008210:	2320      	movs	r3, #32
 8008212:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008216:	f8cd 800c 	str.w	r8, [sp, #12]
 800821a:	2330      	movs	r3, #48	@ 0x30
 800821c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80083cc <_vfiprintf_r+0x21c>
 8008220:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008224:	f04f 0901 	mov.w	r9, #1
 8008228:	4623      	mov	r3, r4
 800822a:	469a      	mov	sl, r3
 800822c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008230:	b10a      	cbz	r2, 8008236 <_vfiprintf_r+0x86>
 8008232:	2a25      	cmp	r2, #37	@ 0x25
 8008234:	d1f9      	bne.n	800822a <_vfiprintf_r+0x7a>
 8008236:	ebba 0b04 	subs.w	fp, sl, r4
 800823a:	d00b      	beq.n	8008254 <_vfiprintf_r+0xa4>
 800823c:	465b      	mov	r3, fp
 800823e:	4622      	mov	r2, r4
 8008240:	4629      	mov	r1, r5
 8008242:	4630      	mov	r0, r6
 8008244:	f7ff ffa2 	bl	800818c <__sfputs_r>
 8008248:	3001      	adds	r0, #1
 800824a:	f000 80a7 	beq.w	800839c <_vfiprintf_r+0x1ec>
 800824e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008250:	445a      	add	r2, fp
 8008252:	9209      	str	r2, [sp, #36]	@ 0x24
 8008254:	f89a 3000 	ldrb.w	r3, [sl]
 8008258:	2b00      	cmp	r3, #0
 800825a:	f000 809f 	beq.w	800839c <_vfiprintf_r+0x1ec>
 800825e:	2300      	movs	r3, #0
 8008260:	f04f 32ff 	mov.w	r2, #4294967295
 8008264:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008268:	f10a 0a01 	add.w	sl, sl, #1
 800826c:	9304      	str	r3, [sp, #16]
 800826e:	9307      	str	r3, [sp, #28]
 8008270:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008274:	931a      	str	r3, [sp, #104]	@ 0x68
 8008276:	4654      	mov	r4, sl
 8008278:	2205      	movs	r2, #5
 800827a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800827e:	4853      	ldr	r0, [pc, #332]	@ (80083cc <_vfiprintf_r+0x21c>)
 8008280:	f7f7 ffae 	bl	80001e0 <memchr>
 8008284:	9a04      	ldr	r2, [sp, #16]
 8008286:	b9d8      	cbnz	r0, 80082c0 <_vfiprintf_r+0x110>
 8008288:	06d1      	lsls	r1, r2, #27
 800828a:	bf44      	itt	mi
 800828c:	2320      	movmi	r3, #32
 800828e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008292:	0713      	lsls	r3, r2, #28
 8008294:	bf44      	itt	mi
 8008296:	232b      	movmi	r3, #43	@ 0x2b
 8008298:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800829c:	f89a 3000 	ldrb.w	r3, [sl]
 80082a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80082a2:	d015      	beq.n	80082d0 <_vfiprintf_r+0x120>
 80082a4:	9a07      	ldr	r2, [sp, #28]
 80082a6:	4654      	mov	r4, sl
 80082a8:	2000      	movs	r0, #0
 80082aa:	f04f 0c0a 	mov.w	ip, #10
 80082ae:	4621      	mov	r1, r4
 80082b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082b4:	3b30      	subs	r3, #48	@ 0x30
 80082b6:	2b09      	cmp	r3, #9
 80082b8:	d94b      	bls.n	8008352 <_vfiprintf_r+0x1a2>
 80082ba:	b1b0      	cbz	r0, 80082ea <_vfiprintf_r+0x13a>
 80082bc:	9207      	str	r2, [sp, #28]
 80082be:	e014      	b.n	80082ea <_vfiprintf_r+0x13a>
 80082c0:	eba0 0308 	sub.w	r3, r0, r8
 80082c4:	fa09 f303 	lsl.w	r3, r9, r3
 80082c8:	4313      	orrs	r3, r2
 80082ca:	9304      	str	r3, [sp, #16]
 80082cc:	46a2      	mov	sl, r4
 80082ce:	e7d2      	b.n	8008276 <_vfiprintf_r+0xc6>
 80082d0:	9b03      	ldr	r3, [sp, #12]
 80082d2:	1d19      	adds	r1, r3, #4
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	9103      	str	r1, [sp, #12]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	bfbb      	ittet	lt
 80082dc:	425b      	neglt	r3, r3
 80082de:	f042 0202 	orrlt.w	r2, r2, #2
 80082e2:	9307      	strge	r3, [sp, #28]
 80082e4:	9307      	strlt	r3, [sp, #28]
 80082e6:	bfb8      	it	lt
 80082e8:	9204      	strlt	r2, [sp, #16]
 80082ea:	7823      	ldrb	r3, [r4, #0]
 80082ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80082ee:	d10a      	bne.n	8008306 <_vfiprintf_r+0x156>
 80082f0:	7863      	ldrb	r3, [r4, #1]
 80082f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80082f4:	d132      	bne.n	800835c <_vfiprintf_r+0x1ac>
 80082f6:	9b03      	ldr	r3, [sp, #12]
 80082f8:	1d1a      	adds	r2, r3, #4
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	9203      	str	r2, [sp, #12]
 80082fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008302:	3402      	adds	r4, #2
 8008304:	9305      	str	r3, [sp, #20]
 8008306:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80083dc <_vfiprintf_r+0x22c>
 800830a:	7821      	ldrb	r1, [r4, #0]
 800830c:	2203      	movs	r2, #3
 800830e:	4650      	mov	r0, sl
 8008310:	f7f7 ff66 	bl	80001e0 <memchr>
 8008314:	b138      	cbz	r0, 8008326 <_vfiprintf_r+0x176>
 8008316:	9b04      	ldr	r3, [sp, #16]
 8008318:	eba0 000a 	sub.w	r0, r0, sl
 800831c:	2240      	movs	r2, #64	@ 0x40
 800831e:	4082      	lsls	r2, r0
 8008320:	4313      	orrs	r3, r2
 8008322:	3401      	adds	r4, #1
 8008324:	9304      	str	r3, [sp, #16]
 8008326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800832a:	4829      	ldr	r0, [pc, #164]	@ (80083d0 <_vfiprintf_r+0x220>)
 800832c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008330:	2206      	movs	r2, #6
 8008332:	f7f7 ff55 	bl	80001e0 <memchr>
 8008336:	2800      	cmp	r0, #0
 8008338:	d03f      	beq.n	80083ba <_vfiprintf_r+0x20a>
 800833a:	4b26      	ldr	r3, [pc, #152]	@ (80083d4 <_vfiprintf_r+0x224>)
 800833c:	bb1b      	cbnz	r3, 8008386 <_vfiprintf_r+0x1d6>
 800833e:	9b03      	ldr	r3, [sp, #12]
 8008340:	3307      	adds	r3, #7
 8008342:	f023 0307 	bic.w	r3, r3, #7
 8008346:	3308      	adds	r3, #8
 8008348:	9303      	str	r3, [sp, #12]
 800834a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800834c:	443b      	add	r3, r7
 800834e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008350:	e76a      	b.n	8008228 <_vfiprintf_r+0x78>
 8008352:	fb0c 3202 	mla	r2, ip, r2, r3
 8008356:	460c      	mov	r4, r1
 8008358:	2001      	movs	r0, #1
 800835a:	e7a8      	b.n	80082ae <_vfiprintf_r+0xfe>
 800835c:	2300      	movs	r3, #0
 800835e:	3401      	adds	r4, #1
 8008360:	9305      	str	r3, [sp, #20]
 8008362:	4619      	mov	r1, r3
 8008364:	f04f 0c0a 	mov.w	ip, #10
 8008368:	4620      	mov	r0, r4
 800836a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800836e:	3a30      	subs	r2, #48	@ 0x30
 8008370:	2a09      	cmp	r2, #9
 8008372:	d903      	bls.n	800837c <_vfiprintf_r+0x1cc>
 8008374:	2b00      	cmp	r3, #0
 8008376:	d0c6      	beq.n	8008306 <_vfiprintf_r+0x156>
 8008378:	9105      	str	r1, [sp, #20]
 800837a:	e7c4      	b.n	8008306 <_vfiprintf_r+0x156>
 800837c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008380:	4604      	mov	r4, r0
 8008382:	2301      	movs	r3, #1
 8008384:	e7f0      	b.n	8008368 <_vfiprintf_r+0x1b8>
 8008386:	ab03      	add	r3, sp, #12
 8008388:	9300      	str	r3, [sp, #0]
 800838a:	462a      	mov	r2, r5
 800838c:	4b12      	ldr	r3, [pc, #72]	@ (80083d8 <_vfiprintf_r+0x228>)
 800838e:	a904      	add	r1, sp, #16
 8008390:	4630      	mov	r0, r6
 8008392:	f7fd fbd9 	bl	8005b48 <_printf_float>
 8008396:	4607      	mov	r7, r0
 8008398:	1c78      	adds	r0, r7, #1
 800839a:	d1d6      	bne.n	800834a <_vfiprintf_r+0x19a>
 800839c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800839e:	07d9      	lsls	r1, r3, #31
 80083a0:	d405      	bmi.n	80083ae <_vfiprintf_r+0x1fe>
 80083a2:	89ab      	ldrh	r3, [r5, #12]
 80083a4:	059a      	lsls	r2, r3, #22
 80083a6:	d402      	bmi.n	80083ae <_vfiprintf_r+0x1fe>
 80083a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083aa:	f7fe f943 	bl	8006634 <__retarget_lock_release_recursive>
 80083ae:	89ab      	ldrh	r3, [r5, #12]
 80083b0:	065b      	lsls	r3, r3, #25
 80083b2:	f53f af1f 	bmi.w	80081f4 <_vfiprintf_r+0x44>
 80083b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083b8:	e71e      	b.n	80081f8 <_vfiprintf_r+0x48>
 80083ba:	ab03      	add	r3, sp, #12
 80083bc:	9300      	str	r3, [sp, #0]
 80083be:	462a      	mov	r2, r5
 80083c0:	4b05      	ldr	r3, [pc, #20]	@ (80083d8 <_vfiprintf_r+0x228>)
 80083c2:	a904      	add	r1, sp, #16
 80083c4:	4630      	mov	r0, r6
 80083c6:	f7fd fe57 	bl	8006078 <_printf_i>
 80083ca:	e7e4      	b.n	8008396 <_vfiprintf_r+0x1e6>
 80083cc:	08009820 	.word	0x08009820
 80083d0:	0800982a 	.word	0x0800982a
 80083d4:	08005b49 	.word	0x08005b49
 80083d8:	0800818d 	.word	0x0800818d
 80083dc:	08009826 	.word	0x08009826

080083e0 <__swbuf_r>:
 80083e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e2:	460e      	mov	r6, r1
 80083e4:	4614      	mov	r4, r2
 80083e6:	4605      	mov	r5, r0
 80083e8:	b118      	cbz	r0, 80083f2 <__swbuf_r+0x12>
 80083ea:	6a03      	ldr	r3, [r0, #32]
 80083ec:	b90b      	cbnz	r3, 80083f2 <__swbuf_r+0x12>
 80083ee:	f7fd ffef 	bl	80063d0 <__sinit>
 80083f2:	69a3      	ldr	r3, [r4, #24]
 80083f4:	60a3      	str	r3, [r4, #8]
 80083f6:	89a3      	ldrh	r3, [r4, #12]
 80083f8:	071a      	lsls	r2, r3, #28
 80083fa:	d501      	bpl.n	8008400 <__swbuf_r+0x20>
 80083fc:	6923      	ldr	r3, [r4, #16]
 80083fe:	b943      	cbnz	r3, 8008412 <__swbuf_r+0x32>
 8008400:	4621      	mov	r1, r4
 8008402:	4628      	mov	r0, r5
 8008404:	f000 f82a 	bl	800845c <__swsetup_r>
 8008408:	b118      	cbz	r0, 8008412 <__swbuf_r+0x32>
 800840a:	f04f 37ff 	mov.w	r7, #4294967295
 800840e:	4638      	mov	r0, r7
 8008410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008412:	6823      	ldr	r3, [r4, #0]
 8008414:	6922      	ldr	r2, [r4, #16]
 8008416:	1a98      	subs	r0, r3, r2
 8008418:	6963      	ldr	r3, [r4, #20]
 800841a:	b2f6      	uxtb	r6, r6
 800841c:	4283      	cmp	r3, r0
 800841e:	4637      	mov	r7, r6
 8008420:	dc05      	bgt.n	800842e <__swbuf_r+0x4e>
 8008422:	4621      	mov	r1, r4
 8008424:	4628      	mov	r0, r5
 8008426:	f7ff fdc1 	bl	8007fac <_fflush_r>
 800842a:	2800      	cmp	r0, #0
 800842c:	d1ed      	bne.n	800840a <__swbuf_r+0x2a>
 800842e:	68a3      	ldr	r3, [r4, #8]
 8008430:	3b01      	subs	r3, #1
 8008432:	60a3      	str	r3, [r4, #8]
 8008434:	6823      	ldr	r3, [r4, #0]
 8008436:	1c5a      	adds	r2, r3, #1
 8008438:	6022      	str	r2, [r4, #0]
 800843a:	701e      	strb	r6, [r3, #0]
 800843c:	6962      	ldr	r2, [r4, #20]
 800843e:	1c43      	adds	r3, r0, #1
 8008440:	429a      	cmp	r2, r3
 8008442:	d004      	beq.n	800844e <__swbuf_r+0x6e>
 8008444:	89a3      	ldrh	r3, [r4, #12]
 8008446:	07db      	lsls	r3, r3, #31
 8008448:	d5e1      	bpl.n	800840e <__swbuf_r+0x2e>
 800844a:	2e0a      	cmp	r6, #10
 800844c:	d1df      	bne.n	800840e <__swbuf_r+0x2e>
 800844e:	4621      	mov	r1, r4
 8008450:	4628      	mov	r0, r5
 8008452:	f7ff fdab 	bl	8007fac <_fflush_r>
 8008456:	2800      	cmp	r0, #0
 8008458:	d0d9      	beq.n	800840e <__swbuf_r+0x2e>
 800845a:	e7d6      	b.n	800840a <__swbuf_r+0x2a>

0800845c <__swsetup_r>:
 800845c:	b538      	push	{r3, r4, r5, lr}
 800845e:	4b29      	ldr	r3, [pc, #164]	@ (8008504 <__swsetup_r+0xa8>)
 8008460:	4605      	mov	r5, r0
 8008462:	6818      	ldr	r0, [r3, #0]
 8008464:	460c      	mov	r4, r1
 8008466:	b118      	cbz	r0, 8008470 <__swsetup_r+0x14>
 8008468:	6a03      	ldr	r3, [r0, #32]
 800846a:	b90b      	cbnz	r3, 8008470 <__swsetup_r+0x14>
 800846c:	f7fd ffb0 	bl	80063d0 <__sinit>
 8008470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008474:	0719      	lsls	r1, r3, #28
 8008476:	d422      	bmi.n	80084be <__swsetup_r+0x62>
 8008478:	06da      	lsls	r2, r3, #27
 800847a:	d407      	bmi.n	800848c <__swsetup_r+0x30>
 800847c:	2209      	movs	r2, #9
 800847e:	602a      	str	r2, [r5, #0]
 8008480:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008484:	81a3      	strh	r3, [r4, #12]
 8008486:	f04f 30ff 	mov.w	r0, #4294967295
 800848a:	e033      	b.n	80084f4 <__swsetup_r+0x98>
 800848c:	0758      	lsls	r0, r3, #29
 800848e:	d512      	bpl.n	80084b6 <__swsetup_r+0x5a>
 8008490:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008492:	b141      	cbz	r1, 80084a6 <__swsetup_r+0x4a>
 8008494:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008498:	4299      	cmp	r1, r3
 800849a:	d002      	beq.n	80084a2 <__swsetup_r+0x46>
 800849c:	4628      	mov	r0, r5
 800849e:	f7fe ff27 	bl	80072f0 <_free_r>
 80084a2:	2300      	movs	r3, #0
 80084a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80084a6:	89a3      	ldrh	r3, [r4, #12]
 80084a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80084ac:	81a3      	strh	r3, [r4, #12]
 80084ae:	2300      	movs	r3, #0
 80084b0:	6063      	str	r3, [r4, #4]
 80084b2:	6923      	ldr	r3, [r4, #16]
 80084b4:	6023      	str	r3, [r4, #0]
 80084b6:	89a3      	ldrh	r3, [r4, #12]
 80084b8:	f043 0308 	orr.w	r3, r3, #8
 80084bc:	81a3      	strh	r3, [r4, #12]
 80084be:	6923      	ldr	r3, [r4, #16]
 80084c0:	b94b      	cbnz	r3, 80084d6 <__swsetup_r+0x7a>
 80084c2:	89a3      	ldrh	r3, [r4, #12]
 80084c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80084c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084cc:	d003      	beq.n	80084d6 <__swsetup_r+0x7a>
 80084ce:	4621      	mov	r1, r4
 80084d0:	4628      	mov	r0, r5
 80084d2:	f000 f883 	bl	80085dc <__smakebuf_r>
 80084d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084da:	f013 0201 	ands.w	r2, r3, #1
 80084de:	d00a      	beq.n	80084f6 <__swsetup_r+0x9a>
 80084e0:	2200      	movs	r2, #0
 80084e2:	60a2      	str	r2, [r4, #8]
 80084e4:	6962      	ldr	r2, [r4, #20]
 80084e6:	4252      	negs	r2, r2
 80084e8:	61a2      	str	r2, [r4, #24]
 80084ea:	6922      	ldr	r2, [r4, #16]
 80084ec:	b942      	cbnz	r2, 8008500 <__swsetup_r+0xa4>
 80084ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80084f2:	d1c5      	bne.n	8008480 <__swsetup_r+0x24>
 80084f4:	bd38      	pop	{r3, r4, r5, pc}
 80084f6:	0799      	lsls	r1, r3, #30
 80084f8:	bf58      	it	pl
 80084fa:	6962      	ldrpl	r2, [r4, #20]
 80084fc:	60a2      	str	r2, [r4, #8]
 80084fe:	e7f4      	b.n	80084ea <__swsetup_r+0x8e>
 8008500:	2000      	movs	r0, #0
 8008502:	e7f7      	b.n	80084f4 <__swsetup_r+0x98>
 8008504:	2000002c 	.word	0x2000002c

08008508 <_raise_r>:
 8008508:	291f      	cmp	r1, #31
 800850a:	b538      	push	{r3, r4, r5, lr}
 800850c:	4605      	mov	r5, r0
 800850e:	460c      	mov	r4, r1
 8008510:	d904      	bls.n	800851c <_raise_r+0x14>
 8008512:	2316      	movs	r3, #22
 8008514:	6003      	str	r3, [r0, #0]
 8008516:	f04f 30ff 	mov.w	r0, #4294967295
 800851a:	bd38      	pop	{r3, r4, r5, pc}
 800851c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800851e:	b112      	cbz	r2, 8008526 <_raise_r+0x1e>
 8008520:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008524:	b94b      	cbnz	r3, 800853a <_raise_r+0x32>
 8008526:	4628      	mov	r0, r5
 8008528:	f000 f830 	bl	800858c <_getpid_r>
 800852c:	4622      	mov	r2, r4
 800852e:	4601      	mov	r1, r0
 8008530:	4628      	mov	r0, r5
 8008532:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008536:	f000 b817 	b.w	8008568 <_kill_r>
 800853a:	2b01      	cmp	r3, #1
 800853c:	d00a      	beq.n	8008554 <_raise_r+0x4c>
 800853e:	1c59      	adds	r1, r3, #1
 8008540:	d103      	bne.n	800854a <_raise_r+0x42>
 8008542:	2316      	movs	r3, #22
 8008544:	6003      	str	r3, [r0, #0]
 8008546:	2001      	movs	r0, #1
 8008548:	e7e7      	b.n	800851a <_raise_r+0x12>
 800854a:	2100      	movs	r1, #0
 800854c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008550:	4620      	mov	r0, r4
 8008552:	4798      	blx	r3
 8008554:	2000      	movs	r0, #0
 8008556:	e7e0      	b.n	800851a <_raise_r+0x12>

08008558 <raise>:
 8008558:	4b02      	ldr	r3, [pc, #8]	@ (8008564 <raise+0xc>)
 800855a:	4601      	mov	r1, r0
 800855c:	6818      	ldr	r0, [r3, #0]
 800855e:	f7ff bfd3 	b.w	8008508 <_raise_r>
 8008562:	bf00      	nop
 8008564:	2000002c 	.word	0x2000002c

08008568 <_kill_r>:
 8008568:	b538      	push	{r3, r4, r5, lr}
 800856a:	4d07      	ldr	r5, [pc, #28]	@ (8008588 <_kill_r+0x20>)
 800856c:	2300      	movs	r3, #0
 800856e:	4604      	mov	r4, r0
 8008570:	4608      	mov	r0, r1
 8008572:	4611      	mov	r1, r2
 8008574:	602b      	str	r3, [r5, #0]
 8008576:	f7fa f805 	bl	8002584 <_kill>
 800857a:	1c43      	adds	r3, r0, #1
 800857c:	d102      	bne.n	8008584 <_kill_r+0x1c>
 800857e:	682b      	ldr	r3, [r5, #0]
 8008580:	b103      	cbz	r3, 8008584 <_kill_r+0x1c>
 8008582:	6023      	str	r3, [r4, #0]
 8008584:	bd38      	pop	{r3, r4, r5, pc}
 8008586:	bf00      	nop
 8008588:	20000a18 	.word	0x20000a18

0800858c <_getpid_r>:
 800858c:	f7f9 bff2 	b.w	8002574 <_getpid>

08008590 <__swhatbuf_r>:
 8008590:	b570      	push	{r4, r5, r6, lr}
 8008592:	460c      	mov	r4, r1
 8008594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008598:	2900      	cmp	r1, #0
 800859a:	b096      	sub	sp, #88	@ 0x58
 800859c:	4615      	mov	r5, r2
 800859e:	461e      	mov	r6, r3
 80085a0:	da0d      	bge.n	80085be <__swhatbuf_r+0x2e>
 80085a2:	89a3      	ldrh	r3, [r4, #12]
 80085a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80085a8:	f04f 0100 	mov.w	r1, #0
 80085ac:	bf14      	ite	ne
 80085ae:	2340      	movne	r3, #64	@ 0x40
 80085b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80085b4:	2000      	movs	r0, #0
 80085b6:	6031      	str	r1, [r6, #0]
 80085b8:	602b      	str	r3, [r5, #0]
 80085ba:	b016      	add	sp, #88	@ 0x58
 80085bc:	bd70      	pop	{r4, r5, r6, pc}
 80085be:	466a      	mov	r2, sp
 80085c0:	f000 f848 	bl	8008654 <_fstat_r>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	dbec      	blt.n	80085a2 <__swhatbuf_r+0x12>
 80085c8:	9901      	ldr	r1, [sp, #4]
 80085ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80085ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80085d2:	4259      	negs	r1, r3
 80085d4:	4159      	adcs	r1, r3
 80085d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085da:	e7eb      	b.n	80085b4 <__swhatbuf_r+0x24>

080085dc <__smakebuf_r>:
 80085dc:	898b      	ldrh	r3, [r1, #12]
 80085de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085e0:	079d      	lsls	r5, r3, #30
 80085e2:	4606      	mov	r6, r0
 80085e4:	460c      	mov	r4, r1
 80085e6:	d507      	bpl.n	80085f8 <__smakebuf_r+0x1c>
 80085e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80085ec:	6023      	str	r3, [r4, #0]
 80085ee:	6123      	str	r3, [r4, #16]
 80085f0:	2301      	movs	r3, #1
 80085f2:	6163      	str	r3, [r4, #20]
 80085f4:	b003      	add	sp, #12
 80085f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085f8:	ab01      	add	r3, sp, #4
 80085fa:	466a      	mov	r2, sp
 80085fc:	f7ff ffc8 	bl	8008590 <__swhatbuf_r>
 8008600:	9f00      	ldr	r7, [sp, #0]
 8008602:	4605      	mov	r5, r0
 8008604:	4639      	mov	r1, r7
 8008606:	4630      	mov	r0, r6
 8008608:	f7fe fee6 	bl	80073d8 <_malloc_r>
 800860c:	b948      	cbnz	r0, 8008622 <__smakebuf_r+0x46>
 800860e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008612:	059a      	lsls	r2, r3, #22
 8008614:	d4ee      	bmi.n	80085f4 <__smakebuf_r+0x18>
 8008616:	f023 0303 	bic.w	r3, r3, #3
 800861a:	f043 0302 	orr.w	r3, r3, #2
 800861e:	81a3      	strh	r3, [r4, #12]
 8008620:	e7e2      	b.n	80085e8 <__smakebuf_r+0xc>
 8008622:	89a3      	ldrh	r3, [r4, #12]
 8008624:	6020      	str	r0, [r4, #0]
 8008626:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800862a:	81a3      	strh	r3, [r4, #12]
 800862c:	9b01      	ldr	r3, [sp, #4]
 800862e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008632:	b15b      	cbz	r3, 800864c <__smakebuf_r+0x70>
 8008634:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008638:	4630      	mov	r0, r6
 800863a:	f000 f81d 	bl	8008678 <_isatty_r>
 800863e:	b128      	cbz	r0, 800864c <__smakebuf_r+0x70>
 8008640:	89a3      	ldrh	r3, [r4, #12]
 8008642:	f023 0303 	bic.w	r3, r3, #3
 8008646:	f043 0301 	orr.w	r3, r3, #1
 800864a:	81a3      	strh	r3, [r4, #12]
 800864c:	89a3      	ldrh	r3, [r4, #12]
 800864e:	431d      	orrs	r5, r3
 8008650:	81a5      	strh	r5, [r4, #12]
 8008652:	e7cf      	b.n	80085f4 <__smakebuf_r+0x18>

08008654 <_fstat_r>:
 8008654:	b538      	push	{r3, r4, r5, lr}
 8008656:	4d07      	ldr	r5, [pc, #28]	@ (8008674 <_fstat_r+0x20>)
 8008658:	2300      	movs	r3, #0
 800865a:	4604      	mov	r4, r0
 800865c:	4608      	mov	r0, r1
 800865e:	4611      	mov	r1, r2
 8008660:	602b      	str	r3, [r5, #0]
 8008662:	f7f9 ffef 	bl	8002644 <_fstat>
 8008666:	1c43      	adds	r3, r0, #1
 8008668:	d102      	bne.n	8008670 <_fstat_r+0x1c>
 800866a:	682b      	ldr	r3, [r5, #0]
 800866c:	b103      	cbz	r3, 8008670 <_fstat_r+0x1c>
 800866e:	6023      	str	r3, [r4, #0]
 8008670:	bd38      	pop	{r3, r4, r5, pc}
 8008672:	bf00      	nop
 8008674:	20000a18 	.word	0x20000a18

08008678 <_isatty_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d06      	ldr	r5, [pc, #24]	@ (8008694 <_isatty_r+0x1c>)
 800867c:	2300      	movs	r3, #0
 800867e:	4604      	mov	r4, r0
 8008680:	4608      	mov	r0, r1
 8008682:	602b      	str	r3, [r5, #0]
 8008684:	f7f9 ffee 	bl	8002664 <_isatty>
 8008688:	1c43      	adds	r3, r0, #1
 800868a:	d102      	bne.n	8008692 <_isatty_r+0x1a>
 800868c:	682b      	ldr	r3, [r5, #0]
 800868e:	b103      	cbz	r3, 8008692 <_isatty_r+0x1a>
 8008690:	6023      	str	r3, [r4, #0]
 8008692:	bd38      	pop	{r3, r4, r5, pc}
 8008694:	20000a18 	.word	0x20000a18

08008698 <powf>:
 8008698:	b508      	push	{r3, lr}
 800869a:	ed2d 8b04 	vpush	{d8-d9}
 800869e:	eeb0 8a60 	vmov.f32	s16, s1
 80086a2:	eeb0 9a40 	vmov.f32	s18, s0
 80086a6:	f000 f859 	bl	800875c <__ieee754_powf>
 80086aa:	eeb4 8a48 	vcmp.f32	s16, s16
 80086ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086b2:	eef0 8a40 	vmov.f32	s17, s0
 80086b6:	d63e      	bvs.n	8008736 <powf+0x9e>
 80086b8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80086bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086c0:	d112      	bne.n	80086e8 <powf+0x50>
 80086c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80086c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086ca:	d039      	beq.n	8008740 <powf+0xa8>
 80086cc:	eeb0 0a48 	vmov.f32	s0, s16
 80086d0:	f000 f839 	bl	8008746 <finitef>
 80086d4:	b378      	cbz	r0, 8008736 <powf+0x9e>
 80086d6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80086da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086de:	d52a      	bpl.n	8008736 <powf+0x9e>
 80086e0:	f7fd ff7c 	bl	80065dc <__errno>
 80086e4:	2322      	movs	r3, #34	@ 0x22
 80086e6:	e014      	b.n	8008712 <powf+0x7a>
 80086e8:	f000 f82d 	bl	8008746 <finitef>
 80086ec:	b998      	cbnz	r0, 8008716 <powf+0x7e>
 80086ee:	eeb0 0a49 	vmov.f32	s0, s18
 80086f2:	f000 f828 	bl	8008746 <finitef>
 80086f6:	b170      	cbz	r0, 8008716 <powf+0x7e>
 80086f8:	eeb0 0a48 	vmov.f32	s0, s16
 80086fc:	f000 f823 	bl	8008746 <finitef>
 8008700:	b148      	cbz	r0, 8008716 <powf+0x7e>
 8008702:	eef4 8a68 	vcmp.f32	s17, s17
 8008706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800870a:	d7e9      	bvc.n	80086e0 <powf+0x48>
 800870c:	f7fd ff66 	bl	80065dc <__errno>
 8008710:	2321      	movs	r3, #33	@ 0x21
 8008712:	6003      	str	r3, [r0, #0]
 8008714:	e00f      	b.n	8008736 <powf+0x9e>
 8008716:	eef5 8a40 	vcmp.f32	s17, #0.0
 800871a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800871e:	d10a      	bne.n	8008736 <powf+0x9e>
 8008720:	eeb0 0a49 	vmov.f32	s0, s18
 8008724:	f000 f80f 	bl	8008746 <finitef>
 8008728:	b128      	cbz	r0, 8008736 <powf+0x9e>
 800872a:	eeb0 0a48 	vmov.f32	s0, s16
 800872e:	f000 f80a 	bl	8008746 <finitef>
 8008732:	2800      	cmp	r0, #0
 8008734:	d1d4      	bne.n	80086e0 <powf+0x48>
 8008736:	eeb0 0a68 	vmov.f32	s0, s17
 800873a:	ecbd 8b04 	vpop	{d8-d9}
 800873e:	bd08      	pop	{r3, pc}
 8008740:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8008744:	e7f7      	b.n	8008736 <powf+0x9e>

08008746 <finitef>:
 8008746:	ee10 3a10 	vmov	r3, s0
 800874a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800874e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008752:	bfac      	ite	ge
 8008754:	2000      	movge	r0, #0
 8008756:	2001      	movlt	r0, #1
 8008758:	4770      	bx	lr
	...

0800875c <__ieee754_powf>:
 800875c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008760:	ee10 4a90 	vmov	r4, s1
 8008764:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8008768:	ed2d 8b02 	vpush	{d8}
 800876c:	ee10 6a10 	vmov	r6, s0
 8008770:	eeb0 8a40 	vmov.f32	s16, s0
 8008774:	eef0 8a60 	vmov.f32	s17, s1
 8008778:	d10c      	bne.n	8008794 <__ieee754_powf+0x38>
 800877a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800877e:	0076      	lsls	r6, r6, #1
 8008780:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8008784:	f240 829c 	bls.w	8008cc0 <__ieee754_powf+0x564>
 8008788:	ee38 0a28 	vadd.f32	s0, s16, s17
 800878c:	ecbd 8b02 	vpop	{d8}
 8008790:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008794:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8008798:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800879c:	d802      	bhi.n	80087a4 <__ieee754_powf+0x48>
 800879e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80087a2:	d908      	bls.n	80087b6 <__ieee754_powf+0x5a>
 80087a4:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80087a8:	d1ee      	bne.n	8008788 <__ieee754_powf+0x2c>
 80087aa:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80087ae:	0064      	lsls	r4, r4, #1
 80087b0:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80087b4:	e7e6      	b.n	8008784 <__ieee754_powf+0x28>
 80087b6:	2e00      	cmp	r6, #0
 80087b8:	da1e      	bge.n	80087f8 <__ieee754_powf+0x9c>
 80087ba:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 80087be:	d22b      	bcs.n	8008818 <__ieee754_powf+0xbc>
 80087c0:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80087c4:	d332      	bcc.n	800882c <__ieee754_powf+0xd0>
 80087c6:	ea4f 53e9 	mov.w	r3, r9, asr #23
 80087ca:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80087ce:	fa49 f503 	asr.w	r5, r9, r3
 80087d2:	fa05 f303 	lsl.w	r3, r5, r3
 80087d6:	454b      	cmp	r3, r9
 80087d8:	d126      	bne.n	8008828 <__ieee754_powf+0xcc>
 80087da:	f005 0501 	and.w	r5, r5, #1
 80087de:	f1c5 0502 	rsb	r5, r5, #2
 80087e2:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80087e6:	d122      	bne.n	800882e <__ieee754_powf+0xd2>
 80087e8:	2c00      	cmp	r4, #0
 80087ea:	f280 826f 	bge.w	8008ccc <__ieee754_powf+0x570>
 80087ee:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80087f2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80087f6:	e7c9      	b.n	800878c <__ieee754_powf+0x30>
 80087f8:	2500      	movs	r5, #0
 80087fa:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80087fe:	d1f0      	bne.n	80087e2 <__ieee754_powf+0x86>
 8008800:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8008804:	f000 825c 	beq.w	8008cc0 <__ieee754_powf+0x564>
 8008808:	d908      	bls.n	800881c <__ieee754_powf+0xc0>
 800880a:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 8008b6c <__ieee754_powf+0x410>
 800880e:	2c00      	cmp	r4, #0
 8008810:	bfa8      	it	ge
 8008812:	eeb0 0a68 	vmovge.f32	s0, s17
 8008816:	e7b9      	b.n	800878c <__ieee754_powf+0x30>
 8008818:	2502      	movs	r5, #2
 800881a:	e7ee      	b.n	80087fa <__ieee754_powf+0x9e>
 800881c:	2c00      	cmp	r4, #0
 800881e:	f280 8252 	bge.w	8008cc6 <__ieee754_powf+0x56a>
 8008822:	eeb1 0a68 	vneg.f32	s0, s17
 8008826:	e7b1      	b.n	800878c <__ieee754_powf+0x30>
 8008828:	2500      	movs	r5, #0
 800882a:	e7da      	b.n	80087e2 <__ieee754_powf+0x86>
 800882c:	2500      	movs	r5, #0
 800882e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8008832:	d102      	bne.n	800883a <__ieee754_powf+0xde>
 8008834:	ee28 0a08 	vmul.f32	s0, s16, s16
 8008838:	e7a8      	b.n	800878c <__ieee754_powf+0x30>
 800883a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800883e:	d109      	bne.n	8008854 <__ieee754_powf+0xf8>
 8008840:	2e00      	cmp	r6, #0
 8008842:	db07      	blt.n	8008854 <__ieee754_powf+0xf8>
 8008844:	eeb0 0a48 	vmov.f32	s0, s16
 8008848:	ecbd 8b02 	vpop	{d8}
 800884c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008850:	f000 bae8 	b.w	8008e24 <__ieee754_sqrtf>
 8008854:	eeb0 0a48 	vmov.f32	s0, s16
 8008858:	f000 fa50 	bl	8008cfc <fabsf>
 800885c:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8008860:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8008864:	4647      	mov	r7, r8
 8008866:	d002      	beq.n	800886e <__ieee754_powf+0x112>
 8008868:	f1b8 0f00 	cmp.w	r8, #0
 800886c:	d117      	bne.n	800889e <__ieee754_powf+0x142>
 800886e:	2c00      	cmp	r4, #0
 8008870:	bfbc      	itt	lt
 8008872:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8008876:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800887a:	2e00      	cmp	r6, #0
 800887c:	da86      	bge.n	800878c <__ieee754_powf+0x30>
 800887e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8008882:	ea58 0805 	orrs.w	r8, r8, r5
 8008886:	d104      	bne.n	8008892 <__ieee754_powf+0x136>
 8008888:	ee70 7a40 	vsub.f32	s15, s0, s0
 800888c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8008890:	e77c      	b.n	800878c <__ieee754_powf+0x30>
 8008892:	2d01      	cmp	r5, #1
 8008894:	f47f af7a 	bne.w	800878c <__ieee754_powf+0x30>
 8008898:	eeb1 0a40 	vneg.f32	s0, s0
 800889c:	e776      	b.n	800878c <__ieee754_powf+0x30>
 800889e:	0ff0      	lsrs	r0, r6, #31
 80088a0:	3801      	subs	r0, #1
 80088a2:	ea55 0300 	orrs.w	r3, r5, r0
 80088a6:	d104      	bne.n	80088b2 <__ieee754_powf+0x156>
 80088a8:	ee38 8a48 	vsub.f32	s16, s16, s16
 80088ac:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80088b0:	e76c      	b.n	800878c <__ieee754_powf+0x30>
 80088b2:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 80088b6:	d973      	bls.n	80089a0 <__ieee754_powf+0x244>
 80088b8:	4bad      	ldr	r3, [pc, #692]	@ (8008b70 <__ieee754_powf+0x414>)
 80088ba:	4598      	cmp	r8, r3
 80088bc:	d808      	bhi.n	80088d0 <__ieee754_powf+0x174>
 80088be:	2c00      	cmp	r4, #0
 80088c0:	da0b      	bge.n	80088da <__ieee754_powf+0x17e>
 80088c2:	2000      	movs	r0, #0
 80088c4:	ecbd 8b02 	vpop	{d8}
 80088c8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088cc:	f000 baa4 	b.w	8008e18 <__math_oflowf>
 80088d0:	4ba8      	ldr	r3, [pc, #672]	@ (8008b74 <__ieee754_powf+0x418>)
 80088d2:	4598      	cmp	r8, r3
 80088d4:	d908      	bls.n	80088e8 <__ieee754_powf+0x18c>
 80088d6:	2c00      	cmp	r4, #0
 80088d8:	dcf3      	bgt.n	80088c2 <__ieee754_powf+0x166>
 80088da:	2000      	movs	r0, #0
 80088dc:	ecbd 8b02 	vpop	{d8}
 80088e0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088e4:	f000 ba92 	b.w	8008e0c <__math_uflowf>
 80088e8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80088ec:	ee30 0a67 	vsub.f32	s0, s0, s15
 80088f0:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8008b78 <__ieee754_powf+0x41c>
 80088f4:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 80088f8:	eee0 6a67 	vfms.f32	s13, s0, s15
 80088fc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008900:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8008904:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008908:	ee27 7a27 	vmul.f32	s14, s14, s15
 800890c:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8008b7c <__ieee754_powf+0x420>
 8008910:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8008914:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8008b80 <__ieee754_powf+0x424>
 8008918:	eee0 7a07 	vfma.f32	s15, s0, s14
 800891c:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8008b84 <__ieee754_powf+0x428>
 8008920:	eef0 6a67 	vmov.f32	s13, s15
 8008924:	eee0 6a07 	vfma.f32	s13, s0, s14
 8008928:	ee16 3a90 	vmov	r3, s13
 800892c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8008930:	f023 030f 	bic.w	r3, r3, #15
 8008934:	ee06 3a90 	vmov	s13, r3
 8008938:	eee0 6a47 	vfms.f32	s13, s0, s14
 800893c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008940:	3d01      	subs	r5, #1
 8008942:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8008946:	4305      	orrs	r5, r0
 8008948:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800894c:	f024 040f 	bic.w	r4, r4, #15
 8008950:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8008954:	bf18      	it	ne
 8008956:	eeb0 8a47 	vmovne.f32	s16, s14
 800895a:	ee07 4a10 	vmov	s14, r4
 800895e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8008962:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8008966:	ee07 3a90 	vmov	s15, r3
 800896a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800896e:	ee07 4a10 	vmov	s14, r4
 8008972:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008976:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800897a:	ee17 1a10 	vmov	r1, s14
 800897e:	2900      	cmp	r1, #0
 8008980:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008984:	f340 80dd 	ble.w	8008b42 <__ieee754_powf+0x3e6>
 8008988:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800898c:	f240 80ca 	bls.w	8008b24 <__ieee754_powf+0x3c8>
 8008990:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008998:	bf4c      	ite	mi
 800899a:	2001      	movmi	r0, #1
 800899c:	2000      	movpl	r0, #0
 800899e:	e791      	b.n	80088c4 <__ieee754_powf+0x168>
 80089a0:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80089a4:	bf01      	itttt	eq
 80089a6:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8008b88 <__ieee754_powf+0x42c>
 80089aa:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80089ae:	f06f 0317 	mvneq.w	r3, #23
 80089b2:	ee17 7a90 	vmoveq	r7, s15
 80089b6:	ea4f 52e7 	mov.w	r2, r7, asr #23
 80089ba:	bf18      	it	ne
 80089bc:	2300      	movne	r3, #0
 80089be:	3a7f      	subs	r2, #127	@ 0x7f
 80089c0:	441a      	add	r2, r3
 80089c2:	4b72      	ldr	r3, [pc, #456]	@ (8008b8c <__ieee754_powf+0x430>)
 80089c4:	f3c7 0716 	ubfx	r7, r7, #0, #23
 80089c8:	429f      	cmp	r7, r3
 80089ca:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 80089ce:	dd06      	ble.n	80089de <__ieee754_powf+0x282>
 80089d0:	4b6f      	ldr	r3, [pc, #444]	@ (8008b90 <__ieee754_powf+0x434>)
 80089d2:	429f      	cmp	r7, r3
 80089d4:	f340 80a4 	ble.w	8008b20 <__ieee754_powf+0x3c4>
 80089d8:	3201      	adds	r2, #1
 80089da:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 80089de:	2600      	movs	r6, #0
 80089e0:	4b6c      	ldr	r3, [pc, #432]	@ (8008b94 <__ieee754_powf+0x438>)
 80089e2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80089e6:	ee07 1a10 	vmov	s14, r1
 80089ea:	edd3 5a00 	vldr	s11, [r3]
 80089ee:	4b6a      	ldr	r3, [pc, #424]	@ (8008b98 <__ieee754_powf+0x43c>)
 80089f0:	ee75 7a87 	vadd.f32	s15, s11, s14
 80089f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089f8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 80089fc:	1049      	asrs	r1, r1, #1
 80089fe:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8008a02:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8008a06:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8008a0a:	ee37 6a65 	vsub.f32	s12, s14, s11
 8008a0e:	ee07 1a90 	vmov	s15, r1
 8008a12:	ee26 5a24 	vmul.f32	s10, s12, s9
 8008a16:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8008a1a:	ee15 7a10 	vmov	r7, s10
 8008a1e:	401f      	ands	r7, r3
 8008a20:	ee06 7a90 	vmov	s13, r7
 8008a24:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8008a28:	ee37 7a65 	vsub.f32	s14, s14, s11
 8008a2c:	ee65 7a05 	vmul.f32	s15, s10, s10
 8008a30:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8008a34:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8008b9c <__ieee754_powf+0x440>
 8008a38:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8008ba0 <__ieee754_powf+0x444>
 8008a3c:	eee7 5a87 	vfma.f32	s11, s15, s14
 8008a40:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8008ba4 <__ieee754_powf+0x448>
 8008a44:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8008a48:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8008b78 <__ieee754_powf+0x41c>
 8008a4c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8008a50:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8008ba8 <__ieee754_powf+0x44c>
 8008a54:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8008a58:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8008bac <__ieee754_powf+0x450>
 8008a5c:	ee26 6a24 	vmul.f32	s12, s12, s9
 8008a60:	eee7 5a27 	vfma.f32	s11, s14, s15
 8008a64:	ee35 7a26 	vadd.f32	s14, s10, s13
 8008a68:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8008a6c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8008a70:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8008a74:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8008a78:	eef0 5a67 	vmov.f32	s11, s15
 8008a7c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8008a80:	ee75 5a87 	vadd.f32	s11, s11, s14
 8008a84:	ee15 1a90 	vmov	r1, s11
 8008a88:	4019      	ands	r1, r3
 8008a8a:	ee05 1a90 	vmov	s11, r1
 8008a8e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8008a92:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8008a96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a9a:	ee67 7a85 	vmul.f32	s15, s15, s10
 8008a9e:	eee6 7a25 	vfma.f32	s15, s12, s11
 8008aa2:	eeb0 6a67 	vmov.f32	s12, s15
 8008aa6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8008aaa:	ee16 1a10 	vmov	r1, s12
 8008aae:	4019      	ands	r1, r3
 8008ab0:	ee06 1a10 	vmov	s12, r1
 8008ab4:	eeb0 7a46 	vmov.f32	s14, s12
 8008ab8:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8008abc:	493c      	ldr	r1, [pc, #240]	@ (8008bb0 <__ieee754_powf+0x454>)
 8008abe:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8008ac2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ac6:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8008bb4 <__ieee754_powf+0x458>
 8008aca:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8008bb8 <__ieee754_powf+0x45c>
 8008ace:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ad2:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8008bbc <__ieee754_powf+0x460>
 8008ad6:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008ada:	ed91 7a00 	vldr	s14, [r1]
 8008ade:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008ae2:	ee07 2a10 	vmov	s14, r2
 8008ae6:	eef0 6a67 	vmov.f32	s13, s15
 8008aea:	4a35      	ldr	r2, [pc, #212]	@ (8008bc0 <__ieee754_powf+0x464>)
 8008aec:	eee6 6a25 	vfma.f32	s13, s12, s11
 8008af0:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8008af4:	ed92 5a00 	vldr	s10, [r2]
 8008af8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008afc:	ee76 6a85 	vadd.f32	s13, s13, s10
 8008b00:	ee76 6a87 	vadd.f32	s13, s13, s14
 8008b04:	ee16 2a90 	vmov	r2, s13
 8008b08:	4013      	ands	r3, r2
 8008b0a:	ee06 3a90 	vmov	s13, r3
 8008b0e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008b12:	ee37 7a45 	vsub.f32	s14, s14, s10
 8008b16:	eea6 7a65 	vfms.f32	s14, s12, s11
 8008b1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008b1e:	e70f      	b.n	8008940 <__ieee754_powf+0x1e4>
 8008b20:	2601      	movs	r6, #1
 8008b22:	e75d      	b.n	80089e0 <__ieee754_powf+0x284>
 8008b24:	d152      	bne.n	8008bcc <__ieee754_powf+0x470>
 8008b26:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8008bc4 <__ieee754_powf+0x468>
 8008b2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008b2e:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8008b32:	eef4 6ac7 	vcmpe.f32	s13, s14
 8008b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b3a:	f73f af29 	bgt.w	8008990 <__ieee754_powf+0x234>
 8008b3e:	2386      	movs	r3, #134	@ 0x86
 8008b40:	e048      	b.n	8008bd4 <__ieee754_powf+0x478>
 8008b42:	4a21      	ldr	r2, [pc, #132]	@ (8008bc8 <__ieee754_powf+0x46c>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d907      	bls.n	8008b58 <__ieee754_powf+0x3fc>
 8008b48:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b50:	bf4c      	ite	mi
 8008b52:	2001      	movmi	r0, #1
 8008b54:	2000      	movpl	r0, #0
 8008b56:	e6c1      	b.n	80088dc <__ieee754_powf+0x180>
 8008b58:	d138      	bne.n	8008bcc <__ieee754_powf+0x470>
 8008b5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008b5e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8008b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b66:	dbea      	blt.n	8008b3e <__ieee754_powf+0x3e2>
 8008b68:	e7ee      	b.n	8008b48 <__ieee754_powf+0x3ec>
 8008b6a:	bf00      	nop
 8008b6c:	00000000 	.word	0x00000000
 8008b70:	3f7ffff3 	.word	0x3f7ffff3
 8008b74:	3f800007 	.word	0x3f800007
 8008b78:	3eaaaaab 	.word	0x3eaaaaab
 8008b7c:	3fb8aa3b 	.word	0x3fb8aa3b
 8008b80:	36eca570 	.word	0x36eca570
 8008b84:	3fb8aa00 	.word	0x3fb8aa00
 8008b88:	4b800000 	.word	0x4b800000
 8008b8c:	001cc471 	.word	0x001cc471
 8008b90:	005db3d6 	.word	0x005db3d6
 8008b94:	08009988 	.word	0x08009988
 8008b98:	fffff000 	.word	0xfffff000
 8008b9c:	3e6c3255 	.word	0x3e6c3255
 8008ba0:	3e53f142 	.word	0x3e53f142
 8008ba4:	3e8ba305 	.word	0x3e8ba305
 8008ba8:	3edb6db7 	.word	0x3edb6db7
 8008bac:	3f19999a 	.word	0x3f19999a
 8008bb0:	08009978 	.word	0x08009978
 8008bb4:	3f76384f 	.word	0x3f76384f
 8008bb8:	3f763800 	.word	0x3f763800
 8008bbc:	369dc3a0 	.word	0x369dc3a0
 8008bc0:	08009980 	.word	0x08009980
 8008bc4:	3338aa3c 	.word	0x3338aa3c
 8008bc8:	43160000 	.word	0x43160000
 8008bcc:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8008bd0:	d971      	bls.n	8008cb6 <__ieee754_powf+0x55a>
 8008bd2:	15db      	asrs	r3, r3, #23
 8008bd4:	3b7e      	subs	r3, #126	@ 0x7e
 8008bd6:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8008bda:	4118      	asrs	r0, r3
 8008bdc:	4408      	add	r0, r1
 8008bde:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008be2:	4a3c      	ldr	r2, [pc, #240]	@ (8008cd4 <__ieee754_powf+0x578>)
 8008be4:	3b7f      	subs	r3, #127	@ 0x7f
 8008be6:	411a      	asrs	r2, r3
 8008be8:	4002      	ands	r2, r0
 8008bea:	ee07 2a10 	vmov	s14, r2
 8008bee:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8008bf2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8008bf6:	f1c3 0317 	rsb	r3, r3, #23
 8008bfa:	4118      	asrs	r0, r3
 8008bfc:	2900      	cmp	r1, #0
 8008bfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c02:	bfb8      	it	lt
 8008c04:	4240      	neglt	r0, r0
 8008c06:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8008c0a:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8008cd8 <__ieee754_powf+0x57c>
 8008c0e:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 8008cdc <__ieee754_powf+0x580>
 8008c12:	ee17 3a10 	vmov	r3, s14
 8008c16:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8008c1a:	f023 030f 	bic.w	r3, r3, #15
 8008c1e:	ee07 3a10 	vmov	s14, r3
 8008c22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008c26:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008c2a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8008c2e:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 8008ce0 <__ieee754_powf+0x584>
 8008c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c36:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8008c3a:	eef0 6a67 	vmov.f32	s13, s15
 8008c3e:	eee7 6a06 	vfma.f32	s13, s14, s12
 8008c42:	eef0 5a66 	vmov.f32	s11, s13
 8008c46:	eee7 5a46 	vfms.f32	s11, s14, s12
 8008c4a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8008c4e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008c52:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 8008ce4 <__ieee754_powf+0x588>
 8008c56:	eddf 5a24 	vldr	s11, [pc, #144]	@ 8008ce8 <__ieee754_powf+0x58c>
 8008c5a:	eea7 6a25 	vfma.f32	s12, s14, s11
 8008c5e:	eddf 5a23 	vldr	s11, [pc, #140]	@ 8008cec <__ieee754_powf+0x590>
 8008c62:	eee6 5a07 	vfma.f32	s11, s12, s14
 8008c66:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8008cf0 <__ieee754_powf+0x594>
 8008c6a:	eea5 6a87 	vfma.f32	s12, s11, s14
 8008c6e:	eddf 5a21 	vldr	s11, [pc, #132]	@ 8008cf4 <__ieee754_powf+0x598>
 8008c72:	eee6 5a07 	vfma.f32	s11, s12, s14
 8008c76:	eeb0 6a66 	vmov.f32	s12, s13
 8008c7a:	eea5 6ac7 	vfms.f32	s12, s11, s14
 8008c7e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8008c82:	ee66 5a86 	vmul.f32	s11, s13, s12
 8008c86:	ee36 6a47 	vsub.f32	s12, s12, s14
 8008c8a:	eee6 7aa7 	vfma.f32	s15, s13, s15
 8008c8e:	ee85 7a86 	vdiv.f32	s14, s11, s12
 8008c92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008c96:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008c9a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008c9e:	ee10 3a10 	vmov	r3, s0
 8008ca2:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8008ca6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008caa:	da06      	bge.n	8008cba <__ieee754_powf+0x55e>
 8008cac:	f000 f82e 	bl	8008d0c <scalbnf>
 8008cb0:	ee20 0a08 	vmul.f32	s0, s0, s16
 8008cb4:	e56a      	b.n	800878c <__ieee754_powf+0x30>
 8008cb6:	2000      	movs	r0, #0
 8008cb8:	e7a5      	b.n	8008c06 <__ieee754_powf+0x4aa>
 8008cba:	ee00 3a10 	vmov	s0, r3
 8008cbe:	e7f7      	b.n	8008cb0 <__ieee754_powf+0x554>
 8008cc0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008cc4:	e562      	b.n	800878c <__ieee754_powf+0x30>
 8008cc6:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8008cf8 <__ieee754_powf+0x59c>
 8008cca:	e55f      	b.n	800878c <__ieee754_powf+0x30>
 8008ccc:	eeb0 0a48 	vmov.f32	s0, s16
 8008cd0:	e55c      	b.n	800878c <__ieee754_powf+0x30>
 8008cd2:	bf00      	nop
 8008cd4:	ff800000 	.word	0xff800000
 8008cd8:	3f317218 	.word	0x3f317218
 8008cdc:	3f317200 	.word	0x3f317200
 8008ce0:	35bfbe8c 	.word	0x35bfbe8c
 8008ce4:	b5ddea0e 	.word	0xb5ddea0e
 8008ce8:	3331bb4c 	.word	0x3331bb4c
 8008cec:	388ab355 	.word	0x388ab355
 8008cf0:	bb360b61 	.word	0xbb360b61
 8008cf4:	3e2aaaab 	.word	0x3e2aaaab
 8008cf8:	00000000 	.word	0x00000000

08008cfc <fabsf>:
 8008cfc:	ee10 3a10 	vmov	r3, s0
 8008d00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d04:	ee00 3a10 	vmov	s0, r3
 8008d08:	4770      	bx	lr
	...

08008d0c <scalbnf>:
 8008d0c:	ee10 3a10 	vmov	r3, s0
 8008d10:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8008d14:	d02b      	beq.n	8008d6e <scalbnf+0x62>
 8008d16:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008d1a:	d302      	bcc.n	8008d22 <scalbnf+0x16>
 8008d1c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008d20:	4770      	bx	lr
 8008d22:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8008d26:	d123      	bne.n	8008d70 <scalbnf+0x64>
 8008d28:	4b24      	ldr	r3, [pc, #144]	@ (8008dbc <scalbnf+0xb0>)
 8008d2a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8008dc0 <scalbnf+0xb4>
 8008d2e:	4298      	cmp	r0, r3
 8008d30:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008d34:	db17      	blt.n	8008d66 <scalbnf+0x5a>
 8008d36:	ee10 3a10 	vmov	r3, s0
 8008d3a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008d3e:	3a19      	subs	r2, #25
 8008d40:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008d44:	4288      	cmp	r0, r1
 8008d46:	dd15      	ble.n	8008d74 <scalbnf+0x68>
 8008d48:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8008dc4 <scalbnf+0xb8>
 8008d4c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8008dc8 <scalbnf+0xbc>
 8008d50:	ee10 3a10 	vmov	r3, s0
 8008d54:	eeb0 7a67 	vmov.f32	s14, s15
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	bfb8      	it	lt
 8008d5c:	eef0 7a66 	vmovlt.f32	s15, s13
 8008d60:	ee27 0a87 	vmul.f32	s0, s15, s14
 8008d64:	4770      	bx	lr
 8008d66:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8008dcc <scalbnf+0xc0>
 8008d6a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008d6e:	4770      	bx	lr
 8008d70:	0dd2      	lsrs	r2, r2, #23
 8008d72:	e7e5      	b.n	8008d40 <scalbnf+0x34>
 8008d74:	4410      	add	r0, r2
 8008d76:	28fe      	cmp	r0, #254	@ 0xfe
 8008d78:	dce6      	bgt.n	8008d48 <scalbnf+0x3c>
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	dd06      	ble.n	8008d8c <scalbnf+0x80>
 8008d7e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008d82:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8008d86:	ee00 3a10 	vmov	s0, r3
 8008d8a:	4770      	bx	lr
 8008d8c:	f110 0f16 	cmn.w	r0, #22
 8008d90:	da09      	bge.n	8008da6 <scalbnf+0x9a>
 8008d92:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8008dcc <scalbnf+0xc0>
 8008d96:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8008dd0 <scalbnf+0xc4>
 8008d9a:	ee10 3a10 	vmov	r3, s0
 8008d9e:	eeb0 7a67 	vmov.f32	s14, s15
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	e7d9      	b.n	8008d5a <scalbnf+0x4e>
 8008da6:	3019      	adds	r0, #25
 8008da8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008dac:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8008db0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8008dd4 <scalbnf+0xc8>
 8008db4:	ee07 3a90 	vmov	s15, r3
 8008db8:	e7d7      	b.n	8008d6a <scalbnf+0x5e>
 8008dba:	bf00      	nop
 8008dbc:	ffff3cb0 	.word	0xffff3cb0
 8008dc0:	4c000000 	.word	0x4c000000
 8008dc4:	7149f2ca 	.word	0x7149f2ca
 8008dc8:	f149f2ca 	.word	0xf149f2ca
 8008dcc:	0da24260 	.word	0x0da24260
 8008dd0:	8da24260 	.word	0x8da24260
 8008dd4:	33000000 	.word	0x33000000

08008dd8 <with_errnof>:
 8008dd8:	b510      	push	{r4, lr}
 8008dda:	ed2d 8b02 	vpush	{d8}
 8008dde:	eeb0 8a40 	vmov.f32	s16, s0
 8008de2:	4604      	mov	r4, r0
 8008de4:	f7fd fbfa 	bl	80065dc <__errno>
 8008de8:	eeb0 0a48 	vmov.f32	s0, s16
 8008dec:	ecbd 8b02 	vpop	{d8}
 8008df0:	6004      	str	r4, [r0, #0]
 8008df2:	bd10      	pop	{r4, pc}

08008df4 <xflowf>:
 8008df4:	b130      	cbz	r0, 8008e04 <xflowf+0x10>
 8008df6:	eef1 7a40 	vneg.f32	s15, s0
 8008dfa:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008dfe:	2022      	movs	r0, #34	@ 0x22
 8008e00:	f7ff bfea 	b.w	8008dd8 <with_errnof>
 8008e04:	eef0 7a40 	vmov.f32	s15, s0
 8008e08:	e7f7      	b.n	8008dfa <xflowf+0x6>
	...

08008e0c <__math_uflowf>:
 8008e0c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008e14 <__math_uflowf+0x8>
 8008e10:	f7ff bff0 	b.w	8008df4 <xflowf>
 8008e14:	10000000 	.word	0x10000000

08008e18 <__math_oflowf>:
 8008e18:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008e20 <__math_oflowf+0x8>
 8008e1c:	f7ff bfea 	b.w	8008df4 <xflowf>
 8008e20:	70000000 	.word	0x70000000

08008e24 <__ieee754_sqrtf>:
 8008e24:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008e28:	4770      	bx	lr
	...

08008e2c <_init>:
 8008e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e2e:	bf00      	nop
 8008e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e32:	bc08      	pop	{r3}
 8008e34:	469e      	mov	lr, r3
 8008e36:	4770      	bx	lr

08008e38 <_fini>:
 8008e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3a:	bf00      	nop
 8008e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e3e:	bc08      	pop	{r3}
 8008e40:	469e      	mov	lr, r3
 8008e42:	4770      	bx	lr
