Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 14 19:25:00 2018
| Host         : ESL06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_pwm_control_sets_placed.rpt
| Design       : main_pwm
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           15 |
| No           | No                    | Yes                    |              18 |            5 |
| No           | Yes                   | No                     |              70 |           21 |
| Yes          | No                    | No                     |              24 |            9 |
| Yes          | No                    | Yes                    |              61 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------+-------------------------------+------------------+----------------+
|  Counter16/eqOp      |                                       |                               |                1 |              1 |
| ~CLK1000HZ_BUFG      |                                       | RESET                         |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG |                                       |                               |                5 |              7 |
|  CLK1000HZ_BUFG      | Counter16/duty0                       |                               |                2 |              8 |
|  CLK1000HZ_BUFG      |                                       | RESET                         |                4 |              9 |
|  CLK                 |                                       | RESET                         |                4 |             16 |
|  CLK1000HZ_BUFG      | Counter16/period[15]_i_1_n_0          |                               |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG |                                       | Clock1000Hz/count[16]_i_1_n_0 |                5 |             17 |
| ~CLK1000HZ_BUFG      | Binary_2_BCD/bcds_out_reg[19]_i_1_n_0 | RESET                         |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG |                                       | Clock100Hz/count[19]_i_1_n_0  |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG |                                       | Clock5Hz/count[24]_i_1_n_0    |                6 |             24 |
|  CLK1000HZ_BUFG      |                                       |                               |                9 |             28 |
| ~CLK1000HZ_BUFG      | Binary_2_BCD/bcds[19]_i_1_n_0         | RESET                         |                6 |             41 |
+----------------------+---------------------------------------+-------------------------------+------------------+----------------+


