$date
	Mon Sep 11 18:50:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module frequency_divider_tb $end
$var wire 4 ! out_clk [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var wire 1 # rst_btn $end
$var reg 32 % count [31:0] $end
$var reg 4 & out_clk [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
b0 !
$end
#10000
0$
1#
1"
#20000
0"
#30000
b1 !
b1 &
1"
#40000
0"
#50000
b10 !
b10 &
1"
#60000
0"
#70000
b11 !
b11 &
1"
#80000
0"
#90000
b100 !
b100 &
1"
#100000
0"
#110000
b101 !
b101 &
1"
#120000
0"
#130000
b110 !
b110 &
1"
#140000
0"
#150000
b111 !
b111 &
1"
#160000
0"
#170000
b1000 !
b1000 &
1"
#180000
0"
#190000
b1001 !
b1001 &
1"
#200000
0"
#210000
b1010 !
b1010 &
1"
#220000
0"
#230000
b1011 !
b1011 &
1"
#240000
0"
#250000
b1100 !
b1100 &
1"
#260000
0"
#270000
b1101 !
b1101 &
1"
#280000
0"
#290000
b1110 !
b1110 &
1"
#300000
0"
#310000
b1111 !
b1111 &
1"
#320000
0"
