 
set ::env(PROJECT_NAME) aes_pipe
set ::env(DESIGN_TOP) aes_top
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/aes_pipe/trunk/rtl/vhdl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/aes_pipe/trunk/rtl/vhdl/aes_top.vhdl
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design