****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:11 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0/p2_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/c_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.07631      0.07631

  U0/p2_reg_127_/CLK (DFFARX1_LVT)                 0.00000      0.07631 r
  U0/p2_reg_127_/Q (DFFARX1_LVT)                   0.12383      0.20014 f
  U0/c_reg_127_/D (DFFARX1_LVT)                    0.00002      0.20016 f
  data arrival time                                             0.20016

  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.13430      0.13430
  clock reconvergence pessimism                   -0.00580      0.12850
  U0/c_reg_127_/CLK (DFFARX1_LVT)                  0.00000      0.12850 r
  library hold time                               -0.00785      0.12065
  data required time                                            0.12065
  ------------------------------------------------------------------------------
  data required time                                            0.12065
  data arrival time                                            -0.20016
  ------------------------------------------------------------------------------
  slack (MET)                                                   0.07951


1
