0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/alu_8/alu_8.sim/tests/impl/timing/xsim/logic_8_test_time_impl.v,1519049628,verilog,,,,glbl;logic_8,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/alu_8/alu_8.srcs/tests/new/adder_8_test.vhd,1518518855,vhdl,,,,adder_8_test,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/alu_8/alu_8.srcs/tests/new/logic_8_test.vhd,1519049474,vhdl,,,,logic_8_test,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/alu_8/alu_8.srcs/tests/new/mux_4_1_test.vhd,1518598410,vhdl,,,,mux_4_1_test,,,,,,,,
