{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450188630151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450188630156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:10:29 2015 " "Processing started: Tue Dec 15 15:10:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450188630156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450188630156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servo -c servo " "Command: quartus_map --read_settings_files=on --write_settings_files=off servo -c servo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450188630156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450188630563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_pwm-pwm_arch " "Found design unit 1: single_pwm-pwm_arch" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641464 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_pwm " "Found entity 1: single_pwm" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450188641464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/servo2/double_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/servo2/double_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_segment7-digit_double " "Found design unit 1: double_segment7-digit_double" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 double_segment7-counter_double " "Found design unit 2: double_segment7-counter_double" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_double_cfg " "Found design unit 3: digit_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_double_cfg " "Found design unit 4: add_counter_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_double_cfg " "Found design unit 5: sub_counter_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641466 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_segment7 " "Found entity 1: double_segment7" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450188641466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7-digit_single " "Found design unit 1: segment7-digit_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 segment7-add_counter_single " "Found design unit 2: segment7-add_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641469 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 segment7-sub_counter_single " "Found design unit 3: segment7-sub_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641469 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450188641469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quad_segment7-digit_quad " "Found design unit 1: quad_segment7-digit_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 quad_segment7-counter_quad " "Found design unit 2: quad_segment7-counter_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_quad_cfg " "Found design unit 3: digit_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_quad_cfg " "Found design unit 4: add_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_quad_cfg " "Found design unit 5: sub_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641472 ""} { "Info" "ISGN_ENTITY_NAME" "1 quad_segment7 " "Found entity 1: quad_segment7" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450188641472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 9 1 " "Found 9 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-servo_parallel_input_quad_segment " "Found design unit 1: servo-servo_parallel_input_quad_segment" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo-servo_incremental_input_quad_segment " "Found design unit 2: servo-servo_incremental_input_quad_segment" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 servo-servo_parallel_input_double_segment " "Found design unit 3: servo-servo_parallel_input_double_segment" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 servo-servo_incremental_input_double_segment " "Found design unit 4: servo-servo_incremental_input_double_segment" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 servo_parallel_input_quad_segment_cfg " "Found design unit 5: servo_parallel_input_quad_segment_cfg" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 servo_incremental_input_quad_segment_cfg " "Found design unit 6: servo_incremental_input_quad_segment_cfg" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 servo_parallel_input_double_segment_cfg " "Found design unit 7: servo_parallel_input_double_segment_cfg" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 225 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 servo_incremental_input_double_segment_cfg " "Found design unit 8: servo_incremental_input_double_segment_cfg" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450188641475 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "pwm servo.vhd(113) " "VHDL error at servo.vhd(113): object \"pwm\" is used but not declared" {  } { { "servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 113 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1450188641477 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450188641609 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 15 15:10:41 2015 " "Processing ended: Tue Dec 15 15:10:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450188641609 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450188641609 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450188641609 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450188641609 ""}
