h# avsdpll_3v3 - OnChip PLL Clock Multiplier 

## Specifications
    - ClockIn  5MHz  to 12MHz  at 1.8v
    - ClockOut 40MHz to 100MHz at 1.8v
    - 8x multiplication

This hosts relevant files on the IP.

### Folder Hierarchy
00. [Specifications](https://github.com/eddygta17/avsdpll_3v3/tree/master/00.Specifications)
    - Specifications provided for the PLL.
01. [Reports](https://github.com/eddygta17/avsdpll_3v3/tree/master/01.Reports)
    - Reports and presentations.
02. [Schematic](https://github.com/eddygta17/avsdpll_3v3/tree/master/02.Schematic)
    - The schematic of different components.
    1. [PFD](https://github.com/eddygta17/avsdpll_3v3/tree/master/02.Schematic/i.PFD)
    2. [DIV2](https://github.com/eddygta17/avsdpll_3v3/tree/master/02.Schematic/ii.DIV2)
    3. [VCO](https://github.com/eddygta17/avsdpll_3v3/tree/master/02.Schematic/iii.VCO)
    4. [Charge Pump](https://github.com/eddygta17/avsdpll_3v3/tree/master/02.Schematic/iv.ChargePump)
    5. [PLL](https://github.com/eddygta17/avsdpll_3v3/tree/master/02.Schematic/v.PLL)
