-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    input_ftmap_ce0 : OUT STD_LOGIC;
    input_ftmap_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_weights_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    conv1_weights_ce0 : OUT STD_LOGIC;
    conv1_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    conv1_biases_ce0 : OUT STD_LOGIC;
    conv1_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    conv2_weights_ce0 : OUT STD_LOGIC;
    conv2_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    conv2_biases_ce0 : OUT STD_LOGIC;
    conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv3_weights_ce0 : OUT STD_LOGIC;
    conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_biases : IN STD_LOGIC_VECTOR (31 downto 0);
    output_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_ftmap_ce0 : OUT STD_LOGIC;
    output_ftmap_we0 : OUT STD_LOGIC;
    output_ftmap_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "srcnn_srcnn,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.272200,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=11134,HLS_SYN_DSP=0,HLS_SYN_FF=66471,HLS_SYN_LUT=16436,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal feat1_address0 : STD_LOGIC_VECTOR (21 downto 0);
    signal feat1_ce0 : STD_LOGIC;
    signal feat1_we0 : STD_LOGIC;
    signal feat1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal feat1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal feat2_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal feat2_ce0 : STD_LOGIC;
    signal feat2_we0 : STD_LOGIC;
    signal feat2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal feat2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln18_fu_2996_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln18_reg_3314 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln18_fu_3006_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln18_reg_3322 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln21_1_fu_3042_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln21_1_reg_3334 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln19_fu_3054_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln19_reg_3342 : STD_LOGIC_VECTOR (7 downto 0);
    signal feat1_addr_reg_3347 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln20_fu_3084_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln20_reg_3355 : STD_LOGIC_VECTOR (7 downto 0);
    signal feat1_load_reg_3360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sext_ln28_fu_3164_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln28_reg_3367 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln28_fu_3174_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln28_reg_3375 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_3180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_3380 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln28_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln31_1_fu_3210_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln31_1_reg_3385 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln29_fu_3222_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln29_reg_3393 : STD_LOGIC_VECTOR (7 downto 0);
    signal feat2_addr_reg_3398 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln30_fu_3252_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln30_reg_3406 : STD_LOGIC_VECTOR (7 downto 0);
    signal feat2_load_reg_3411 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_conv1_fu_1558_ap_start : STD_LOGIC;
    signal grp_conv1_fu_1558_ap_done : STD_LOGIC;
    signal grp_conv1_fu_1558_ap_idle : STD_LOGIC;
    signal grp_conv1_fu_1558_ap_ready : STD_LOGIC;
    signal grp_conv1_fu_1558_input_ftmap_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv1_fu_1558_input_ftmap_ce0 : STD_LOGIC;
    signal grp_conv1_fu_1558_conv1_weights_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_conv1_fu_1558_conv1_weights_ce0 : STD_LOGIC;
    signal grp_conv1_fu_1558_conv1_biases_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_conv1_fu_1558_conv1_biases_ce0 : STD_LOGIC;
    signal grp_conv1_fu_1558_feat1_address0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_conv1_fu_1558_feat1_ce0 : STD_LOGIC;
    signal grp_conv1_fu_1558_feat1_we0 : STD_LOGIC;
    signal grp_conv1_fu_1558_feat1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_1558_grp_fu_3418_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_1558_grp_fu_3418_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_1558_grp_fu_3418_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv1_fu_1558_grp_fu_3418_p_ce : STD_LOGIC;
    signal grp_conv1_fu_1558_grp_fu_3422_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_1558_grp_fu_3422_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv1_fu_1558_grp_fu_3422_p_ce : STD_LOGIC;
    signal grp_conv2_fu_2936_ap_start : STD_LOGIC;
    signal grp_conv2_fu_2936_ap_done : STD_LOGIC;
    signal grp_conv2_fu_2936_ap_idle : STD_LOGIC;
    signal grp_conv2_fu_2936_ap_ready : STD_LOGIC;
    signal grp_conv2_fu_2936_conv2_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2_fu_2936_conv2_weights_ce0 : STD_LOGIC;
    signal grp_conv2_fu_2936_conv2_biases_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_fu_2936_conv2_biases_ce0 : STD_LOGIC;
    signal grp_conv2_fu_2936_feat1_address0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_conv2_fu_2936_feat1_ce0 : STD_LOGIC;
    signal grp_conv2_fu_2936_feat2_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_conv2_fu_2936_feat2_ce0 : STD_LOGIC;
    signal grp_conv2_fu_2936_feat2_we0 : STD_LOGIC;
    signal grp_conv2_fu_2936_feat2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_2936_grp_fu_3418_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_2936_grp_fu_3418_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_2936_grp_fu_3418_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2_fu_2936_grp_fu_3418_p_ce : STD_LOGIC;
    signal grp_conv2_fu_2936_grp_fu_3422_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_2936_grp_fu_3422_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2_fu_2936_grp_fu_3422_p_ce : STD_LOGIC;
    signal grp_conv3_fu_2948_ap_start : STD_LOGIC;
    signal grp_conv3_fu_2948_ap_done : STD_LOGIC;
    signal grp_conv3_fu_2948_ap_idle : STD_LOGIC;
    signal grp_conv3_fu_2948_ap_ready : STD_LOGIC;
    signal grp_conv3_fu_2948_conv3_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_fu_2948_conv3_weights_ce0 : STD_LOGIC;
    signal grp_conv3_fu_2948_output_ftmap_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv3_fu_2948_output_ftmap_ce0 : STD_LOGIC;
    signal grp_conv3_fu_2948_output_ftmap_we0 : STD_LOGIC;
    signal grp_conv3_fu_2948_output_ftmap_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_2948_feat2_address0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_conv3_fu_2948_feat2_ce0 : STD_LOGIC;
    signal grp_conv3_fu_2948_grp_fu_3418_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_2948_grp_fu_3418_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_2948_grp_fu_3418_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_fu_2948_grp_fu_3418_p_ce : STD_LOGIC;
    signal grp_conv3_fu_2948_grp_fu_3422_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_2948_grp_fu_3422_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_fu_2948_grp_fu_3422_p_ce : STD_LOGIC;
    signal y_reg_1514 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln20_fu_3078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_fu_3000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_reg_1525 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln19_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal y_1_reg_1536 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln30_fu_3246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_reg_1547 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln29_fu_3216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_conv1_fu_1558_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_conv2_fu_2936_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_conv3_fu_2948_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal zext_ln21_4_fu_3073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln31_4_fu_3241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_fu_1474 : STD_LOGIC_VECTOR (6 downto 0);
    signal c_1_fu_1478 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln21_fu_3131_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln31_fu_3299_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2959_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_2978_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln21_1_fu_2986_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln21_fu_2974_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln21_fu_2990_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln21_2_fu_3017_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln21_fu_3021_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln21_fu_3030_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl1_fu_3034_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln21_fu_3026_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln21_3_fu_3064_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln21_1_fu_3068_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal bitcast_ln21_fu_3090_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_3093_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln21_1_fu_3103_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln21_1_fu_3113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_fu_3107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln21_fu_3119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln21_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_3146_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln31_1_fu_3154_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln31_fu_3142_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln31_fu_3158_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln31_2_fu_3185_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln31_fu_3189_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln31_fu_3198_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl3_fu_3202_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln31_fu_3194_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln31_3_fu_3232_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln31_1_fu_3236_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal bitcast_ln31_fu_3258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_3261_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln31_1_fu_3271_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln31_1_fu_3281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_fu_3275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln31_fu_3287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln31_fu_3293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3418_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3418_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3418_ce : STD_LOGIC;
    signal grp_fu_3422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3422_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3422_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_conv1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_ftmap_ce0 : OUT STD_LOGIC;
        input_ftmap_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_weights_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        conv1_weights_ce0 : OUT STD_LOGIC;
        conv1_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_biases_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_biases_ce0 : OUT STD_LOGIC;
        conv1_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        feat1_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        feat1_ce0 : OUT STD_LOGIC;
        feat1_we0 : OUT STD_LOGIC;
        feat1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3418_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_ce : OUT STD_LOGIC;
        grp_fu_3422_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2_weights_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv2_weights_ce0 : OUT STD_LOGIC;
        conv2_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_biases_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_biases_ce0 : OUT STD_LOGIC;
        conv2_biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        feat1_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        feat1_ce0 : OUT STD_LOGIC;
        feat1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        feat2_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        feat2_ce0 : OUT STD_LOGIC;
        feat2_we0 : OUT STD_LOGIC;
        feat2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3418_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_ce : OUT STD_LOGIC;
        grp_fu_3422_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv3_weights_ce0 : OUT STD_LOGIC;
        conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        output_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_ftmap_ce0 : OUT STD_LOGIC;
        output_ftmap_we0 : OUT STD_LOGIC;
        output_ftmap_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        feat2_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        feat2_ce0 : OUT STD_LOGIC;
        feat2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3418_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3418_p_ce : OUT STD_LOGIC;
        grp_fu_3422_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3422_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_feat1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (21 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_feat2_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    feat1_U : component srcnn_feat1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4161600,
        AddressWidth => 22)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => feat1_address0,
        ce0 => feat1_ce0,
        we0 => feat1_we0,
        d0 => feat1_d0,
        q0 => feat1_q0);

    feat2_U : component srcnn_feat2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2080800,
        AddressWidth => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => feat2_address0,
        ce0 => feat2_ce0,
        we0 => feat2_we0,
        d0 => feat2_d0,
        q0 => feat2_q0);

    grp_conv1_fu_1558 : component srcnn_conv1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv1_fu_1558_ap_start,
        ap_done => grp_conv1_fu_1558_ap_done,
        ap_idle => grp_conv1_fu_1558_ap_idle,
        ap_ready => grp_conv1_fu_1558_ap_ready,
        input_ftmap_address0 => grp_conv1_fu_1558_input_ftmap_address0,
        input_ftmap_ce0 => grp_conv1_fu_1558_input_ftmap_ce0,
        input_ftmap_q0 => input_ftmap_q0,
        conv1_weights_address0 => grp_conv1_fu_1558_conv1_weights_address0,
        conv1_weights_ce0 => grp_conv1_fu_1558_conv1_weights_ce0,
        conv1_weights_q0 => conv1_weights_q0,
        conv1_biases_address0 => grp_conv1_fu_1558_conv1_biases_address0,
        conv1_biases_ce0 => grp_conv1_fu_1558_conv1_biases_ce0,
        conv1_biases_q0 => conv1_biases_q0,
        feat1_address0 => grp_conv1_fu_1558_feat1_address0,
        feat1_ce0 => grp_conv1_fu_1558_feat1_ce0,
        feat1_we0 => grp_conv1_fu_1558_feat1_we0,
        feat1_d0 => grp_conv1_fu_1558_feat1_d0,
        grp_fu_3418_p_din0 => grp_conv1_fu_1558_grp_fu_3418_p_din0,
        grp_fu_3418_p_din1 => grp_conv1_fu_1558_grp_fu_3418_p_din1,
        grp_fu_3418_p_opcode => grp_conv1_fu_1558_grp_fu_3418_p_opcode,
        grp_fu_3418_p_dout0 => grp_fu_3418_p2,
        grp_fu_3418_p_ce => grp_conv1_fu_1558_grp_fu_3418_p_ce,
        grp_fu_3422_p_din0 => grp_conv1_fu_1558_grp_fu_3422_p_din0,
        grp_fu_3422_p_din1 => grp_conv1_fu_1558_grp_fu_3422_p_din1,
        grp_fu_3422_p_dout0 => grp_fu_3422_p2,
        grp_fu_3422_p_ce => grp_conv1_fu_1558_grp_fu_3422_p_ce);

    grp_conv2_fu_2936 : component srcnn_conv2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2_fu_2936_ap_start,
        ap_done => grp_conv2_fu_2936_ap_done,
        ap_idle => grp_conv2_fu_2936_ap_idle,
        ap_ready => grp_conv2_fu_2936_ap_ready,
        conv2_weights_address0 => grp_conv2_fu_2936_conv2_weights_address0,
        conv2_weights_ce0 => grp_conv2_fu_2936_conv2_weights_ce0,
        conv2_weights_q0 => conv2_weights_q0,
        conv2_biases_address0 => grp_conv2_fu_2936_conv2_biases_address0,
        conv2_biases_ce0 => grp_conv2_fu_2936_conv2_biases_ce0,
        conv2_biases_q0 => conv2_biases_q0,
        feat1_address0 => grp_conv2_fu_2936_feat1_address0,
        feat1_ce0 => grp_conv2_fu_2936_feat1_ce0,
        feat1_q0 => feat1_q0,
        feat2_address0 => grp_conv2_fu_2936_feat2_address0,
        feat2_ce0 => grp_conv2_fu_2936_feat2_ce0,
        feat2_we0 => grp_conv2_fu_2936_feat2_we0,
        feat2_d0 => grp_conv2_fu_2936_feat2_d0,
        grp_fu_3418_p_din0 => grp_conv2_fu_2936_grp_fu_3418_p_din0,
        grp_fu_3418_p_din1 => grp_conv2_fu_2936_grp_fu_3418_p_din1,
        grp_fu_3418_p_opcode => grp_conv2_fu_2936_grp_fu_3418_p_opcode,
        grp_fu_3418_p_dout0 => grp_fu_3418_p2,
        grp_fu_3418_p_ce => grp_conv2_fu_2936_grp_fu_3418_p_ce,
        grp_fu_3422_p_din0 => grp_conv2_fu_2936_grp_fu_3422_p_din0,
        grp_fu_3422_p_din1 => grp_conv2_fu_2936_grp_fu_3422_p_din1,
        grp_fu_3422_p_dout0 => grp_fu_3422_p2,
        grp_fu_3422_p_ce => grp_conv2_fu_2936_grp_fu_3422_p_ce);

    grp_conv3_fu_2948 : component srcnn_conv3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_fu_2948_ap_start,
        ap_done => grp_conv3_fu_2948_ap_done,
        ap_idle => grp_conv3_fu_2948_ap_idle,
        ap_ready => grp_conv3_fu_2948_ap_ready,
        conv3_weights_address0 => grp_conv3_fu_2948_conv3_weights_address0,
        conv3_weights_ce0 => grp_conv3_fu_2948_conv3_weights_ce0,
        conv3_weights_q0 => conv3_weights_q0,
        b_0_0_val => empty_reg_3380,
        output_ftmap_address0 => grp_conv3_fu_2948_output_ftmap_address0,
        output_ftmap_ce0 => grp_conv3_fu_2948_output_ftmap_ce0,
        output_ftmap_we0 => grp_conv3_fu_2948_output_ftmap_we0,
        output_ftmap_d0 => grp_conv3_fu_2948_output_ftmap_d0,
        feat2_address0 => grp_conv3_fu_2948_feat2_address0,
        feat2_ce0 => grp_conv3_fu_2948_feat2_ce0,
        feat2_q0 => feat2_q0,
        grp_fu_3418_p_din0 => grp_conv3_fu_2948_grp_fu_3418_p_din0,
        grp_fu_3418_p_din1 => grp_conv3_fu_2948_grp_fu_3418_p_din1,
        grp_fu_3418_p_opcode => grp_conv3_fu_2948_grp_fu_3418_p_opcode,
        grp_fu_3418_p_dout0 => grp_fu_3418_p2,
        grp_fu_3418_p_ce => grp_conv3_fu_2948_grp_fu_3418_p_ce,
        grp_fu_3422_p_din0 => grp_conv3_fu_2948_grp_fu_3422_p_din0,
        grp_fu_3422_p_din1 => grp_conv3_fu_2948_grp_fu_3422_p_din1,
        grp_fu_3422_p_dout0 => grp_fu_3422_p2,
        grp_fu_3422_p_ce => grp_conv3_fu_2948_grp_fu_3422_p_ce);

    fcmp_32ns_32ns_1_2_no_dsp_1_U200 : component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2959_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_2959_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U201 : component srcnn_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3418_p0,
        din1 => grp_fu_3418_p1,
        ce => grp_fu_3418_ce,
        dout => grp_fu_3418_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U202 : component srcnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3422_p0,
        din1 => grp_fu_3422_p1,
        ce => grp_fu_3422_ce,
        dout => grp_fu_3422_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv1_fu_1558_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv1_fu_1558_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_conv1_fu_1558_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_fu_1558_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_fu_1558_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2_fu_2936_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2_fu_2936_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln18_fu_3000_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_conv2_fu_2936_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2_fu_2936_ap_ready = ap_const_logic_1)) then 
                    grp_conv2_fu_2936_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_fu_2948_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_fu_2948_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln28_fu_3168_p2 = ap_const_lv1_1))) then 
                    grp_conv3_fu_2948_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_fu_2948_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_fu_2948_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_1_fu_1478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_3000_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c_1_fu_1478 <= ap_const_lv6_0;
            elsif (((icmp_ln29_fu_3216_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                c_1_fu_1478 <= add_ln28_reg_3375;
            end if; 
        end if;
    end process;

    c_fu_1474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                c_fu_1474 <= ap_const_lv7_0;
            elsif (((icmp_ln19_fu_3048_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c_fu_1474 <= add_ln18_reg_3322;
            end if; 
        end if;
    end process;

    x_1_reg_1547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                x_1_reg_1547 <= add_ln30_reg_3406;
            elsif (((icmp_ln29_fu_3216_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                x_1_reg_1547 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    x_reg_1525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                x_reg_1525 <= add_ln20_reg_3355;
            elsif (((icmp_ln19_fu_3048_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                x_reg_1525 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    y_1_reg_1536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln28_fu_3168_p2 = ap_const_lv1_0))) then 
                y_1_reg_1536 <= ap_const_lv8_0;
            elsif (((icmp_ln30_fu_3246_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                y_1_reg_1536 <= add_ln29_reg_3393;
            end if; 
        end if;
    end process;

    y_reg_1514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_3000_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                y_reg_1514 <= ap_const_lv8_0;
            elsif (((icmp_ln20_fu_3078_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                y_reg_1514 <= add_ln19_reg_3342;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln18_reg_3322 <= add_ln18_fu_3006_p2;
                sext_ln18_reg_3314 <= sext_ln18_fu_2996_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln19_reg_3342 <= add_ln19_fu_3054_p2;
                sub_ln21_1_reg_3334 <= sub_ln21_1_fu_3042_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln20_reg_3355 <= add_ln20_fu_3084_p2;
                feat1_addr_reg_3347 <= zext_ln21_4_fu_3073_p1(22 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln28_reg_3375 <= add_ln28_fu_3174_p2;
                sext_ln28_reg_3367 <= sext_ln28_fu_3164_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln29_reg_3393 <= add_ln29_fu_3222_p2;
                sub_ln31_1_reg_3385 <= sub_ln31_1_fu_3210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln30_reg_3406 <= add_ln30_fu_3252_p2;
                feat2_addr_reg_3398 <= zext_ln31_4_fu_3241_p1(21 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln28_fu_3168_p2 = ap_const_lv1_1))) then
                empty_reg_3380 <= empty_fu_3180_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                feat1_load_reg_3360 <= feat1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                feat2_load_reg_3411 <= feat2_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state9, icmp_ln28_fu_3168_p2, ap_CS_fsm_state10, ap_CS_fsm_state11, grp_conv1_fu_1558_ap_done, grp_conv2_fu_2936_ap_done, grp_conv3_fu_2948_ap_done, icmp_ln20_fu_3078_p2, icmp_ln18_fu_3000_p2, icmp_ln19_fu_3048_p2, icmp_ln30_fu_3246_p2, icmp_ln29_fu_3216_p2, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_conv1_fu_1558_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln18_fu_3000_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln19_fu_3048_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln20_fu_3078_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state8 => 
                if (((grp_conv2_fu_2936_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln28_fu_3168_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln29_fu_3216_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln30_fu_3246_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state14 => 
                if (((grp_conv3_fu_2948_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln18_fu_3006_p2 <= std_logic_vector(unsigned(c_fu_1474) + unsigned(ap_const_lv7_1));
    add_ln19_fu_3054_p2 <= std_logic_vector(unsigned(y_reg_1514) + unsigned(ap_const_lv8_1));
    add_ln20_fu_3084_p2 <= std_logic_vector(unsigned(x_reg_1525) + unsigned(ap_const_lv8_1));
    add_ln21_1_fu_3068_p2 <= std_logic_vector(unsigned(sub_ln21_1_reg_3334) + unsigned(zext_ln21_3_fu_3064_p1));
    add_ln21_fu_3021_p2 <= std_logic_vector(signed(sext_ln18_reg_3314) + signed(zext_ln21_2_fu_3017_p1));
    add_ln28_fu_3174_p2 <= std_logic_vector(unsigned(c_1_fu_1478) + unsigned(ap_const_lv6_1));
    add_ln29_fu_3222_p2 <= std_logic_vector(unsigned(y_1_reg_1536) + unsigned(ap_const_lv8_1));
    add_ln30_fu_3252_p2 <= std_logic_vector(unsigned(x_1_reg_1547) + unsigned(ap_const_lv8_1));
    add_ln31_1_fu_3236_p2 <= std_logic_vector(unsigned(sub_ln31_1_reg_3385) + unsigned(zext_ln31_3_fu_3232_p1));
    add_ln31_fu_3189_p2 <= std_logic_vector(signed(sext_ln28_reg_3367) + signed(zext_ln31_2_fu_3185_p1));
    and_ln21_fu_3125_p2 <= (or_ln21_fu_3119_p2 and grp_fu_2959_p2);
    and_ln31_fu_3293_p2 <= (or_ln31_fu_3287_p2 and grp_fu_2959_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_conv3_fu_2948_ap_done)
    begin
        if ((grp_conv3_fu_2948_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_conv1_fu_1558_ap_done)
    begin
        if ((grp_conv1_fu_1558_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_conv2_fu_2936_ap_done)
    begin
        if ((grp_conv2_fu_2936_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_conv3_fu_2948_ap_done, ap_CS_fsm_state14)
    begin
        if (((grp_conv3_fu_2948_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_conv3_fu_2948_ap_done, ap_CS_fsm_state14)
    begin
        if (((grp_conv3_fu_2948_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln21_fu_3090_p1 <= feat1_load_reg_3360;
    bitcast_ln31_fu_3258_p1 <= feat2_load_reg_3411;
    conv1_biases_address0 <= grp_conv1_fu_1558_conv1_biases_address0;
    conv1_biases_ce0 <= grp_conv1_fu_1558_conv1_biases_ce0;
    conv1_weights_address0 <= grp_conv1_fu_1558_conv1_weights_address0;
    conv1_weights_ce0 <= grp_conv1_fu_1558_conv1_weights_ce0;
    conv2_biases_address0 <= grp_conv2_fu_2936_conv2_biases_address0;
    conv2_biases_ce0 <= grp_conv2_fu_2936_conv2_biases_ce0;
    conv2_weights_address0 <= grp_conv2_fu_2936_conv2_weights_address0;
    conv2_weights_ce0 <= grp_conv2_fu_2936_conv2_weights_ce0;
    conv3_weights_address0 <= grp_conv3_fu_2948_conv3_weights_address0;
    conv3_weights_ce0 <= grp_conv3_fu_2948_conv3_weights_ce0;
    empty_fu_3180_p1 <= conv3_biases;

    feat1_address0_assign_proc : process(feat1_addr_reg_3347, ap_CS_fsm_state5, grp_conv1_fu_1558_feat1_address0, grp_conv2_fu_2936_feat1_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln21_4_fu_3073_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            feat1_address0 <= feat1_addr_reg_3347;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            feat1_address0 <= zext_ln21_4_fu_3073_p1(22 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            feat1_address0 <= grp_conv2_fu_2936_feat1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            feat1_address0 <= grp_conv1_fu_1558_feat1_address0;
        else 
            feat1_address0 <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    feat1_ce0_assign_proc : process(ap_CS_fsm_state5, grp_conv1_fu_1558_feat1_ce0, grp_conv2_fu_2936_feat1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            feat1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            feat1_ce0 <= grp_conv2_fu_2936_feat1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            feat1_ce0 <= grp_conv1_fu_1558_feat1_ce0;
        else 
            feat1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    feat1_d0_assign_proc : process(grp_conv1_fu_1558_feat1_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, select_ln21_fu_3131_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            feat1_d0 <= select_ln21_fu_3131_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            feat1_d0 <= grp_conv1_fu_1558_feat1_d0;
        else 
            feat1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    feat1_we0_assign_proc : process(grp_conv1_fu_1558_feat1_we0, ap_CS_fsm_state7, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            feat1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            feat1_we0 <= grp_conv1_fu_1558_feat1_we0;
        else 
            feat1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    feat2_address0_assign_proc : process(feat2_addr_reg_3398, ap_CS_fsm_state11, grp_conv2_fu_2936_feat2_address0, grp_conv3_fu_2948_feat2_address0, ap_CS_fsm_state13, ap_CS_fsm_state8, ap_CS_fsm_state14, zext_ln31_4_fu_3241_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            feat2_address0 <= feat2_addr_reg_3398;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            feat2_address0 <= zext_ln31_4_fu_3241_p1(21 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            feat2_address0 <= grp_conv3_fu_2948_feat2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            feat2_address0 <= grp_conv2_fu_2936_feat2_address0;
        else 
            feat2_address0 <= "XXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    feat2_ce0_assign_proc : process(ap_CS_fsm_state11, grp_conv2_fu_2936_feat2_ce0, grp_conv3_fu_2948_feat2_ce0, ap_CS_fsm_state13, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            feat2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            feat2_ce0 <= grp_conv3_fu_2948_feat2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            feat2_ce0 <= grp_conv2_fu_2936_feat2_ce0;
        else 
            feat2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    feat2_d0_assign_proc : process(grp_conv2_fu_2936_feat2_d0, ap_CS_fsm_state13, ap_CS_fsm_state8, select_ln31_fu_3299_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            feat2_d0 <= select_ln31_fu_3299_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            feat2_d0 <= grp_conv2_fu_2936_feat2_d0;
        else 
            feat2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    feat2_we0_assign_proc : process(grp_conv2_fu_2936_feat2_we0, ap_CS_fsm_state13, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            feat2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            feat2_we0 <= grp_conv2_fu_2936_feat2_we0;
        else 
            feat2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_conv1_fu_1558_ap_start <= grp_conv1_fu_1558_ap_start_reg;
    grp_conv2_fu_2936_ap_start <= grp_conv2_fu_2936_ap_start_reg;
    grp_conv3_fu_2948_ap_start <= grp_conv3_fu_2948_ap_start_reg;

    grp_fu_2959_p0_assign_proc : process(feat1_q0, feat2_q0, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_2959_p0 <= feat2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2959_p0 <= feat1_q0;
        else 
            grp_fu_2959_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3418_ce_assign_proc : process(grp_conv1_fu_1558_grp_fu_3418_p_ce, grp_conv2_fu_2936_grp_fu_3418_p_ce, grp_conv3_fu_2948_grp_fu_3418_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3418_ce <= grp_conv3_fu_2948_grp_fu_3418_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_3418_ce <= grp_conv2_fu_2936_grp_fu_3418_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_3418_ce <= grp_conv1_fu_1558_grp_fu_3418_p_ce;
        else 
            grp_fu_3418_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3418_p0_assign_proc : process(grp_conv1_fu_1558_grp_fu_3418_p_din0, grp_conv2_fu_2936_grp_fu_3418_p_din0, grp_conv3_fu_2948_grp_fu_3418_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3418_p0 <= grp_conv3_fu_2948_grp_fu_3418_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_3418_p0 <= grp_conv2_fu_2936_grp_fu_3418_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_3418_p0 <= grp_conv1_fu_1558_grp_fu_3418_p_din0;
        else 
            grp_fu_3418_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3418_p1_assign_proc : process(grp_conv1_fu_1558_grp_fu_3418_p_din1, grp_conv2_fu_2936_grp_fu_3418_p_din1, grp_conv3_fu_2948_grp_fu_3418_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3418_p1 <= grp_conv3_fu_2948_grp_fu_3418_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_3418_p1 <= grp_conv2_fu_2936_grp_fu_3418_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_3418_p1 <= grp_conv1_fu_1558_grp_fu_3418_p_din1;
        else 
            grp_fu_3418_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3422_ce_assign_proc : process(grp_conv1_fu_1558_grp_fu_3422_p_ce, grp_conv2_fu_2936_grp_fu_3422_p_ce, grp_conv3_fu_2948_grp_fu_3422_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3422_ce <= grp_conv3_fu_2948_grp_fu_3422_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_3422_ce <= grp_conv2_fu_2936_grp_fu_3422_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_3422_ce <= grp_conv1_fu_1558_grp_fu_3422_p_ce;
        else 
            grp_fu_3422_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3422_p0_assign_proc : process(grp_conv1_fu_1558_grp_fu_3422_p_din0, grp_conv2_fu_2936_grp_fu_3422_p_din0, grp_conv3_fu_2948_grp_fu_3422_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3422_p0 <= grp_conv3_fu_2948_grp_fu_3422_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_3422_p0 <= grp_conv2_fu_2936_grp_fu_3422_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_3422_p0 <= grp_conv1_fu_1558_grp_fu_3422_p_din0;
        else 
            grp_fu_3422_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3422_p1_assign_proc : process(grp_conv1_fu_1558_grp_fu_3422_p_din1, grp_conv2_fu_2936_grp_fu_3422_p_din1, grp_conv3_fu_2948_grp_fu_3422_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_3422_p1 <= grp_conv3_fu_2948_grp_fu_3422_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_3422_p1 <= grp_conv2_fu_2936_grp_fu_3422_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_3422_p1 <= grp_conv1_fu_1558_grp_fu_3422_p_din1;
        else 
            grp_fu_3422_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln18_fu_3000_p2 <= "1" when (c_fu_1474 = ap_const_lv7_40) else "0";
    icmp_ln19_fu_3048_p2 <= "1" when (y_reg_1514 = ap_const_lv8_FF) else "0";
    icmp_ln20_fu_3078_p2 <= "1" when (x_reg_1525 = ap_const_lv8_FF) else "0";
    icmp_ln21_1_fu_3113_p2 <= "1" when (trunc_ln21_1_fu_3103_p1 = ap_const_lv23_0) else "0";
    icmp_ln21_fu_3107_p2 <= "0" when (tmp_fu_3093_p4 = ap_const_lv8_FF) else "1";
    icmp_ln28_fu_3168_p2 <= "1" when (c_1_fu_1478 = ap_const_lv6_20) else "0";
    icmp_ln29_fu_3216_p2 <= "1" when (y_1_reg_1536 = ap_const_lv8_FF) else "0";
    icmp_ln30_fu_3246_p2 <= "1" when (x_1_reg_1547 = ap_const_lv8_FF) else "0";
    icmp_ln31_1_fu_3281_p2 <= "1" when (trunc_ln31_1_fu_3271_p1 = ap_const_lv23_0) else "0";
    icmp_ln31_fu_3275_p2 <= "0" when (tmp_2_fu_3261_p4 = ap_const_lv8_FF) else "1";
    input_ftmap_address0 <= grp_conv1_fu_1558_input_ftmap_address0;
    input_ftmap_ce0 <= grp_conv1_fu_1558_input_ftmap_ce0;
    or_ln21_fu_3119_p2 <= (icmp_ln21_fu_3107_p2 or icmp_ln21_1_fu_3113_p2);
    or_ln31_fu_3287_p2 <= (icmp_ln31_fu_3275_p2 or icmp_ln31_1_fu_3281_p2);
    output_ftmap_address0 <= grp_conv3_fu_2948_output_ftmap_address0;
    output_ftmap_ce0 <= grp_conv3_fu_2948_output_ftmap_ce0;
    output_ftmap_d0 <= grp_conv3_fu_2948_output_ftmap_d0;
    output_ftmap_we0 <= grp_conv3_fu_2948_output_ftmap_we0;
    p_shl1_fu_3034_p3 <= (trunc_ln21_fu_3030_p1 & ap_const_lv8_0);
    p_shl3_fu_3202_p3 <= (trunc_ln31_fu_3198_p1 & ap_const_lv8_0);
    select_ln21_fu_3131_p3 <= 
        ap_const_lv32_0 when (and_ln21_fu_3125_p2(0) = '1') else 
        feat1_load_reg_3360;
    select_ln31_fu_3299_p3 <= 
        ap_const_lv32_0 when (and_ln31_fu_3293_p2(0) = '1') else 
        feat2_load_reg_3411;
        sext_ln18_fu_2996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln21_fu_2990_p2),17));

        sext_ln21_fu_3026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln21_fu_3021_p2),22));

        sext_ln28_fu_3164_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln31_fu_3158_p2),16));

        sext_ln31_fu_3194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln31_fu_3189_p2),21));

    sub_ln21_1_fu_3042_p2 <= std_logic_vector(unsigned(p_shl1_fu_3034_p3) - unsigned(sext_ln21_fu_3026_p1));
    sub_ln21_fu_2990_p2 <= std_logic_vector(unsigned(zext_ln21_1_fu_2986_p1) - unsigned(zext_ln21_fu_2974_p1));
    sub_ln31_1_fu_3210_p2 <= std_logic_vector(unsigned(p_shl3_fu_3202_p3) - unsigned(sext_ln31_fu_3194_p1));
    sub_ln31_fu_3158_p2 <= std_logic_vector(unsigned(zext_ln31_1_fu_3154_p1) - unsigned(zext_ln31_fu_3142_p1));
    tmp_2_fu_3261_p4 <= bitcast_ln31_fu_3258_p1(30 downto 23);
    tmp_4_fu_2978_p3 <= (c_fu_1474 & ap_const_lv8_0);
    tmp_5_fu_3146_p3 <= (c_1_fu_1478 & ap_const_lv8_0);
    tmp_fu_3093_p4 <= bitcast_ln21_fu_3090_p1(30 downto 23);
    trunc_ln21_1_fu_3103_p1 <= bitcast_ln21_fu_3090_p1(23 - 1 downto 0);
    trunc_ln21_fu_3030_p1 <= add_ln21_fu_3021_p2(14 - 1 downto 0);
    trunc_ln31_1_fu_3271_p1 <= bitcast_ln31_fu_3258_p1(23 - 1 downto 0);
    trunc_ln31_fu_3198_p1 <= add_ln31_fu_3189_p2(13 - 1 downto 0);
    zext_ln21_1_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_2978_p3),16));
    zext_ln21_2_fu_3017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_reg_1514),17));
    zext_ln21_3_fu_3064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_1525),22));
    zext_ln21_4_fu_3073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln21_1_fu_3068_p2),64));
    zext_ln21_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_fu_1474),16));
    zext_ln31_1_fu_3154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_3146_p3),15));
    zext_ln31_2_fu_3185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_1_reg_1536),16));
    zext_ln31_3_fu_3232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_1_reg_1547),21));
    zext_ln31_4_fu_3241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln31_1_fu_3236_p2),64));
    zext_ln31_fu_3142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_1_fu_1478),15));
end behav;
