begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2010 George V. Neville-Neil<gnn@freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmc.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmckern.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpufunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/cputypes.h>
end_include

begin_include
include|#
directive|include
file|<machine/pmc_mdep.h>
end_include

begin_comment
comment|/*  * Support for MIPS CPUs  *  */
end_comment

begin_decl_stmt
specifier|static
name|int
name|mips24k_npmcs
decl_stmt|;
end_decl_stmt

begin_struct
struct|struct
name|mips24k_event_code_map
block|{
name|enum
name|pmc_event
name|pe_ev
decl_stmt|;
comment|/* enum value */
name|uint8_t
name|pe_counter
decl_stmt|;
comment|/* Which counter this can be counted in. */
name|uint8_t
name|pe_code
decl_stmt|;
comment|/* numeric code */
block|}
struct|;
end_struct

begin_comment
comment|/*  * MIPS event codes are encoded with a select bit.  The  * select bit is used when writing to CP0 so that we   * can select either counter 0/2 or 1/3.  The cycle  * and instruction counters are special in that they  * can be counted on either 0/2 or 1/3.  */
end_comment

begin_define
define|#
directive|define
name|MIPS24K_ALL
value|255
end_define

begin_comment
comment|/* Count events in any counter. */
end_comment

begin_define
define|#
directive|define
name|MIPS24K_CTR_0
value|0
end_define

begin_comment
comment|/* Counter 0 Event */
end_comment

begin_define
define|#
directive|define
name|MIPS24K_CTR_1
value|1
end_define

begin_comment
comment|/* Counter 1 Event */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|mips24k_event_code_map
name|mips24k_event_codes
index|[]
init|=
block|{
block|{
name|PMC_EV_MIPS24K_CYCLE
block|,
name|MIPS24K_ALL
block|,
literal|0
block|}
block|,
block|{
name|PMC_EV_MIPS24K_INSTR_EXECUTED
block|,
name|MIPS24K_ALL
block|,
literal|1
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BRANCH_COMPLETED
block|,
name|MIPS24K_CTR_0
block|,
literal|2
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BRANCH_MISPRED
block|,
name|MIPS24K_CTR_1
block|,
literal|2
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RETURN
block|,
name|MIPS24K_CTR_0
block|,
literal|3
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RETURN_MISPRED
block|,
name|MIPS24K_CTR_1
block|,
literal|3
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RETURN_NOT_31
block|,
name|MIPS24K_CTR_0
block|,
literal|4
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RETURN_NOTPRED
block|,
name|MIPS24K_CTR_1
block|,
literal|4
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ITLB_ACCESS
block|,
name|MIPS24K_CTR_0
block|,
literal|5
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ITLB_MISS
block|,
name|MIPS24K_CTR_1
block|,
literal|5
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DTLB_ACCESS
block|,
name|MIPS24K_CTR_0
block|,
literal|6
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DTLB_MISS
block|,
name|MIPS24K_CTR_1
block|,
literal|6
block|}
block|,
block|{
name|PMC_EV_MIPS24K_JTLB_IACCESS
block|,
name|MIPS24K_CTR_0
block|,
literal|7
block|}
block|,
block|{
name|PMC_EV_MIPS24K_JTLB_IMISS
block|,
name|MIPS24K_CTR_1
block|,
literal|7
block|}
block|,
block|{
name|PMC_EV_MIPS24K_JTLB_DACCESS
block|,
name|MIPS24K_CTR_0
block|,
literal|8
block|}
block|,
block|{
name|PMC_EV_MIPS24K_JTLB_DMISS
block|,
name|MIPS24K_CTR_1
block|,
literal|8
block|}
block|,
block|{
name|PMC_EV_MIPS24K_IC_FETCH
block|,
name|MIPS24K_CTR_0
block|,
literal|9
block|}
block|,
block|{
name|PMC_EV_MIPS24K_IC_MISS
block|,
name|MIPS24K_CTR_1
block|,
literal|9
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DC_LOADSTORE
block|,
name|MIPS24K_CTR_0
block|,
literal|10
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DC_WRITEBACK
block|,
name|MIPS24K_CTR_1
block|,
literal|10
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DC_MISS
block|,
name|MIPS24K_ALL
block|,
literal|11
block|}
block|,
comment|/* 12 reserved */
block|{
name|PMC_EV_MIPS24K_STORE_MISS
block|,
name|MIPS24K_CTR_0
block|,
literal|13
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LOAD_MISS
block|,
name|MIPS24K_CTR_1
block|,
literal|13
block|}
block|,
block|{
name|PMC_EV_MIPS24K_INTEGER_COMPLETED
block|,
name|MIPS24K_CTR_0
block|,
literal|14
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FP_COMPLETED
block|,
name|MIPS24K_CTR_1
block|,
literal|14
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LOAD_COMPLETED
block|,
name|MIPS24K_CTR_0
block|,
literal|15
block|}
block|,
block|{
name|PMC_EV_MIPS24K_STORE_COMPLETED
block|,
name|MIPS24K_CTR_1
block|,
literal|15
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BARRIER_COMPLETED
block|,
name|MIPS24K_CTR_0
block|,
literal|16
block|}
block|,
block|{
name|PMC_EV_MIPS24K_MIPS16_COMPLETED
block|,
name|MIPS24K_CTR_1
block|,
literal|16
block|}
block|,
block|{
name|PMC_EV_MIPS24K_NOP_COMPLETED
block|,
name|MIPS24K_CTR_0
block|,
literal|17
block|}
block|,
block|{
name|PMC_EV_MIPS24K_INTEGER_MULDIV_COMPLETED
block|,
name|MIPS24K_CTR_1
block|,
literal|17
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RF_STALL
block|,
name|MIPS24K_CTR_0
block|,
literal|18
block|}
block|,
block|{
name|PMC_EV_MIPS24K_INSTR_REFETCH
block|,
name|MIPS24K_CTR_1
block|,
literal|18
block|}
block|,
block|{
name|PMC_EV_MIPS24K_STORE_COND_COMPLETED
block|,
name|MIPS24K_CTR_0
block|,
literal|19
block|}
block|,
block|{
name|PMC_EV_MIPS24K_STORE_COND_FAILED
block|,
name|MIPS24K_CTR_1
block|,
literal|19
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ICACHE_REQUESTS
block|,
name|MIPS24K_CTR_0
block|,
literal|20
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ICACHE_HIT
block|,
name|MIPS24K_CTR_1
block|,
literal|20
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_WRITEBACK
block|,
name|MIPS24K_CTR_0
block|,
literal|21
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_ACCESS
block|,
name|MIPS24K_CTR_1
block|,
literal|21
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_MISS
block|,
name|MIPS24K_CTR_0
block|,
literal|22
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_ERR_CORRECTED
block|,
name|MIPS24K_CTR_1
block|,
literal|22
block|}
block|,
block|{
name|PMC_EV_MIPS24K_EXCEPTIONS
block|,
name|MIPS24K_CTR_0
block|,
literal|23
block|}
block|,
comment|/* Event 23 on COP0 1/3 is undefined */
block|{
name|PMC_EV_MIPS24K_RF_CYCLES_STALLED
block|,
name|MIPS24K_CTR_0
block|,
literal|24
block|}
block|,
block|{
name|PMC_EV_MIPS24K_IFU_CYCLES_STALLED
block|,
name|MIPS24K_CTR_0
block|,
literal|25
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ALU_CYCLES_STALLED
block|,
name|MIPS24K_CTR_1
block|,
literal|25
block|}
block|,
comment|/* Events 26 through 32 undefined or reserved to customers */
block|{
name|PMC_EV_MIPS24K_UNCACHED_LOAD
block|,
name|MIPS24K_CTR_0
block|,
literal|33
block|}
block|,
block|{
name|PMC_EV_MIPS24K_UNCACHED_STORE
block|,
name|MIPS24K_CTR_1
block|,
literal|33
block|}
block|,
block|{
name|PMC_EV_MIPS24K_CP2_REG_TO_REG_COMPLETED
block|,
name|MIPS24K_CTR_0
block|,
literal|35
block|}
block|,
block|{
name|PMC_EV_MIPS24K_MFTC_COMPLETED
block|,
name|MIPS24K_CTR_1
block|,
literal|35
block|}
block|,
comment|/* Event 36 reserved */
block|{
name|PMC_EV_MIPS24K_IC_BLOCKED_CYCLES
block|,
name|MIPS24K_CTR_0
block|,
literal|37
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DC_BLOCKED_CYCLES
block|,
name|MIPS24K_CTR_1
block|,
literal|37
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_IMISS_STALL_CYCLES
block|,
name|MIPS24K_CTR_0
block|,
literal|38
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_DMISS_STALL_CYCLES
block|,
name|MIPS24K_CTR_1
block|,
literal|38
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DMISS_CYCLES
block|,
name|MIPS24K_CTR_0
block|,
literal|39
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_MISS_CYCLES
block|,
name|MIPS24K_CTR_1
block|,
literal|39
block|}
block|,
block|{
name|PMC_EV_MIPS24K_UNCACHED_BLOCK_CYCLES
block|,
name|MIPS24K_CTR_0
block|,
literal|40
block|}
block|,
block|{
name|PMC_EV_MIPS24K_MDU_STALL_CYCLES
block|,
name|MIPS24K_CTR_0
block|,
literal|41
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FPU_STALL_CYCLES
block|,
name|MIPS24K_CTR_1
block|,
literal|41
block|}
block|,
block|{
name|PMC_EV_MIPS24K_CP2_STALL_CYCLES
block|,
name|MIPS24K_CTR_0
block|,
literal|42
block|}
block|,
block|{
name|PMC_EV_MIPS24K_COREXTEND_STALL_CYCLES
block|,
name|MIPS24K_CTR_1
block|,
literal|42
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ISPRAM_STALL_CYCLES
block|,
name|MIPS24K_CTR_0
block|,
literal|43
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DSPRAM_STALL_CYCLES
block|,
name|MIPS24K_CTR_1
block|,
literal|43
block|}
block|,
block|{
name|PMC_EV_MIPS24K_CACHE_STALL_CYCLES
block|,
name|MIPS24K_CTR_0
block|,
literal|44
block|}
block|,
comment|/* Event 44 undefined on 1/3 */
block|{
name|PMC_EV_MIPS24K_LOAD_TO_USE_STALLS
block|,
name|MIPS24K_CTR_0
block|,
literal|45
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BASE_MISPRED_STALLS
block|,
name|MIPS24K_CTR_1
block|,
literal|45
block|}
block|,
block|{
name|PMC_EV_MIPS24K_CPO_READ_STALLS
block|,
name|MIPS24K_CTR_0
block|,
literal|46
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BRANCH_MISPRED_CYCLES
block|,
name|MIPS24K_CTR_1
block|,
literal|46
block|}
block|,
comment|/* Event 47 reserved */
block|{
name|PMC_EV_MIPS24K_IFETCH_BUFFER_FULL
block|,
name|MIPS24K_CTR_0
block|,
literal|48
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FETCH_BUFFER_ALLOCATED
block|,
name|MIPS24K_CTR_1
block|,
literal|48
block|}
block|,
block|{
name|PMC_EV_MIPS24K_EJTAG_ITRIGGER
block|,
name|MIPS24K_CTR_0
block|,
literal|49
block|}
block|,
block|{
name|PMC_EV_MIPS24K_EJTAG_DTRIGGER
block|,
name|MIPS24K_CTR_1
block|,
literal|49
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FSB_LT_QUARTER
block|,
name|MIPS24K_CTR_0
block|,
literal|50
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FSB_QUARTER_TO_HALF
block|,
name|MIPS24K_CTR_1
block|,
literal|50
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FSB_GT_HALF
block|,
name|MIPS24K_CTR_0
block|,
literal|51
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FSB_FULL_PIPELINE_STALLS
block|,
name|MIPS24K_CTR_1
block|,
literal|51
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LDQ_LT_QUARTER
block|,
name|MIPS24K_CTR_0
block|,
literal|52
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LDQ_QUARTER_TO_HALF
block|,
name|MIPS24K_CTR_1
block|,
literal|52
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LDQ_GT_HALF
block|,
name|MIPS24K_CTR_0
block|,
literal|53
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LDQ_FULL_PIPELINE_STALLS
block|,
name|MIPS24K_CTR_1
block|,
literal|53
block|}
block|,
block|{
name|PMC_EV_MIPS24K_WBB_LT_QUARTER
block|,
name|MIPS24K_CTR_0
block|,
literal|54
block|}
block|,
block|{
name|PMC_EV_MIPS24K_WBB_QUARTER_TO_HALF
block|,
name|MIPS24K_CTR_1
block|,
literal|54
block|}
block|,
block|{
name|PMC_EV_MIPS24K_WBB_GT_HALF
block|,
name|MIPS24K_CTR_0
block|,
literal|55
block|}
block|,
block|{
name|PMC_EV_MIPS24K_WBB_FULL_PIPELINE_STALLS
block|,
name|MIPS24K_CTR_1
block|,
literal|55
block|}
block|,
comment|/* Events 56-63 reserved */
block|{
name|PMC_EV_MIPS24K_REQUEST_LATENCY
block|,
name|MIPS24K_CTR_0
block|,
literal|61
block|}
block|,
block|{
name|PMC_EV_MIPS24K_REQUEST_COUNT
block|,
name|MIPS24K_CTR_1
block|,
literal|61
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|mips24k_event_codes_size
init|=
sizeof|sizeof
argument_list|(
name|mips24k_event_codes
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|mips24k_event_codes
index|[
literal|0
index|]
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Per-processor information.  */
end_comment

begin_struct
struct|struct
name|mips24k_cpu
block|{
name|struct
name|pmc_hw
modifier|*
name|pc_mipspmcs
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|mips24k_cpu
modifier|*
modifier|*
name|mips24k_pcpu
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Performance Count Register N  */
end_comment

begin_function
specifier|static
name|uint32_t
name|mips24k_pmcn_read
parameter_list|(
name|unsigned
name|int
name|pmc
parameter_list|)
block|{
name|uint32_t
name|reg
init|=
literal|0
decl_stmt|;
name|KASSERT
argument_list|(
name|pmc
operator|<
name|mips24k_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal PMC number %d"
operator|,
name|__LINE__
operator|,
name|pmc
operator|)
argument_list|)
expr_stmt|;
comment|/* The counter value is the next value after the control register. */
switch|switch
condition|(
name|pmc
condition|)
block|{
case|case
literal|0
case|:
name|reg
operator|=
name|mips_rd_perfcnt1
argument_list|()
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|reg
operator|=
name|mips_rd_perfcnt3
argument_list|()
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
operator|(
name|reg
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|mips24k_pmcn_write
parameter_list|(
name|unsigned
name|int
name|pmc
parameter_list|,
name|uint32_t
name|reg
parameter_list|)
block|{
name|KASSERT
argument_list|(
name|pmc
operator|<
name|mips24k_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal PMC number %d"
operator|,
name|__LINE__
operator|,
name|pmc
operator|)
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|pmc
condition|)
block|{
case|case
literal|0
case|:
name|mips_wr_perfcnt1
argument_list|(
name|reg
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|mips_wr_perfcnt3
argument_list|(
name|reg
argument_list|)
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
operator|(
name|reg
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_allocate_pmc
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|struct
name|pmc
modifier|*
name|pm
parameter_list|,
specifier|const
name|struct
name|pmc_op_pmcallocate
modifier|*
name|a
parameter_list|)
block|{
name|enum
name|pmc_event
name|pe
decl_stmt|;
name|uint32_t
name|caps
decl_stmt|,
name|config
decl_stmt|,
name|counter
decl_stmt|;
name|int
name|i
decl_stmt|;
name|KASSERT
argument_list|(
name|cpu
operator|>=
literal|0
operator|&&
name|cpu
operator|<
name|pmc_cpu_max
argument_list|()
argument_list|,
operator|(
literal|"[mips,%d] illegal CPU value %d"
operator|,
name|__LINE__
operator|,
name|cpu
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|ri
operator|>=
literal|0
operator|&&
name|ri
operator|<
name|mips24k_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal row index %d"
operator|,
name|__LINE__
operator|,
name|ri
operator|)
argument_list|)
expr_stmt|;
name|caps
operator|=
name|a
operator|->
name|pm_caps
expr_stmt|;
if|if
condition|(
name|a
operator|->
name|pm_class
operator|!=
name|PMC_CLASS_MIPS24K
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
name|pe
operator|=
name|a
operator|->
name|pm_ev
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|mips24k_event_codes_size
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|mips24k_event_codes
index|[
name|i
index|]
operator|.
name|pe_ev
operator|==
name|pe
condition|)
block|{
name|config
operator|=
name|mips24k_event_codes
index|[
name|i
index|]
operator|.
name|pe_code
expr_stmt|;
name|counter
operator|=
name|mips24k_event_codes
index|[
name|i
index|]
operator|.
name|pe_counter
expr_stmt|;
break|break;
block|}
block|}
if|if
condition|(
name|i
operator|==
name|mips24k_event_codes_size
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
if|if
condition|(
operator|(
name|counter
operator|!=
name|MIPS24K_ALL
operator|)
operator|&&
operator|(
name|counter
operator|!=
name|ri
operator|)
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
name|config
operator|<<=
name|MIPS24K_PMC_SELECT
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_SYSTEM
condition|)
name|config
operator||=
operator|(
name|MIPS24K_PMC_SUPER_ENABLE
operator||
name|MIPS24K_PMC_KERNEL_ENABLE
operator|)
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_USER
condition|)
name|config
operator||=
name|MIPS24K_PMC_USER_ENABLE
expr_stmt|;
if|if
condition|(
operator|(
name|caps
operator|&
operator|(
name|PMC_CAP_USER
operator||
name|PMC_CAP_SYSTEM
operator|)
operator|)
operator|==
literal|0
condition|)
name|config
operator||=
name|MIPS24K_PMC_ENABLE
expr_stmt|;
name|pm
operator|->
name|pm_md
operator|.
name|pm_mips24k
operator|.
name|pm_mips24k_evsel
operator|=
name|config
expr_stmt|;
name|PMCDBG
argument_list|(
name|MDP
argument_list|,
name|ALL
argument_list|,
literal|2
argument_list|,
literal|"mips-allocate ri=%d -> config=0x%x"
argument_list|,
name|ri
argument_list|,
name|config
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_read_pmc
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|pmc_value_t
modifier|*
name|v
parameter_list|)
block|{
name|struct
name|pmc
modifier|*
name|pm
decl_stmt|;
name|pmc_value_t
name|tmp
decl_stmt|;
name|KASSERT
argument_list|(
name|cpu
operator|>=
literal|0
operator|&&
name|cpu
operator|<
name|pmc_cpu_max
argument_list|()
argument_list|,
operator|(
literal|"[mips,%d] illegal CPU value %d"
operator|,
name|__LINE__
operator|,
name|cpu
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|ri
operator|>=
literal|0
operator|&&
name|ri
operator|<
name|mips24k_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal row index %d"
operator|,
name|__LINE__
operator|,
name|ri
operator|)
argument_list|)
expr_stmt|;
name|pm
operator|=
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|->
name|pc_mipspmcs
index|[
name|ri
index|]
operator|.
name|phw_pmc
expr_stmt|;
name|tmp
operator|=
name|mips24k_pmcn_read
argument_list|(
name|ri
argument_list|)
expr_stmt|;
name|PMCDBG
argument_list|(
name|MDP
argument_list|,
name|REA
argument_list|,
literal|2
argument_list|,
literal|"mips-read id=%d -> %jd"
argument_list|,
name|ri
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
if|if
condition|(
name|PMC_IS_SAMPLING_MODE
argument_list|(
name|PMC_TO_MODE
argument_list|(
name|pm
argument_list|)
argument_list|)
condition|)
operator|*
name|v
operator|=
name|MIPS24K_PERFCTR_VALUE_TO_RELOAD_COUNT
argument_list|(
name|tmp
argument_list|)
expr_stmt|;
else|else
operator|*
name|v
operator|=
name|tmp
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_write_pmc
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|pmc_value_t
name|v
parameter_list|)
block|{
name|struct
name|pmc
modifier|*
name|pm
decl_stmt|;
name|KASSERT
argument_list|(
name|cpu
operator|>=
literal|0
operator|&&
name|cpu
operator|<
name|pmc_cpu_max
argument_list|()
argument_list|,
operator|(
literal|"[mips,%d] illegal CPU value %d"
operator|,
name|__LINE__
operator|,
name|cpu
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|ri
operator|>=
literal|0
operator|&&
name|ri
operator|<
name|mips24k_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal row-index %d"
operator|,
name|__LINE__
operator|,
name|ri
operator|)
argument_list|)
expr_stmt|;
name|pm
operator|=
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|->
name|pc_mipspmcs
index|[
name|ri
index|]
operator|.
name|phw_pmc
expr_stmt|;
if|if
condition|(
name|PMC_IS_SAMPLING_MODE
argument_list|(
name|PMC_TO_MODE
argument_list|(
name|pm
argument_list|)
argument_list|)
condition|)
name|v
operator|=
name|MIPS24K_RELOAD_COUNT_TO_PERFCTR_VALUE
argument_list|(
name|v
argument_list|)
expr_stmt|;
name|PMCDBG
argument_list|(
name|MDP
argument_list|,
name|WRI
argument_list|,
literal|1
argument_list|,
literal|"mips-write cpu=%d ri=%d v=%jx"
argument_list|,
name|cpu
argument_list|,
name|ri
argument_list|,
name|v
argument_list|)
expr_stmt|;
name|mips24k_pmcn_write
argument_list|(
name|ri
argument_list|,
name|v
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_config_pmc
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|struct
name|pmc
modifier|*
name|pm
parameter_list|)
block|{
name|struct
name|pmc_hw
modifier|*
name|phw
decl_stmt|;
name|PMCDBG
argument_list|(
name|MDP
argument_list|,
name|CFG
argument_list|,
literal|1
argument_list|,
literal|"cpu=%d ri=%d pm=%p"
argument_list|,
name|cpu
argument_list|,
name|ri
argument_list|,
name|pm
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|cpu
operator|>=
literal|0
operator|&&
name|cpu
operator|<
name|pmc_cpu_max
argument_list|()
argument_list|,
operator|(
literal|"[mips,%d] illegal CPU value %d"
operator|,
name|__LINE__
operator|,
name|cpu
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|ri
operator|>=
literal|0
operator|&&
name|ri
operator|<
name|mips24k_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal row-index %d"
operator|,
name|__LINE__
operator|,
name|ri
operator|)
argument_list|)
expr_stmt|;
name|phw
operator|=
operator|&
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|->
name|pc_mipspmcs
index|[
name|ri
index|]
expr_stmt|;
name|KASSERT
argument_list|(
name|pm
operator|==
name|NULL
operator|||
name|phw
operator|->
name|phw_pmc
operator|==
name|NULL
argument_list|,
operator|(
literal|"[mips,%d] pm=%p phw->pm=%p hwpmc not unconfigured"
operator|,
name|__LINE__
operator|,
name|pm
operator|,
name|phw
operator|->
name|phw_pmc
operator|)
argument_list|)
expr_stmt|;
name|phw
operator|->
name|phw_pmc
operator|=
name|pm
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_start_pmc
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|)
block|{
name|uint32_t
name|config
decl_stmt|;
name|struct
name|pmc
modifier|*
name|pm
decl_stmt|;
name|struct
name|pmc_hw
modifier|*
name|phw
decl_stmt|;
name|phw
operator|=
operator|&
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|->
name|pc_mipspmcs
index|[
name|ri
index|]
expr_stmt|;
name|pm
operator|=
name|phw
operator|->
name|phw_pmc
expr_stmt|;
name|config
operator|=
name|pm
operator|->
name|pm_md
operator|.
name|pm_mips24k
operator|.
name|pm_mips24k_evsel
expr_stmt|;
comment|/* Enable the PMC. */
switch|switch
condition|(
name|ri
condition|)
block|{
case|case
literal|0
case|:
name|mips_wr_perfcnt0
argument_list|(
name|config
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|mips_wr_perfcnt2
argument_list|(
name|config
argument_list|)
expr_stmt|;
break|break;
default|default:
break|break;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_stop_pmc
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|)
block|{
name|struct
name|pmc
modifier|*
name|pm
decl_stmt|;
name|struct
name|pmc_hw
modifier|*
name|phw
decl_stmt|;
name|phw
operator|=
operator|&
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|->
name|pc_mipspmcs
index|[
name|ri
index|]
expr_stmt|;
name|pm
operator|=
name|phw
operator|->
name|phw_pmc
expr_stmt|;
comment|/* 	 * Disable the PMCs. 	 * 	 * Clearing the entire register turns the counter off as well 	 * as removes the previously sampled event. 	 */
switch|switch
condition|(
name|ri
condition|)
block|{
case|case
literal|0
case|:
name|mips_wr_perfcnt0
argument_list|(
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|mips_wr_perfcnt2
argument_list|(
literal|0
argument_list|)
expr_stmt|;
break|break;
default|default:
break|break;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_release_pmc
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|struct
name|pmc
modifier|*
name|pmc
parameter_list|)
block|{
name|struct
name|pmc_hw
modifier|*
name|phw
decl_stmt|;
name|KASSERT
argument_list|(
name|cpu
operator|>=
literal|0
operator|&&
name|cpu
operator|<
name|pmc_cpu_max
argument_list|()
argument_list|,
operator|(
literal|"[mips,%d] illegal CPU value %d"
operator|,
name|__LINE__
operator|,
name|cpu
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|ri
operator|>=
literal|0
operator|&&
name|ri
operator|<
name|mips24k_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal row-index %d"
operator|,
name|__LINE__
operator|,
name|ri
operator|)
argument_list|)
expr_stmt|;
name|phw
operator|=
operator|&
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|->
name|pc_mipspmcs
index|[
name|ri
index|]
expr_stmt|;
name|KASSERT
argument_list|(
name|phw
operator|->
name|phw_pmc
operator|==
name|NULL
argument_list|,
operator|(
literal|"[mips,%d] PHW pmc %p non-NULL"
operator|,
name|__LINE__
operator|,
name|phw
operator|->
name|phw_pmc
operator|)
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_intr
parameter_list|(
name|int
name|cpu
parameter_list|,
name|struct
name|trapframe
modifier|*
name|tf
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_describe
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|struct
name|pmc_info
modifier|*
name|pi
parameter_list|,
name|struct
name|pmc
modifier|*
modifier|*
name|ppmc
parameter_list|)
block|{
name|int
name|error
decl_stmt|;
name|struct
name|pmc_hw
modifier|*
name|phw
decl_stmt|;
name|char
name|mips24k_name
index|[
name|PMC_NAME_MAX
index|]
decl_stmt|;
name|KASSERT
argument_list|(
name|cpu
operator|>=
literal|0
operator|&&
name|cpu
operator|<
name|pmc_cpu_max
argument_list|()
argument_list|,
operator|(
literal|"[mips,%d], illegal CPU %d"
operator|,
name|__LINE__
operator|,
name|cpu
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|ri
operator|>=
literal|0
operator|&&
name|ri
operator|<
name|mips24k_npmcs
argument_list|,
operator|(
literal|"[mips,%d] row-index %d out of range"
operator|,
name|__LINE__
operator|,
name|ri
operator|)
argument_list|)
expr_stmt|;
name|phw
operator|=
operator|&
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|->
name|pc_mipspmcs
index|[
name|ri
index|]
expr_stmt|;
name|snprintf
argument_list|(
name|mips24k_name
argument_list|,
sizeof|sizeof
argument_list|(
name|mips24k_name
argument_list|)
argument_list|,
literal|"MIPS-%d"
argument_list|,
name|ri
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|error
operator|=
name|copystr
argument_list|(
name|mips24k_name
argument_list|,
name|pi
operator|->
name|pm_name
argument_list|,
name|PMC_NAME_MAX
argument_list|,
name|NULL
argument_list|)
operator|)
operator|!=
literal|0
condition|)
return|return
name|error
return|;
name|pi
operator|->
name|pm_class
operator|=
name|PMC_CLASS_MIPS24K
expr_stmt|;
if|if
condition|(
name|phw
operator|->
name|phw_state
operator|&
name|PMC_PHW_FLAG_IS_ENABLED
condition|)
block|{
name|pi
operator|->
name|pm_enabled
operator|=
name|TRUE
expr_stmt|;
operator|*
name|ppmc
operator|=
name|phw
operator|->
name|phw_pmc
expr_stmt|;
block|}
else|else
block|{
name|pi
operator|->
name|pm_enabled
operator|=
name|FALSE
expr_stmt|;
operator|*
name|ppmc
operator|=
name|NULL
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_get_config
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|struct
name|pmc
modifier|*
modifier|*
name|ppm
parameter_list|)
block|{
operator|*
name|ppm
operator|=
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|->
name|pc_mipspmcs
index|[
name|ri
index|]
operator|.
name|phw_pmc
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/*  * XXX don't know what we should do here.  */
end_comment

begin_function
specifier|static
name|int
name|mips24k_switch_in
parameter_list|(
name|struct
name|pmc_cpu
modifier|*
name|pc
parameter_list|,
name|struct
name|pmc_process
modifier|*
name|pp
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_switch_out
parameter_list|(
name|struct
name|pmc_cpu
modifier|*
name|pc
parameter_list|,
name|struct
name|pmc_process
modifier|*
name|pp
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_pcpu_init
parameter_list|(
name|struct
name|pmc_mdep
modifier|*
name|md
parameter_list|,
name|int
name|cpu
parameter_list|)
block|{
name|int
name|first_ri
decl_stmt|,
name|i
decl_stmt|;
name|struct
name|pmc_cpu
modifier|*
name|pc
decl_stmt|;
name|struct
name|mips24k_cpu
modifier|*
name|pac
decl_stmt|;
name|struct
name|pmc_hw
modifier|*
name|phw
decl_stmt|;
name|KASSERT
argument_list|(
name|cpu
operator|>=
literal|0
operator|&&
name|cpu
operator|<
name|pmc_cpu_max
argument_list|()
argument_list|,
operator|(
literal|"[mips,%d] wrong cpu number %d"
operator|,
name|__LINE__
operator|,
name|cpu
operator|)
argument_list|)
expr_stmt|;
name|PMCDBG
argument_list|(
name|MDP
argument_list|,
name|INI
argument_list|,
literal|1
argument_list|,
literal|"mips-init cpu=%d"
argument_list|,
name|cpu
argument_list|)
expr_stmt|;
name|mips24k_pcpu
index|[
name|cpu
index|]
operator|=
name|pac
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|mips24k_cpu
argument_list|)
argument_list|,
name|M_PMC
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
name|pac
operator|->
name|pc_mipspmcs
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|pmc_hw
argument_list|)
operator|*
name|mips24k_npmcs
argument_list|,
name|M_PMC
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
name|pc
operator|=
name|pmc_pcpu
index|[
name|cpu
index|]
expr_stmt|;
name|first_ri
operator|=
name|md
operator|->
name|pmd_classdep
index|[
name|PMC_MDEP_CLASS_INDEX_MIPS24K
index|]
operator|.
name|pcd_ri
expr_stmt|;
name|KASSERT
argument_list|(
name|pc
operator|!=
name|NULL
argument_list|,
operator|(
literal|"[mips,%d] NULL per-cpu pointer"
operator|,
name|__LINE__
operator|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
operator|,
name|phw
operator|=
name|pac
operator|->
name|pc_mipspmcs
init|;
name|i
operator|<
name|mips24k_npmcs
condition|;
name|i
operator|++
operator|,
name|phw
operator|++
control|)
block|{
name|phw
operator|->
name|phw_state
operator|=
name|PMC_PHW_FLAG_IS_ENABLED
operator||
name|PMC_PHW_CPU_TO_STATE
argument_list|(
name|cpu
argument_list|)
operator||
name|PMC_PHW_INDEX_TO_STATE
argument_list|(
name|i
argument_list|)
expr_stmt|;
name|phw
operator|->
name|phw_pmc
operator|=
name|NULL
expr_stmt|;
name|pc
operator|->
name|pc_hwpmcs
index|[
name|i
operator|+
name|first_ri
index|]
operator|=
name|phw
expr_stmt|;
block|}
comment|/* 	 * Clear the counter control register which has the effect 	 * of disabling counting. 	 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|mips24k_npmcs
condition|;
name|i
operator|++
control|)
name|mips24k_pmcn_write
argument_list|(
name|i
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mips24k_pcpu_fini
parameter_list|(
name|struct
name|pmc_mdep
modifier|*
name|md
parameter_list|,
name|int
name|cpu
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
name|struct
name|pmc_mdep
modifier|*
name|pmc_mips24k_initialize
parameter_list|()
block|{
name|struct
name|pmc_mdep
modifier|*
name|pmc_mdep
decl_stmt|;
name|struct
name|pmc_classdep
modifier|*
name|pcd
decl_stmt|;
comment|/*  	 * Read the counter control registers from CP0  	 * to determine the number of available PMCs. 	 * The control registers use bit 31 as a "more" bit. 	 * 	 * XXX: With the current macros it is hard to read the 	 * CP0 registers in any varied way.   	 */
name|mips24k_npmcs
operator|=
literal|2
expr_stmt|;
name|PMCDBG
argument_list|(
name|MDP
argument_list|,
name|INI
argument_list|,
literal|1
argument_list|,
literal|"mips-init npmcs=%d"
argument_list|,
name|mips24k_npmcs
argument_list|)
expr_stmt|;
comment|/* 	 * Allocate space for pointers to PMC HW descriptors and for 	 * the MDEP structure used by MI code. 	 */
name|mips24k_pcpu
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|mips24k_cpu
operator|*
argument_list|)
operator|*
name|pmc_cpu_max
argument_list|()
argument_list|,
name|M_PMC
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
comment|/* Just one class */
name|pmc_mdep
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|pmc_mdep
argument_list|)
operator|+
sizeof|sizeof
argument_list|(
expr|struct
name|pmc_classdep
argument_list|)
argument_list|,
name|M_PMC
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_cputype
operator|=
name|PMC_CPU_MIPS_24K
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_nclass
operator|=
literal|1
expr_stmt|;
name|pcd
operator|=
operator|&
name|pmc_mdep
operator|->
name|pmd_classdep
index|[
name|PMC_MDEP_CLASS_INDEX_MIPS24K
index|]
expr_stmt|;
name|pcd
operator|->
name|pcd_caps
operator|=
name|MIPS24K_PMC_CAPS
expr_stmt|;
name|pcd
operator|->
name|pcd_class
operator|=
name|PMC_CLASS_MIPS24K
expr_stmt|;
name|pcd
operator|->
name|pcd_num
operator|=
name|mips24k_npmcs
expr_stmt|;
name|pcd
operator|->
name|pcd_ri
operator|=
name|pmc_mdep
operator|->
name|pmd_npmc
expr_stmt|;
name|pcd
operator|->
name|pcd_width
operator|=
literal|32
expr_stmt|;
comment|/* XXX: Fix for 64 bit MIPS */
name|pcd
operator|->
name|pcd_allocate_pmc
operator|=
name|mips24k_allocate_pmc
expr_stmt|;
name|pcd
operator|->
name|pcd_config_pmc
operator|=
name|mips24k_config_pmc
expr_stmt|;
name|pcd
operator|->
name|pcd_pcpu_fini
operator|=
name|mips24k_pcpu_fini
expr_stmt|;
name|pcd
operator|->
name|pcd_pcpu_init
operator|=
name|mips24k_pcpu_init
expr_stmt|;
name|pcd
operator|->
name|pcd_describe
operator|=
name|mips24k_describe
expr_stmt|;
name|pcd
operator|->
name|pcd_get_config
operator|=
name|mips24k_get_config
expr_stmt|;
name|pcd
operator|->
name|pcd_read_pmc
operator|=
name|mips24k_read_pmc
expr_stmt|;
name|pcd
operator|->
name|pcd_release_pmc
operator|=
name|mips24k_release_pmc
expr_stmt|;
name|pcd
operator|->
name|pcd_start_pmc
operator|=
name|mips24k_start_pmc
expr_stmt|;
name|pcd
operator|->
name|pcd_stop_pmc
operator|=
name|mips24k_stop_pmc
expr_stmt|;
name|pcd
operator|->
name|pcd_write_pmc
operator|=
name|mips24k_write_pmc
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_intr
operator|=
name|mips24k_intr
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_switch_in
operator|=
name|mips24k_switch_in
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_switch_out
operator|=
name|mips24k_switch_out
expr_stmt|;
name|pmc_mdep
operator|->
name|pmd_npmc
operator|+=
name|mips24k_npmcs
expr_stmt|;
return|return
operator|(
name|pmc_mdep
operator|)
return|;
block|}
end_function

begin_function
name|void
name|pmc_mips24k_finalize
parameter_list|(
name|struct
name|pmc_mdep
modifier|*
name|md
parameter_list|)
block|{
operator|(
name|void
operator|)
name|md
expr_stmt|;
block|}
end_function

end_unit

