
J
-Analyzing %s Unisim elements for replacement
17*netlist2
4Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
ë
Loading clock regions from %s
13*device2Z
XC:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xmlZ21-13
í
Loading clock buffers from %s
11*device2[
YC:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xmlZ21-11
è
&Loading clock placement rules from %s
318*place2O
MC:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xmlZ30-318
ç
)Loading package pin functions from %s...
17*device2K
IC:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xmlZ21-17
é
Loading package from %s
16*device2]
[C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xmlZ21-16
Ç
Loading io standards from %s
15*device2L
JC:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xmlZ21-15
é
+Loading device configuration modes from %s
14*device2J
HC:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xmlZ21-14
â
/Loading list of drcs for the architecture : %s
17*drc2D
BC:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xmlZ23-17
ß
Parsing XDC File [%s]
179*designutils2q
oD:/test/a7/tixijieg/memory/memory_sync/inst_rom/inst_rom.runs/impl_1/.Xil/Vivado-3172-/dcp/inst_rom_display.xdcZ20-179
∞
Finished Parsing XDC File [%s]
178*designutils2q
oD:/test/a7/tixijieg/memory/memory_sync/inst_rom/inst_rom.runs/impl_1/.Xil/Vivado-3172-/dcp/inst_rom_display.xdcZ20-178
œ
!Unisim Transformation Summary:
%s111*project2í
è  A total of 67 instances were transformed.
  FD => FDCE: 35 instances
  FDR => FDRE: 30 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 6ab90f36
*common
é
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
read_checkpoint: 2

00:00:162	
482.9102	
354.785Z17-269
ù
Parsing XDC File [%s]
179*designutils2g
eD:/test/a7/tixijieg/memory/memory_sync/inst_rom/inst_rom.srcs/constrs_1/imports/inst_rom/inst_rom.xdcZ20-179
¶
Finished Parsing XDC File [%s]
178*designutils2g
eD:/test/a7/tixijieg/memory/memory_sync/inst_rom/inst_rom.srcs/constrs_1/imports/inst_rom/inst_rom.xdcZ20-178


End Record