Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SingleCycleCPU_tb_behav xil_defaultlib.SingleCycleCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Go' [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sim_1/new/main_tb.v:14]
WARNING: [VRFC 10-5021] port 'DOWN' is not connected on this instance [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sim_1/new/main_tb.v:13]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/main.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.InstructionROM
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.CalcController
Compiling module xil_defaultlib.ControlSignalGen
Compiling module xil_defaultlib.HardwiredController
Compiling module xil_defaultlib.MUX2x1(DATAWIDTH=5)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MUX2x1(DATAWIDTH=12)
Compiling module xil_defaultlib.NumberSignExtend(INPUT_WIDTH=12)
Compiling module xil_defaultlib.NumberSignExtend(INPUT_WIDTH=20)
Compiling module xil_defaultlib.LeftShifter
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.myALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MUX4x2(DATAWIDTH=8)
Compiling module xil_defaultlib.NumberZeroExtend(INPUT_WIDTH=8)
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Comparator(WIDTH=32)
Compiling module xil_defaultlib.MUX2x1(DATAWIDTH=1)
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.Interrupter
Compiling module xil_defaultlib.EPC
Compiling module xil_defaultlib.PriorityEncoder
Compiling module xil_defaultlib.mux8x3
Compiling module xil_defaultlib.Register(WIDTH=3)
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.Register(WIDTH=1)
Compiling module xil_defaultlib.InterrEn
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_default
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.SingleCycleCPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleCPU_tb_behav
