<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 139 (means success: 0)
should_fail_because: 
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>
defines: 
time_elapsed: 2.084s
ram usage: 43776 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmporg0eukn/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:3</a>: No timescale set for &#34;bus_conn&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:9</a>: No timescale set for &#34;bus_connect1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: No timescale set for &#34;generic_fifo&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:3</a>: Compile module &#34;work@bus_conn&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:9</a>: Compile module &#34;work@bus_connect1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: Compile module &#34;work@generic_fifo&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:42</a>: Colliding compilation unit name: &#34;generic_fifo&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:9</a>: Top level module &#34;work@bus_connect1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: Top level module &#34;work@generic_fifo&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:42</a>: Multiply defined module &#34;work@generic_fifo&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv:26</a>: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 4
[   NOTE] : 7
+ cat /tmpfs/tmp/tmporg0eukn/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bus_conn
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmporg0eukn/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmporg0eukn/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bus_connect1)
 |vpiName:work@bus_connect1
 |uhdmallPackages:
 \_package: builtin, parent:work@bus_connect1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bus_conn, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:3, parent:work@bus_connect1
   |vpiDefName:work@bus_conn
   |vpiFullName:work@bus_conn
   |vpiPort:
   \_port: (dataout), line:4
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:4
         |vpiName:dataout
         |vpiFullName:work@bus_conn.dataout
         |vpiNetType:36
   |vpiPort:
   \_port: (datain), line:6
     |vpiName:datain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (datain), line:6
         |vpiName:datain
         |vpiFullName:work@bus_conn.datain
   |vpiContAssign:
   \_cont_assign: , line:7
     |vpiRhs:
     \_ref_obj: (datain), line:7
       |vpiName:datain
       |vpiFullName:work@bus_conn.datain
       |vpiActual:
       \_logic_net: (datain), line:6
     |vpiLhs:
     \_ref_obj: (dataout), line:7
       |vpiName:dataout
       |vpiFullName:work@bus_conn.dataout
       |vpiActual:
       \_logic_net: (dataout), line:4
   |vpiNet:
   \_logic_net: (dataout), line:4
   |vpiNet:
   \_logic_net: (datain), line:6
 |uhdmallModules:
 \_module: work@bus_connect1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9, parent:work@bus_connect1
   |vpiDefName:work@bus_connect1
   |vpiFullName:work@bus_connect1
   |vpiPort:
   \_port: (dataout), line:10
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:10
         |vpiName:dataout
         |vpiFullName:work@bus_connect1.dataout
         |vpiNetType:36
   |vpiPort:
   \_port: (datain), line:12
     |vpiName:datain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (datain), line:12
         |vpiName:datain
         |vpiFullName:work@bus_connect1.datain
   |vpiNet:
   \_logic_net: (dataout), line:10
   |vpiNet:
   \_logic_net: (datain), line:12
   |vpiParamAssign:
   \_param_assign: , line:13
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:5
       |vpiDecompile:8&#39;h00
       |vpiSize:8
       |HEX:8&#39;h00
     |vpiLhs:
     \_parameter: (My_DataIn), line:13
       |vpiName:My_DataIn
       |vpiTypespec:
       \_logic_typespec: , line:13
         |vpiRange:
         \_range: , line:13
           |vpiLeftRange:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiParameter:
   \_parameter: (My_DataIn), line:13
 |uhdmallModules:
 \_module: work@generic_fifo, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:26, parent:work@bus_connect1
   |vpiDefName:work@generic_fifo
   |vpiFullName:work@generic_fifo
   |vpiPort:
   \_port: (clk), line:26
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:26
         |vpiName:clk
         |vpiFullName:work@generic_fifo.clk
   |vpiPort:
   \_port: (in), line:26
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:36
         |vpiName:in
         |vpiFullName:work@generic_fifo.in
         |vpiNetType:1
   |vpiPort:
   \_port: (read), line:26
     |vpiName:read
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (read), line:26
         |vpiName:read
         |vpiFullName:work@generic_fifo.read
   |vpiPort:
   \_port: (write), line:26
     |vpiName:write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write), line:26
         |vpiName:write
         |vpiFullName:work@generic_fifo.write
   |vpiPort:
   \_port: (reset), line:26
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:26
         |vpiName:reset
         |vpiFullName:work@generic_fifo.reset
   |vpiPort:
   \_port: (out), line:26
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:37
         |vpiName:out
         |vpiFullName:work@generic_fifo.out
         |vpiNetType:36
   |vpiPort:
   \_port: (full), line:26
     |vpiName:full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (full), line:38
         |vpiName:full
         |vpiFullName:work@generic_fifo.full
         |vpiNetType:36
   |vpiPort:
   \_port: (empty), line:26
     |vpiName:empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (empty), line:38
         |vpiName:empty
         |vpiFullName:work@generic_fifo.empty
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (in), line:36
   |vpiNet:
   \_logic_net: (out), line:37
   |vpiNet:
   \_logic_net: (full), line:38
   |vpiNet:
   \_logic_net: (empty), line:38
   |vpiNet:
   \_logic_net: (clk), line:26
   |vpiNet:
   \_logic_net: (read), line:26
   |vpiNet:
   \_logic_net: (write), line:26
   |vpiNet:
   \_logic_net: (reset), line:26
   |vpiParamAssign:
   \_param_assign: , line:28
     |vpiRhs:
     \_constant: , line:28
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_parameter: (MSB), line:28
       |vpiName:MSB
   |vpiParamAssign:
   \_param_assign: , line:28
     |vpiRhs:
     \_constant: , line:28
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (LSB), line:28
       |vpiName:LSB
   |vpiParamAssign:
   \_param_assign: , line:28
     |vpiRhs:
     \_constant: , line:28
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (DEPTH), line:28
       |vpiName:DEPTH
   |vpiParameter:
   \_parameter: (MSB), line:28
   |vpiParameter:
   \_parameter: (LSB), line:28
   |vpiParameter:
   \_parameter: (DEPTH), line:28
 |uhdmtopModules:
 \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiDefName:work@bus_connect1
   |vpiName:work@bus_connect1
   |vpiPort:
   \_port: (dataout), line:10, parent:work@bus_connect1
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:10, parent:work@bus_connect1
         |vpiName:dataout
         |vpiFullName:work@bus_connect1.dataout
         |vpiNetType:36
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (datain), line:12, parent:work@bus_connect1
     |vpiName:datain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (datain), line:12, parent:work@bus_connect1
         |vpiName:datain
         |vpiFullName:work@bus_connect1.datain
   |vpiModule:
   \_module: work@bus_conn (bconn0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:15, parent:work@bus_connect1
     |vpiDefName:work@bus_conn
     |vpiName:bconn0
     |vpiFullName:work@bus_connect1.bconn0
     |vpiPort:
     \_port: (dataout), line:4, parent:bconn0
       |vpiName:dataout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (dataout)
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:10, parent:work@bus_connect1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dataout), line:4, parent:bconn0
           |vpiName:dataout
           |vpiFullName:work@bus_connect1.bconn0.dataout
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (8&#39;h0F), line:6, parent:bconn0
       |vpiName:8&#39;h0F
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (8&#39;h0F)
         |vpiName:8&#39;h0F
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (datain), line:6, parent:bconn0
           |vpiName:datain
           |vpiFullName:work@bus_connect1.bconn0.datain
     |vpiNet:
     \_logic_net: (dataout), line:4, parent:bconn0
     |vpiNet:
     \_logic_net: (datain), line:6, parent:bconn0
     |vpiInstance:
     \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiModule:
   \_module: work@bus_conn (bconn1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:17, parent:work@bus_connect1
     |vpiDefName:work@bus_conn
     |vpiName:bconn1
     |vpiFullName:work@bus_connect1.bconn1
     |vpiPort:
     \_port: (dataout), line:4, parent:bconn1
       |vpiName:dataout
       |vpiDirection:2
       |vpiHighConn:
       \_unsupported_expr: , line:17
         |STRING:bus_conn bconn1 (dataout[23:16]);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dataout), line:4, parent:bconn1
           |vpiName:dataout
           |vpiFullName:work@bus_connect1.bconn1.dataout
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (datain), line:6, parent:bconn1
       |vpiName:datain
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (datain), line:6, parent:bconn1
           |vpiName:datain
           |vpiFullName:work@bus_connect1.bconn1.datain
     |vpiNet:
     \_logic_net: (dataout), line:4, parent:bconn1
     |vpiNet:
     \_logic_net: (datain), line:6, parent:bconn1
     |vpiInstance:
     \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiModule:
   \_module: work@bus_conn (bconn2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:20, parent:work@bus_connect1
     |vpiDefName:work@bus_conn
     |vpiName:bconn2
     |vpiFullName:work@bus_connect1.bconn2
     |vpiPort:
     \_port: (dataout), line:4, parent:bconn2
       |vpiName:dataout
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (dataout)
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:10, parent:work@bus_connect1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dataout), line:4, parent:bconn2
           |vpiName:dataout
           |vpiFullName:work@bus_connect1.bconn2.dataout
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (My_DataIn), line:6, parent:bconn2
       |vpiName:My_DataIn
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (My_DataIn)
         |vpiName:My_DataIn
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (datain), line:6, parent:bconn2
           |vpiName:datain
           |vpiFullName:work@bus_connect1.bconn2.datain
     |vpiNet:
     \_logic_net: (dataout), line:4, parent:bconn2
     |vpiNet:
     \_logic_net: (datain), line:6, parent:bconn2
     |vpiInstance:
     \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiModule:
   \_module: work@bus_conn (bconn3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:22, parent:work@bus_connect1
     |vpiDefName:work@bus_conn
     |vpiName:bconn3
     |vpiFullName:work@bus_connect1.bconn3
     |vpiPort:
     \_port: (dataout), line:4, parent:bconn3
       |vpiName:dataout
       |vpiDirection:2
       |vpiHighConn:
       \_unsupported_expr: , line:22
         |STRING:bus_conn bconn3 (dataout[7:0]);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (dataout), line:4, parent:bconn3
           |vpiName:dataout
           |vpiFullName:work@bus_connect1.bconn3.dataout
           |vpiNetType:36
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (datain), line:6, parent:bconn3
       |vpiName:datain
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (datain), line:6, parent:bconn3
           |vpiName:datain
           |vpiFullName:work@bus_connect1.bconn3.datain
     |vpiNet:
     \_logic_net: (dataout), line:4, parent:bconn3
     |vpiNet:
     \_logic_net: (datain), line:6, parent:bconn3
     |vpiInstance:
     \_module: work@bus_connect1 (work@bus_connect1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:9
   |vpiNet:
   \_logic_net: (dataout), line:10, parent:work@bus_connect1
   |vpiNet:
   \_logic_net: (datain), line:12, parent:work@bus_connect1
   |vpiParameter:
   \_parameter: (My_DataIn), line:13
     |vpiName:My_DataIn
     |INT:0
 |uhdmtopModules:
 \_module: work@generic_fifo (work@generic_fifo), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p706.sv</a>, line:26
   |vpiDefName:work@generic_fifo
   |vpiName:work@generic_fifo
   |vpiPort:
   \_port: (clk), line:26, parent:work@generic_fifo
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:26, parent:work@generic_fifo
         |vpiName:clk
         |vpiFullName:work@generic_fifo.clk
   |vpiPort:
   \_port: (in), line:26, parent:work@generic_fifo
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:36, parent:work@generic_fifo
         |vpiName:in
         |vpiFullName:work@generic_fifo.in
         |vpiNetType:1
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (read), line:26, parent:work@generic_fifo
     |vpiName:read
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (read), line:26, parent:work@generic_fifo
         |vpiName:read
         |vpiFullName:work@generic_fifo.read
   |vpiPort:
   \_port: (write), line:26, parent:work@generic_fifo
     |vpiName:write
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write), line:26, parent:work@generic_fifo
         |vpiName:write
         |vpiFullName:work@generic_fifo.write
   |vpiPort:
   \_port: (reset), line:26, parent:work@generic_fifo
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:26, parent:work@generic_fifo
         |vpiName:reset
         |vpiFullName:work@generic_fifo.reset
   |vpiPort:
   \_port: (out), line:26, parent:work@generic_fifo
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:37, parent:work@generic_fifo
         |vpiName:out
         |vpiFullName:work@generic_fifo.out
         |vpiNetType:36
   |vpiPort:
   \_port: (full), line:26, parent:work@generic_fifo
     |vpiName:full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (full), line:38, parent:work@generic_fifo
         |vpiName:full
         |vpiFullName:work@generic_fifo.full
         |vpiNetType:36
   |vpiPort:
   \_port: (empty), line:26, parent:work@generic_fifo
     |vpiName:empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (empty), line:38, parent:work@generic_fifo
         |vpiName:empty
         |vpiFullName:work@generic_fifo.empty
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (in), line:36, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (out), line:37, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (full), line:38, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (empty), line:38, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (clk), line:26, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (read), line:26, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (write), line:26, parent:work@generic_fifo
   |vpiNet:
   \_logic_net: (reset), line:26, parent:work@generic_fifo
   |vpiParameter:
   \_parameter: (DEPTH), line:28
     |vpiName:DEPTH
     |INT:4
   |vpiParameter:
   \_parameter: (LSB), line:28
     |vpiName:LSB
     |INT:0
   |vpiParameter:
   \_parameter: (MSB), line:28
     |vpiName:MSB
     |INT:3
Object: \work_bus_connect1 of type 3000
Object: \work_bus_connect1 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 44
Object: \bconn0 of type 32
Object: \dataout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \8&#39;h0F of type 44
Object: \dataout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \datain of type 36
Object: \bconn1 of type 32
VPI ERROR: Bad usage of vpi_get_str
Segmentation fault

</pre>
</body>