// Seed: 97493082
module module_0 ();
  always @(1 or posedge -1);
  logic id_1, id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input wire id_2,
    output logic id_3,
    input tri1 id_4,
    output logic id_5,
    input supply0 id_6,
    output tri0 id_7
);
  assign id_3 = -1;
  module_0 modCall_1 ();
  always_comb @(posedge 1) id_3 <= id_6;
  id_9 :
  assert property (@(posedge id_4) -1 < id_6 + 1)
  else if (1) assign id_9 = id_9;
  else id_5 <= id_6;
  assign id_1 = id_4;
endmodule
