{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594199403853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594199403854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 17:10:03 2020 " "Processing started: Wed Jul 08 17:10:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594199403854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594199403854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vry_divider -c vry_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off vry_divider -c vry_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594199403854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1594199404233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/vry_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file design/vry_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 vry_divider " "Found entity 1: vry_divider" {  } { { "design/vry_divider.v" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/design/vry_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594199404295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594199404295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/tb_vry_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file sim/tb_vry_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vry_divider " "Found entity 1: tb_vry_divider" {  } { { "sim/tb_vry_divider.v" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/sim/tb_vry_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594199404299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594199404299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/divider_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/divider_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_1 " "Found entity 1: divider_1" {  } { { "ip_core/divider_1.v" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/ip_core/divider_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594199404303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594199404303 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk tb_vry_divider.v(19) " "Verilog HDL Implicit Net warning at tb_vry_divider.v(19): created implicit net for \"clk\"" {  } { { "sim/tb_vry_divider.v" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/sim/tb_vry_divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594199404334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vry_divider " "Elaborating entity \"vry_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1594199404420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_1 divider_1:divider_1_inst " "Elaborating entity \"divider_1\" for hierarchy \"divider_1:divider_1_inst\"" {  } { { "design/vry_divider.v" "divider_1_inst" { Text "E:/UV/FPGA/VERIFY/vry_divider/design/vry_divider.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199404528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ip_core/divider_1.v" "LPM_DIVIDE_component" { Text "E:/UV/FPGA/VERIFY/vry_divider/ip_core/divider_1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ip_core/divider_1.v" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/ip_core/divider_1.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594199405494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 20 " "Parameter \"lpm_pipeline\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405561 ""}  } { { "ip_core/divider_1.v" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/ip_core/divider_1.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1594199405561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fqt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fqt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fqt " "Found entity 1: lpm_divide_fqt" {  } { { "db/lpm_divide_fqt.tdf" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/lpm_divide_fqt.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594199405682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594199405682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_fqt divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated " "Elaborating entity \"lpm_divide_fqt\" for hierarchy \"divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7ai " "Found entity 1: sign_div_unsign_7ai" {  } { { "db/sign_div_unsign_7ai.tdf" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/sign_div_unsign_7ai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594199405707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594199405707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_7ai divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\|sign_div_unsign_7ai:divider " "Elaborating entity \"sign_div_unsign_7ai\" for hierarchy \"divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\|sign_div_unsign_7ai:divider\"" {  } { { "db/lpm_divide_fqt.tdf" "divider" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/lpm_divide_fqt.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4tf " "Found entity 1: alt_u_div_4tf" {  } { { "db/alt_u_div_4tf.tdf" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/alt_u_div_4tf.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594199405821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594199405821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_4tf divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\|sign_div_unsign_7ai:divider\|alt_u_div_4tf:divider " "Elaborating entity \"alt_u_div_4tf\" for hierarchy \"divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\|sign_div_unsign_7ai:divider\|alt_u_div_4tf:divider\"" {  } { { "db/sign_div_unsign_7ai.tdf" "divider" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/sign_div_unsign_7ai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199405821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594199406105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594199406105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\|sign_div_unsign_7ai:divider\|alt_u_div_4tf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\|sign_div_unsign_7ai:divider\|alt_u_div_4tf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_4tf.tdf" "add_sub_0" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/alt_u_div_4tf.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199406105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594199406163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594199406163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\|sign_div_unsign_7ai:divider\|alt_u_div_4tf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"divider_1:divider_1_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_fqt:auto_generated\|sign_div_unsign_7ai:divider\|alt_u_div_4tf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_4tf.tdf" "add_sub_1" { Text "E:/UV/FPGA/VERIFY/vry_divider/db/alt_u_div_4tf.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594199406163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1594199407510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594199407510 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sclk " "No output dependent on input pin \"sclk\"" {  } { { "design/vry_divider.v" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/design/vry_divider.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594199408510 "|vry_divider|sclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "design/vry_divider.v" "" { Text "E:/UV/FPGA/VERIFY/vry_divider/design/vry_divider.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594199408510 "|vry_divider|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1594199408510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1594199408511 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1594199408511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1594199408511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594199408539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 17:10:08 2020 " "Processing ended: Wed Jul 08 17:10:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594199408539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594199408539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594199408539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594199408539 ""}
