pragma Style_Checks (Off);

--  This spec has been automatically generated from STM32G474.svd


with A0B.Types.SVD;
with System;

package A0B.STM32G4XX.SVD.Flash is
   pragma Preelaborate;
   pragma No_Elaboration_Code_All;

   ---------------
   -- Registers --
   ---------------

   subtype ACR_LATENCY_Field is A0B.Types.SVD.UInt4;

   --  Access control register
   type ACR_Register is record
      --  Latency
      LATENCY        : ACR_LATENCY_Field := 16#0#;
      --  unspecified
      Reserved_4_7   : A0B.Types.SVD.UInt4 := 16#0#;
      --  Prefetch enable
      PRFTEN         : Boolean := False;
      --  Instruction cache enable
      ICEN           : Boolean := True;
      --  Data cache enable
      DCEN           : Boolean := True;
      --  Instruction cache reset
      ICRST          : Boolean := False;
      --  Data cache reset
      DCRST          : Boolean := False;
      --  Flash Power-down mode during Low-power run mode
      RUN_PD         : Boolean := False;
      --  Flash Power-down mode during Low-power sleep mode
      SLEEP_PD       : Boolean := False;
      --  unspecified
      Reserved_15_17 : A0B.Types.SVD.UInt3 := 16#0#;
      --  Debug software enable
      DBG_SWEN       : Boolean := False;
      --  unspecified
      Reserved_19_31 : A0B.Types.SVD.UInt13 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for ACR_Register use record
      LATENCY        at 0 range 0 .. 3;
      Reserved_4_7   at 0 range 4 .. 7;
      PRFTEN         at 0 range 8 .. 8;
      ICEN           at 0 range 9 .. 9;
      DCEN           at 0 range 10 .. 10;
      ICRST          at 0 range 11 .. 11;
      DCRST          at 0 range 12 .. 12;
      RUN_PD         at 0 range 13 .. 13;
      SLEEP_PD       at 0 range 14 .. 14;
      Reserved_15_17 at 0 range 15 .. 17;
      DBG_SWEN       at 0 range 18 .. 18;
      Reserved_19_31 at 0 range 19 .. 31;
   end record;

   --  Status register
   type SR_Register is record
      --  End of operation
      EOP            : Boolean := False;
      --  Operation error
      OPERR          : Boolean := False;
      --  unspecified
      Reserved_2_2   : A0B.Types.SVD.Bit := 16#0#;
      --  Programming error
      PROGERR        : Boolean := False;
      --  Write protected error
      WRPERR         : Boolean := False;
      --  Programming alignment error
      PGAERR         : Boolean := False;
      --  Size error
      SIZERR         : Boolean := False;
      --  Programming sequence error
      PGSERR         : Boolean := False;
      --  Fast programming data miss error
      MISERR         : Boolean := False;
      --  Fast programming error
      FASTERR        : Boolean := False;
      --  unspecified
      Reserved_10_13 : A0B.Types.SVD.UInt4 := 16#0#;
      --  PCROP read error
      RDERR          : Boolean := False;
      --  Option validity error
      OPTVERR        : Boolean := False;
      --  Read-only. Busy
      BSY            : Boolean := False;
      --  unspecified
      Reserved_17_31 : A0B.Types.SVD.UInt15 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SR_Register use record
      EOP            at 0 range 0 .. 0;
      OPERR          at 0 range 1 .. 1;
      Reserved_2_2   at 0 range 2 .. 2;
      PROGERR        at 0 range 3 .. 3;
      WRPERR         at 0 range 4 .. 4;
      PGAERR         at 0 range 5 .. 5;
      SIZERR         at 0 range 6 .. 6;
      PGSERR         at 0 range 7 .. 7;
      MISERR         at 0 range 8 .. 8;
      FASTERR        at 0 range 9 .. 9;
      Reserved_10_13 at 0 range 10 .. 13;
      RDERR          at 0 range 14 .. 14;
      OPTVERR        at 0 range 15 .. 15;
      BSY            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   subtype CR_PNB_Field is A0B.Types.SVD.UInt7;

   --  Flash control register
   type CR_Register is record
      --  Programming
      PG             : Boolean := False;
      --  Page erase
      PER            : Boolean := False;
      --  Bank 1 Mass erase
      MER1           : Boolean := False;
      --  Page number
      PNB            : CR_PNB_Field := 16#0#;
      --  unspecified
      Reserved_10_15 : A0B.Types.SVD.UInt6 := 16#0#;
      --  Start
      STRT           : Boolean := False;
      --  Options modification start
      OPTSTRT        : Boolean := False;
      --  Fast programming
      FSTPG          : Boolean := False;
      --  unspecified
      Reserved_19_23 : A0B.Types.SVD.UInt5 := 16#0#;
      --  End of operation interrupt enable
      EOPIE          : Boolean := False;
      --  Error interrupt enable
      ERRIE          : Boolean := False;
      --  PCROP read error interrupt enable
      RDERRIE        : Boolean := False;
      --  Force the option byte loading
      OBL_LAUNCH     : Boolean := False;
      --  SEC_PROT1
      SEC_PROT1      : Boolean := False;
      --  unspecified
      Reserved_29_29 : A0B.Types.SVD.Bit := 16#0#;
      --  Options Lock
      OPTLOCK        : Boolean := True;
      --  FLASH_CR Lock
      LOCK           : Boolean := True;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for CR_Register use record
      PG             at 0 range 0 .. 0;
      PER            at 0 range 1 .. 1;
      MER1           at 0 range 2 .. 2;
      PNB            at 0 range 3 .. 9;
      Reserved_10_15 at 0 range 10 .. 15;
      STRT           at 0 range 16 .. 16;
      OPTSTRT        at 0 range 17 .. 17;
      FSTPG          at 0 range 18 .. 18;
      Reserved_19_23 at 0 range 19 .. 23;
      EOPIE          at 0 range 24 .. 24;
      ERRIE          at 0 range 25 .. 25;
      RDERRIE        at 0 range 26 .. 26;
      OBL_LAUNCH     at 0 range 27 .. 27;
      SEC_PROT1      at 0 range 28 .. 28;
      Reserved_29_29 at 0 range 29 .. 29;
      OPTLOCK        at 0 range 30 .. 30;
      LOCK           at 0 range 31 .. 31;
   end record;

   subtype ECCR_ADDR_ECC_Field is A0B.Types.SVD.UInt19;

   --  Flash ECC register
   type ECCR_Register is record
      --  Read-only. ECC fail address
      ADDR_ECC       : ECCR_ADDR_ECC_Field := 16#0#;
      --  unspecified
      Reserved_19_20 : A0B.Types.SVD.UInt2 := 16#0#;
      --  Read-only. BK_ECC
      BK_ECC         : Boolean := False;
      --  Read-only. SYSF_ECC
      SYSF_ECC       : Boolean := False;
      --  unspecified
      Reserved_23_23 : A0B.Types.SVD.Bit := 16#0#;
      --  ECCIE
      ECCIE          : Boolean := False;
      --  unspecified
      Reserved_25_27 : A0B.Types.SVD.UInt3 := 16#0#;
      --  ECC correction
      ECCC2          : Boolean := False;
      --  ECC2 detection
      ECCD2          : Boolean := False;
      --  ECC correction
      ECCC           : Boolean := False;
      --  ECC detection
      ECCD           : Boolean := False;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for ECCR_Register use record
      ADDR_ECC       at 0 range 0 .. 18;
      Reserved_19_20 at 0 range 19 .. 20;
      BK_ECC         at 0 range 21 .. 21;
      SYSF_ECC       at 0 range 22 .. 22;
      Reserved_23_23 at 0 range 23 .. 23;
      ECCIE          at 0 range 24 .. 24;
      Reserved_25_27 at 0 range 25 .. 27;
      ECCC2          at 0 range 28 .. 28;
      ECCD2          at 0 range 29 .. 29;
      ECCC           at 0 range 30 .. 30;
      ECCD           at 0 range 31 .. 31;
   end record;

   subtype OPTR_RDP_Field is A0B.Types.SVD.Byte;
   subtype OPTR_BOR_LEV_Field is A0B.Types.SVD.UInt3;
   subtype OPTR_NRST_MODE_Field is A0B.Types.SVD.UInt2;

   --  Flash option register
   type OPTR_Register is record
      --  Read protection level
      RDP            : OPTR_RDP_Field := 16#0#;
      --  BOR reset Level
      BOR_LEV        : OPTR_BOR_LEV_Field := 16#0#;
      --  unspecified
      Reserved_11_11 : A0B.Types.SVD.Bit := 16#0#;
      --  nRST_STOP
      nRST_STOP      : Boolean := False;
      --  nRST_STDBY
      nRST_STDBY     : Boolean := False;
      --  nRST_SHDW
      nRST_SHDW      : Boolean := False;
      --  unspecified
      Reserved_15_15 : A0B.Types.SVD.Bit := 16#0#;
      --  Independent watchdog selection
      IDWG_SW        : Boolean := False;
      --  Independent watchdog counter freeze in Stop mode
      IWDG_STOP      : Boolean := False;
      --  Independent watchdog counter freeze in Standby mode
      IWDG_STDBY     : Boolean := False;
      --  Window watchdog selection
      WWDG_SW        : Boolean := False;
      --  unspecified
      Reserved_20_22 : A0B.Types.SVD.UInt3 := 16#0#;
      --  Boot configuration
      nBOOT1         : Boolean := False;
      --  SRAM2 parity check enable
      SRAM2_PE       : Boolean := False;
      --  SRAM2 Erase when system reset
      SRAM2_RST      : Boolean := False;
      --  nSWBOOT0
      nSWBOOT0       : Boolean := False;
      --  nBOOT0
      nBOOT0         : Boolean := False;
      --  NRST_MODE
      NRST_MODE      : OPTR_NRST_MODE_Field := 16#3#;
      --  IRHEN
      IRHEN          : Boolean := True;
      --  unspecified
      Reserved_31_31 : A0B.Types.SVD.Bit := 16#1#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for OPTR_Register use record
      RDP            at 0 range 0 .. 7;
      BOR_LEV        at 0 range 8 .. 10;
      Reserved_11_11 at 0 range 11 .. 11;
      nRST_STOP      at 0 range 12 .. 12;
      nRST_STDBY     at 0 range 13 .. 13;
      nRST_SHDW      at 0 range 14 .. 14;
      Reserved_15_15 at 0 range 15 .. 15;
      IDWG_SW        at 0 range 16 .. 16;
      IWDG_STOP      at 0 range 17 .. 17;
      IWDG_STDBY     at 0 range 18 .. 18;
      WWDG_SW        at 0 range 19 .. 19;
      Reserved_20_22 at 0 range 20 .. 22;
      nBOOT1         at 0 range 23 .. 23;
      SRAM2_PE       at 0 range 24 .. 24;
      SRAM2_RST      at 0 range 25 .. 25;
      nSWBOOT0       at 0 range 26 .. 26;
      nBOOT0         at 0 range 27 .. 27;
      NRST_MODE      at 0 range 28 .. 29;
      IRHEN          at 0 range 30 .. 30;
      Reserved_31_31 at 0 range 31 .. 31;
   end record;

   subtype PCROP1SR_PCROP1_STRT_Field is A0B.Types.SVD.UInt15;

   --  Flash Bank 1 PCROP Start address register
   type PCROP1SR_Register is record
      --  Bank 1 PCROP area start offset
      PCROP1_STRT    : PCROP1SR_PCROP1_STRT_Field := 16#0#;
      --  unspecified
      Reserved_15_31 : A0B.Types.SVD.UInt17 := 16#1FFFE#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PCROP1SR_Register use record
      PCROP1_STRT    at 0 range 0 .. 14;
      Reserved_15_31 at 0 range 15 .. 31;
   end record;

   subtype PCROP1ER_PCROP1_END_Field is A0B.Types.SVD.UInt15;

   --  Flash Bank 1 PCROP End address register
   type PCROP1ER_Register is record
      --  Bank 1 PCROP area end offset
      PCROP1_END     : PCROP1ER_PCROP1_END_Field := 16#0#;
      --  unspecified
      Reserved_15_30 : A0B.Types.SVD.UInt16 := 16#1FFE#;
      --  PCROP area preserved when RDP level decreased
      PCROP_RDP      : Boolean := False;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for PCROP1ER_Register use record
      PCROP1_END     at 0 range 0 .. 14;
      Reserved_15_30 at 0 range 15 .. 30;
      PCROP_RDP      at 0 range 31 .. 31;
   end record;

   subtype WRP1AR_WRP1A_STRT_Field is A0B.Types.SVD.UInt7;
   subtype WRP1AR_WRP1A_END_Field is A0B.Types.SVD.UInt7;

   --  Flash Bank 1 WRP area A address register
   type WRP1AR_Register is record
      --  Bank 1 WRP first area start offset
      WRP1A_STRT     : WRP1AR_WRP1A_STRT_Field := 16#0#;
      --  unspecified
      Reserved_7_15  : A0B.Types.SVD.UInt9 := 16#0#;
      --  Bank 1 WRP first area A end offset
      WRP1A_END      : WRP1AR_WRP1A_END_Field := 16#0#;
      --  unspecified
      Reserved_23_31 : A0B.Types.SVD.UInt9 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for WRP1AR_Register use record
      WRP1A_STRT     at 0 range 0 .. 6;
      Reserved_7_15  at 0 range 7 .. 15;
      WRP1A_END      at 0 range 16 .. 22;
      Reserved_23_31 at 0 range 23 .. 31;
   end record;

   subtype WRP1BR_WRP1B_STRT_Field is A0B.Types.SVD.UInt7;
   subtype WRP1BR_WRP1B_END_Field is A0B.Types.SVD.UInt7;

   --  Flash Bank 1 WRP area B address register
   type WRP1BR_Register is record
      --  Bank 1 WRP second area B end offset
      WRP1B_STRT     : WRP1BR_WRP1B_STRT_Field := 16#0#;
      --  unspecified
      Reserved_7_15  : A0B.Types.SVD.UInt9 := 16#0#;
      --  Bank 1 WRP second area B start offset
      WRP1B_END      : WRP1BR_WRP1B_END_Field := 16#0#;
      --  unspecified
      Reserved_23_31 : A0B.Types.SVD.UInt9 := 16#0#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for WRP1BR_Register use record
      WRP1B_STRT     at 0 range 0 .. 6;
      Reserved_7_15  at 0 range 7 .. 15;
      WRP1B_END      at 0 range 16 .. 22;
      Reserved_23_31 at 0 range 23 .. 31;
   end record;

   subtype SEC1R_SEC_SIZE1_Field is A0B.Types.SVD.Byte;

   --  securable area bank1 register
   type SEC1R_Register is record
      --  SEC_SIZE1
      SEC_SIZE1      : SEC1R_SEC_SIZE1_Field := 16#0#;
      --  unspecified
      Reserved_8_15  : A0B.Types.SVD.Byte := 16#FF#;
      --  BOOT_LOCK
      BOOT_LOCK      : Boolean := False;
      --  unspecified
      Reserved_17_31 : A0B.Types.SVD.UInt15 := 16#7F80#;
   end record
     with Object_Size => 32, Bit_Order => System.Low_Order_First;

   for SEC1R_Register use record
      SEC_SIZE1      at 0 range 0 .. 7;
      Reserved_8_15  at 0 range 8 .. 15;
      BOOT_LOCK      at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   -----------------
   -- Peripherals --
   -----------------

   --  Flash
   type FLASH_Peripheral is record
      --  Access control register
      ACR      : aliased ACR_Register;
      pragma Volatile_Full_Access (ACR);
      --  Power down key register
      PDKEYR   : aliased A0B.Types.SVD.UInt32;
      --  Flash key register
      KEYR     : aliased A0B.Types.SVD.UInt32;
      --  Option byte key register
      OPTKEYR  : aliased A0B.Types.SVD.UInt32;
      --  Status register
      SR       : aliased SR_Register;
      pragma Volatile_Full_Access (SR);
      --  Flash control register
      CR       : aliased CR_Register;
      pragma Volatile_Full_Access (CR);
      --  Flash ECC register
      ECCR     : aliased ECCR_Register;
      pragma Volatile_Full_Access (ECCR);
      --  Flash option register
      OPTR     : aliased OPTR_Register;
      pragma Volatile_Full_Access (OPTR);
      --  Flash Bank 1 PCROP Start address register
      PCROP1SR : aliased PCROP1SR_Register;
      pragma Volatile_Full_Access (PCROP1SR);
      --  Flash Bank 1 PCROP End address register
      PCROP1ER : aliased PCROP1ER_Register;
      pragma Volatile_Full_Access (PCROP1ER);
      --  Flash Bank 1 WRP area A address register
      WRP1AR   : aliased WRP1AR_Register;
      pragma Volatile_Full_Access (WRP1AR);
      --  Flash Bank 1 WRP area B address register
      WRP1BR   : aliased WRP1BR_Register;
      pragma Volatile_Full_Access (WRP1BR);
      --  securable area bank1 register
      SEC1R    : aliased SEC1R_Register;
      pragma Volatile_Full_Access (SEC1R);
   end record
     with Volatile;

   for FLASH_Peripheral use record
      ACR      at 16#0# range 0 .. 31;
      PDKEYR   at 16#4# range 0 .. 31;
      KEYR     at 16#8# range 0 .. 31;
      OPTKEYR  at 16#C# range 0 .. 31;
      SR       at 16#10# range 0 .. 31;
      CR       at 16#14# range 0 .. 31;
      ECCR     at 16#18# range 0 .. 31;
      OPTR     at 16#20# range 0 .. 31;
      PCROP1SR at 16#24# range 0 .. 31;
      PCROP1ER at 16#28# range 0 .. 31;
      WRP1AR   at 16#2C# range 0 .. 31;
      WRP1BR   at 16#30# range 0 .. 31;
      SEC1R    at 16#70# range 0 .. 31;
   end record;

   --  Flash
   FLASH_Periph : aliased FLASH_Peripheral
     with Import, Address => FLASH_Base;

end A0B.STM32G4XX.SVD.Flash;
