Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 17:43:00 2024
| Host         : LAPTOP-EEU2ANOF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     136         
LUTAR-1    Warning           LUT drives async reset alert    16          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.259        0.000                      0                  718        0.192        0.000                      0                  718        4.500        0.000                       0                   385  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.259        0.000                      0                  718        0.192        0.000                      0                  718        4.500        0.000                       0                   385  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 3.273ns (37.948%)  route 5.352ns (62.052%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.035     7.050    tsg/dp_ram/DOBDO[5]
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.174    tsg/a_rom/S[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.817 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.624    tsg/dp_ram/O[3]
    SLICE_X8Y4           LUT4 (Prop_lut4_I3_O)        0.329     8.953 r  tsg/dp_ram/rgb_reg[11]_i_17/O
                         net (fo=16, routed)          0.970     9.923    tsg/dp_ram/sel[11]
    SLICE_X11Y11         MUXF7 (Prop_muxf7_S_O)       0.480    10.403 r  tsg/dp_ram/rgb_reg_reg[11]_i_27/O
                         net (fo=1, routed)           1.085    11.487    tsg/dp_ram/rgb_reg_reg[11]_i_27_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299    11.786 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.786    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I1_O)      0.217    12.003 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.615    12.618    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.299    12.917 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.841    13.758    tsg_n_10
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.061    15.017    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -13.758    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 3.273ns (38.440%)  route 5.242ns (61.560%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.035     7.050    tsg/dp_ram/DOBDO[5]
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.174    tsg/a_rom/S[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.817 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.624    tsg/dp_ram/O[3]
    SLICE_X8Y4           LUT4 (Prop_lut4_I3_O)        0.329     8.953 r  tsg/dp_ram/rgb_reg[11]_i_17/O
                         net (fo=16, routed)          0.970     9.923    tsg/dp_ram/sel[11]
    SLICE_X11Y11         MUXF7 (Prop_muxf7_S_O)       0.480    10.403 r  tsg/dp_ram/rgb_reg_reg[11]_i_27/O
                         net (fo=1, routed)           1.085    11.487    tsg/dp_ram/rgb_reg_reg[11]_i_27_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299    11.786 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.786    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I1_O)      0.217    12.003 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.655    12.659    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.299    12.958 r  tsg/dp_ram/rgb_reg[8]_i_1/O
                         net (fo=2, routed)           0.690    13.647    tsg_n_6
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.058    15.020    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 3.273ns (38.569%)  route 5.213ns (61.431%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.035     7.050    tsg/dp_ram/DOBDO[5]
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.174    tsg/a_rom/S[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.817 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.624    tsg/dp_ram/O[3]
    SLICE_X8Y4           LUT4 (Prop_lut4_I3_O)        0.329     8.953 r  tsg/dp_ram/rgb_reg[11]_i_17/O
                         net (fo=16, routed)          0.970     9.923    tsg/dp_ram/sel[11]
    SLICE_X11Y11         MUXF7 (Prop_muxf7_S_O)       0.480    10.403 r  tsg/dp_ram/rgb_reg_reg[11]_i_27/O
                         net (fo=1, routed)           1.085    11.487    tsg/dp_ram/rgb_reg_reg[11]_i_27_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299    11.786 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.786    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I1_O)      0.217    12.003 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.615    12.618    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.299    12.917 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.702    13.619    tsg_n_10
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.081    14.997    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 3.273ns (38.763%)  route 5.171ns (61.237%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.035     7.050    tsg/dp_ram/DOBDO[5]
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.174    tsg/a_rom/S[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.817 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.624    tsg/dp_ram/O[3]
    SLICE_X8Y4           LUT4 (Prop_lut4_I3_O)        0.329     8.953 r  tsg/dp_ram/rgb_reg[11]_i_17/O
                         net (fo=16, routed)          0.970     9.923    tsg/dp_ram/sel[11]
    SLICE_X11Y11         MUXF7 (Prop_muxf7_S_O)       0.480    10.403 r  tsg/dp_ram/rgb_reg_reg[11]_i_27/O
                         net (fo=1, routed)           1.085    11.487    tsg/dp_ram/rgb_reg_reg[11]_i_27_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299    11.786 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.786    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I1_O)      0.217    12.003 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.615    12.618    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.299    12.917 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.659    13.576    tsg_n_10
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.095    14.983    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -13.576    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 3.273ns (39.079%)  route 5.102ns (60.921%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.035     7.050    tsg/dp_ram/DOBDO[5]
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.174    tsg/a_rom/S[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.817 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.624    tsg/dp_ram/O[3]
    SLICE_X8Y4           LUT4 (Prop_lut4_I3_O)        0.329     8.953 r  tsg/dp_ram/rgb_reg[11]_i_17/O
                         net (fo=16, routed)          0.970     9.923    tsg/dp_ram/sel[11]
    SLICE_X11Y11         MUXF7 (Prop_muxf7_S_O)       0.480    10.403 r  tsg/dp_ram/rgb_reg_reg[11]_i_27/O
                         net (fo=1, routed)           1.085    11.487    tsg/dp_ram/rgb_reg_reg[11]_i_27_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299    11.786 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.786    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I1_O)      0.217    12.003 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.655    12.659    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.299    12.958 r  tsg/dp_ram/rgb_reg[8]_i_1/O
                         net (fo=2, routed)           0.550    13.508    tsg_n_6
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.047    15.031    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 3.273ns (41.255%)  route 4.661ns (58.745%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.035     7.050    tsg/dp_ram/DOBDO[5]
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.174    tsg/a_rom/S[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.817 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.624    tsg/dp_ram/O[3]
    SLICE_X8Y4           LUT4 (Prop_lut4_I3_O)        0.329     8.953 r  tsg/dp_ram/rgb_reg[11]_i_17/O
                         net (fo=16, routed)          0.970     9.923    tsg/dp_ram/sel[11]
    SLICE_X11Y11         MUXF7 (Prop_muxf7_S_O)       0.480    10.403 r  tsg/dp_ram/rgb_reg_reg[11]_i_27/O
                         net (fo=1, routed)           1.085    11.487    tsg/dp_ram/rgb_reg_reg[11]_i_27_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299    11.786 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.786    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I1_O)      0.217    12.003 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.764    12.767    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.299    13.066 r  tsg/dp_ram/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.066    tsg_n_9
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.031    15.114    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 3.273ns (41.276%)  route 4.657ns (58.724%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.035     7.050    tsg/dp_ram/DOBDO[5]
    SLICE_X8Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.174 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.174    tsg/a_rom/S[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.817 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.624    tsg/dp_ram/O[3]
    SLICE_X8Y4           LUT4 (Prop_lut4_I3_O)        0.329     8.953 r  tsg/dp_ram/rgb_reg[11]_i_17/O
                         net (fo=16, routed)          0.970     9.923    tsg/dp_ram/sel[11]
    SLICE_X11Y11         MUXF7 (Prop_muxf7_S_O)       0.480    10.403 r  tsg/dp_ram/rgb_reg_reg[11]_i_27/O
                         net (fo=1, routed)           1.085    11.487    tsg/dp_ram/rgb_reg_reg[11]_i_27_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I0_O)        0.299    11.786 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.786    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I1_O)      0.217    12.003 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.760    12.763    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.299    13.062 r  tsg/dp_ram/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.062    tsg_n_5
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.029    15.112    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -13.062    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 tsg/pix_y2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 1.894ns (25.569%)  route 5.513ns (74.431%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.569     5.090    tsg/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  tsg/pix_y2_reg_reg[5]/Q
                         net (fo=58, routed)          1.461     7.008    tsg/sel0[1]
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.132 r  tsg/i__carry_i_69/O
                         net (fo=1, routed)           0.000     7.132    tsg/i__carry_i_69_n_0
    SLICE_X13Y1          MUXF7 (Prop_muxf7_I1_O)      0.217     7.349 r  tsg/i__carry_i_28/O
                         net (fo=1, routed)           1.366     8.715    tsg/i__carry_i_28_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.299     9.014 r  tsg/i__carry_i_12/O
                         net (fo=2, routed)           0.546     9.560    tsg/max_row__216[2]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  tsg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.684    tsg/i__carry_i_7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  tsg/not_show0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.065    11.299    tsg/not_show00_in
    SLICE_X2Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.075    12.498    tsg_n_1
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y16          FDRE (Setup_fdre_C_R)       -0.429    14.649    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 tsg/pix_y2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 1.894ns (25.569%)  route 5.513ns (74.431%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.569     5.090    tsg/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  tsg/pix_y2_reg_reg[5]/Q
                         net (fo=58, routed)          1.461     7.008    tsg/sel0[1]
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.132 r  tsg/i__carry_i_69/O
                         net (fo=1, routed)           0.000     7.132    tsg/i__carry_i_69_n_0
    SLICE_X13Y1          MUXF7 (Prop_muxf7_I1_O)      0.217     7.349 r  tsg/i__carry_i_28/O
                         net (fo=1, routed)           1.366     8.715    tsg/i__carry_i_28_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.299     9.014 r  tsg/i__carry_i_12/O
                         net (fo=2, routed)           0.546     9.560    tsg/max_row__216[2]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  tsg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.684    tsg/i__carry_i_7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  tsg/not_show0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.065    11.299    tsg/not_show00_in
    SLICE_X2Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.075    12.498    tsg_n_1
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y16          FDRE (Setup_fdre_C_R)       -0.429    14.649    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 tsg/pix_y2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 1.894ns (25.569%)  route 5.513ns (74.431%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.569     5.090    tsg/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  tsg/pix_y2_reg_reg[5]/Q
                         net (fo=58, routed)          1.461     7.008    tsg/sel0[1]
    SLICE_X13Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.132 r  tsg/i__carry_i_69/O
                         net (fo=1, routed)           0.000     7.132    tsg/i__carry_i_69_n_0
    SLICE_X13Y1          MUXF7 (Prop_muxf7_I1_O)      0.217     7.349 r  tsg/i__carry_i_28/O
                         net (fo=1, routed)           1.366     8.715    tsg/i__carry_i_28_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.299     9.014 r  tsg/i__carry_i_12/O
                         net (fo=2, routed)           0.546     9.560    tsg/max_row__216[2]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  tsg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.684    tsg/i__carry_i_7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.234 r  tsg/not_show0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.065    11.299    tsg/not_show00_in
    SLICE_X2Y5           LUT5 (Prop_lut5_I0_O)        0.124    11.423 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.075    12.498    tsg_n_1
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y16          FDRE (Setup_fdre_C_R)       -0.429    14.649    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                  2.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.113     1.753    tsg/a_rom/w_y[0]
    SLICE_X5Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.863     1.990    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.070     1.561    tsg/a_rom/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tsg/stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.594     1.477    tsg/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  tsg/stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.148     1.625 r  tsg/stage_reg[1]/Q
                         net (fo=3, routed)           0.071     1.696    tsg/stage[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.098     1.794 r  tsg/stage[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    tsg/stage[0]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  tsg/stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.865     1.992    tsg/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  tsg/stage_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.121     1.598    tsg/stage_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.135     1.775    tsg/a_rom/w_y[2]
    SLICE_X7Y6           FDRE                                         r  tsg/a_rom/addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  tsg/a_rom/addr_reg_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.070     1.562    tsg/a_rom/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.749%)  route 0.154ns (45.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.154     1.773    vga/w_x[7]
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga/h_sync_next
    SLICE_X5Y5           FDRE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.091     1.604    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/max_row_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.497%)  route 0.176ns (55.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/cur_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  tsg/cur_x_reg_reg[3]/Q
                         net (fo=38, routed)          0.176     1.795    tsg/addr_w[3]
    SLICE_X5Y3           FDRE                                         r  tsg/max_row_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  tsg/max_row_reg[7][3]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.066     1.579    tsg/max_row_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.047%)  route 0.134ns (44.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.134     1.776    tsg/w_x[0]
    SLICE_X5Y6           FDCE                                         r  tsg/pix_x1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  tsg/pix_x1_reg_reg[0]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.046     1.559    tsg/pix_x1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.344%)  route 0.134ns (48.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.134     1.751    tsg/a_rom/w_y[3]
    SLICE_X7Y5           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.047     1.523    tsg/a_rom/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X2Y5           FDPE                                         r  tsg/cur_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDPE (Prop_fdpe_C_Q)         0.148     1.626 r  tsg/cur_y_reg_reg[0]/Q
                         net (fo=46, routed)          0.103     1.729    tsg/addr_w[7]
    SLICE_X2Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.827 r  tsg/cur_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    tsg/cur_y_next[2]
    SLICE_X2Y5           FDPE                                         r  tsg/cur_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X2Y5           FDPE                                         r  tsg/cur_y_reg_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y5           FDPE (Hold_fdpe_C_D)         0.121     1.599    tsg/cur_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X2Y5           FDPE                                         r  tsg/cur_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDPE (Prop_fdpe_C_Q)         0.148     1.626 r  tsg/cur_y_reg_reg[0]/Q
                         net (fo=46, routed)          0.105     1.731    tsg/addr_w[7]
    SLICE_X2Y5           LUT2 (Prop_lut2_I0_O)        0.098     1.829 r  tsg/cur_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    tsg/cur_y_next[1]
    SLICE_X2Y5           FDCE                                         r  tsg/cur_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  tsg/cur_y_reg_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y5           FDCE (Hold_fdce_C_D)         0.120     1.598    tsg/cur_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/max_row_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.186%)  route 0.156ns (48.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  tsg/cur_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  tsg/cur_x_reg_reg[5]/Q
                         net (fo=37, routed)          0.156     1.799    tsg/addr_w[5]
    SLICE_X3Y3           FDRE                                         r  tsg/max_row_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  tsg/max_row_reg[1][5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.071     1.565    tsg/max_row_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y8     rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y8     rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y11    rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    rgb_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    rgb_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9     rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11    rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16    rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16    rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16    rgb_reg_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16    rgb_reg_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11    rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11    rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16    rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16    rgb_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16    rgb_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16    rgb_reg_reg[3]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.792ns  (logic 4.822ns (40.896%)  route 6.970ns (59.104%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.489     1.945    tdm/ps[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.152     2.097 r  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.906     3.003    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.326     3.329 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.680     5.008    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.154     5.162 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.895     8.058    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    11.792 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.792    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.707ns  (logic 4.562ns (38.970%)  route 7.145ns (61.030%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.489     1.945    tdm/ps[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.152     2.097 r  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.906     3.003    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.326     3.329 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.680     5.008    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.132 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.071     8.203    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.707 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.707    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.700ns  (logic 4.587ns (39.207%)  route 7.113ns (60.793%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.354     1.810    tdm/ps[0]
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.934 r  tdm/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.865     2.799    tdm/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.923 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.909     4.833    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.985 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.984     7.969    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    11.700 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.700    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.576ns  (logic 4.363ns (37.690%)  route 7.213ns (62.310%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.354     1.810    tdm/ps[0]
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.934 f  tdm/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.865     2.799    tdm/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.923 f  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.909     4.833    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.957 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.085     8.041    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.576 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.576    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.497ns  (logic 4.569ns (39.736%)  route 6.929ns (60.264%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.489     1.945    tdm/ps[0]
    SLICE_X7Y15          LUT5 (Prop_lut5_I3_O)        0.152     2.097 r  tdm/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.906     3.003    tdm/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.326     3.329 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.681     5.010    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.124     5.134 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.853     7.987    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.497 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.497    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.431ns  (logic 4.364ns (38.175%)  route 7.067ns (61.825%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.354     1.810    tdm/ps[0]
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.934 r  tdm/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.865     2.799    tdm/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.923 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.902     4.825    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.949 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.946     7.895    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.431 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.431    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.338ns  (logic 4.584ns (40.428%)  route 6.754ns (59.572%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.354     1.810    tdm/ps[0]
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.934 r  tdm/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.865     2.799    tdm/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.923 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.902     4.825    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.977 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.633     7.610    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    11.338 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.338    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 4.313ns (45.099%)  route 5.250ns (54.901%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.339     1.795    tdm/ps[0]
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.152     1.947 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.911     5.858    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.563 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.563    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 3.972ns (42.000%)  route 5.485ns (58.000%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/bit_out_reg/C
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartBoardToBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.485     5.941    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.457 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.457    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 4.079ns (43.293%)  route 5.343ns (56.707%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.629     2.085    tdm/ps[0]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124     2.209 r  tdm/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.714     5.923    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     9.422 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.422    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.150%)  route 0.119ns (45.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[1]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[1]/Q
                         net (fo=3, routed)           0.119     0.260    data_out[1]
    SLICE_X2Y16          FDCE                                         r  display_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[5]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[5]/Q
                         net (fo=3, routed)           0.124     0.265    data_out[5]
    SLICE_X3Y14          FDCE                                         r  display_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.198%)  route 0.134ns (48.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[5]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[5]/Q
                         net (fo=3, routed)           0.134     0.275    data_out[5]
    SLICE_X1Y14          FDPE                                         r  display_out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.054     0.182    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.281    uartMyKeyboardToMyBasys/receiver_n_1
    SLICE_X1Y11          FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.443%)  route 0.144ns (50.557%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[0]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[0]/Q
                         net (fo=4, routed)           0.144     0.285    uartMyKeyboardToMyBasys/transmitter/Q[0]
    SLICE_X3Y10          FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[0]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.099     0.240    uartBoardToBoard/transmitter/count_reg[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.285 r  uartBoardToBoard/transmitter/count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.285    uartBoardToBoard/transmitter/count[5]_i_1__2_n_0
    SLICE_X5Y18          FDRE                                         r  uartBoardToBoard/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uartBoardToBoard/receiver/last_bit
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uartBoardToBoard/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uartBoardToBoard/receiver/receiving_i_1__0_n_0
    SLICE_X3Y17          FDRE                                         r  uartBoardToBoard/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uartBoardToBoard/receiver/last_bit
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uartBoardToBoard/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uartBoardToBoard/receiver/received_i_1__0_n_0
    SLICE_X3Y17          FDRE                                         r  uartBoardToBoard/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.804%)  route 0.120ns (39.196%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[6]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[6]/Q
                         net (fo=7, routed)           0.120     0.261    uartBoardToBoard/transmitter/count_reg[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  uartBoardToBoard/transmitter/count[7]_i_2__2/O
                         net (fo=1, routed)           0.000     0.306    uartBoardToBoard/transmitter/p_0_in__3[7]
    SLICE_X4Y18          FDRE                                         r  uartBoardToBoard/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.726%)  route 0.174ns (55.274%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[1]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[1]/Q
                         net (fo=3, routed)           0.174     0.315    data_out[1]
    SLICE_X2Y17          FDPE                                         r  display_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 3.986ns (57.639%)  route 2.930ns (42.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.930     8.544    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.075 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.075    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 3.980ns (59.892%)  route 2.665ns (40.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.665     8.280    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.803 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.803    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.961ns (59.630%)  route 2.682ns (40.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.682     8.295    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.801 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.801    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.153ns (62.627%)  route 2.479ns (37.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.638     5.159    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.478     5.637 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.479     8.116    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.675    11.791 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.791    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.618ns  (logic 3.975ns (60.067%)  route 2.643ns (39.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.643     8.256    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.775 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.775    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.560ns  (logic 4.115ns (62.729%)  route 2.445ns (37.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  rgb_reg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.445     8.015    rgb_reg_reg[8]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.696    11.711 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.711    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.421ns  (logic 3.985ns (62.067%)  route 2.436ns (37.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.436     8.050    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.579 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.579    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.361ns  (logic 3.980ns (62.563%)  route 2.381ns (37.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.381     7.989    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.512 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.512    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.348ns  (logic 3.953ns (62.264%)  route 2.395ns (37.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.395     8.008    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.504 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.504    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 3.975ns (63.041%)  route 2.330ns (36.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.330     7.943    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.461 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.461    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.106     1.749    vga/w_x[2]
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga/h_count_next_0[2]
    SLICE_X3Y6           FDRE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.215ns (66.887%)  route 0.106ns (33.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.106     1.749    vga/w_x[2]
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.051     1.800 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    vga/h_count_next_0[3]
    SLICE_X3Y6           FDRE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.167%)  route 0.145ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.145     1.764    vga/w_x[6]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga/h_count_next_0[5]
    SLICE_X3Y5           FDRE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.998%)  route 0.146ns (44.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.146     1.765    vga/w_x[6]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga/h_count_next_0[8]
    SLICE_X3Y5           FDRE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.748%)  route 0.129ns (38.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.129     1.770    vga/v_count_reg_reg[8]_0[5]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga/v_count_next[5]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.021%)  route 0.158ns (45.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.158     1.777    vga/w_x[6]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045     1.822 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga/h_count_next_0[6]
    SLICE_X0Y5           FDRE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.187ns (54.154%)  route 0.158ns (45.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.158     1.777    vga/w_x[6]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.046     1.823 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga/h_count_next_0[7]
    SLICE_X0Y5           FDRE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.585%)  route 0.161ns (46.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.161     1.780    vga/w_x[7]
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.825    vga/h_count_next_0[9]
    SLICE_X4Y5           FDRE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.209ns (56.927%)  route 0.158ns (43.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 f  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.158     1.800    vga/w_x[0]
    SLICE_X3Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga/h_count_next_0[0]
    SLICE_X3Y6           FDRE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.209ns (56.927%)  route 0.158ns (43.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.158     1.800    vga/w_x[0]
    SLICE_X3Y6           LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga/h_count_next_0[1]
    SLICE_X3Y6           FDRE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           338 Endpoints
Min Delay           338 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.580ns (18.402%)  route 7.007ns (81.598%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          5.932     7.388    tsg/reset_IBUF
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.512 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.075     8.587    tsg_n_1
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.580ns (18.402%)  route 7.007ns (81.598%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          5.932     7.388    tsg/reset_IBUF
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.512 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.075     8.587    tsg_n_1
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.580ns (18.402%)  route 7.007ns (81.598%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          5.932     7.388    tsg/reset_IBUF
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.512 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.075     8.587    tsg_n_1
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.580ns (18.402%)  route 7.007ns (81.598%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          5.932     7.388    tsg/reset_IBUF
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.512 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.075     8.587    tsg_n_1
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.587ns  (logic 1.580ns (18.402%)  route 7.007ns (81.598%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          5.932     7.388    tsg/reset_IBUF
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.512 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.075     8.587    tsg_n_1
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.315ns  (logic 1.580ns (19.004%)  route 6.735ns (80.996%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          5.932     7.388    tsg/reset_IBUF
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.512 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.803     8.315    tsg_n_1
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.315ns  (logic 1.580ns (19.004%)  route 6.735ns (80.996%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          5.932     7.388    tsg/reset_IBUF
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.512 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.803     8.315    tsg_n_1
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/last_row_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.248ns  (logic 1.580ns (19.157%)  route 6.668ns (80.843%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.073     7.529    tsg/reset_IBUF
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.653 r  tsg/last_row[4]_i_1/O
                         net (fo=5, routed)           0.595     8.248    tsg/last_row[4]_i_1_n_0
    SLICE_X0Y3           FDPE                                         r  tsg/last_row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.519     4.860    tsg/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  tsg/last_row_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/last_row_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.248ns  (logic 1.580ns (19.157%)  route 6.668ns (80.843%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.073     7.529    tsg/reset_IBUF
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.653 r  tsg/last_row[4]_i_1/O
                         net (fo=5, routed)           0.595     8.248    tsg/last_row[4]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  tsg/last_row_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.519     4.860    tsg/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  tsg/last_row_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/last_row_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.248ns  (logic 1.580ns (19.157%)  route 6.668ns (80.843%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          6.073     7.529    tsg/reset_IBUF
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.653 r  tsg/last_row[4]_i_1/O
                         net (fo=5, routed)           0.595     8.248    tsg/last_row[4]_i_1_n_0
    SLICE_X0Y3           FDPE                                         r  tsg/last_row_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.519     4.860    tsg/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  tsg/last_row_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.202ns (77.353%)  route 0.059ns (22.647%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.202     0.202 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.261    vga/h_count_next[7]
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.215ns (66.153%)  route 0.110ns (33.847%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.215     0.215 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.325    vga/v_count_next[4]
    SLICE_X7Y5           FDRE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.215ns (65.568%)  route 0.113ns (34.432%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.215     0.215 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.113     0.328    vga/h_count_next[5]
    SLICE_X5Y5           FDRE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.215ns (64.809%)  route 0.117ns (35.191%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.215     0.215 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.117     0.332    vga/h_count_next[8]
    SLICE_X5Y5           FDRE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.215ns (64.566%)  route 0.118ns (35.434%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.215     0.215 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.118     0.333    vga/h_count_next[4]
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.215ns (64.228%)  route 0.120ns (35.772%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.215     0.215 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.120     0.335    vga/h_count_next[9]
    SLICE_X5Y5           FDRE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.222ns (59.741%)  route 0.150ns (40.259%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.222     0.222 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.150     0.372    vga/v_count_next[2]
    SLICE_X6Y5           FDRE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.202ns (53.690%)  route 0.174ns (46.310%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.202     0.202 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.174     0.376    vga/h_count_next[1]
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.202ns (53.235%)  route 0.177ns (46.765%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.202     0.202 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.177     0.379    vga/h_count_next[3]
    SLICE_X4Y6           FDRE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.215ns (55.291%)  route 0.174ns (44.709%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.215     0.215 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.174     0.389    vga/h_count_next[6]
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[6]/C





