{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570469934617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570469934622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 11:38:54 2019 " "Processing started: Mon Oct 07 11:38:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570469934622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469934622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Integration -c Integration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Integration -c Integration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469934623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570469935024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570469935024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/tb_lab1_db3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/tb_lab1_db3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Lab1_DB3 " "Found entity 1: TB_Lab1_DB3" {  } { { "../Source/TB_Lab1_DB3.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/TB_Lab1_DB3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/tb_lab1_db2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/tb_lab1_db2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Lab1_DB2 " "Found entity 1: TB_Lab1_DB2" {  } { { "../Source/TB_Lab1_DB2.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/TB_Lab1_DB2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/tb_lab1_db1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/tb_lab1_db1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Lab1_DB1 " "Found entity 1: TB_Lab1_DB1" {  } { { "../Source/TB_Lab1_DB1.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/TB_Lab1_DB1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/ripplecarry.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/ripplecarry.v" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarry " "Found entity 1: RippleCarry" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/lab1db3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/lab1db3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1DB3 " "Found entity 1: Lab1DB3" {  } { { "../Source/Lab1DB3.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Lab1DB3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/lab1db2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/lab1db2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1DB2 " "Found entity 1: Lab1DB2" {  } { { "../Source/Lab1DB2.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Lab1DB2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "../Source/Lab1.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Lab1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/integration.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integration " "Found entity 1: Integration" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/birthday.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/birthday.v" { { "Info" "ISGN_ENTITY_NAME" "1 Birthday " "Found entity 1: Birthday" {  } { { "../Source/Birthday.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Birthday.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/onedrive - ucb-o365/ecen 2350/lab1/integrateddesign/source/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Source/Adder.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570469942476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Integration " "Elaborating entity \"Integration\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570469942508 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB1_H0 Integration.v(77) " "Verilog HDL Always Construct warning at Integration.v(77): variable \"DB1_H0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942514 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB1_H1 Integration.v(78) " "Verilog HDL Always Construct warning at Integration.v(78): variable \"DB1_H1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB1_H2 Integration.v(79) " "Verilog HDL Always Construct warning at Integration.v(79): variable \"DB1_H2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB1_H3 Integration.v(80) " "Verilog HDL Always Construct warning at Integration.v(80): variable \"DB1_H3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB1_H4 Integration.v(81) " "Verilog HDL Always Construct warning at Integration.v(81): variable \"DB1_H4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB1_H5 Integration.v(82) " "Verilog HDL Always Construct warning at Integration.v(82): variable \"DB1_H5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB1_LEDR Integration.v(83) " "Verilog HDL Always Construct warning at Integration.v(83): variable \"DB1_LEDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB2_H0 Integration.v(86) " "Verilog HDL Always Construct warning at Integration.v(86): variable \"DB2_H0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB2_H1 Integration.v(87) " "Verilog HDL Always Construct warning at Integration.v(87): variable \"DB2_H1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB2_H2 Integration.v(88) " "Verilog HDL Always Construct warning at Integration.v(88): variable \"DB2_H2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB2_H3 Integration.v(89) " "Verilog HDL Always Construct warning at Integration.v(89): variable \"DB2_H3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB2_H4 Integration.v(90) " "Verilog HDL Always Construct warning at Integration.v(90): variable \"DB2_H4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB2_H5 Integration.v(91) " "Verilog HDL Always Construct warning at Integration.v(91): variable \"DB2_H5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB2_LEDR Integration.v(92) " "Verilog HDL Always Construct warning at Integration.v(92): variable \"DB2_LEDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H0 Integration.v(95) " "Verilog HDL Always Construct warning at Integration.v(95): variable \"DB3_H0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H1 Integration.v(96) " "Verilog HDL Always Construct warning at Integration.v(96): variable \"DB3_H1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H2 Integration.v(97) " "Verilog HDL Always Construct warning at Integration.v(97): variable \"DB3_H2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H3 Integration.v(98) " "Verilog HDL Always Construct warning at Integration.v(98): variable \"DB3_H3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H4 Integration.v(99) " "Verilog HDL Always Construct warning at Integration.v(99): variable \"DB3_H4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H5 Integration.v(100) " "Verilog HDL Always Construct warning at Integration.v(100): variable \"DB3_H5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942515 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_LEDR Integration.v(101) " "Verilog HDL Always Construct warning at Integration.v(101): variable \"DB3_LEDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942516 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H0 Integration.v(104) " "Verilog HDL Always Construct warning at Integration.v(104): variable \"DB3_H0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942516 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H1 Integration.v(105) " "Verilog HDL Always Construct warning at Integration.v(105): variable \"DB3_H1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942516 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H2 Integration.v(106) " "Verilog HDL Always Construct warning at Integration.v(106): variable \"DB3_H2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942516 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H3 Integration.v(107) " "Verilog HDL Always Construct warning at Integration.v(107): variable \"DB3_H3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942516 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H4 Integration.v(108) " "Verilog HDL Always Construct warning at Integration.v(108): variable \"DB3_H4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942516 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_H5 Integration.v(109) " "Verilog HDL Always Construct warning at Integration.v(109): variable \"DB3_H5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942516 "|Integration"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DB3_LEDR Integration.v(110) " "Verilog HDL Always Construct warning at Integration.v(110): variable \"DB3_LEDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570469942516 "|Integration"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1 Lab1:U1 " "Elaborating entity \"Lab1\" for hierarchy \"Lab1:U1\"" {  } { { "../Source/Integration.v" "U1" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469942546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Birthday Lab1:U1\|Birthday:U1 " "Elaborating entity \"Birthday\" for hierarchy \"Lab1:U1\|Birthday:U1\"" {  } { { "../Source/Lab1.v" "U1" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Lab1.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469942563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Lab1:U1\|Birthday:U1\|SevenSeg:U1 " "Elaborating entity \"SevenSeg\" for hierarchy \"Lab1:U1\|Birthday:U1\|SevenSeg:U1\"" {  } { { "../Source/Birthday.v" "U1" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Birthday.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469942576 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SevenSeg.v(18) " "Verilog HDL Case Statement warning at SevenSeg.v(18): incomplete case statement has no default case item" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1570469942576 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value SevenSeg.v(16) " "Verilog HDL Always Construct warning at SevenSeg.v(16): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942577 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] SevenSeg.v(16) " "Inferred latch for \"value\[0\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942578 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] SevenSeg.v(16) " "Inferred latch for \"value\[1\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942578 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] SevenSeg.v(16) " "Inferred latch for \"value\[2\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942578 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] SevenSeg.v(16) " "Inferred latch for \"value\[3\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942578 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] SevenSeg.v(16) " "Inferred latch for \"value\[4\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942578 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] SevenSeg.v(16) " "Inferred latch for \"value\[5\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942579 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[6\] SevenSeg.v(16) " "Inferred latch for \"value\[6\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942579 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[7\] SevenSeg.v(16) " "Inferred latch for \"value\[7\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942579 "|Integration|Lab1:U1|Birthday:U1|SevenSeg:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1DB2 Lab1DB2:U2 " "Elaborating entity \"Lab1DB2\" for hierarchy \"Lab1DB2:U2\"" {  } { { "../Source/Integration.v" "U2" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469942599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarry Lab1DB2:U2\|RippleCarry:U1 " "Elaborating entity \"RippleCarry\" for hierarchy \"Lab1DB2:U2\|RippleCarry:U1\"" {  } { { "../Source/Lab1DB2.v" "U1" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Lab1DB2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469942617 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign1_d RippleCarry.v(33) " "Verilog HDL Always Construct warning at RippleCarry.v(33): inferring latch(es) for variable \"sign1_d\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942618 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign2_d RippleCarry.v(65) " "Verilog HDL Always Construct warning at RippleCarry.v(65): inferring latch(es) for variable \"sign2_d\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942618 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_s RippleCarry.v(124) " "Verilog HDL Always Construct warning at RippleCarry.v(124): inferring latch(es) for variable \"sign_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942619 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_s\[0\] RippleCarry.v(135) " "Inferred latch for \"sign_s\[0\]\" at RippleCarry.v(135)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942619 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_s\[1\] RippleCarry.v(135) " "Inferred latch for \"sign_s\[1\]\" at RippleCarry.v(135)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_s\[2\] RippleCarry.v(135) " "Inferred latch for \"sign_s\[2\]\" at RippleCarry.v(135)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_s\[3\] RippleCarry.v(135) " "Inferred latch for \"sign_s\[3\]\" at RippleCarry.v(135)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_s\[4\] RippleCarry.v(135) " "Inferred latch for \"sign_s\[4\]\" at RippleCarry.v(135)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_s\[5\] RippleCarry.v(135) " "Inferred latch for \"sign_s\[5\]\" at RippleCarry.v(135)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_s\[6\] RippleCarry.v(135) " "Inferred latch for \"sign_s\[6\]\" at RippleCarry.v(135)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_s\[7\] RippleCarry.v(135) " "Inferred latch for \"sign_s\[7\]\" at RippleCarry.v(135)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[0\] RippleCarry.v(70) " "Inferred latch for \"sign2_d\[0\]\" at RippleCarry.v(70)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[1\] RippleCarry.v(70) " "Inferred latch for \"sign2_d\[1\]\" at RippleCarry.v(70)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[2\] RippleCarry.v(70) " "Inferred latch for \"sign2_d\[2\]\" at RippleCarry.v(70)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[3\] RippleCarry.v(70) " "Inferred latch for \"sign2_d\[3\]\" at RippleCarry.v(70)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[4\] RippleCarry.v(70) " "Inferred latch for \"sign2_d\[4\]\" at RippleCarry.v(70)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[5\] RippleCarry.v(70) " "Inferred latch for \"sign2_d\[5\]\" at RippleCarry.v(70)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[6\] RippleCarry.v(70) " "Inferred latch for \"sign2_d\[6\]\" at RippleCarry.v(70)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[7\] RippleCarry.v(70) " "Inferred latch for \"sign2_d\[7\]\" at RippleCarry.v(70)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[0\] RippleCarry.v(38) " "Inferred latch for \"sign1_d\[0\]\" at RippleCarry.v(38)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[1\] RippleCarry.v(38) " "Inferred latch for \"sign1_d\[1\]\" at RippleCarry.v(38)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[2\] RippleCarry.v(38) " "Inferred latch for \"sign1_d\[2\]\" at RippleCarry.v(38)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[3\] RippleCarry.v(38) " "Inferred latch for \"sign1_d\[3\]\" at RippleCarry.v(38)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942620 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[4\] RippleCarry.v(38) " "Inferred latch for \"sign1_d\[4\]\" at RippleCarry.v(38)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942621 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[5\] RippleCarry.v(38) " "Inferred latch for \"sign1_d\[5\]\" at RippleCarry.v(38)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942621 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[6\] RippleCarry.v(38) " "Inferred latch for \"sign1_d\[6\]\" at RippleCarry.v(38)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942621 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[7\] RippleCarry.v(38) " "Inferred latch for \"sign1_d\[7\]\" at RippleCarry.v(38)" {  } { { "../Source/RippleCarry.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942621 "|Integration|Lab1DB2:U2|RippleCarry:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Lab1DB2:U2\|RippleCarry:U1\|Adder:A0 " "Elaborating entity \"Adder\" for hierarchy \"Lab1DB2:U2\|RippleCarry:U1\|Adder:A0\"" {  } { { "../Source/RippleCarry.v" "A0" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/RippleCarry.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469942642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1DB3 Lab1DB3:U3 " "Elaborating entity \"Lab1DB3\" for hierarchy \"Lab1DB3:U3\"" {  } { { "../Source/Integration.v" "U3" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469942670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare Lab1DB3:U3\|Compare:C1 " "Elaborating entity \"Compare\" for hierarchy \"Lab1DB3:U3\|Compare:C1\"" {  } { { "../Source/Lab1DB3.v" "C1" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Lab1DB3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469942684 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign1_d Compare.v(28) " "Verilog HDL Always Construct warning at Compare.v(28): inferring latch(es) for variable \"sign1_d\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942686 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign2_d Compare.v(28) " "Verilog HDL Always Construct warning at Compare.v(28): inferring latch(es) for variable \"sign2_d\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942686 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input1_d Compare.v(28) " "Verilog HDL Always Construct warning at Compare.v(28): inferring latch(es) for variable \"input1_d\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942686 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input2_d Compare.v(28) " "Verilog HDL Always Construct warning at Compare.v(28): inferring latch(es) for variable \"input2_d\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942687 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledval Compare.v(28) " "Verilog HDL Always Construct warning at Compare.v(28): inferring latch(es) for variable \"ledval\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570469942687 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..3\] Compare.v(12) " "Output port \"LEDR\[7..3\]\" at Compare.v(12) has no driver" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570469942688 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2_d\[0\] Compare.v(28) " "Inferred latch for \"input2_d\[0\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2_d\[1\] Compare.v(28) " "Inferred latch for \"input2_d\[1\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2_d\[2\] Compare.v(28) " "Inferred latch for \"input2_d\[2\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2_d\[3\] Compare.v(28) " "Inferred latch for \"input2_d\[3\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2_d\[4\] Compare.v(28) " "Inferred latch for \"input2_d\[4\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2_d\[5\] Compare.v(28) " "Inferred latch for \"input2_d\[5\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2_d\[6\] Compare.v(28) " "Inferred latch for \"input2_d\[6\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2_d\[7\] Compare.v(28) " "Inferred latch for \"input2_d\[7\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input1_d\[0\] Compare.v(28) " "Inferred latch for \"input1_d\[0\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942689 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input1_d\[1\] Compare.v(28) " "Inferred latch for \"input1_d\[1\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input1_d\[2\] Compare.v(28) " "Inferred latch for \"input1_d\[2\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input1_d\[3\] Compare.v(28) " "Inferred latch for \"input1_d\[3\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input1_d\[4\] Compare.v(28) " "Inferred latch for \"input1_d\[4\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input1_d\[5\] Compare.v(28) " "Inferred latch for \"input1_d\[5\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input1_d\[6\] Compare.v(28) " "Inferred latch for \"input1_d\[6\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input1_d\[7\] Compare.v(28) " "Inferred latch for \"input1_d\[7\]\" at Compare.v(28)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledval\[0\] Compare.v(131) " "Inferred latch for \"ledval\[0\]\" at Compare.v(131)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledval\[1\] Compare.v(131) " "Inferred latch for \"ledval\[1\]\" at Compare.v(131)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledval\[2\] Compare.v(131) " "Inferred latch for \"ledval\[2\]\" at Compare.v(131)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942690 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[0\] Compare.v(35) " "Inferred latch for \"sign2_d\[0\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[1\] Compare.v(35) " "Inferred latch for \"sign2_d\[1\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[2\] Compare.v(35) " "Inferred latch for \"sign2_d\[2\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[3\] Compare.v(35) " "Inferred latch for \"sign2_d\[3\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[4\] Compare.v(35) " "Inferred latch for \"sign2_d\[4\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[5\] Compare.v(35) " "Inferred latch for \"sign2_d\[5\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[6\] Compare.v(35) " "Inferred latch for \"sign2_d\[6\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2_d\[7\] Compare.v(35) " "Inferred latch for \"sign2_d\[7\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[0\] Compare.v(35) " "Inferred latch for \"sign1_d\[0\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[1\] Compare.v(35) " "Inferred latch for \"sign1_d\[1\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[2\] Compare.v(35) " "Inferred latch for \"sign1_d\[2\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[3\] Compare.v(35) " "Inferred latch for \"sign1_d\[3\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[4\] Compare.v(35) " "Inferred latch for \"sign1_d\[4\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942691 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[5\] Compare.v(35) " "Inferred latch for \"sign1_d\[5\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942692 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[6\] Compare.v(35) " "Inferred latch for \"sign1_d\[6\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942692 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1_d\[7\] Compare.v(35) " "Inferred latch for \"sign1_d\[7\]\" at Compare.v(35)" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469942692 "|Integration|Lab1DB3:U3|Compare:C1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[1\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[2\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[3\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[4\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[5\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[6\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[1\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[2\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[3\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[4\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[5\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[6\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[1\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[2\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[3\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[4\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[5\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[6\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[1\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[2\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[3\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[4\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[5\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[6\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[1\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[2\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[3\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[4\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[5\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[6\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[1\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[2\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[3\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[4\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[5\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[6\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[1\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[2\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[3\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[4\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[5\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[6\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[1\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[2\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[3\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[4\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[5\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[6\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[0\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS0\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[0\] " "LATCH primitive \"Lab1DB3:U3\|Compare:C1\|SevenSeg:SS4\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[0\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U5\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[0\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U3\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[0\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U1\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[0\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U5\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[0\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U4\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[0\] " "LATCH primitive \"Lab1:U1\|Birthday:U1\|SevenSeg:U3\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U4\|value\[6\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U4\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U2\|value\[6\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U2\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[0\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[1\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[2\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[3\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[4\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[5\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[6\] " "LATCH primitive \"Lab1DB2:U2\|RippleCarry:U1\|SevenSeg:U6\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570469942997 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570469943209 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Lab1DB3:U3\|Compare:C1\|sign2_d\[1\] Lab1DB3:U3\|Compare:C1\|sign2_d\[5\] " "Duplicate LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign2_d\[1\]\" merged with LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign2_d\[5\]\"" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570469943222 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Lab1DB3:U3\|Compare:C1\|sign2_d\[0\] Lab1DB3:U3\|Compare:C1\|sign2_d\[5\] " "Duplicate LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign2_d\[0\]\" merged with LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign2_d\[5\]\"" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570469943222 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Lab1DB3:U3\|Compare:C1\|sign2_d\[4\] Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] " "Duplicate LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign2_d\[4\]\" merged with LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign2_d\[3\]\"" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570469943222 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Lab1DB3:U3\|Compare:C1\|sign1_d\[1\] Lab1DB3:U3\|Compare:C1\|sign1_d\[5\] " "Duplicate LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign1_d\[1\]\" merged with LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign1_d\[5\]\"" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570469943222 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Lab1DB3:U3\|Compare:C1\|sign1_d\[0\] Lab1DB3:U3\|Compare:C1\|sign1_d\[5\] " "Duplicate LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign1_d\[0\]\" merged with LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign1_d\[5\]\"" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570469943222 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Lab1DB3:U3\|Compare:C1\|sign1_d\[4\] Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] " "Duplicate LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign1_d\[4\]\" merged with LATCH primitive \"Lab1DB3:U3\|Compare:C1\|sign1_d\[3\]\"" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570469943222 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1570469943222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|input2_d\[1\] " "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943222 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|input2_d\[2\] " "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943222 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|input2_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943222 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS1\|value\[6\] " "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS1\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab1DB3:U3\|Compare:C1\|sign2_d\[5\] " "Ports D and ENA on the latch are fed by the same signal Lab1DB3:U3\|Compare:C1\|sign2_d\[5\]" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943222 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|input1_d\[1\] " "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943222 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|input1_d\[2\] " "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943222 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|input1_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|SevenSeg:SS5\|value\[6\] " "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS5\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab1DB3:U3\|Compare:C1\|sign1_d\[5\] " "Ports D and ENA on the latch are fed by the same signal Lab1DB3:U3\|Compare:C1\|sign1_d\[5\]" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|ledval\[0\] " "Latch Lab1DB3:U3\|Compare:C1\|ledval\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab1DB3:U3\|Compare:C1\|sign1_d\[5\] " "Ports D and ENA on the latch are fed by the same signal Lab1DB3:U3\|Compare:C1\|sign1_d\[5\]" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|ledval\[1\] " "Latch Lab1DB3:U3\|Compare:C1\|ledval\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab1DB3:U3\|Compare:C1\|sign1_d\[5\] " "Ports D and ENA on the latch are fed by the same signal Lab1DB3:U3\|Compare:C1\|sign1_d\[5\]" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|ledval\[2\] " "Latch Lab1DB3:U3\|Compare:C1\|ledval\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab1DB3:U3\|Compare:C1\|sign2_d\[5\] " "Ports D and ENA on the latch are fed by the same signal Lab1DB3:U3\|Compare:C1\|sign2_d\[5\]" {  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|sign2_d\[5\] " "Latch Lab1DB3:U3\|Compare:C1\|sign2_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR SW\[8\] " "Ports ENA and CLR on the latch are fed by the same signal SW\[8\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[8\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[8\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|sign1_d\[5\] " "Latch Lab1DB3:U3\|Compare:C1\|sign1_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR SW\[8\] " "Ports ENA and CLR on the latch are fed by the same signal SW\[8\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[8\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[8\]" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570469943223 ""}  } { { "../Source/Compare.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Compare.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570469943223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570469943298 "|Integration|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570469943298 "|Integration|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570469943298 "|Integration|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570469943298 "|Integration|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570469943298 "|Integration|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570469943298 "|Integration|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570469943298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570469943351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570469943964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570469943964 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570469944101 "|Integration|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570469944101 "|Integration|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../Source/Integration.v" "" { Text "C:/Users/adamp/OneDrive - UCB-O365/ECEN 2350/Lab1/IntegratedDesign/Source/Integration.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570469944101 "|Integration|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570469944101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570469944102 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570469944102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570469944102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570469944102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570469944133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 11:39:04 2019 " "Processing ended: Mon Oct 07 11:39:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570469944133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570469944133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570469944133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570469944133 ""}
