

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug  8 18:58:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv2_fp3_u2_ap_r3_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14365|  14365|  14365|  14365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  14364|  14364|      2394|          -|          -|     6|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    366|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    140|    -|
|Register         |        -|      -|     148|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     148|    506|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_518_p2    |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_385_p2      |     +    |      0|  0|  15|           9|           5|
    |add_ln1494_2_fu_711_p2  |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_fu_680_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln16_fu_447_p2      |     +    |      0|  0|  15|           9|           5|
    |add_ln203_3_fu_542_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln203_4_fu_577_p2   |     +    |      0|  0|   8|           9|           9|
    |add_ln203_5_fu_589_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln203_6_fu_620_p2   |     +    |      0|  0|   8|           8|           8|
    |add_ln203_fu_441_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln37_fu_635_p2      |     +    |      0|  0|  13|           4|           1|
    |add_ln38_fu_473_p2      |     +    |      0|  0|  13|           4|           1|
    |c_fu_459_p2             |     +    |      0|  0|  13|           4|           1|
    |f_fu_367_p2             |     +    |      0|  0|  12|           3|           1|
    |i_fu_509_p2             |     +    |      0|  0|  15|           5|           5|
    |j_fu_671_p2             |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_665_p2           |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_503_p2           |     +    |      0|  0|  10|           2|           1|
    |r_fu_397_p2             |     +    |      0|  0|  13|           4|           1|
    |sub_ln1494_fu_705_p2    |     -    |      0|  0|   8|          13|          13|
    |sub_ln203_1_fu_614_p2   |     -    |      0|  0|   8|           8|           8|
    |sub_ln203_fu_571_p2     |     -    |      0|  0|   8|           9|           9|
    |icmp_ln10_fu_361_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_391_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln1494_fu_721_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln16_fu_453_p2     |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_497_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_659_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln37_fu_641_p2     |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln38_fu_479_p2     |   icmp   |      0|  0|   9|           4|           2|
    |select_ln29_fu_727_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln37_fu_647_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln38_fu_485_p3   |  select  |      0|  0|   4|           1|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 366|         187|         178|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  41|          8|    1|          8|
    |c_0_reg_271         |   9|          2|    4|          8|
    |f_0_reg_226         |   9|          2|    3|          6|
    |max_0_reg_306       |   9|          2|   14|         28|
    |max_1_reg_338       |   9|          2|   14|         28|
    |mpc_0_reg_350       |   9|          2|    2|          4|
    |mpr_0_reg_327       |   9|          2|    2|          4|
    |phi_mul9_reg_248    |   9|          2|    9|         18|
    |phi_mul_reg_282     |   9|          2|    9|         18|
    |phi_urem11_reg_259  |   9|          2|    4|          8|
    |phi_urem_reg_294    |   9|          2|    4|          8|
    |r_0_reg_237         |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 140|         30|   70|        146|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln13_reg_758      |   9|   0|    9|          0|
    |add_ln16_reg_790      |   9|   0|    9|          0|
    |add_ln203_reg_785     |   7|   0|    7|          0|
    |ap_CS_fsm             |   7|   0|    7|          0|
    |c_0_reg_271           |   4|   0|    4|          0|
    |c_reg_798             |   4|   0|    4|          0|
    |f_0_reg_226           |   3|   0|    3|          0|
    |f_reg_738             |   3|   0|    3|          0|
    |max_0_reg_306         |  14|   0|   14|          0|
    |max_1_reg_338         |  14|   0|   14|          0|
    |mpc_0_reg_350         |   2|   0|    2|          0|
    |mpc_reg_837           |   2|   0|    2|          0|
    |mpr_0_reg_327         |   2|   0|    2|          0|
    |mpr_reg_816           |   2|   0|    2|          0|
    |mul_ln1494_reg_821    |   9|   0|   10|          1|
    |phi_mul9_reg_248      |   9|   0|    9|          0|
    |phi_mul_reg_282       |   9|   0|    9|          0|
    |phi_urem11_reg_259    |   4|   0|    4|          0|
    |phi_urem_reg_294      |   4|   0|    4|          0|
    |r_0_reg_237           |   4|   0|    4|          0|
    |r_reg_766             |   4|   0|    4|          0|
    |shl_ln2_reg_803       |   4|   0|    5|          1|
    |shl_ln_reg_771        |   4|   0|    5|          1|
    |trunc_ln203_reg_776   |   3|   0|    3|          0|
    |zext_ln13_2_reg_748   |   3|   0|    8|          5|
    |zext_ln13_3_reg_753   |   3|   0|    9|          6|
    |zext_ln13_reg_743     |   3|   0|   13|         10|
    |zext_ln203_4_reg_780  |   3|   0|    7|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 148|   0|  176|         28|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     max_pool_1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     max_pool_1     | return value |
|conv_out_V_address0          | out |   12|  ap_memory |     conv_out_V     |     array    |
|conv_out_V_ce0               | out |    1|  ap_memory |     conv_out_V     |     array    |
|conv_out_V_q0                |  in |   14|  ap_memory |     conv_out_V     |     array    |
|max_pool_out_0_0_V_address0  | out |    8|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_0_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_0_V_we0       | out |    1|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_0_V_d0        | out |   14|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_1_V_address0  | out |    7|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_1_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_1_V_we0       | out |    1|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_1_V_d0        | out |   14|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_2_V_address0  | out |    7|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_2_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_2_V_we0       | out |    1|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_2_V_d0        | out |   14|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_1_0_V_address0  | out |    7|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_0_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_0_V_we0       | out |    1|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_0_V_d0        | out |   14|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_1_V_address0  | out |    7|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_1_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_1_V_we0       | out |    1|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_1_V_d0        | out |   14|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_2_V_address0  | out |    7|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_2_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_2_V_we0       | out |    1|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_2_V_d0        | out |   14|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_2_0_V_address0  | out |    7|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_we0       | out |    1|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_d0        | out |   14|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_1_V_address0  | out |    7|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_1_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_1_V_we0       | out |    1|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_1_V_d0        | out |   14|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_2_V_address0  | out |    7|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_2_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_2_V_we0       | out |    1|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_2_V_d0        | out |   14|  ap_memory | max_pool_out_2_2_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

