############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode ap_ctrl_none "master_ip"
set_directive_interface -mode ap_none "master_ip" uart2
set_directive_interface -mode ap_none "master_ip" alert
set_directive_interface -mode s_axilite "master_ip" axi_byte
set_directive_interface -mode ap_none "master_ip" uart1
