

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_write_results'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       13|       13|  0.130 us|  0.130 us|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_results  |       11|       11|         2|          1|          1|    11|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     88|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_103_p2        |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln176_fu_97_p2        |      icmp|   0|  0|  13|           4|           4|
    |out_pkt_last_fu_114_p2     |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  43|          14|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1       |   9|          2|    4|          8|
    |i_fu_54                    |   9|          2|    4|          8|
    |output_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   11|         22|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_54                  |  4|   0|    4|          0|
    |out_pkt_last_reg_145     |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_write_results|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_write_results|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_write_results|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_write_results|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_write_results|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_write_results|  return value|
|output_stream_TREADY  |   in|    1|        axis|                       output_stream_V_data_V|       pointer|
|output_stream_TDATA   |  out|   32|        axis|                       output_stream_V_data_V|       pointer|
|results_address0      |  out|    4|   ap_memory|                                      results|         array|
|results_ce0           |  out|    1|   ap_memory|                                      results|         array|
|results_q0            |   in|   32|   ap_memory|                                      results|         array|
|output_stream_TVALID  |  out|    1|        axis|                       output_stream_V_last_V|       pointer|
|output_stream_TLAST   |  out|    1|        axis|                       output_stream_V_last_V|       pointer|
|output_stream_TKEEP   |  out|    4|        axis|                       output_stream_V_keep_V|       pointer|
|output_stream_TSTRB   |  out|    4|        axis|                       output_stream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+---------------------------------------------+--------------+

