module module_0 (
    input logic id_1,
    input logic id_2,
    inout logic [1 : id_1] id_3,
    input id_4,
    input id_5
);
  id_6 id_7 (
      .id_2(id_3),
      .id_5(id_1),
      .id_5(id_2),
      .id_3(id_5)
  );
  id_8 id_9 (
      .id_5(id_2),
      .id_1(id_3),
      .id_1(id_4)
  );
  id_10 id_11 (
      .id_7(id_4),
      .id_5(1),
      .id_1(id_3)
  );
  id_12 id_13 (
      .id_1 (id_1),
      .id_1 (id_5[id_11]),
      .id_11(id_4),
      .id_14(id_2)
  );
  timeunit 1ps / 1ps;
endmodule
