Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 13 16:35:33 2025
| Host         : IONQ-D603 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
| Design       : zusys_wrapper
| Device       : xczu3eg
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   786 |
|    Minimum number of control sets                        |   786 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1007 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   786 |
| >= 0 to < 4        |   261 |
| >= 4 to < 6        |   138 |
| >= 6 to < 8        |    51 |
| >= 8 to < 10       |    55 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    44 |
| >= 14 to < 16      |     4 |
| >= 16              |   220 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             876 |          320 |
| No           | No                    | Yes                    |             171 |           56 |
| No           | Yes                   | No                     |             677 |          404 |
| Yes          | No                    | No                     |            6883 |         1016 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4666 |          905 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                              Enable Signal                                                                                             |                                                                                    Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                      | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                            |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                            |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                       | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                  |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                  |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                       | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                       | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                       | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                      | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                       | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                        | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                        | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                  |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                        | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                        | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                  |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                       | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                           |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                   |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                      | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                          |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                              |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                               |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                  | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                            |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                               |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                               |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                             | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                            | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                            | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/areset_reg                                                                                                    |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                             |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                   |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                               | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                 |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                               | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                 |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                                                         | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                         | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                              |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/fifoaddr                                                     | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1027]_0                                                                             | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg[0]                                                                      |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1027]_1                                                                             | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_1[0]                                                                    |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/gen_wsplitter.accum_bresp                                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_0[0]                                                                    |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state_reg[m_valid_i]_1                                                                             | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_2[0]                                                                    |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                       | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                          | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                         | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/E[0]                                                                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                             | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                  | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                            |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                      | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                          |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                  | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                       |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                       | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                           |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                   | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                             |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                           | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                2 |              2 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                   | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                             |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/fifoaddr                                                     | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                       | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                           |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                               | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                  | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |                1 |              2 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_1[0]                                           |                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                         | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                         | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                               | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                               | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/r_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                         | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                              | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                         | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                           | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                         | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state                                                                                              | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                  | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr[2]_i_1_n_0                                                                             | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_pipelined.state                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_pipelined.state                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_pipelined.state                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                           | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                         | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state                                                      | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state                                                                                                                               | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/state                                                                                                                               | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/b_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/r_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/w_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state                                                      | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                      | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_1[0]                                            | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1][0]                                              | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_2[0]                                            | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_0[0]                                            | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                     | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                     | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                            | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                              | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state                                                      | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                            | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                         | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/state                                                                                                                               | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                              | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/state                                                                                                                               | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/b_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                       | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                             | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                       | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                             | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                      | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                           | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                               | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                           |                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                            | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                      | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                        | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                              | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                        | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                              | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                            | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                               | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                3 |              3 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                      |                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                1 |              3 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                2 |              3 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                    | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/fifoaddr[3]_i_1__1_n_0                                    | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                         |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                          |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/fifoaddr[3]_i_1__2_n_0                                    | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__20_n_0                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                           | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                               |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__5_n_0                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                    |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__18_n_0                                                                     | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                    |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__16_n_0                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                     |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                     |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__15_n_0                                                  | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                     |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                         |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                       | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                       | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                         |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                                                         | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                         |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                     |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__10_n_0                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                         |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                     |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                                                           | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                          | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                              |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__9_n_0                                                   | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                         |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                     |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                          | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                              |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                   | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                                     | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                         |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_1[0]                              |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                         | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                          |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                         |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                                                         |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/SR[0]                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_0[0]                              |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg[0]                                |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                              | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__13_n_0                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                      |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                          |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                  | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                     |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                            | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/rst_ps8_0_250M/U0/EXT_LPF/lpf_int                                                                                                                                              |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                          |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                        | zusys_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                     |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/Q[1]                                                         | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                         | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__4_n_0                                             | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                     |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                          | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__3_n_0                                            | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                            | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                       |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[0]                                                                       |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                 |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                             |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i                                                                                         |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                         | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                          | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/i___0_n_0                                                                                          |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                          |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                          |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                          |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                           |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                           | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                         | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                             |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                         |                4 |              4 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              4 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                3 |              4 |         1.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                             |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                     |                2 |              4 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |              5 |         1.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[5].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[5].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                   |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                   |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              5 |         1.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[5].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                1 |              5 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[5].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              5 |         1.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              5 |         1.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              5 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                1 |              6 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                3 |              6 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[159]_i_1_n_0                      |                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                1 |              6 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                         |                1 |              6 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                1 |              6 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | zusys_i/smartconnect_2/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                            |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[159]_i_1_n_0                      |                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/rst_ps8_0_250M/U0/SEQ/seq_cnt_en                                                                                                                                                               | zusys_i/rst_ps8_0_250M/U0/SEQ/seq_clr                                                                                                                                                  |                1 |              6 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk0 | zusys_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                             | zusys_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                |                1 |              6 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                3 |              6 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                            |                2 |              6 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                                                           | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              7 |         3.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                    |                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                            |                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                     |                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                              |                1 |              7 |         7.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                             |                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                5 |              7 |         1.40 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              7 |         1.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              7 |         1.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              7 |         1.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              7 |         1.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              7 |         1.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              7 |         1.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                5 |              7 |         1.40 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                   | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              8 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                      | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                               |                2 |              8 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                2 |              8 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                              | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                   | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              8 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                             | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                         | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                4 |              8 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                        |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                     | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                     | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                              |                4 |              8 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                      | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                               |                1 |              8 |         8.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                             | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                4 |              8 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              8 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                2 |              8 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                   | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              8 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                              | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                4 |              8 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                             | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              8 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              8 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                2 |              9 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                 |                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                         | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                4 |              9 |         2.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                  | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                 |                4 |              9 |         2.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                   | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                  |                2 |              9 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                 |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                   | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                  |                4 |              9 |         2.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                6 |              9 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                  | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                 |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |              9 |         2.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                      |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                              | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                       | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                        |                2 |              9 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                      |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                      |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                     |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                      |                                                                                                                                                                                        |                6 |              9 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                      |                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                     |                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                     |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                      |                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                      |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                      |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                      |                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                     |                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                     |                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                      |                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                                                             | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |              9 |         2.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |             10 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |             10 |         3.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                              | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                5 |             10 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                3 |             10 |         3.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                5 |             10 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |             10 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |             10 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                7 |             10 |         1.43 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |             10 |         3.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |             10 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                                              | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                4 |             11 |         2.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[10]_i_1_n_0                                                                              | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |             11 |         3.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                          | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                                              |                3 |             11 |         3.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                2 |             12 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                        |                6 |             12 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                2 |             12 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                5 |             12 |         2.40 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                7 |             12 |         1.71 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                6 |             12 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                2 |             12 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |             13 |         4.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                5 |             13 |         2.60 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |             13 |         4.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |             13 |         4.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                3 |             13 |         4.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                3 |             14 |         4.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                4 |             14 |         3.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                3 |             14 |         4.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                3 |             14 |         4.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                3 |             16 |         5.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                         |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                    | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                2 |             16 |         8.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                   | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                4 |             16 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                         |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                      |                6 |             16 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                   | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                     |                5 |             16 |         3.20 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                              |                4 |             17 |         4.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[2]_0                              |                                                                                                                                                                                        |               10 |             18 |         1.80 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[3]_0                              |                                                                                                                                                                                        |                9 |             18 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                        |                3 |             18 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                        |               12 |             18 |         1.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/active_target                                                |                                                                                                                                                                                        |               10 |             18 |         1.80 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                                                                        |               11 |             18 |         1.64 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |               11 |             18 |         1.64 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                        |               14 |             18 |         1.29 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                        |               11 |             18 |         1.64 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[1]_0                              |                                                                                                                                                                                        |               11 |             18 |         1.64 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                        |                6 |             18 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                       |                                                                                                                                                                                        |               11 |             18 |         1.64 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe[3]_i_1_n_0                                                         |                                                                                                                                                                                        |                8 |             19 |         2.38 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe[3]_i_1_n_0                                                         |                                                                                                                                                                                        |                6 |             19 |         3.17 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe[3]_i_1_n_0                                                          |                                                                                                                                                                                        |               10 |             19 |         1.90 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe[3]_i_1_n_0                                                          |                                                                                                                                                                                        |                8 |             19 |         2.38 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                         |                5 |             19 |         3.80 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                              |                                                                                                                                                                                        |               10 |             20 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                        |               10 |             20 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                               |                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                               |                                                                                                                                                                                        |               10 |             20 |         2.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                              |                8 |             20 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                              |                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                             |                                                                                                                                                                                        |                4 |             20 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                        |                8 |             23 |         2.88 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                        |                3 |             23 |         7.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                       | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                8 |             23 |         2.88 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                        |                3 |             23 |         7.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                        |                3 |             23 |         7.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                        |                3 |             23 |         7.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                        |                9 |             23 |         2.56 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                        |                8 |             23 |         2.88 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                        |                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    |                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                5 |             24 |         4.80 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                6 |             24 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    |                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                4 |             24 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                         |                7 |             24 |         3.43 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                9 |             24 |         2.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                        |                7 |             24 |         3.43 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                7 |             24 |         3.43 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                7 |             24 |         3.43 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                         |                7 |             24 |         3.43 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                         |                5 |             24 |         4.80 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/E[0]                                                                                      |                                                                                                                                                                                        |               12 |             25 |         2.08 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |             28 |         4.67 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |             28 |         5.60 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |             28 |         5.60 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |             28 |         5.60 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                        |                6 |             30 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                        |                6 |             30 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |             30 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |             30 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |             30 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |             30 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                       |                                                                                                                                                                                        |               13 |             31 |         2.38 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                              |                9 |             32 |         3.56 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_1_n_0                                                                     | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                8 |             32 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                    | zusys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                              |               32 |             32 |         1.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                      | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                7 |             32 |         4.57 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                      | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                6 |             32 |         5.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                       | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                9 |             32 |         3.56 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0                                                                      | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |                9 |             32 |         3.56 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                    | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |               10 |             32 |         3.20 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                  | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |               11 |             32 |         2.91 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                      |                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                 | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |                8 |             32 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1132]_1[0]                                                                 |                                                                                                                                                                                        |               16 |             33 |         2.06 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                        |                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                   |               22 |             38 |         1.73 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                     |                                                                                                                                                                                        |                8 |             38 |         4.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                        |                7 |             38 |         5.43 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                        |               13 |             39 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                     |                                                                                                                                                                                        |               13 |             39 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |             47 |         9.40 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                3 |             48 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                3 |             48 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                3 |             48 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                3 |             48 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                3 |             48 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                            |               45 |             51 |         1.13 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                 |                                                                                                                                                                                        |               18 |             53 |         2.94 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                        |               18 |             53 |         2.94 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                        |               19 |             53 |         2.79 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                     |                                                                                                                                                                                        |               21 |             53 |         2.52 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                        |               18 |             61 |         3.39 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                 |                                                                                                                                                                                        |               18 |             61 |         3.39 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |             61 |        10.17 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                       | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0  |               12 |             64 |         5.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                     | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |               13 |             64 |         4.92 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                        |               17 |             64 |         3.76 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                    | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |               12 |             64 |         5.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                     |                                                                                                                                                                                        |               25 |             64 |         2.56 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                      | zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0 |               13 |             64 |         4.92 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                     | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |               12 |             64 |         5.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                     |                                                                                                                                                                                        |               26 |             64 |         2.46 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                       | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0  |               12 |             64 |         5.33 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                        |               16 |             64 |         4.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                        |                4 |             64 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                      |                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                      | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0 |               15 |             64 |         4.27 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                    | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |               14 |             64 |         4.57 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                        |               19 |             64 |         3.37 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                      |                                                                                                                                                                                        |               23 |             64 |         2.78 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                            |                                                                                                                                                                                        |               16 |             65 |         4.06 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                            |                                                                                                                                                                                        |               11 |             65 |         5.91 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                        |               14 |             65 |         4.64 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                        |               21 |             65 |         3.10 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                        |               14 |             65 |         4.64 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                            |                                                                                                                                                                                        |               16 |             65 |         4.06 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                        |               21 |             65 |         3.10 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                            |                                                                                                                                                                                        |               12 |             65 |         5.42 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                        |               12 |             65 |         5.42 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/s_aready                                                            |                                                                                                                                                                                        |               29 |             65 |         2.24 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                        |               11 |             65 |         5.91 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                        |               16 |             65 |         4.06 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___0_n_0                                                           |                                                                                                                                                                                        |               19 |             65 |         3.42 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                        |               15 |             72 |         4.80 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                        |               16 |             72 |         4.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                        |               22 |             73 |         3.32 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                            |                                                                                                                                                                                        |               20 |             73 |         3.65 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                            |                                                                                                                                                                                        |               22 |             73 |         3.32 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                        |               18 |             73 |         4.06 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                            |                                                                                                                                                                                        |               23 |             73 |         3.17 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                        |               19 |             73 |         3.84 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                            |                                                                                                                                                                                        |               26 |             73 |         2.81 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                        |               24 |             73 |         3.04 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                |               25 |             75 |         3.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                        |               21 |             78 |         3.71 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                        |               25 |             78 |         3.12 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                           |                                                                                                                                                                                        |               36 |             78 |         2.17 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                        |               23 |             78 |         3.39 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___0_n_0                                                           |                                                                                                                                                                                        |               25 |             78 |         3.12 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                        |               18 |             85 |         4.72 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                        |               18 |             85 |         4.72 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/rst_ps8_0_250M/U0/peripheral_aresetn[0]                                                                                                                                        |               61 |             96 |         1.57 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        | zusys_i/smartconnect_2/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                |               31 |             96 |         3.10 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[150].srl_nx1/push                                             |                                                                                                                                                                                        |               27 |            132 |         4.89 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                                        |               83 |            132 |         1.59 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                       |                                                                                                                                                                                        |               24 |            132 |         5.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                     |                                                                                                                                                                                        |               90 |            132 |         1.47 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[150].srl_nx1/push                                             |                                                                                                                                                                                        |               23 |            132 |         5.74 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                     |                                                                                                                                                                                        |               86 |            132 |         1.53 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].rlast_i_reg[2][0]                                       |                                                                                                                                                                                        |               22 |            132 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].rlast_i_reg[1][0]                                       |                                                                                                                                                                                        |               27 |            132 |         4.89 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[150].srl_nx1/push                                             |                                                                                                                                                                                        |               24 |            132 |         5.50 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[3].rlast_i_reg[3][0]                                       |                                                                                                                                                                                        |               23 |            132 |         5.74 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[150].srl_nx1/push                                             |                                                                                                                                                                                        |               22 |            132 |         6.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                     |                                                                                                                                                                                        |               90 |            132 |         1.47 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/r_payld_reg                                                   |                                                                                                                                                                                        |              102 |            133 |         1.30 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                                        |               36 |            135 |         3.75 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               11 |            139 |        12.64 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               13 |            143 |        11.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               14 |            143 |        10.21 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               14 |            143 |        10.21 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               13 |            143 |        11.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |               29 |            145 |         5.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                           |                                                                                                                                                                                        |               37 |            145 |         3.92 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                           |                                                                                                                                                                                        |               52 |            147 |         2.83 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                        |               52 |            147 |         2.83 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_2[0]                                               |                                                                                                                                                                                        |               21 |            148 |         7.05 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                |                                                                                                                                                                                        |               21 |            148 |         7.05 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                  | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               13 |            153 |        11.77 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                  | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               13 |            153 |        11.77 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                  | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               13 |            153 |        11.77 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                  | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               13 |            153 |        11.77 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               15 |            156 |        10.40 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               10 |            160 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               10 |            160 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               10 |            160 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               10 |            160 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               10 |            160 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               11 |            176 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               11 |            176 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               11 |            176 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               11 |            176 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 | zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                        |               12 |            192 |        16.00 |
|  zusys_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                        |                                                                                                                                                                                        |              315 |            864 |         2.74 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


