# RISCV 32I Instruction Set Architecture :-

1.Introduction 
  RISCV 32I ISA is the base integer instruction set architecture for RISCV Processors.it is very similar to early RISC Processor except with 
  no branch delay.Here's a brief overview of the key features and characteristics:
  - Task 1: Completed data collection phase.
