TimeQuest Timing Analyzer report for Exp02
Wed May 03 19:59:55 2017
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock48MHz'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock48MHz'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock48MHz'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'clock48MHz'
 31. Fast Model Setup: 'clock'
 32. Fast Model Hold: 'clock48MHz'
 33. Fast Model Hold: 'clock'
 34. Fast Model Minimum Pulse Width: 'clock'
 35. Fast Model Minimum Pulse Width: 'clock48MHz'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; Exp02                                            ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }      ;
; clock48MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock48MHz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 52.57 MHz  ; 52.57 MHz       ; clock      ;      ;
; 166.03 MHz ; 166.03 MHz      ; clock48MHz ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+------------+---------+---------------+
; Clock      ; Slack   ; End Point TNS ;
+------------+---------+---------------+
; clock48MHz ; -16.283 ; -231.008      ;
; clock      ; -14.561 ; -13264.908    ;
+------------+---------+---------------+


+------------------------------------+
; Slow Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.391 ; 0.000         ;
; clock      ; 1.203 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock      ; -2.000 ; -1374.758        ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock48MHz'                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -16.283 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.874     ;
; -16.283 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.874     ;
; -16.283 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.874     ;
; -16.283 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.874     ;
; -16.283 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.874     ;
; -16.283 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.874     ;
; -16.283 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.874     ;
; -16.283 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.874     ;
; -16.273 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.864     ;
; -16.273 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.864     ;
; -16.273 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.864     ;
; -16.273 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.864     ;
; -16.273 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.864     ;
; -16.273 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.864     ;
; -16.273 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.864     ;
; -16.273 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.864     ;
; -16.177 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.768     ;
; -16.177 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.768     ;
; -16.177 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.768     ;
; -16.177 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.768     ;
; -16.177 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.768     ;
; -16.177 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.768     ;
; -16.177 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.768     ;
; -16.177 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.768     ;
; -15.733 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.325     ;
; -15.733 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.325     ;
; -15.733 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.325     ;
; -15.733 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.325     ;
; -15.733 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.325     ;
; -15.733 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.325     ;
; -15.733 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.325     ;
; -15.733 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.325     ;
; -15.724 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.316     ;
; -15.724 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.316     ;
; -15.724 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.316     ;
; -15.724 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.316     ;
; -15.724 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.316     ;
; -15.724 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.316     ;
; -15.724 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.316     ;
; -15.724 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.444     ; 16.316     ;
; -15.638 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.229     ;
; -15.638 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.229     ;
; -15.638 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.229     ;
; -15.638 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.229     ;
; -15.638 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.229     ;
; -15.638 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.229     ;
; -15.638 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.229     ;
; -15.638 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.229     ;
; -15.633 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.224     ;
; -15.633 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.224     ;
; -15.633 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.224     ;
; -15.633 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.224     ;
; -15.633 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.224     ;
; -15.633 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.224     ;
; -15.633 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.224     ;
; -15.633 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.445     ; 16.224     ;
; -14.429 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.993     ;
; -14.429 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.993     ;
; -14.429 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.993     ;
; -14.429 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.993     ;
; -14.429 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.993     ;
; -14.429 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.993     ;
; -14.429 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.993     ;
; -14.429 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.993     ;
; -14.419 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.983     ;
; -14.419 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.983     ;
; -14.419 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.983     ;
; -14.419 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.983     ;
; -14.419 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.983     ;
; -14.419 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.983     ;
; -14.419 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.983     ;
; -14.419 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.983     ;
; -14.323 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.887     ;
; -14.323 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.887     ;
; -14.323 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.887     ;
; -14.323 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.887     ;
; -14.323 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.887     ;
; -14.323 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.887     ;
; -14.323 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.887     ;
; -14.323 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.887     ;
; -13.984 ; Idecode:IDEC|reg_bank[24][9]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.455     ; 14.565     ;
; -13.974 ; Idecode:IDEC|reg_bank[24][9]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.455     ; 14.555     ;
; -13.879 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.444     ;
; -13.879 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.444     ;
; -13.879 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.444     ;
; -13.879 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.444     ;
; -13.879 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.444     ;
; -13.879 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.444     ;
; -13.879 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.444     ;
; -13.879 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.444     ;
; -13.878 ; Idecode:IDEC|reg_bank[24][9]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.455     ; 14.459     ;
; -13.870 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.435     ;
; -13.870 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.435     ;
; -13.870 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.435     ;
; -13.870 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.435     ;
; -13.870 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.435     ;
; -13.870 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.435     ;
; -13.870 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.435     ;
; -13.870 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.471     ; 14.435     ;
; -13.806 ; Idecode:IDEC|reg_bank[13][8]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.504     ; 14.338     ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                        ;
+---------+--------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -14.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.556     ;
; -14.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.556     ;
; -14.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.556     ;
; -14.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.556     ;
; -14.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.556     ;
; -14.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.556     ;
; -14.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.556     ;
; -14.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.556     ;
; -14.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.558     ;
; -14.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.558     ;
; -14.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.558     ;
; -14.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.558     ;
; -14.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.558     ;
; -14.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.558     ;
; -14.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.558     ;
; -14.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.558     ;
; -14.531 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.535     ;
; -14.531 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.535     ;
; -14.531 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.535     ;
; -14.531 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.535     ;
; -14.531 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.535     ;
; -14.531 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.535     ;
; -14.531 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.535     ;
; -14.531 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.535     ;
; -14.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.533     ;
; -14.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.533     ;
; -14.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.533     ;
; -14.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.533     ;
; -14.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.533     ;
; -14.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.533     ;
; -14.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.533     ;
; -14.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.032     ; 15.533     ;
; -14.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.523     ;
; -14.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.523     ;
; -14.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.523     ;
; -14.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.523     ;
; -14.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.523     ;
; -14.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.523     ;
; -14.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.523     ;
; -14.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.041     ; 15.523     ;
; -14.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.523     ;
; -14.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.523     ;
; -14.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.523     ;
; -14.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.523     ;
; -14.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.523     ;
; -14.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.523     ;
; -14.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.523     ;
; -14.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.037     ; 15.523     ;
; -14.470 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.056      ; 15.562     ;
; -14.470 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.056      ; 15.562     ;
; -14.470 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.056      ; 15.562     ;
; -14.470 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.056      ; 15.562     ;
; -14.470 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.056      ; 15.562     ;
; -14.470 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.056      ; 15.562     ;
; -14.470 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.056      ; 15.562     ;
; -14.470 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.056      ; 15.562     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; 0.018      ; 15.522     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; 0.017      ; 15.521     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; 0.018      ; 15.522     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; 0.018      ; 15.522     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; 0.018      ; 15.522     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; 0.018      ; 15.522     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; 0.018      ; 15.522     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; 0.018      ; 15.522     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; 0.018      ; 15.522     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; 0.017      ; 15.521     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; 0.017      ; 15.521     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; 0.017      ; 15.521     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; 0.017      ; 15.521     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; 0.017      ; 15.521     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; 0.017      ; 15.521     ;
; -14.468 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; 0.017      ; 15.521     ;
; -14.465 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; 0.013      ; 15.514     ;
; -14.465 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; 0.013      ; 15.514     ;
; -14.465 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; 0.013      ; 15.514     ;
; -14.465 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; 0.013      ; 15.514     ;
; -14.465 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; 0.013      ; 15.514     ;
; -14.465 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; 0.013      ; 15.514     ;
; -14.465 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; 0.013      ; 15.514     ;
; -14.465 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; 0.013      ; 15.514     ;
; -14.451 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.011     ; 15.476     ;
; -14.451 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.011     ; 15.476     ;
; -14.451 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.011     ; 15.476     ;
; -14.451 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.011     ; 15.476     ;
; -14.451 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.011     ; 15.476     ;
; -14.451 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.011     ; 15.476     ;
; -14.451 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.011     ; 15.476     ;
; -14.451 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.011     ; 15.476     ;
; -14.442 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[30][27] ; clock        ; clock       ; 1.000        ; 0.077      ; 15.555     ;
; -14.442 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[30][27] ; clock        ; clock       ; 1.000        ; 0.077      ; 15.555     ;
; -14.442 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[30][27] ; clock        ; clock       ; 1.000        ; 0.077      ; 15.555     ;
; -14.442 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[30][27] ; clock        ; clock       ; 1.000        ; 0.077      ; 15.555     ;
; -14.442 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[30][27] ; clock        ; clock       ; 1.000        ; 0.077      ; 15.555     ;
; -14.442 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[30][27] ; clock        ; clock       ; 1.000        ; 0.077      ; 15.555     ;
; -14.442 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[30][27] ; clock        ; clock       ; 1.000        ; 0.077      ; 15.555     ;
; -14.442 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[30][27] ; clock        ; clock       ; 1.000        ; 0.077      ; 15.555     ;
; -14.431 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[3][27]  ; clock        ; clock       ; 1.000        ; 0.007      ; 15.474     ;
; -14.431 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[3][27]  ; clock        ; clock       ; 1.000        ; 0.007      ; 15.474     ;
; -14.431 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[3][27]  ; clock        ; clock       ; 1.000        ; 0.007      ; 15.474     ;
; -14.431 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[3][27]  ; clock        ; clock       ; 1.000        ; 0.007      ; 15.474     ;
+---------+--------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.785      ;
; 0.534 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.800      ;
; 0.537 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.803      ;
; 0.556 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.822      ;
; 0.649 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.915      ;
; 0.649 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.915      ;
; 0.652 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.918      ;
; 0.654 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.920      ;
; 0.658 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.925      ;
; 0.776 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.042      ;
; 0.788 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.054      ;
; 0.796 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.067      ;
; 0.806 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.074      ;
; 0.810 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.077      ;
; 0.811 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; LCD_Display:lcd|state.DISPLAY_ON           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.083      ;
; 0.821 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.087      ;
; 0.825 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.091      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.102      ;
; 0.836 ; LCD_Display:lcd|state.RESET1               ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.102      ;
; 0.838 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.115      ;
; 0.855 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.124      ;
; 0.944 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.210      ;
; 0.978 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.002     ; 1.242      ;
; 0.978 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.002     ; 1.242      ;
; 0.991 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.258      ;
; 0.995 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.262      ;
; 0.996 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.263      ;
; 1.023 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.289      ;
; 1.030 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.003     ; 1.293      ;
; 1.062 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.328      ;
; 1.064 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.330      ;
; 1.129 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.006     ; 1.389      ;
; 1.179 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.445      ;
; 1.181 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.447      ;
; 1.184 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.450      ;
; 1.189 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.455      ;
; 1.190 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.456      ;
; 1.191 ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.457      ;
; 1.193 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.463      ;
; 1.207 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.473      ;
; 1.218 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_400HZ_Enable           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.484      ;
; 1.219 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.485      ;
; 1.220 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.221 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.490      ;
; 1.227 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.231 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.233 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.500      ;
; 1.236 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.502      ;
; 1.238 ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.504      ;
; 1.239 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.505      ;
; 1.239 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.505      ;
; 1.241 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.507      ;
; 1.250 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.002      ; 1.518      ;
; 1.250 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.516      ;
; 1.252 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.518      ;
; 1.255 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.521      ;
; 1.260 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.526      ;
; 1.261 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.527      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.203 ; Ifetch:IFT|PC[7]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.469      ;
; 1.330 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.596      ;
; 1.343 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.609      ;
; 1.344 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.610      ;
; 1.373 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.639      ;
; 1.477 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.743      ;
; 1.484 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.750      ;
; 1.545 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.811      ;
; 1.719 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.985      ;
; 1.724 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.990      ;
; 1.796 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.062      ;
; 1.808 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.074      ;
; 1.831 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.097      ;
; 1.867 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.133      ;
; 1.868 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.134      ;
; 1.896 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.162      ;
; 1.898 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.164      ;
; 1.901 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.167      ;
; 1.934 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.200      ;
; 1.937 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.203      ;
; 1.939 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.205      ;
; 1.948 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.214      ;
; 1.962 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.228      ;
; 1.998 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.264      ;
; 2.009 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.275      ;
; 2.020 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.286      ;
; 2.074 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.340      ;
; 2.091 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.357      ;
; 2.110 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.376      ;
; 2.110 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.376      ;
; 2.146 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.412      ;
; 2.161 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.427      ;
; 2.182 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.448      ;
; 2.200 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0   ; clock        ; clock       ; 0.000        ; 0.226      ; 2.660      ;
; 2.218 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.484      ;
; 2.334 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.600      ;
; 2.370 ; Ifetch:IFT|PC[7]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.253      ; 2.857      ;
; 2.370 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.636      ;
; 2.395 ; Ifetch:IFT|PC[7]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.226      ; 2.855      ;
; 2.480 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.253      ; 2.967      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg3  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg4  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg5  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg6  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg7  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg8  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg9  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.647 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.134      ;
; 2.668 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.128      ;
; 2.693 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.180      ;
; 2.713 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.173      ;
; 2.721 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.181      ;
; 2.827 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.314      ;
; 2.846 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.306      ;
; 2.915 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.375      ;
; 2.944 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.431      ;
; 2.970 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.457      ;
; 3.032 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.519      ;
; 3.046 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.533      ;
; 3.052 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.512      ;
; 3.063 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.550      ;
; 3.066 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.526      ;
; 3.071 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.558      ;
; 3.088 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.548      ;
; 3.101 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.588      ;
; 3.107 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.594      ;
; 3.110 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.597      ;
; 3.122 ; Idecode:IDEC|reg_bank[28][17]                                                                       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0 ; clock        ; clock       ; -0.500       ; -0.014     ; 2.842      ;
; 3.126 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.586      ;
; 3.130 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.590      ;
; 3.139 ; Idecode:IDEC|reg_bank[31][12]                                                                       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12 ; clock        ; clock       ; -0.500       ; 0.021      ; 2.894      ;
; 3.165 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.652      ;
; 3.179 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.253      ; 3.666      ;
; 3.185 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.645      ;
; 3.190 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.226      ; 3.650      ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 3.336 ; 3.336 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 1.859 ; 1.859 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.599 ; 0.599 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.405 ; 0.405 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.056 ; 9.056 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.427 ; 8.427 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.649 ; 8.649 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.053 ; 9.053 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.056 ; 9.056 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.902 ; 7.902 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.261 ; 8.261 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.523 ; 7.523 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.036 ; 8.036 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.676 ; 7.676 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 9.332 ; 9.332 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 8.174 ; 8.174 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.523 ; 7.523 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.427 ; 8.427 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.649 ; 8.649 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.053 ; 9.053 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.056 ; 9.056 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.902 ; 7.902 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.261 ; 8.261 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.523 ; 7.523 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.036 ; 8.036 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.676 ; 7.676 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 9.332 ; 9.332 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 8.174 ; 8.174 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.632 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.136 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.136 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.652 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.652 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.632 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.642 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.652 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.142 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.632 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.136 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.136 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.652 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.652 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.632 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.642 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.652 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.142 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.632     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.136     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.136     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.652     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.652     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.632     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.642     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.652     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.142     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.632     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.136     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.136     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.652     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.652     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.632     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.642     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.652     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.142     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock48MHz ; -7.086 ; -76.643       ;
; clock      ; -6.738 ; -6129.636     ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.215 ; 0.000         ;
; clock      ; 0.532 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock      ; -2.000 ; -1374.758        ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock48MHz'                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -7.086 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 8.065      ;
; -7.086 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 8.065      ;
; -7.086 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 8.065      ;
; -7.086 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 8.065      ;
; -7.086 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 8.065      ;
; -7.086 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 8.065      ;
; -7.086 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 8.065      ;
; -7.086 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 8.065      ;
; -7.042 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 8.023      ;
; -7.042 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 8.023      ;
; -7.042 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 8.023      ;
; -7.042 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 8.023      ;
; -7.042 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 8.023      ;
; -7.042 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 8.023      ;
; -7.042 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 8.023      ;
; -7.042 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 8.023      ;
; -7.013 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.993      ;
; -7.013 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.993      ;
; -7.013 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.993      ;
; -7.013 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.993      ;
; -7.013 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.993      ;
; -7.013 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.993      ;
; -7.013 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.993      ;
; -7.013 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.993      ;
; -6.826 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.805      ;
; -6.826 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.805      ;
; -6.826 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.805      ;
; -6.826 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.805      ;
; -6.826 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.805      ;
; -6.826 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.805      ;
; -6.826 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.805      ;
; -6.826 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.805      ;
; -6.823 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.802      ;
; -6.823 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.802      ;
; -6.823 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.802      ;
; -6.823 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.802      ;
; -6.823 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.802      ;
; -6.823 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.802      ;
; -6.823 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.802      ;
; -6.823 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 7.802      ;
; -6.776 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.756      ;
; -6.776 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.756      ;
; -6.776 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.756      ;
; -6.776 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.756      ;
; -6.776 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.756      ;
; -6.776 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.756      ;
; -6.776 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.756      ;
; -6.776 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.756      ;
; -6.770 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.750      ;
; -6.770 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.750      ;
; -6.770 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.750      ;
; -6.770 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.750      ;
; -6.770 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.750      ;
; -6.770 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.750      ;
; -6.770 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.750      ;
; -6.770 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 7.750      ;
; -6.278 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 7.232      ;
; -6.278 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 7.232      ;
; -6.278 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 7.232      ;
; -6.278 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 7.232      ;
; -6.278 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 7.232      ;
; -6.278 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 7.232      ;
; -6.278 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 7.232      ;
; -6.278 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 7.232      ;
; -6.234 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.190      ;
; -6.234 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.190      ;
; -6.234 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.190      ;
; -6.234 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.190      ;
; -6.234 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.190      ;
; -6.234 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.190      ;
; -6.234 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.190      ;
; -6.234 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.190      ;
; -6.205 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 7.160      ;
; -6.205 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 7.160      ;
; -6.205 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 7.160      ;
; -6.205 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 7.160      ;
; -6.205 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 7.160      ;
; -6.205 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 7.160      ;
; -6.205 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 7.160      ;
; -6.205 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 7.160      ;
; -6.018 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.972      ;
; -6.018 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.972      ;
; -6.018 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.972      ;
; -6.018 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.972      ;
; -6.018 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.972      ;
; -6.018 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.972      ;
; -6.018 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.972      ;
; -6.018 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.972      ;
; -6.015 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.969      ;
; -6.015 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.969      ;
; -6.015 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.969      ;
; -6.015 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.969      ;
; -6.015 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.969      ;
; -6.015 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.969      ;
; -6.015 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.969      ;
; -6.015 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 6.969      ;
; -5.968 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 6.923      ;
; -5.968 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 6.923      ;
; -5.968 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 6.923      ;
; -5.968 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 6.923      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[15][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.738 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[14][31] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.717      ;
; -6.731 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; -0.026     ; 7.737      ;
; -6.731 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; -0.026     ; 7.737      ;
; -6.731 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; -0.026     ; 7.737      ;
; -6.731 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; -0.026     ; 7.737      ;
; -6.731 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; -0.026     ; 7.737      ;
; -6.731 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; -0.026     ; 7.737      ;
; -6.731 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; -0.026     ; 7.737      ;
; -6.731 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[11][31] ; clock        ; clock       ; 1.000        ; -0.026     ; 7.737      ;
; -6.730 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; -0.026     ; 7.736      ;
; -6.730 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; -0.026     ; 7.736      ;
; -6.730 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; -0.026     ; 7.736      ;
; -6.730 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; -0.026     ; 7.736      ;
; -6.730 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; -0.026     ; 7.736      ;
; -6.730 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; -0.026     ; 7.736      ;
; -6.730 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; -0.026     ; 7.736      ;
; -6.730 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[8][31]  ; clock        ; clock       ; 1.000        ; -0.026     ; 7.736      ;
; -6.723 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.000      ; 7.755      ;
; -6.723 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.000      ; 7.755      ;
; -6.723 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.000      ; 7.755      ;
; -6.723 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.000      ; 7.755      ;
; -6.723 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.000      ; 7.755      ;
; -6.723 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.000      ; 7.755      ;
; -6.723 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.000      ; 7.755      ;
; -6.723 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; 0.000      ; 7.755      ;
; -6.717 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.709      ;
; -6.717 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.709      ;
; -6.717 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.709      ;
; -6.717 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.709      ;
; -6.717 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.709      ;
; -6.717 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.709      ;
; -6.717 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.709      ;
; -6.717 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[10][31] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.709      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.687      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.687      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.687      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.687      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.687      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.687      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.687      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[12][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.687      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[15][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.702 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[14][29] ; clock        ; clock       ; 1.000        ; -0.053     ; 7.681      ;
; -6.699 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.684      ;
; -6.699 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.684      ;
; -6.699 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.684      ;
; -6.699 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.684      ;
; -6.699 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.684      ;
; -6.699 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.684      ;
; -6.699 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.684      ;
; -6.699 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[13][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 7.684      ;
; -6.688 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[29][31] ; clock        ; clock       ; 1.000        ; -0.085     ; 7.635      ;
; -6.688 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[29][31] ; clock        ; clock       ; 1.000        ; -0.085     ; 7.635      ;
; -6.688 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[29][31] ; clock        ; clock       ; 1.000        ; -0.085     ; 7.635      ;
; -6.688 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[29][31] ; clock        ; clock       ; 1.000        ; -0.085     ; 7.635      ;
; -6.688 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[29][31] ; clock        ; clock       ; 1.000        ; -0.085     ; 7.635      ;
; -6.688 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[29][31] ; clock        ; clock       ; 1.000        ; -0.085     ; 7.635      ;
; -6.688 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[29][31] ; clock        ; clock       ; 1.000        ; -0.085     ; 7.635      ;
; -6.688 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[29][31] ; clock        ; clock       ; 1.000        ; -0.085     ; 7.635      ;
; -6.673 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 7.677      ;
; -6.673 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 7.677      ;
; -6.673 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 7.677      ;
; -6.673 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 7.677      ;
; -6.673 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 7.677      ;
; -6.673 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 7.677      ;
; -6.673 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 7.677      ;
; -6.673 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[17][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 7.677      ;
; -6.667 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[17][31] ; clock        ; clock       ; 1.000        ; -0.064     ; 7.635      ;
; -6.667 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[17][31] ; clock        ; clock       ; 1.000        ; -0.064     ; 7.635      ;
; -6.667 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[17][31] ; clock        ; clock       ; 1.000        ; -0.064     ; 7.635      ;
; -6.667 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[17][31] ; clock        ; clock       ; 1.000        ; -0.064     ; 7.635      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.389      ;
; 0.247 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.399      ;
; 0.258 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.410      ;
; 0.293 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.445      ;
; 0.314 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.467      ;
; 0.316 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.468      ;
; 0.318 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.470      ;
; 0.321 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.473      ;
; 0.321 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.473      ;
; 0.354 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; LCD_Display:lcd|state.DISPLAY_ON           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|state.RESET1               ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.385 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.537      ;
; 0.388 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.540      ;
; 0.390 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.542      ;
; 0.392 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.544      ;
; 0.437 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.589      ;
; 0.448 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.599      ;
; 0.448 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.599      ;
; 0.454 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.607      ;
; 0.456 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.609      ;
; 0.457 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.610      ;
; 0.464 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.616      ;
; 0.475 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.003     ; 0.624      ;
; 0.480 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.632      ;
; 0.493 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.658      ;
; 0.511 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.672      ;
; 0.526 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_400HZ_Enable           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.005     ; 0.680      ;
; 0.533 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.688      ;
; 0.540 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.693      ;
; 0.541 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.693      ;
; 0.545 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.003      ; 0.700      ;
; 0.546 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.698      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                          ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.532 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.601 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[0]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.611 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.763      ;
; 0.612 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.764      ;
; 0.619 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.771      ;
; 0.648 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.655 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.695 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.847      ;
; 0.743 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.895      ;
; 0.747 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.782 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.793 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.945      ;
; 0.795 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.947      ;
; 0.798 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.950      ;
; 0.801 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.953      ;
; 0.803 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.955      ;
; 0.818 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.970      ;
; 0.824 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.976      ;
; 0.825 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.977      ;
; 0.826 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.978      ;
; 0.853 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.005      ;
; 0.853 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.005      ;
; 0.854 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.006      ;
; 0.861 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.013      ;
; 0.865 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.017      ;
; 0.876 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.028      ;
; 0.905 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.057      ;
; 0.906 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.058      ;
; 0.928 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.080      ;
; 0.929 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.081      ;
; 0.936 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.088      ;
; 0.944 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.096      ;
; 0.963 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.115      ;
; 0.964 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.116      ;
; 0.972 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.235      ;
; 1.028 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.316      ;
; 1.046 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.198      ;
; 1.047 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.199      ;
; 1.052 ; Ifetch:IFT|PC[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.315      ;
; 1.089 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.377      ;
; 1.147 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.435      ;
; 1.167 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.430      ;
; 1.180 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.468      ;
; 1.201 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.464      ;
; 1.205 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.468      ;
; 1.266 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.554      ;
; 1.275 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.563      ;
; 1.278 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.541      ;
; 1.281 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.544      ;
; 1.297 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.585      ;
; 1.302 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.590      ;
; 1.305 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.568      ;
; 1.309 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.597      ;
; 1.321 ; Ifetch:IFT|PC[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.584      ;
; 1.321 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.609      ;
; 1.325 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.613      ;
; 1.330 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.593      ;
; 1.338 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.626      ;
; 1.345 ; Ifetch:IFT|PC[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.608      ;
; 1.350 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.638      ;
; 1.352 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.640      ;
; 1.353 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.641      ;
; 1.359 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.622      ;
; 1.360 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.648      ;
; 1.374 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.637      ;
; 1.388 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.651      ;
; 1.390 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.678      ;
; 1.391 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.654      ;
; 1.398 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.686      ;
; 1.399 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.687      ;
; 1.402 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.690      ;
; 1.411 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.674      ;
; 1.413 ; Ifetch:IFT|PC[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.676      ;
; 1.413 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.701      ;
; 1.425 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.713      ;
; 1.426 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.689      ;
; 1.433 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.696      ;
; 1.434 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.697      ;
; 1.443 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.731      ;
; 1.448 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.736      ;
; 1.449 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.712      ;
; 1.450 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.738      ;
; 1.456 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.719      ;
; 1.460 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.748      ;
; 1.465 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.728      ;
; 1.469 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.732      ;
; 1.473 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.761      ;
; 1.480 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.768      ;
; 1.484 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.747      ;
; 1.488 ; Ifetch:IFT|PC[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.751      ;
; 1.491 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.779      ;
; 1.491 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.754      ;
; 1.508 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.796      ;
; 1.512 ; Ifetch:IFT|PC[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.775      ;
; 1.515 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.803      ;
; 1.523 ; Ifetch:IFT|PC[1] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.786      ;
; 1.531 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.819      ;
; 1.543 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.150      ; 1.831      ;
; 1.552 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.815      ;
; 1.567 ; Ifetch:IFT|PC[0] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.125      ; 1.830      ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 1.525 ; 1.525 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.641 ; 0.641 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.414 ; 0.414 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.486 ; 0.486 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 5.011 ; 5.011 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.564 ; 4.564 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.662 ; 4.662 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.844 ; 4.844 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.011 ; 5.011 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.358 ; 4.358 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.513 ; 4.513 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.206 ; 4.206 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.415 ; 4.415 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.256 ; 4.256 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 5.122 ; 5.122 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.476 ; 4.476 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.206 ; 4.206 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.564 ; 4.564 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.662 ; 4.662 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.844 ; 4.844 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.011 ; 5.011 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.358 ; 4.358 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.513 ; 4.513 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.206 ; 4.206 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.415 ; 4.415 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.256 ; 4.256 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 5.122 ; 5.122 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.476 ; 4.476 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.207 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.433 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.433 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.227 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.227 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.207 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.217 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.227 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.441 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.207 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.433 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.433 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.227 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.227 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.207 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.217 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.227 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.441 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.207     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.433     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.433     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.227     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.227     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.207     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.217     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.227     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.441     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.207     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.433     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.433     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.227     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.227     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.207     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.217     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.227     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.441     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -16.283    ; 0.215 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -14.561    ; 0.532 ; N/A      ; N/A     ; -2.000              ;
;  clock48MHz      ; -16.283    ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -13495.916 ; 0.0   ; 0.0      ; 0.0     ; -1436.138           ;
;  clock           ; -13264.908 ; 0.000 ; N/A      ; N/A     ; -1374.758           ;
;  clock48MHz      ; -231.008   ; 0.000 ; N/A      ; N/A     ; -61.380             ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 3.336 ; 3.336 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 1.859 ; 1.859 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.599 ; 0.599 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.486 ; 0.486 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.056 ; 9.056 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.427 ; 8.427 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.649 ; 8.649 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.053 ; 9.053 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.056 ; 9.056 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.902 ; 7.902 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 8.261 ; 8.261 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.523 ; 7.523 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.036 ; 8.036 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.676 ; 7.676 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 9.332 ; 9.332 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 8.174 ; 8.174 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.206 ; 4.206 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.564 ; 4.564 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.662 ; 4.662 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.844 ; 4.844 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.011 ; 5.011 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.358 ; 4.358 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.513 ; 4.513 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.206 ; 4.206 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.415 ; 4.415 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.256 ; 4.256 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 5.122 ; 5.122 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.476 ; 4.476 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock      ; clock      ; 11241452 ; 8928     ; 9408     ; 32       ;
; clock      ; clock48MHz ; 3192464  ; 0        ; 0        ; 0        ;
; clock48MHz ; clock48MHz ; 2114     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock      ; clock      ; 11241452 ; 8928     ; 9408     ; 32       ;
; clock      ; clock48MHz ; 3192464  ; 0        ; 0        ; 0        ;
; clock48MHz ; clock48MHz ; 2114     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1076  ; 1076 ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed May 03 19:59:51 2017
Info: Command: quartus_sta Exp02 -c Exp02
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Exp02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock48MHz clock48MHz
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.283
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.283      -231.008 clock48MHz 
    Info (332119):   -14.561    -13264.908 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock48MHz 
    Info (332119):     1.203         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1374.758 clock 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.086
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.086       -76.643 clock48MHz 
    Info (332119):    -6.738     -6129.636 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock48MHz 
    Info (332119):     0.532         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1374.758 clock 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 365 megabytes
    Info: Processing ended: Wed May 03 19:59:55 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


