#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fab8b17d3f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fab8b8ff830 .scope module, "RegisterFile_TB" "RegisterFile_TB" 3 1;
 .timescale 0 0;
v0x600000e719e0_0 .var "DstData", 15 0;
v0x600000e71a70_0 .var "DstReg", 3 0;
v0x600000e71b00_0 .net "SrcData1", 15 0, L_0x600000fb8140;  1 drivers
v0x600000e71b90_0 .net "SrcData2", 15 0, L_0x600000fb8280;  1 drivers
v0x600000e71c20_0 .var "SrcDataArc1", 15 0;
v0x600000e71cb0_0 .var "SrcDataArc2", 15 0;
v0x600000e71d40_0 .var "SrcReg1", 3 0;
v0x600000e71dd0_0 .var "SrcReg2", 3 0;
v0x600000e71e60_0 .var "WriteReg", 0 0;
v0x600000e71ef0_0 .var "clk", 0 0;
v0x600000e71f80_0 .var "rst", 0 0;
S_0x7fab8b8fe950 .scope module, "iDUT" "RegisterFile" 3 18, 4 1 0, S_0x7fab8b8ff830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "SrcReg1";
    .port_info 3 /INPUT 4 "SrcReg2";
    .port_info 4 /INPUT 4 "DstReg";
    .port_info 5 /INPUT 1 "WriteReg";
    .port_info 6 /INPUT 16 "DstData";
    .port_info 7 /INOUT 16 "SrcData1";
    .port_info 8 /INOUT 16 "SrcData2";
v0x600000e70fc0_0 .net "DstData", 15 0, v0x600000e719e0_0;  1 drivers
v0x600000e71050_0 .net "DstReg", 3 0, v0x600000e71a70_0;  1 drivers
v0x600000e710e0_0 .net "ReadLine1", 15 0, L_0x600000f4be80;  1 drivers
v0x600000e71170_0 .net "ReadLine2", 15 0, L_0x600000f7e4e0;  1 drivers
v0x600000e71200_0 .net "SrcData1", 15 0, L_0x600000fb8140;  alias, 1 drivers
v0x600000e71290_0 .net "SrcData2", 15 0, L_0x600000fb8280;  alias, 1 drivers
v0x600000e71320_0 .net "SrcReg1", 3 0, v0x600000e71d40_0;  1 drivers
v0x600000e713b0_0 .net "SrcReg2", 3 0, v0x600000e71dd0_0;  1 drivers
v0x600000e71440_0 .net "WriteLine", 15 0, L_0x600000f710e0;  1 drivers
v0x600000e714d0_0 .net "WriteReg", 0 0, v0x600000e71e60_0;  1 drivers
v0x600000e71560_0 .net *"_ivl_49", 0 0, L_0x600000fb80a0;  1 drivers
L_0x7fab8bb93008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e715f0_0 .net/2u *"_ivl_50", 15 0, L_0x7fab8bb93008;  1 drivers
v0x600000e71680_0 .net *"_ivl_55", 0 0, L_0x600000fb81e0;  1 drivers
L_0x7fab8bb93050 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e71710_0 .net/2u *"_ivl_56", 15 0, L_0x7fab8bb93050;  1 drivers
v0x600000e717a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  1 drivers
o0x7fab8b049a78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003e1fe80 .island tran;
p0x7fab8b049a78 .port I0x600003e1fe80, o0x7fab8b049a78;
v0x600000e71830_0 .net8 "imm1", 15 0, p0x7fab8b049a78;  0 drivers, strength-aware
o0x7fab8b049aa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f55fe0 .island tran;
p0x7fab8b049aa8 .port I0x600003f55fe0, o0x7fab8b049aa8;
v0x600000e718c0_0 .net8 "imm2", 15 0, p0x7fab8b049aa8;  0 drivers, strength-aware
v0x600000e71950_0 .net "rst", 0 0, v0x600000e71f80_0;  1 drivers
L_0x600000fb6260 .part L_0x600000f710e0, 0, 1;
L_0x600000fb6300 .part L_0x600000f710e0, 1, 1;
L_0x600000fb63a0 .part L_0x600000f710e0, 2, 1;
L_0x600000fb6440 .part L_0x600000f710e0, 3, 1;
L_0x600000fb64e0 .part L_0x600000f710e0, 4, 1;
L_0x600000fb6580 .part L_0x600000f710e0, 5, 1;
L_0x600000fb6620 .part L_0x600000f710e0, 6, 1;
L_0x600000fb66c0 .part L_0x600000f710e0, 7, 1;
L_0x600000fb6760 .part L_0x600000f710e0, 8, 1;
L_0x600000fb6800 .part L_0x600000f710e0, 9, 1;
L_0x600000fb68a0 .part L_0x600000f710e0, 10, 1;
L_0x600000fb6940 .part L_0x600000f710e0, 11, 1;
L_0x600000fb69e0 .part L_0x600000f710e0, 12, 1;
L_0x600000fb6a80 .part L_0x600000f710e0, 13, 1;
L_0x600000fb6b20 .part L_0x600000f710e0, 14, 1;
L_0x600000fb6bc0 .part L_0x600000f710e0, 15, 1;
L_0x600000fb6c60 .part L_0x600000f4be80, 0, 1;
L_0x600000fb6d00 .part L_0x600000f4be80, 1, 1;
L_0x600000fb6da0 .part L_0x600000f4be80, 2, 1;
L_0x600000fb6ee0 .part L_0x600000f4be80, 3, 1;
L_0x600000fb6f80 .part L_0x600000f4be80, 4, 1;
L_0x600000fb6e40 .part L_0x600000f4be80, 5, 1;
L_0x600000fb7020 .part L_0x600000f4be80, 6, 1;
L_0x600000fb70c0 .part L_0x600000f4be80, 7, 1;
L_0x600000fb7160 .part L_0x600000f4be80, 8, 1;
L_0x600000fb7200 .part L_0x600000f4be80, 9, 1;
L_0x600000fb72a0 .part L_0x600000f4be80, 10, 1;
L_0x600000fb7340 .part L_0x600000f4be80, 11, 1;
L_0x600000fb73e0 .part L_0x600000f4be80, 12, 1;
L_0x600000fb7480 .part L_0x600000f4be80, 13, 1;
L_0x600000fb7520 .part L_0x600000f4be80, 14, 1;
L_0x600000fb75c0 .part L_0x600000f4be80, 15, 1;
L_0x600000fb7660 .part L_0x600000f7e4e0, 0, 1;
L_0x600000fb7700 .part L_0x600000f7e4e0, 1, 1;
L_0x600000fb77a0 .part L_0x600000f7e4e0, 2, 1;
L_0x600000fb7840 .part L_0x600000f7e4e0, 3, 1;
L_0x600000fb78e0 .part L_0x600000f7e4e0, 4, 1;
L_0x600000fb7980 .part L_0x600000f7e4e0, 5, 1;
L_0x600000fb7a20 .part L_0x600000f7e4e0, 6, 1;
L_0x600000fb7ac0 .part L_0x600000f7e4e0, 7, 1;
L_0x600000fb7b60 .part L_0x600000f7e4e0, 8, 1;
L_0x600000fb7c00 .part L_0x600000f7e4e0, 9, 1;
L_0x600000fb7ca0 .part L_0x600000f7e4e0, 10, 1;
L_0x600000fb7d40 .part L_0x600000f7e4e0, 11, 1;
L_0x600000fb7de0 .part L_0x600000f7e4e0, 12, 1;
L_0x600000fb7e80 .part L_0x600000f7e4e0, 13, 1;
L_0x600000fb7f20 .part L_0x600000f7e4e0, 14, 1;
L_0x600000fb8000 .part L_0x600000f7e4e0, 15, 1;
L_0x600000fb80a0 .reduce/nor v0x600000e71d40_0;
L_0x600000fb8140 .functor MUXZ 16, p0x7fab8b049a78, L_0x7fab8bb93008, L_0x600000fb80a0, C4<>;
L_0x600000fb81e0 .reduce/nor v0x600000e71dd0_0;
L_0x600000fb8280 .functor MUXZ 16, p0x7fab8b049aa8, L_0x7fab8bb93050, L_0x600000fb81e0, C4<>;
S_0x7fab8b8fe1e0 .scope module, "readDecoder1" "ReadDecoder_4_16" 4 18, 5 53 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x60000156ca10 .functor AND 1, L_0x600000f490e0, L_0x600000f49040, C4<1>, C4<1>;
L_0x60000156caf0 .functor AND 1, L_0x60000156ca10, L_0x600000f48fa0, C4<1>, C4<1>;
L_0x60000156cb60 .functor AND 1, L_0x60000156caf0, L_0x600000f48f00, C4<1>, C4<1>;
L_0x60000156cbd0 .functor AND 1, L_0x600000f48e60, L_0x600000f48dc0, C4<1>, C4<1>;
L_0x60000156cc40 .functor AND 1, L_0x60000156cbd0, L_0x600000f48d20, C4<1>, C4<1>;
L_0x60000156ccb0 .functor AND 1, L_0x60000156cc40, L_0x600000f48be0, C4<1>, C4<1>;
L_0x60000156cd20 .functor AND 1, L_0x600000f48b40, L_0x600000f48aa0, C4<1>, C4<1>;
L_0x60000156ce00 .functor AND 1, L_0x60000156cd20, L_0x600000f48960, C4<1>, C4<1>;
L_0x60000156ce70 .functor AND 1, L_0x60000156ce00, L_0x600000f488c0, C4<1>, C4<1>;
L_0x60000156cd90 .functor AND 1, L_0x600000f48820, L_0x600000f48780, C4<1>, C4<1>;
L_0x60000156cee0 .functor AND 1, L_0x60000156cd90, L_0x600000f49220, C4<1>, C4<1>;
L_0x60000156cf50 .functor AND 1, L_0x60000156cee0, L_0x600000f49400, C4<1>, C4<1>;
L_0x60000156cfc0 .functor AND 1, L_0x600000f494a0, L_0x600000f49540, C4<1>, C4<1>;
L_0x60000156d0a0 .functor AND 1, L_0x60000156cfc0, L_0x600000f495e0, C4<1>, C4<1>;
L_0x60000156d110 .functor AND 1, L_0x60000156d0a0, L_0x600000f49680, C4<1>, C4<1>;
L_0x60000156d030 .functor AND 1, L_0x600000f49720, L_0x600000f49860, C4<1>, C4<1>;
L_0x60000156d180 .functor AND 1, L_0x60000156d030, L_0x600000f49900, C4<1>, C4<1>;
L_0x60000156d1f0 .functor AND 1, L_0x60000156d180, L_0x600000f49a40, C4<1>, C4<1>;
L_0x60000156d260 .functor AND 1, L_0x600000f49ae0, L_0x600000f49c20, C4<1>, C4<1>;
L_0x60000156d2d0 .functor AND 1, L_0x60000156d260, L_0x600000f49e00, C4<1>, C4<1>;
L_0x60000156d340 .functor AND 1, L_0x60000156d2d0, L_0x600000f49ea0, C4<1>, C4<1>;
L_0x60000156d3b0 .functor AND 1, L_0x600000f49cc0, L_0x600000f49fe0, C4<1>, C4<1>;
L_0x60000156d420 .functor AND 1, L_0x60000156d3b0, L_0x600000f4a120, C4<1>, C4<1>;
L_0x60000156d490 .functor AND 1, L_0x60000156d420, L_0x600000f4a260, C4<1>, C4<1>;
L_0x60000156d500 .functor AND 1, L_0x600000f4a3a0, L_0x600000f4a440, C4<1>, C4<1>;
L_0x60000156d570 .functor AND 1, L_0x60000156d500, L_0x600000f4a4e0, C4<1>, C4<1>;
L_0x60000156d5e0 .functor AND 1, L_0x60000156d570, L_0x600000f4a580, C4<1>, C4<1>;
L_0x60000156d650 .functor AND 1, L_0x600000f4a6c0, L_0x600000f4a760, C4<1>, C4<1>;
L_0x60000156d6c0 .functor AND 1, L_0x60000156d650, L_0x600000f4a800, C4<1>, C4<1>;
L_0x60000156d730 .functor AND 1, L_0x60000156d6c0, L_0x600000f4a940, C4<1>, C4<1>;
L_0x60000156d7a0 .functor AND 1, L_0x600000f4aa80, L_0x600000f4ab20, C4<1>, C4<1>;
L_0x60000156d810 .functor AND 1, L_0x60000156d7a0, L_0x600000f4ac60, C4<1>, C4<1>;
L_0x60000156d880 .functor AND 1, L_0x60000156d810, L_0x600000f4ad00, C4<1>, C4<1>;
L_0x60000156d8f0 .functor AND 1, L_0x600000f4ae40, L_0x600000f4aee0, C4<1>, C4<1>;
L_0x60000156d960 .functor AND 1, L_0x60000156d8f0, L_0x600000f4b020, C4<1>, C4<1>;
L_0x60000156d9d0 .functor AND 1, L_0x60000156d960, L_0x600000f4b160, C4<1>, C4<1>;
L_0x60000156da40 .functor AND 1, L_0x600000f4b2a0, L_0x600000f4b3e0, C4<1>, C4<1>;
L_0x60000156dab0 .functor AND 1, L_0x60000156da40, L_0x600000f4b480, C4<1>, C4<1>;
L_0x60000156db20 .functor AND 1, L_0x60000156dab0, L_0x600000f4b520, C4<1>, C4<1>;
L_0x60000156db90 .functor AND 1, L_0x600000f4b660, L_0x600000f4b7a0, C4<1>, C4<1>;
L_0x60000156dc00 .functor AND 1, L_0x60000156db90, L_0x600000f4b840, C4<1>, C4<1>;
L_0x60000156dc70 .functor AND 1, L_0x60000156dc00, L_0x600000f4b980, C4<1>, C4<1>;
L_0x60000156dce0 .functor AND 1, L_0x600000f4bac0, L_0x600000f4bc00, C4<1>, C4<1>;
L_0x60000156dd50 .functor AND 1, L_0x60000156dce0, L_0x600000f4bd40, C4<1>, C4<1>;
L_0x60000156ddc0 .functor AND 1, L_0x60000156dd50, L_0x600000f4bde0, C4<1>, C4<1>;
L_0x60000156de30 .functor AND 1, L_0x600000f44780, L_0x600000f44640, C4<1>, C4<1>;
L_0x60000156dea0 .functor AND 1, L_0x60000156de30, L_0x600000f44500, C4<1>, C4<1>;
L_0x60000156df10 .functor AND 1, L_0x60000156dea0, L_0x600000f443c0, C4<1>, C4<1>;
v0x600000cc7f00_0 .net "RegId", 3 0, v0x600000e71d40_0;  alias, 1 drivers
v0x600000cc7ba0_0 .net "Wordline", 15 0, L_0x600000f4be80;  alias, 1 drivers
v0x600000cc78d0_0 .net *"_ivl_101", 0 0, L_0x600000f49900;  1 drivers
v0x600000cc7570_0 .net *"_ivl_103", 0 0, L_0x60000156d180;  1 drivers
v0x600000cc72a0_0 .net *"_ivl_105", 0 0, L_0x600000f499a0;  1 drivers
v0x600000cc6f40_0 .net *"_ivl_107", 0 0, L_0x600000f49a40;  1 drivers
v0x600000cc6c70_0 .net *"_ivl_109", 0 0, L_0x60000156d1f0;  1 drivers
v0x600000cc6910_0 .net *"_ivl_11", 0 0, L_0x60000156caf0;  1 drivers
v0x600000cc6640_0 .net *"_ivl_113", 0 0, L_0x600000f49ae0;  1 drivers
v0x600000cc62e0_0 .net *"_ivl_115", 0 0, L_0x600000f49b80;  1 drivers
v0x600000cc6010_0 .net *"_ivl_117", 0 0, L_0x600000f49c20;  1 drivers
v0x600000cc5cb0_0 .net *"_ivl_119", 0 0, L_0x60000156d260;  1 drivers
v0x600000cc59e0_0 .net *"_ivl_121", 0 0, L_0x600000f49d60;  1 drivers
v0x600000cc5680_0 .net *"_ivl_123", 0 0, L_0x600000f49e00;  1 drivers
v0x600000cc53b0_0 .net *"_ivl_125", 0 0, L_0x60000156d2d0;  1 drivers
v0x600000cc5050_0 .net *"_ivl_127", 0 0, L_0x600000f49ea0;  1 drivers
v0x600000cc4d80_0 .net *"_ivl_129", 0 0, L_0x60000156d340;  1 drivers
v0x600000cc4a20_0 .net *"_ivl_13", 0 0, L_0x600000f48f00;  1 drivers
v0x600000cc4750_0 .net *"_ivl_133", 0 0, L_0x600000f49cc0;  1 drivers
v0x600000cc43f0_0 .net *"_ivl_135", 0 0, L_0x600000f49f40;  1 drivers
v0x600000cc4120_0 .net *"_ivl_137", 0 0, L_0x600000f49fe0;  1 drivers
v0x600000cc5a70_0 .net *"_ivl_139", 0 0, L_0x60000156d3b0;  1 drivers
v0x600000cc5b00_0 .net *"_ivl_141", 0 0, L_0x600000f4a080;  1 drivers
v0x600000cc5710_0 .net *"_ivl_143", 0 0, L_0x600000f4a120;  1 drivers
v0x600000cc57a0_0 .net *"_ivl_145", 0 0, L_0x60000156d420;  1 drivers
v0x600000cc5440_0 .net *"_ivl_147", 0 0, L_0x600000f4a1c0;  1 drivers
v0x600000cc54d0_0 .net *"_ivl_149", 0 0, L_0x600000f4a260;  1 drivers
v0x600000cc50e0_0 .net *"_ivl_15", 0 0, L_0x60000156cb60;  1 drivers
v0x600000cc5170_0 .net *"_ivl_151", 0 0, L_0x60000156d490;  1 drivers
v0x600000cc4e10_0 .net *"_ivl_155", 0 0, L_0x600000f4a300;  1 drivers
v0x600000cc4ea0_0 .net *"_ivl_157", 0 0, L_0x600000f4a3a0;  1 drivers
v0x600000cc4ab0_0 .net *"_ivl_159", 0 0, L_0x600000f4a440;  1 drivers
v0x600000cc4b40_0 .net *"_ivl_161", 0 0, L_0x60000156d500;  1 drivers
v0x600000cc47e0_0 .net *"_ivl_163", 0 0, L_0x600000f4a4e0;  1 drivers
v0x600000cc4870_0 .net *"_ivl_165", 0 0, L_0x60000156d570;  1 drivers
v0x600000cc4480_0 .net *"_ivl_167", 0 0, L_0x600000f4a580;  1 drivers
v0x600000cc4510_0 .net *"_ivl_169", 0 0, L_0x60000156d5e0;  1 drivers
v0x600000cc41b0_0 .net *"_ivl_173", 0 0, L_0x600000f4a620;  1 drivers
v0x600000cc4240_0 .net *"_ivl_175", 0 0, L_0x600000f4a6c0;  1 drivers
v0x600000cc3d50_0 .net *"_ivl_177", 0 0, L_0x600000f4a760;  1 drivers
v0x600000cc3a80_0 .net *"_ivl_179", 0 0, L_0x60000156d650;  1 drivers
v0x600000cc3720_0 .net *"_ivl_181", 0 0, L_0x600000f4a800;  1 drivers
v0x600000cc3450_0 .net *"_ivl_183", 0 0, L_0x60000156d6c0;  1 drivers
v0x600000cc30f0_0 .net *"_ivl_185", 0 0, L_0x600000f4a8a0;  1 drivers
v0x600000cc2e20_0 .net *"_ivl_187", 0 0, L_0x600000f4a940;  1 drivers
v0x600000cc2ac0_0 .net *"_ivl_189", 0 0, L_0x60000156d730;  1 drivers
v0x600000cc27f0_0 .net *"_ivl_19", 0 0, L_0x600000f48e60;  1 drivers
v0x600000cc2490_0 .net *"_ivl_193", 0 0, L_0x600000f4a9e0;  1 drivers
v0x600000cc21c0_0 .net *"_ivl_195", 0 0, L_0x600000f4aa80;  1 drivers
v0x600000cc1e60_0 .net *"_ivl_197", 0 0, L_0x600000f4ab20;  1 drivers
v0x600000cc1b90_0 .net *"_ivl_199", 0 0, L_0x60000156d7a0;  1 drivers
v0x600000cc1830_0 .net *"_ivl_201", 0 0, L_0x600000f4abc0;  1 drivers
v0x600000cc1560_0 .net *"_ivl_203", 0 0, L_0x600000f4ac60;  1 drivers
v0x600000cc1200_0 .net *"_ivl_205", 0 0, L_0x60000156d810;  1 drivers
v0x600000cc0f30_0 .net *"_ivl_207", 0 0, L_0x600000f4ad00;  1 drivers
v0x600000cc0bd0_0 .net *"_ivl_209", 0 0, L_0x60000156d880;  1 drivers
v0x600000cc0900_0 .net *"_ivl_21", 0 0, L_0x600000f48dc0;  1 drivers
v0x600000cc05a0_0 .net *"_ivl_213", 0 0, L_0x600000f4ada0;  1 drivers
v0x600000cc02d0_0 .net *"_ivl_215", 0 0, L_0x600000f4ae40;  1 drivers
v0x600000cfff00_0 .net *"_ivl_217", 0 0, L_0x600000f4aee0;  1 drivers
v0x600000cffc30_0 .net *"_ivl_219", 0 0, L_0x60000156d8f0;  1 drivers
v0x600000cfeeb0_0 .net *"_ivl_221", 0 0, L_0x600000f4af80;  1 drivers
v0x600000cfebe0_0 .net *"_ivl_223", 0 0, L_0x600000f4b020;  1 drivers
v0x600000cfe880_0 .net *"_ivl_225", 0 0, L_0x60000156d960;  1 drivers
v0x600000cfe5b0_0 .net *"_ivl_227", 0 0, L_0x600000f4b0c0;  1 drivers
v0x600000cfe250_0 .net *"_ivl_229", 0 0, L_0x600000f4b160;  1 drivers
v0x600000cfdf80_0 .net *"_ivl_23", 0 0, L_0x60000156cbd0;  1 drivers
v0x600000cfdc20_0 .net *"_ivl_231", 0 0, L_0x60000156d9d0;  1 drivers
v0x600000cfd950_0 .net *"_ivl_235", 0 0, L_0x600000f4b200;  1 drivers
v0x600000cfd5f0_0 .net *"_ivl_237", 0 0, L_0x600000f4b2a0;  1 drivers
v0x600000cfd320_0 .net *"_ivl_239", 0 0, L_0x600000f4b340;  1 drivers
v0x600000cfcfc0_0 .net *"_ivl_241", 0 0, L_0x600000f4b3e0;  1 drivers
v0x600000cfccf0_0 .net *"_ivl_243", 0 0, L_0x60000156da40;  1 drivers
v0x600000cfc990_0 .net *"_ivl_245", 0 0, L_0x600000f4b480;  1 drivers
v0x600000cfc6c0_0 .net *"_ivl_247", 0 0, L_0x60000156dab0;  1 drivers
v0x600000cfc360_0 .net *"_ivl_249", 0 0, L_0x600000f4b520;  1 drivers
v0x600000cfc090_0 .net *"_ivl_25", 0 0, L_0x600000f48d20;  1 drivers
v0x600000cfbcc0_0 .net *"_ivl_251", 0 0, L_0x60000156db20;  1 drivers
v0x600000cfb9f0_0 .net *"_ivl_255", 0 0, L_0x600000f4b5c0;  1 drivers
v0x600000cfb690_0 .net *"_ivl_257", 0 0, L_0x600000f4b660;  1 drivers
v0x600000cfb3c0_0 .net *"_ivl_259", 0 0, L_0x600000f4b700;  1 drivers
v0x600000cfb060_0 .net *"_ivl_261", 0 0, L_0x600000f4b7a0;  1 drivers
v0x600000cfad90_0 .net *"_ivl_263", 0 0, L_0x60000156db90;  1 drivers
v0x600000cfaa30_0 .net *"_ivl_265", 0 0, L_0x600000f4b840;  1 drivers
v0x600000cfa760_0 .net *"_ivl_267", 0 0, L_0x60000156dc00;  1 drivers
v0x600000cfa400_0 .net *"_ivl_269", 0 0, L_0x600000f4b8e0;  1 drivers
v0x600000cfa130_0 .net *"_ivl_27", 0 0, L_0x60000156cc40;  1 drivers
v0x600000cf9dd0_0 .net *"_ivl_271", 0 0, L_0x600000f4b980;  1 drivers
v0x600000cf9b00_0 .net *"_ivl_273", 0 0, L_0x60000156dc70;  1 drivers
v0x600000cf97a0_0 .net *"_ivl_277", 0 0, L_0x600000f4ba20;  1 drivers
v0x600000cf94d0_0 .net *"_ivl_279", 0 0, L_0x600000f4bac0;  1 drivers
v0x600000cf9170_0 .net *"_ivl_281", 0 0, L_0x600000f4bb60;  1 drivers
v0x600000cf8ea0_0 .net *"_ivl_283", 0 0, L_0x600000f4bc00;  1 drivers
v0x600000cf8120_0 .net *"_ivl_285", 0 0, L_0x60000156dce0;  1 drivers
v0x600000cf7c30_0 .net *"_ivl_287", 0 0, L_0x600000f4bca0;  1 drivers
v0x600000cf7960_0 .net *"_ivl_289", 0 0, L_0x600000f4bd40;  1 drivers
v0x600000cf7600_0 .net *"_ivl_29", 0 0, L_0x600000f48c80;  1 drivers
v0x600000cf7330_0 .net *"_ivl_291", 0 0, L_0x60000156dd50;  1 drivers
v0x600000cf65b0_0 .net *"_ivl_293", 0 0, L_0x600000f4bde0;  1 drivers
v0x600000cf62e0_0 .net *"_ivl_295", 0 0, L_0x60000156ddc0;  1 drivers
v0x600000cf5f80_0 .net *"_ivl_3", 0 0, L_0x600000f490e0;  1 drivers
v0x600000cf5cb0_0 .net *"_ivl_300", 0 0, L_0x600000f4bf20;  1 drivers
v0x600000cf5950_0 .net *"_ivl_302", 0 0, L_0x600000f44780;  1 drivers
v0x600000cf5680_0 .net *"_ivl_304", 0 0, L_0x600000f446e0;  1 drivers
v0x600000cf5320_0 .net *"_ivl_306", 0 0, L_0x600000f44640;  1 drivers
v0x600000cf5050_0 .net *"_ivl_308", 0 0, L_0x60000156de30;  1 drivers
v0x600000cf4cf0_0 .net *"_ivl_31", 0 0, L_0x600000f48be0;  1 drivers
v0x600000cf4a20_0 .net *"_ivl_310", 0 0, L_0x600000f445a0;  1 drivers
v0x600000cf46c0_0 .net *"_ivl_312", 0 0, L_0x600000f44500;  1 drivers
v0x600000cf43f0_0 .net *"_ivl_314", 0 0, L_0x60000156dea0;  1 drivers
v0x600000cf4090_0 .net *"_ivl_316", 0 0, L_0x600000f44460;  1 drivers
v0x600000cf3d50_0 .net *"_ivl_318", 0 0, L_0x600000f443c0;  1 drivers
v0x600000cf39f0_0 .net *"_ivl_320", 0 0, L_0x60000156df10;  1 drivers
v0x600000cf3720_0 .net *"_ivl_33", 0 0, L_0x60000156ccb0;  1 drivers
v0x600000cf33c0_0 .net *"_ivl_37", 0 0, L_0x600000f48b40;  1 drivers
v0x600000cf30f0_0 .net *"_ivl_39", 0 0, L_0x600000f48aa0;  1 drivers
v0x600000cf2d90_0 .net *"_ivl_41", 0 0, L_0x60000156cd20;  1 drivers
v0x600000cf2ac0_0 .net *"_ivl_43", 0 0, L_0x600000f48a00;  1 drivers
v0x600000cf2760_0 .net *"_ivl_45", 0 0, L_0x600000f48960;  1 drivers
v0x600000cf2490_0 .net *"_ivl_47", 0 0, L_0x60000156ce00;  1 drivers
v0x600000cf2130_0 .net *"_ivl_49", 0 0, L_0x600000f488c0;  1 drivers
v0x600000cf1e60_0 .net *"_ivl_5", 0 0, L_0x600000f49040;  1 drivers
v0x600000cf1b00_0 .net *"_ivl_51", 0 0, L_0x60000156ce70;  1 drivers
v0x600000cf1830_0 .net *"_ivl_55", 0 0, L_0x600000f48820;  1 drivers
v0x600000c9fde0_0 .net *"_ivl_57", 0 0, L_0x600000f48780;  1 drivers
v0x600000c9fa80_0 .net *"_ivl_59", 0 0, L_0x60000156cd90;  1 drivers
v0x600000c9f7b0_0 .net *"_ivl_61", 0 0, L_0x600000f49180;  1 drivers
v0x600000c9f450_0 .net *"_ivl_63", 0 0, L_0x600000f49220;  1 drivers
v0x600000c9f180_0 .net *"_ivl_65", 0 0, L_0x60000156cee0;  1 drivers
v0x600000c9ee20_0 .net *"_ivl_67", 0 0, L_0x600000f492c0;  1 drivers
v0x600000c9eb50_0 .net *"_ivl_69", 0 0, L_0x600000f49400;  1 drivers
v0x600000c9e7f0_0 .net *"_ivl_7", 0 0, L_0x60000156ca10;  1 drivers
v0x600000c9e520_0 .net *"_ivl_71", 0 0, L_0x60000156cf50;  1 drivers
v0x600000c9e1c0_0 .net *"_ivl_75", 0 0, L_0x600000f494a0;  1 drivers
v0x600000c9def0_0 .net *"_ivl_77", 0 0, L_0x600000f49360;  1 drivers
v0x600000c9db90_0 .net *"_ivl_79", 0 0, L_0x600000f49540;  1 drivers
v0x600000c9d8c0_0 .net *"_ivl_81", 0 0, L_0x60000156cfc0;  1 drivers
v0x600000c9d560_0 .net *"_ivl_83", 0 0, L_0x600000f495e0;  1 drivers
v0x600000c9d290_0 .net *"_ivl_85", 0 0, L_0x60000156d0a0;  1 drivers
v0x600000c9cf30_0 .net *"_ivl_87", 0 0, L_0x600000f49680;  1 drivers
v0x600000c9cc60_0 .net *"_ivl_89", 0 0, L_0x60000156d110;  1 drivers
v0x600000c962e0_0 .net *"_ivl_9", 0 0, L_0x600000f48fa0;  1 drivers
v0x600000c96010_0 .net *"_ivl_93", 0 0, L_0x600000f49720;  1 drivers
v0x600000c95cb0_0 .net *"_ivl_95", 0 0, L_0x600000f497c0;  1 drivers
v0x600000c959e0_0 .net *"_ivl_97", 0 0, L_0x600000f49860;  1 drivers
v0x600000c95680_0 .net *"_ivl_99", 0 0, L_0x60000156d030;  1 drivers
L_0x600000f490e0 .part v0x600000e71d40_0, 3, 1;
L_0x600000f49040 .part v0x600000e71d40_0, 2, 1;
L_0x600000f48fa0 .part v0x600000e71d40_0, 1, 1;
L_0x600000f48f00 .part v0x600000e71d40_0, 0, 1;
L_0x600000f48e60 .part v0x600000e71d40_0, 3, 1;
L_0x600000f48dc0 .part v0x600000e71d40_0, 2, 1;
L_0x600000f48d20 .part v0x600000e71d40_0, 1, 1;
L_0x600000f48c80 .part v0x600000e71d40_0, 0, 1;
L_0x600000f48be0 .reduce/nor L_0x600000f48c80;
L_0x600000f48b40 .part v0x600000e71d40_0, 3, 1;
L_0x600000f48aa0 .part v0x600000e71d40_0, 2, 1;
L_0x600000f48a00 .part v0x600000e71d40_0, 1, 1;
L_0x600000f48960 .reduce/nor L_0x600000f48a00;
L_0x600000f488c0 .part v0x600000e71d40_0, 0, 1;
L_0x600000f48820 .part v0x600000e71d40_0, 3, 1;
L_0x600000f48780 .part v0x600000e71d40_0, 2, 1;
L_0x600000f49180 .part v0x600000e71d40_0, 1, 1;
L_0x600000f49220 .reduce/nor L_0x600000f49180;
L_0x600000f492c0 .part v0x600000e71d40_0, 0, 1;
L_0x600000f49400 .reduce/nor L_0x600000f492c0;
L_0x600000f494a0 .part v0x600000e71d40_0, 3, 1;
L_0x600000f49360 .part v0x600000e71d40_0, 2, 1;
L_0x600000f49540 .reduce/nor L_0x600000f49360;
L_0x600000f495e0 .part v0x600000e71d40_0, 1, 1;
L_0x600000f49680 .part v0x600000e71d40_0, 0, 1;
L_0x600000f49720 .part v0x600000e71d40_0, 3, 1;
L_0x600000f497c0 .part v0x600000e71d40_0, 2, 1;
L_0x600000f49860 .reduce/nor L_0x600000f497c0;
L_0x600000f49900 .part v0x600000e71d40_0, 1, 1;
L_0x600000f499a0 .part v0x600000e71d40_0, 0, 1;
L_0x600000f49a40 .reduce/nor L_0x600000f499a0;
L_0x600000f49ae0 .part v0x600000e71d40_0, 3, 1;
L_0x600000f49b80 .part v0x600000e71d40_0, 2, 1;
L_0x600000f49c20 .reduce/nor L_0x600000f49b80;
L_0x600000f49d60 .part v0x600000e71d40_0, 1, 1;
L_0x600000f49e00 .reduce/nor L_0x600000f49d60;
L_0x600000f49ea0 .part v0x600000e71d40_0, 0, 1;
L_0x600000f49cc0 .part v0x600000e71d40_0, 3, 1;
L_0x600000f49f40 .part v0x600000e71d40_0, 2, 1;
L_0x600000f49fe0 .reduce/nor L_0x600000f49f40;
L_0x600000f4a080 .part v0x600000e71d40_0, 1, 1;
L_0x600000f4a120 .reduce/nor L_0x600000f4a080;
L_0x600000f4a1c0 .part v0x600000e71d40_0, 0, 1;
L_0x600000f4a260 .reduce/nor L_0x600000f4a1c0;
L_0x600000f4a300 .part v0x600000e71d40_0, 3, 1;
L_0x600000f4a3a0 .reduce/nor L_0x600000f4a300;
L_0x600000f4a440 .part v0x600000e71d40_0, 2, 1;
L_0x600000f4a4e0 .part v0x600000e71d40_0, 1, 1;
L_0x600000f4a580 .part v0x600000e71d40_0, 0, 1;
L_0x600000f4a620 .part v0x600000e71d40_0, 3, 1;
L_0x600000f4a6c0 .reduce/nor L_0x600000f4a620;
L_0x600000f4a760 .part v0x600000e71d40_0, 2, 1;
L_0x600000f4a800 .part v0x600000e71d40_0, 1, 1;
L_0x600000f4a8a0 .part v0x600000e71d40_0, 0, 1;
L_0x600000f4a940 .reduce/nor L_0x600000f4a8a0;
L_0x600000f4a9e0 .part v0x600000e71d40_0, 3, 1;
L_0x600000f4aa80 .reduce/nor L_0x600000f4a9e0;
L_0x600000f4ab20 .part v0x600000e71d40_0, 2, 1;
L_0x600000f4abc0 .part v0x600000e71d40_0, 1, 1;
L_0x600000f4ac60 .reduce/nor L_0x600000f4abc0;
L_0x600000f4ad00 .part v0x600000e71d40_0, 0, 1;
L_0x600000f4ada0 .part v0x600000e71d40_0, 3, 1;
L_0x600000f4ae40 .reduce/nor L_0x600000f4ada0;
L_0x600000f4aee0 .part v0x600000e71d40_0, 2, 1;
L_0x600000f4af80 .part v0x600000e71d40_0, 1, 1;
L_0x600000f4b020 .reduce/nor L_0x600000f4af80;
L_0x600000f4b0c0 .part v0x600000e71d40_0, 0, 1;
L_0x600000f4b160 .reduce/nor L_0x600000f4b0c0;
L_0x600000f4b200 .part v0x600000e71d40_0, 3, 1;
L_0x600000f4b2a0 .reduce/nor L_0x600000f4b200;
L_0x600000f4b340 .part v0x600000e71d40_0, 2, 1;
L_0x600000f4b3e0 .reduce/nor L_0x600000f4b340;
L_0x600000f4b480 .part v0x600000e71d40_0, 1, 1;
L_0x600000f4b520 .part v0x600000e71d40_0, 0, 1;
L_0x600000f4b5c0 .part v0x600000e71d40_0, 3, 1;
L_0x600000f4b660 .reduce/nor L_0x600000f4b5c0;
L_0x600000f4b700 .part v0x600000e71d40_0, 2, 1;
L_0x600000f4b7a0 .reduce/nor L_0x600000f4b700;
L_0x600000f4b840 .part v0x600000e71d40_0, 1, 1;
L_0x600000f4b8e0 .part v0x600000e71d40_0, 0, 1;
L_0x600000f4b980 .reduce/nor L_0x600000f4b8e0;
L_0x600000f4ba20 .part v0x600000e71d40_0, 3, 1;
L_0x600000f4bac0 .reduce/nor L_0x600000f4ba20;
L_0x600000f4bb60 .part v0x600000e71d40_0, 2, 1;
L_0x600000f4bc00 .reduce/nor L_0x600000f4bb60;
L_0x600000f4bca0 .part v0x600000e71d40_0, 1, 1;
L_0x600000f4bd40 .reduce/nor L_0x600000f4bca0;
L_0x600000f4bde0 .part v0x600000e71d40_0, 0, 1;
LS_0x600000f4be80_0_0 .concat8 [ 1 1 1 1], L_0x60000156df10, L_0x60000156ddc0, L_0x60000156dc70, L_0x60000156db20;
LS_0x600000f4be80_0_4 .concat8 [ 1 1 1 1], L_0x60000156d9d0, L_0x60000156d880, L_0x60000156d730, L_0x60000156d5e0;
LS_0x600000f4be80_0_8 .concat8 [ 1 1 1 1], L_0x60000156d490, L_0x60000156d340, L_0x60000156d1f0, L_0x60000156d110;
LS_0x600000f4be80_0_12 .concat8 [ 1 1 1 1], L_0x60000156cf50, L_0x60000156ce70, L_0x60000156ccb0, L_0x60000156cb60;
L_0x600000f4be80 .concat8 [ 4 4 4 4], LS_0x600000f4be80_0_0, LS_0x600000f4be80_0_4, LS_0x600000f4be80_0_8, LS_0x600000f4be80_0_12;
L_0x600000f4bf20 .part v0x600000e71d40_0, 3, 1;
L_0x600000f44780 .reduce/nor L_0x600000f4bf20;
L_0x600000f446e0 .part v0x600000e71d40_0, 2, 1;
L_0x600000f44640 .reduce/nor L_0x600000f446e0;
L_0x600000f445a0 .part v0x600000e71d40_0, 1, 1;
L_0x600000f44500 .reduce/nor L_0x600000f445a0;
L_0x600000f44460 .part v0x600000e71d40_0, 0, 1;
L_0x600000f443c0 .reduce/nor L_0x600000f44460;
S_0x7fab8b8fda70 .scope module, "readDecoder2" "ReadDecoder_4_16" 4 19, 5 53 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x60000156df80 .functor AND 1, L_0x600000f44c80, L_0x600000f44be0, C4<1>, C4<1>;
L_0x60000156dff0 .functor AND 1, L_0x60000156df80, L_0x600000f44b40, C4<1>, C4<1>;
L_0x60000156e060 .functor AND 1, L_0x60000156dff0, L_0x600000f44aa0, C4<1>, C4<1>;
L_0x60000156e0d0 .functor AND 1, L_0x600000f470c0, L_0x600000f47020, C4<1>, C4<1>;
L_0x60000156e140 .functor AND 1, L_0x60000156e0d0, L_0x600000f46f80, C4<1>, C4<1>;
L_0x60000156e1b0 .functor AND 1, L_0x60000156e140, L_0x600000f46e40, C4<1>, C4<1>;
L_0x60000156e220 .functor AND 1, L_0x600000f46da0, L_0x600000f46d00, C4<1>, C4<1>;
L_0x60000156e300 .functor AND 1, L_0x60000156e220, L_0x600000f46bc0, C4<1>, C4<1>;
L_0x60000156e370 .functor AND 1, L_0x60000156e300, L_0x600000f46b20, C4<1>, C4<1>;
L_0x60000156e290 .functor AND 1, L_0x600000f45680, L_0x600000f455e0, C4<1>, C4<1>;
L_0x60000156e3e0 .functor AND 1, L_0x60000156e290, L_0x600000f454a0, C4<1>, C4<1>;
L_0x60000156e450 .functor AND 1, L_0x60000156e3e0, L_0x600000f452c0, C4<1>, C4<1>;
L_0x60000156e4c0 .functor AND 1, L_0x600000f45220, L_0x600000f45180, C4<1>, C4<1>;
L_0x60000156e5a0 .functor AND 1, L_0x60000156e4c0, L_0x600000f450e0, C4<1>, C4<1>;
L_0x60000156e610 .functor AND 1, L_0x60000156e5a0, L_0x600000f45040, C4<1>, C4<1>;
L_0x60000156e530 .functor AND 1, L_0x600000f44fa0, L_0x600000f44e60, C4<1>, C4<1>;
L_0x60000156e680 .functor AND 1, L_0x60000156e530, L_0x600000f44dc0, C4<1>, C4<1>;
L_0x60000156e6f0 .functor AND 1, L_0x60000156e680, L_0x600000f44820, C4<1>, C4<1>;
L_0x60000156e760 .functor AND 1, L_0x600000f44a00, L_0x600000f448c0, C4<1>, C4<1>;
L_0x60000156e7d0 .functor AND 1, L_0x60000156e760, L_0x600000f40320, C4<1>, C4<1>;
L_0x60000156e840 .functor AND 1, L_0x60000156e7d0, L_0x600000f40280, C4<1>, C4<1>;
L_0x60000156e8b0 .functor AND 1, L_0x600000f40460, L_0x600000f40140, C4<1>, C4<1>;
L_0x60000156e920 .functor AND 1, L_0x60000156e8b0, L_0x600000f40000, C4<1>, C4<1>;
L_0x60000156e990 .functor AND 1, L_0x60000156e920, L_0x600000f421c0, C4<1>, C4<1>;
L_0x60000156ea00 .functor AND 1, L_0x600000f42080, L_0x600000f42d00, C4<1>, C4<1>;
L_0x60000156ea70 .functor AND 1, L_0x60000156ea00, L_0x600000f42c60, C4<1>, C4<1>;
L_0x60000156eae0 .functor AND 1, L_0x60000156ea70, L_0x600000f42bc0, C4<1>, C4<1>;
L_0x60000156eb50 .functor AND 1, L_0x600000f42a80, L_0x600000f429e0, C4<1>, C4<1>;
L_0x60000156ebc0 .functor AND 1, L_0x60000156eb50, L_0x600000f42940, C4<1>, C4<1>;
L_0x60000156ec30 .functor AND 1, L_0x60000156ebc0, L_0x600000f42800, C4<1>, C4<1>;
L_0x60000156eca0 .functor AND 1, L_0x600000f426c0, L_0x600000f42620, C4<1>, C4<1>;
L_0x60000156ed10 .functor AND 1, L_0x60000156eca0, L_0x600000f41fe0, C4<1>, C4<1>;
L_0x60000156ed80 .functor AND 1, L_0x60000156ed10, L_0x600000f432a0, C4<1>, C4<1>;
L_0x60000156edf0 .functor AND 1, L_0x600000f43160, L_0x600000f430c0, C4<1>, C4<1>;
L_0x60000156ee60 .functor AND 1, L_0x60000156edf0, L_0x600000f42f80, C4<1>, C4<1>;
L_0x60000156eed0 .functor AND 1, L_0x60000156ee60, L_0x600000f42e40, C4<1>, C4<1>;
L_0x60000156ef40 .functor AND 1, L_0x600000f424e0, L_0x600000f423a0, C4<1>, C4<1>;
L_0x60000156efb0 .functor AND 1, L_0x60000156ef40, L_0x600000f42300, C4<1>, C4<1>;
L_0x60000156f020 .functor AND 1, L_0x60000156efb0, L_0x600000f41f40, C4<1>, C4<1>;
L_0x60000156f090 .functor AND 1, L_0x600000f41ea0, L_0x600000f41d60, C4<1>, C4<1>;
L_0x60000156f100 .functor AND 1, L_0x60000156f090, L_0x600000f7ff20, C4<1>, C4<1>;
L_0x60000156f170 .functor AND 1, L_0x60000156f100, L_0x600000f7fde0, C4<1>, C4<1>;
L_0x60000156f1e0 .functor AND 1, L_0x600000f7fca0, L_0x600000f7fb60, C4<1>, C4<1>;
L_0x60000156f250 .functor AND 1, L_0x60000156f1e0, L_0x600000f7e620, C4<1>, C4<1>;
L_0x60000156f2c0 .functor AND 1, L_0x60000156f250, L_0x600000f7e580, C4<1>, C4<1>;
L_0x60000156f330 .functor AND 1, L_0x600000f7e3a0, L_0x600000f7e260, C4<1>, C4<1>;
L_0x60000156f3a0 .functor AND 1, L_0x60000156f330, L_0x600000f7e120, C4<1>, C4<1>;
L_0x60000156f410 .functor AND 1, L_0x60000156f3a0, L_0x600000f7dfe0, C4<1>, C4<1>;
v0x600000c953b0_0 .net "RegId", 3 0, v0x600000e71dd0_0;  alias, 1 drivers
v0x600000c95050_0 .net "Wordline", 15 0, L_0x600000f7e4e0;  alias, 1 drivers
v0x600000c94d80_0 .net *"_ivl_101", 0 0, L_0x600000f44dc0;  1 drivers
v0x600000c94a20_0 .net *"_ivl_103", 0 0, L_0x60000156e680;  1 drivers
v0x600000c94750_0 .net *"_ivl_105", 0 0, L_0x600000f44d20;  1 drivers
v0x600000c943f0_0 .net *"_ivl_107", 0 0, L_0x600000f44820;  1 drivers
v0x600000c94120_0 .net *"_ivl_109", 0 0, L_0x60000156e6f0;  1 drivers
v0x600000c93d50_0 .net *"_ivl_11", 0 0, L_0x60000156dff0;  1 drivers
v0x600000c93a80_0 .net *"_ivl_113", 0 0, L_0x600000f44a00;  1 drivers
v0x600000c93720_0 .net *"_ivl_115", 0 0, L_0x600000f44960;  1 drivers
v0x600000c93450_0 .net *"_ivl_117", 0 0, L_0x600000f448c0;  1 drivers
v0x600000c930f0_0 .net *"_ivl_119", 0 0, L_0x60000156e760;  1 drivers
v0x600000c92e20_0 .net *"_ivl_121", 0 0, L_0x600000f403c0;  1 drivers
v0x600000c92ac0_0 .net *"_ivl_123", 0 0, L_0x600000f40320;  1 drivers
v0x600000c927f0_0 .net *"_ivl_125", 0 0, L_0x60000156e7d0;  1 drivers
v0x600000c92490_0 .net *"_ivl_127", 0 0, L_0x600000f40280;  1 drivers
v0x600000c921c0_0 .net *"_ivl_129", 0 0, L_0x60000156e840;  1 drivers
v0x600000c91e60_0 .net *"_ivl_13", 0 0, L_0x600000f44aa0;  1 drivers
v0x600000c91b90_0 .net *"_ivl_133", 0 0, L_0x600000f40460;  1 drivers
v0x600000c91830_0 .net *"_ivl_135", 0 0, L_0x600000f401e0;  1 drivers
v0x600000c91560_0 .net *"_ivl_137", 0 0, L_0x600000f40140;  1 drivers
v0x600000c91200_0 .net *"_ivl_139", 0 0, L_0x60000156e8b0;  1 drivers
v0x600000c90f30_0 .net *"_ivl_141", 0 0, L_0x600000f400a0;  1 drivers
v0x600000c90bd0_0 .net *"_ivl_143", 0 0, L_0x600000f40000;  1 drivers
v0x600000c90900_0 .net *"_ivl_145", 0 0, L_0x60000156e920;  1 drivers
v0x600000c905a0_0 .net *"_ivl_147", 0 0, L_0x600000f42260;  1 drivers
v0x600000c902d0_0 .net *"_ivl_149", 0 0, L_0x600000f421c0;  1 drivers
v0x600000c8ff00_0 .net *"_ivl_15", 0 0, L_0x60000156e060;  1 drivers
v0x600000c8fc30_0 .net *"_ivl_151", 0 0, L_0x60000156e990;  1 drivers
v0x600000c8ec70_0 .net *"_ivl_155", 0 0, L_0x600000f42120;  1 drivers
v0x600000c8e9a0_0 .net *"_ivl_157", 0 0, L_0x600000f42080;  1 drivers
v0x600000c8e640_0 .net *"_ivl_159", 0 0, L_0x600000f42d00;  1 drivers
v0x600000c8e370_0 .net *"_ivl_161", 0 0, L_0x60000156ea00;  1 drivers
v0x600000c8e010_0 .net *"_ivl_163", 0 0, L_0x600000f42c60;  1 drivers
v0x600000c8dd40_0 .net *"_ivl_165", 0 0, L_0x60000156ea70;  1 drivers
v0x600000c8d9e0_0 .net *"_ivl_167", 0 0, L_0x600000f42bc0;  1 drivers
v0x600000c8d710_0 .net *"_ivl_169", 0 0, L_0x60000156eae0;  1 drivers
v0x600000c8d3b0_0 .net *"_ivl_173", 0 0, L_0x600000f42b20;  1 drivers
v0x600000c8d0e0_0 .net *"_ivl_175", 0 0, L_0x600000f42a80;  1 drivers
v0x600000c8cd80_0 .net *"_ivl_177", 0 0, L_0x600000f429e0;  1 drivers
v0x600000c8cab0_0 .net *"_ivl_179", 0 0, L_0x60000156eb50;  1 drivers
v0x600000c8c750_0 .net *"_ivl_181", 0 0, L_0x600000f42940;  1 drivers
v0x600000c8c480_0 .net *"_ivl_183", 0 0, L_0x60000156ebc0;  1 drivers
v0x600000c8c120_0 .net *"_ivl_185", 0 0, L_0x600000f428a0;  1 drivers
v0x600000c85d40_0 .net *"_ivl_187", 0 0, L_0x600000f42800;  1 drivers
v0x600000c85a70_0 .net *"_ivl_189", 0 0, L_0x60000156ec30;  1 drivers
v0x600000c85710_0 .net *"_ivl_19", 0 0, L_0x600000f470c0;  1 drivers
v0x600000c85440_0 .net *"_ivl_193", 0 0, L_0x600000f42760;  1 drivers
v0x600000c850e0_0 .net *"_ivl_195", 0 0, L_0x600000f426c0;  1 drivers
v0x600000c84e10_0 .net *"_ivl_197", 0 0, L_0x600000f42620;  1 drivers
v0x600000c84ab0_0 .net *"_ivl_199", 0 0, L_0x60000156eca0;  1 drivers
v0x600000c847e0_0 .net *"_ivl_201", 0 0, L_0x600000f42580;  1 drivers
v0x600000c84480_0 .net *"_ivl_203", 0 0, L_0x600000f41fe0;  1 drivers
v0x600000c841b0_0 .net *"_ivl_205", 0 0, L_0x60000156ed10;  1 drivers
v0x600000c83de0_0 .net *"_ivl_207", 0 0, L_0x600000f432a0;  1 drivers
v0x600000c83b10_0 .net *"_ivl_209", 0 0, L_0x60000156ed80;  1 drivers
v0x600000c837b0_0 .net *"_ivl_21", 0 0, L_0x600000f47020;  1 drivers
v0x600000c834e0_0 .net *"_ivl_213", 0 0, L_0x600000f43200;  1 drivers
v0x600000c83180_0 .net *"_ivl_215", 0 0, L_0x600000f43160;  1 drivers
v0x600000c82eb0_0 .net *"_ivl_217", 0 0, L_0x600000f430c0;  1 drivers
v0x600000c82b50_0 .net *"_ivl_219", 0 0, L_0x60000156edf0;  1 drivers
v0x600000c82880_0 .net *"_ivl_221", 0 0, L_0x600000f43020;  1 drivers
v0x600000c82520_0 .net *"_ivl_223", 0 0, L_0x600000f42f80;  1 drivers
v0x600000c82250_0 .net *"_ivl_225", 0 0, L_0x60000156ee60;  1 drivers
v0x600000c81ef0_0 .net *"_ivl_227", 0 0, L_0x600000f42ee0;  1 drivers
v0x600000c81c20_0 .net *"_ivl_229", 0 0, L_0x600000f42e40;  1 drivers
v0x600000c818c0_0 .net *"_ivl_23", 0 0, L_0x60000156e0d0;  1 drivers
v0x600000c815f0_0 .net *"_ivl_231", 0 0, L_0x60000156eed0;  1 drivers
v0x600000c81290_0 .net *"_ivl_235", 0 0, L_0x600000f42da0;  1 drivers
v0x600000c80fc0_0 .net *"_ivl_237", 0 0, L_0x600000f424e0;  1 drivers
v0x600000c80c60_0 .net *"_ivl_239", 0 0, L_0x600000f42440;  1 drivers
v0x600000c80990_0 .net *"_ivl_241", 0 0, L_0x600000f423a0;  1 drivers
v0x600000c80630_0 .net *"_ivl_243", 0 0, L_0x60000156ef40;  1 drivers
v0x600000c80360_0 .net *"_ivl_245", 0 0, L_0x600000f42300;  1 drivers
v0x600000c80000_0 .net *"_ivl_247", 0 0, L_0x60000156efb0;  1 drivers
v0x600000cbfcc0_0 .net *"_ivl_249", 0 0, L_0x600000f41f40;  1 drivers
v0x600000cbef40_0 .net *"_ivl_25", 0 0, L_0x600000f46f80;  1 drivers
v0x600000cbec70_0 .net *"_ivl_251", 0 0, L_0x60000156f020;  1 drivers
v0x600000cbe910_0 .net *"_ivl_255", 0 0, L_0x600000f41cc0;  1 drivers
v0x600000cbe640_0 .net *"_ivl_257", 0 0, L_0x600000f41ea0;  1 drivers
v0x600000cbe2e0_0 .net *"_ivl_259", 0 0, L_0x600000f41e00;  1 drivers
v0x600000cbe010_0 .net *"_ivl_261", 0 0, L_0x600000f41d60;  1 drivers
v0x600000cbdcb0_0 .net *"_ivl_263", 0 0, L_0x60000156f090;  1 drivers
v0x600000cbd9e0_0 .net *"_ivl_265", 0 0, L_0x600000f7ff20;  1 drivers
v0x600000cbd680_0 .net *"_ivl_267", 0 0, L_0x60000156f100;  1 drivers
v0x600000cbd3b0_0 .net *"_ivl_269", 0 0, L_0x600000f7fe80;  1 drivers
v0x600000cbd050_0 .net *"_ivl_27", 0 0, L_0x60000156e140;  1 drivers
v0x600000cbcd80_0 .net *"_ivl_271", 0 0, L_0x600000f7fde0;  1 drivers
v0x600000cbca20_0 .net *"_ivl_273", 0 0, L_0x60000156f170;  1 drivers
v0x600000cbc750_0 .net *"_ivl_277", 0 0, L_0x600000f7fd40;  1 drivers
v0x600000cbc3f0_0 .net *"_ivl_279", 0 0, L_0x600000f7fca0;  1 drivers
v0x600000cbc120_0 .net *"_ivl_281", 0 0, L_0x600000f7fc00;  1 drivers
v0x600000cbbd50_0 .net *"_ivl_283", 0 0, L_0x600000f7fb60;  1 drivers
v0x600000cbba80_0 .net *"_ivl_285", 0 0, L_0x60000156f1e0;  1 drivers
v0x600000cbb720_0 .net *"_ivl_287", 0 0, L_0x600000f7fac0;  1 drivers
v0x600000cbb450_0 .net *"_ivl_289", 0 0, L_0x600000f7e620;  1 drivers
v0x600000cbb0f0_0 .net *"_ivl_29", 0 0, L_0x600000f46ee0;  1 drivers
v0x600000cbae20_0 .net *"_ivl_291", 0 0, L_0x60000156f250;  1 drivers
v0x600000cbaac0_0 .net *"_ivl_293", 0 0, L_0x600000f7e580;  1 drivers
v0x600000cba7f0_0 .net *"_ivl_295", 0 0, L_0x60000156f2c0;  1 drivers
v0x600000cba490_0 .net *"_ivl_3", 0 0, L_0x600000f44c80;  1 drivers
v0x600000cba1c0_0 .net *"_ivl_300", 0 0, L_0x600000f7e440;  1 drivers
v0x600000cb9e60_0 .net *"_ivl_302", 0 0, L_0x600000f7e3a0;  1 drivers
v0x600000cb9b90_0 .net *"_ivl_304", 0 0, L_0x600000f7e300;  1 drivers
v0x600000cb9830_0 .net *"_ivl_306", 0 0, L_0x600000f7e260;  1 drivers
v0x600000cb9560_0 .net *"_ivl_308", 0 0, L_0x60000156f330;  1 drivers
v0x600000cb9200_0 .net *"_ivl_31", 0 0, L_0x600000f46e40;  1 drivers
v0x600000cb8f30_0 .net *"_ivl_310", 0 0, L_0x600000f7e1c0;  1 drivers
v0x600000cb81b0_0 .net *"_ivl_312", 0 0, L_0x600000f7e120;  1 drivers
v0x600000cb7e70_0 .net *"_ivl_314", 0 0, L_0x60000156f3a0;  1 drivers
v0x600000cb7b10_0 .net *"_ivl_316", 0 0, L_0x600000f7e080;  1 drivers
v0x600000cb7840_0 .net *"_ivl_318", 0 0, L_0x600000f7dfe0;  1 drivers
v0x600000cb74e0_0 .net *"_ivl_320", 0 0, L_0x60000156f410;  1 drivers
v0x600000cb7210_0 .net *"_ivl_33", 0 0, L_0x60000156e1b0;  1 drivers
v0x600000cb6eb0_0 .net *"_ivl_37", 0 0, L_0x600000f46da0;  1 drivers
v0x600000cb6be0_0 .net *"_ivl_39", 0 0, L_0x600000f46d00;  1 drivers
v0x600000cb6880_0 .net *"_ivl_41", 0 0, L_0x60000156e220;  1 drivers
v0x600000cb65b0_0 .net *"_ivl_43", 0 0, L_0x600000f46c60;  1 drivers
v0x600000cb6250_0 .net *"_ivl_45", 0 0, L_0x600000f46bc0;  1 drivers
v0x600000cb5f80_0 .net *"_ivl_47", 0 0, L_0x60000156e300;  1 drivers
v0x600000cb5c20_0 .net *"_ivl_49", 0 0, L_0x600000f46b20;  1 drivers
v0x600000cb5950_0 .net *"_ivl_5", 0 0, L_0x600000f44be0;  1 drivers
v0x600000cb55f0_0 .net *"_ivl_51", 0 0, L_0x60000156e370;  1 drivers
v0x600000cb5320_0 .net *"_ivl_55", 0 0, L_0x600000f45680;  1 drivers
v0x600000cb4fc0_0 .net *"_ivl_57", 0 0, L_0x600000f455e0;  1 drivers
v0x600000cb4cf0_0 .net *"_ivl_59", 0 0, L_0x60000156e290;  1 drivers
v0x600000cb4990_0 .net *"_ivl_61", 0 0, L_0x600000f45540;  1 drivers
v0x600000cb46c0_0 .net *"_ivl_63", 0 0, L_0x600000f454a0;  1 drivers
v0x600000cb4360_0 .net *"_ivl_65", 0 0, L_0x60000156e3e0;  1 drivers
v0x600000cb4090_0 .net *"_ivl_67", 0 0, L_0x600000f45400;  1 drivers
v0x600000cb3cc0_0 .net *"_ivl_69", 0 0, L_0x600000f452c0;  1 drivers
v0x600000cb39f0_0 .net *"_ivl_7", 0 0, L_0x60000156df80;  1 drivers
v0x600000cb3690_0 .net *"_ivl_71", 0 0, L_0x60000156e450;  1 drivers
v0x600000cb33c0_0 .net *"_ivl_75", 0 0, L_0x600000f45220;  1 drivers
v0x600000cb3060_0 .net *"_ivl_77", 0 0, L_0x600000f45360;  1 drivers
v0x600000cb2d90_0 .net *"_ivl_79", 0 0, L_0x600000f45180;  1 drivers
v0x600000cb2a30_0 .net *"_ivl_81", 0 0, L_0x60000156e4c0;  1 drivers
v0x600000cb2760_0 .net *"_ivl_83", 0 0, L_0x600000f450e0;  1 drivers
v0x600000cb2400_0 .net *"_ivl_85", 0 0, L_0x60000156e5a0;  1 drivers
v0x600000cb2130_0 .net *"_ivl_87", 0 0, L_0x600000f45040;  1 drivers
v0x600000caefd0_0 .net *"_ivl_89", 0 0, L_0x60000156e610;  1 drivers
v0x600000caed00_0 .net *"_ivl_9", 0 0, L_0x600000f44b40;  1 drivers
v0x600000cae9a0_0 .net *"_ivl_93", 0 0, L_0x600000f44fa0;  1 drivers
v0x600000cae6d0_0 .net *"_ivl_95", 0 0, L_0x600000f44f00;  1 drivers
v0x600000cae370_0 .net *"_ivl_97", 0 0, L_0x600000f44e60;  1 drivers
v0x600000cae0a0_0 .net *"_ivl_99", 0 0, L_0x60000156e530;  1 drivers
L_0x600000f44c80 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f44be0 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f44b40 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f44aa0 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f470c0 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f47020 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f46f80 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f46ee0 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f46e40 .reduce/nor L_0x600000f46ee0;
L_0x600000f46da0 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f46d00 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f46c60 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f46bc0 .reduce/nor L_0x600000f46c60;
L_0x600000f46b20 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f45680 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f455e0 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f45540 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f454a0 .reduce/nor L_0x600000f45540;
L_0x600000f45400 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f452c0 .reduce/nor L_0x600000f45400;
L_0x600000f45220 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f45360 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f45180 .reduce/nor L_0x600000f45360;
L_0x600000f450e0 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f45040 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f44fa0 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f44f00 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f44e60 .reduce/nor L_0x600000f44f00;
L_0x600000f44dc0 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f44d20 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f44820 .reduce/nor L_0x600000f44d20;
L_0x600000f44a00 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f44960 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f448c0 .reduce/nor L_0x600000f44960;
L_0x600000f403c0 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f40320 .reduce/nor L_0x600000f403c0;
L_0x600000f40280 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f40460 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f401e0 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f40140 .reduce/nor L_0x600000f401e0;
L_0x600000f400a0 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f40000 .reduce/nor L_0x600000f400a0;
L_0x600000f42260 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f421c0 .reduce/nor L_0x600000f42260;
L_0x600000f42120 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f42080 .reduce/nor L_0x600000f42120;
L_0x600000f42d00 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f42c60 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f42bc0 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f42b20 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f42a80 .reduce/nor L_0x600000f42b20;
L_0x600000f429e0 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f42940 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f428a0 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f42800 .reduce/nor L_0x600000f428a0;
L_0x600000f42760 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f426c0 .reduce/nor L_0x600000f42760;
L_0x600000f42620 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f42580 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f41fe0 .reduce/nor L_0x600000f42580;
L_0x600000f432a0 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f43200 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f43160 .reduce/nor L_0x600000f43200;
L_0x600000f430c0 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f43020 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f42f80 .reduce/nor L_0x600000f43020;
L_0x600000f42ee0 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f42e40 .reduce/nor L_0x600000f42ee0;
L_0x600000f42da0 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f424e0 .reduce/nor L_0x600000f42da0;
L_0x600000f42440 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f423a0 .reduce/nor L_0x600000f42440;
L_0x600000f42300 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f41f40 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f41cc0 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f41ea0 .reduce/nor L_0x600000f41cc0;
L_0x600000f41e00 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f41d60 .reduce/nor L_0x600000f41e00;
L_0x600000f7ff20 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f7fe80 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f7fde0 .reduce/nor L_0x600000f7fe80;
L_0x600000f7fd40 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f7fca0 .reduce/nor L_0x600000f7fd40;
L_0x600000f7fc00 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f7fb60 .reduce/nor L_0x600000f7fc00;
L_0x600000f7fac0 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f7e620 .reduce/nor L_0x600000f7fac0;
L_0x600000f7e580 .part v0x600000e71dd0_0, 0, 1;
LS_0x600000f7e4e0_0_0 .concat8 [ 1 1 1 1], L_0x60000156f410, L_0x60000156f2c0, L_0x60000156f170, L_0x60000156f020;
LS_0x600000f7e4e0_0_4 .concat8 [ 1 1 1 1], L_0x60000156eed0, L_0x60000156ed80, L_0x60000156ec30, L_0x60000156eae0;
LS_0x600000f7e4e0_0_8 .concat8 [ 1 1 1 1], L_0x60000156e990, L_0x60000156e840, L_0x60000156e6f0, L_0x60000156e610;
LS_0x600000f7e4e0_0_12 .concat8 [ 1 1 1 1], L_0x60000156e450, L_0x60000156e370, L_0x60000156e1b0, L_0x60000156e060;
L_0x600000f7e4e0 .concat8 [ 4 4 4 4], LS_0x600000f7e4e0_0_0, LS_0x600000f7e4e0_0_4, LS_0x600000f7e4e0_0_8, LS_0x600000f7e4e0_0_12;
L_0x600000f7e440 .part v0x600000e71dd0_0, 3, 1;
L_0x600000f7e3a0 .reduce/nor L_0x600000f7e440;
L_0x600000f7e300 .part v0x600000e71dd0_0, 2, 1;
L_0x600000f7e260 .reduce/nor L_0x600000f7e300;
L_0x600000f7e1c0 .part v0x600000e71dd0_0, 1, 1;
L_0x600000f7e120 .reduce/nor L_0x600000f7e1c0;
L_0x600000f7e080 .part v0x600000e71dd0_0, 0, 1;
L_0x600000f7dfe0 .reduce/nor L_0x600000f7e080;
S_0x7fab8b8fd300 .scope module, "regArray[0]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000c6c630_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000c6c2d0_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000c6c000_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000c6b330_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  1 drivers
v0x600000c6b060_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  1 drivers
v0x600000c6ad00_0 .net "WriteReg", 0 0, L_0x600000fb6260;  1 drivers
v0x600000c6aa30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c6a6d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f669e0 .part v0x600000e719e0_0, 0, 1;
L_0x600000f65540 .part v0x600000e719e0_0, 1, 1;
L_0x600000f654a0 .part v0x600000e719e0_0, 2, 1;
L_0x600000f65400 .part v0x600000e719e0_0, 3, 1;
L_0x600000f65360 .part v0x600000e719e0_0, 4, 1;
L_0x600000f652c0 .part v0x600000e719e0_0, 5, 1;
L_0x600000f65220 .part v0x600000e719e0_0, 6, 1;
L_0x600000f65180 .part v0x600000e719e0_0, 7, 1;
L_0x600000f650e0 .part v0x600000e719e0_0, 8, 1;
L_0x600000f61e00 .part v0x600000e719e0_0, 9, 1;
L_0x600000f61d60 .part v0x600000e719e0_0, 10, 1;
L_0x600000f61cc0 .part v0x600000e719e0_0, 11, 1;
L_0x600000f61c20 .part v0x600000e719e0_0, 12, 1;
L_0x600000f61b80 .part v0x600000e719e0_0, 13, 1;
L_0x600000f61ae0 .part v0x600000e719e0_0, 14, 1;
L_0x600000f61a40 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b045998 .port I0x600003e1fe80, L_0x600000f70aa0;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b045998;
p0x7fab8b045e18 .port I0x600003e1fe80, L_0x600000f735c0;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b045e18;
p0x7fab8b046238 .port I0x600003e1fe80, L_0x600000f73340;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b046238;
p0x7fab8b046658 .port I0x600003e1fe80, L_0x600000f730c0;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b046658;
p0x7fab8b046a78 .port I0x600003e1fe80, L_0x600000f72e40;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b046a78;
p0x7fab8b046e98 .port I0x600003e1fe80, L_0x600000f6b480;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b046e98;
p0x7fab8b0472b8 .port I0x600003e1fe80, L_0x600000f6b200;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0472b8;
p0x7fab8b0476d8 .port I0x600003e1fe80, L_0x600000f69b80;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0476d8;
p0x7fab8b047af8 .port I0x600003e1fe80, L_0x600000f69900;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b047af8;
p0x7fab8b047f18 .port I0x600003e1fe80, L_0x600000f69680;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b047f18;
p0x7fab8b048338 .port I0x600003e1fe80, L_0x600000f69400;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b048338;
p0x7fab8b048758 .port I0x600003e1fe80, L_0x600000f675c0;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b048758;
p0x7fab8b048b78 .port I0x600003e1fe80, L_0x600000f67340;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b048b78;
p0x7fab8b048f98 .port I0x600003e1fe80, L_0x600000f670c0;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b048f98;
p0x7fab8b0493b8 .port I0x600003e1fe80, L_0x600000f66e40;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0493b8;
p0x7fab8b0497d8 .port I0x600003e1fe80, L_0x600000f66bc0;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0497d8;
p0x7fab8b0459c8 .port I0x600003f55fe0, L_0x600000f73700;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0459c8;
p0x7fab8b045e48 .port I0x600003f55fe0, L_0x600000f73480;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b045e48;
p0x7fab8b046268 .port I0x600003f55fe0, L_0x600000f73200;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b046268;
p0x7fab8b046688 .port I0x600003f55fe0, L_0x600000f72f80;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b046688;
p0x7fab8b046aa8 .port I0x600003f55fe0, L_0x600000f6b5c0;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b046aa8;
p0x7fab8b046ec8 .port I0x600003f55fe0, L_0x600000f6b340;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b046ec8;
p0x7fab8b0472e8 .port I0x600003f55fe0, L_0x600000f6b0c0;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0472e8;
p0x7fab8b047708 .port I0x600003f55fe0, L_0x600000f69a40;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b047708;
p0x7fab8b047b28 .port I0x600003f55fe0, L_0x600000f697c0;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b047b28;
p0x7fab8b047f48 .port I0x600003f55fe0, L_0x600000f69540;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b047f48;
p0x7fab8b048368 .port I0x600003f55fe0, L_0x600000f692c0;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b048368;
p0x7fab8b048788 .port I0x600003f55fe0, L_0x600000f67480;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b048788;
p0x7fab8b048ba8 .port I0x600003f55fe0, L_0x600000f67200;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b048ba8;
p0x7fab8b048fc8 .port I0x600003f55fe0, L_0x600000f66f80;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b048fc8;
p0x7fab8b0493e8 .port I0x600003f55fe0, L_0x600000f66d00;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0493e8;
p0x7fab8b049808 .port I0x600003f55fe0, L_0x600000f66a80;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b049808;
S_0x7fab8b8fcb90 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000cacab0_0 .net8 "Bitline1", 0 0, p0x7fab8b045998;  1 drivers, strength-aware
v0x600000cac7e0_0 .net8 "Bitline2", 0 0, p0x7fab8b0459c8;  1 drivers, strength-aware
v0x600000cac480_0 .net "D", 0 0, L_0x600000f669e0;  1 drivers
v0x600000cac1b0_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000cabde0_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000cabb10_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000cab7b0_0 .net *"_ivl_0", 0 0, L_0x600000f70b40;  1 drivers
o0x7fab8b045a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000cab4e0_0 name=_ivl_2
v0x600000cab180_0 .net *"_ivl_6", 0 0, L_0x600000f737a0;  1 drivers
o0x7fab8b045ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000caaeb0_0 name=_ivl_8
v0x600000caab50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000caa880_0 .net "dffOut", 0 0, v0x600000cad0e0_0;  1 drivers
v0x600000caa520_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f70b40 .functor MUXZ 1, v0x600000cad0e0_0, L_0x600000f669e0, L_0x600000fb6260, C4<>;
L_0x600000f70aa0 .functor MUXZ 1, o0x7fab8b045a88, L_0x600000f70b40, L_0x600000fb6c60, C4<>;
L_0x600000f737a0 .functor MUXZ 1, v0x600000cad0e0_0, L_0x600000f669e0, L_0x600000fb6260, C4<>;
L_0x600000f73700 .functor MUXZ 1, o0x7fab8b045ae8, L_0x600000f737a0, L_0x600000fb7660, C4<>;
S_0x7fab8b8fc420 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8fcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000cadd40_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000cada70_0 .net "d", 0 0, L_0x600000f669e0;  alias, 1 drivers
v0x600000cad710_0 .net "q", 0 0, v0x600000cad0e0_0;  alias, 1 drivers
v0x600000cad440_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000cad0e0_0 .var "state", 0 0;
v0x600000cace10_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
E_0x60000248c840 .event posedge, v0x600000cadd40_0;
S_0x7fab8b8fbcb0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ca8fc0_0 .net8 "Bitline1", 0 0, p0x7fab8b045e18;  1 drivers, strength-aware
v0x600000ca8360_0 .net8 "Bitline2", 0 0, p0x7fab8b045e48;  1 drivers, strength-aware
v0x600000ca8090_0 .net "D", 0 0, L_0x600000f65540;  1 drivers
v0x600000ca7cc0_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000ca79f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000ca7690_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000ca73c0_0 .net *"_ivl_0", 0 0, L_0x600000f73660;  1 drivers
o0x7fab8b045ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ca7060_0 name=_ivl_2
v0x600000ca6d90_0 .net *"_ivl_6", 0 0, L_0x600000f73520;  1 drivers
o0x7fab8b045f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ca6a30_0 name=_ivl_8
v0x600000ca6760_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ca6400_0 .net "dffOut", 0 0, v0x600000ca95f0_0;  1 drivers
v0x600000ca6130_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f73660 .functor MUXZ 1, v0x600000ca95f0_0, L_0x600000f65540, L_0x600000fb6260, C4<>;
L_0x600000f735c0 .functor MUXZ 1, o0x7fab8b045ea8, L_0x600000f73660, L_0x600000fb6c60, C4<>;
L_0x600000f73520 .functor MUXZ 1, v0x600000ca95f0_0, L_0x600000f65540, L_0x600000fb6260, C4<>;
L_0x600000f73480 .functor MUXZ 1, o0x7fab8b045f08, L_0x600000f73520, L_0x600000fb7660, C4<>;
S_0x7fab8b8fb540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8fbcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000caa250_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ca9ef0_0 .net "d", 0 0, L_0x600000f65540;  alias, 1 drivers
v0x600000ca9c20_0 .net "q", 0 0, v0x600000ca95f0_0;  alias, 1 drivers
v0x600000ca98c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ca95f0_0 .var "state", 0 0;
v0x600000ca9290_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8fadd0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ca4b40_0 .net8 "Bitline1", 0 0, p0x7fab8b046238;  1 drivers, strength-aware
v0x600000ca4870_0 .net8 "Bitline2", 0 0, p0x7fab8b046268;  1 drivers, strength-aware
v0x600000ca4510_0 .net "D", 0 0, L_0x600000f654a0;  1 drivers
v0x600000ca4240_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000ca3e70_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000ca3ba0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000ca3840_0 .net *"_ivl_0", 0 0, L_0x600000f733e0;  1 drivers
o0x7fab8b0462c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ca3570_0 name=_ivl_2
v0x600000ca3210_0 .net *"_ivl_6", 0 0, L_0x600000f732a0;  1 drivers
o0x7fab8b046328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ca2f40_0 name=_ivl_8
v0x600000ca2be0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ca2910_0 .net "dffOut", 0 0, v0x600000ca5170_0;  1 drivers
v0x600000ca25b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f733e0 .functor MUXZ 1, v0x600000ca5170_0, L_0x600000f654a0, L_0x600000fb6260, C4<>;
L_0x600000f73340 .functor MUXZ 1, o0x7fab8b0462c8, L_0x600000f733e0, L_0x600000fb6c60, C4<>;
L_0x600000f732a0 .functor MUXZ 1, v0x600000ca5170_0, L_0x600000f654a0, L_0x600000fb6260, C4<>;
L_0x600000f73200 .functor MUXZ 1, o0x7fab8b046328, L_0x600000f732a0, L_0x600000fb7660, C4<>;
S_0x7fab8b8fa660 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8fadd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ca5dd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ca5b00_0 .net "d", 0 0, L_0x600000f654a0;  alias, 1 drivers
v0x600000ca57a0_0 .net "q", 0 0, v0x600000ca5170_0;  alias, 1 drivers
v0x600000ca54d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ca5170_0 .var "state", 0 0;
v0x600000ca4ea0_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f9ef0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ca0750_0 .net8 "Bitline1", 0 0, p0x7fab8b046658;  1 drivers, strength-aware
v0x600000ca03f0_0 .net8 "Bitline2", 0 0, p0x7fab8b046688;  1 drivers, strength-aware
v0x600000ca0120_0 .net "D", 0 0, L_0x600000f65400;  1 drivers
v0x600000c5fde0_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c5fa80_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c5f7b0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c5f450_0 .net *"_ivl_0", 0 0, L_0x600000f73160;  1 drivers
o0x7fab8b0466e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c5f180_0 name=_ivl_2
v0x600000c5ee20_0 .net *"_ivl_6", 0 0, L_0x600000f73020;  1 drivers
o0x7fab8b046748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c5eb50_0 name=_ivl_8
v0x600000c5e7f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c5e520_0 .net "dffOut", 0 0, v0x600000ca0d80_0;  1 drivers
v0x600000c5e1c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f73160 .functor MUXZ 1, v0x600000ca0d80_0, L_0x600000f65400, L_0x600000fb6260, C4<>;
L_0x600000f730c0 .functor MUXZ 1, o0x7fab8b0466e8, L_0x600000f73160, L_0x600000fb6c60, C4<>;
L_0x600000f73020 .functor MUXZ 1, v0x600000ca0d80_0, L_0x600000f65400, L_0x600000fb6260, C4<>;
L_0x600000f72f80 .functor MUXZ 1, o0x7fab8b046748, L_0x600000f73020, L_0x600000fb7660, C4<>;
S_0x7fab8b8f9780 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f9ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ca22e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ca1680_0 .net "d", 0 0, L_0x600000f65400;  alias, 1 drivers
v0x600000ca13b0_0 .net "q", 0 0, v0x600000ca0d80_0;  alias, 1 drivers
v0x600000ca1050_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ca0d80_0 .var "state", 0 0;
v0x600000ca0a20_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f9010 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c5cc60_0 .net8 "Bitline1", 0 0, p0x7fab8b046a78;  1 drivers, strength-aware
v0x600000c5c900_0 .net8 "Bitline2", 0 0, p0x7fab8b046aa8;  1 drivers, strength-aware
v0x600000c5c630_0 .net "D", 0 0, L_0x600000f65360;  1 drivers
v0x600000c5c2d0_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c5c000_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c5a010_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c59d40_0 .net *"_ivl_0", 0 0, L_0x600000f72ee0;  1 drivers
o0x7fab8b046b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c599e0_0 name=_ivl_2
v0x600000c59710_0 .net *"_ivl_6", 0 0, L_0x600000f6b660;  1 drivers
o0x7fab8b046b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c58ab0_0 name=_ivl_8
v0x600000c587e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c58480_0 .net "dffOut", 0 0, v0x600000c5d290_0;  1 drivers
v0x600000c581b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f72ee0 .functor MUXZ 1, v0x600000c5d290_0, L_0x600000f65360, L_0x600000fb6260, C4<>;
L_0x600000f72e40 .functor MUXZ 1, o0x7fab8b046b08, L_0x600000f72ee0, L_0x600000fb6c60, C4<>;
L_0x600000f6b660 .functor MUXZ 1, v0x600000c5d290_0, L_0x600000f65360, L_0x600000fb6260, C4<>;
L_0x600000f6b5c0 .functor MUXZ 1, o0x7fab8b046b68, L_0x600000f6b660, L_0x600000fb7660, C4<>;
S_0x7fab8b8f88a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f9010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c5def0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c5db90_0 .net "d", 0 0, L_0x600000f65360;  alias, 1 drivers
v0x600000c5d8c0_0 .net "q", 0 0, v0x600000c5d290_0;  alias, 1 drivers
v0x600000c5d560_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c5d290_0 .var "state", 0 0;
v0x600000c5cf30_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f8130 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c56b50_0 .net8 "Bitline1", 0 0, p0x7fab8b046e98;  1 drivers, strength-aware
v0x600000c56880_0 .net8 "Bitline2", 0 0, p0x7fab8b046ec8;  1 drivers, strength-aware
v0x600000c56520_0 .net "D", 0 0, L_0x600000f652c0;  1 drivers
v0x600000c56250_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c55ef0_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c55c20_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c558c0_0 .net *"_ivl_0", 0 0, L_0x600000f6b520;  1 drivers
o0x7fab8b046f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c555f0_0 name=_ivl_2
v0x600000c55290_0 .net *"_ivl_6", 0 0, L_0x600000f6b3e0;  1 drivers
o0x7fab8b046f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c54fc0_0 name=_ivl_8
v0x600000c54c60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c54990_0 .net "dffOut", 0 0, v0x600000c57180_0;  1 drivers
v0x600000c54630_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f6b520 .functor MUXZ 1, v0x600000c57180_0, L_0x600000f652c0, L_0x600000fb6260, C4<>;
L_0x600000f6b480 .functor MUXZ 1, o0x7fab8b046f28, L_0x600000f6b520, L_0x600000fb6c60, C4<>;
L_0x600000f6b3e0 .functor MUXZ 1, v0x600000c57180_0, L_0x600000f652c0, L_0x600000fb6260, C4<>;
L_0x600000f6b340 .functor MUXZ 1, o0x7fab8b046f88, L_0x600000f6b3e0, L_0x600000fb7660, C4<>;
S_0x7fab8b8f79c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f8130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c57de0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c57b10_0 .net "d", 0 0, L_0x600000f652c0;  alias, 1 drivers
v0x600000c577b0_0 .net "q", 0 0, v0x600000c57180_0;  alias, 1 drivers
v0x600000c574e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c57180_0 .var "state", 0 0;
v0x600000c56eb0_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f7250 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c53060_0 .net8 "Bitline1", 0 0, p0x7fab8b0472b8;  1 drivers, strength-aware
v0x600000c52d00_0 .net8 "Bitline2", 0 0, p0x7fab8b0472e8;  1 drivers, strength-aware
v0x600000c52a30_0 .net "D", 0 0, L_0x600000f65220;  1 drivers
v0x600000c51dd0_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c51b00_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c517a0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c514d0_0 .net *"_ivl_0", 0 0, L_0x600000f6b2a0;  1 drivers
o0x7fab8b047348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c51170_0 name=_ivl_2
v0x600000c50ea0_0 .net *"_ivl_6", 0 0, L_0x600000f6b160;  1 drivers
o0x7fab8b0473a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c50b40_0 name=_ivl_8
v0x600000c50870_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c50510_0 .net "dffOut", 0 0, v0x600000c53690_0;  1 drivers
v0x600000c50240_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f6b2a0 .functor MUXZ 1, v0x600000c53690_0, L_0x600000f65220, L_0x600000fb6260, C4<>;
L_0x600000f6b200 .functor MUXZ 1, o0x7fab8b047348, L_0x600000f6b2a0, L_0x600000fb6c60, C4<>;
L_0x600000f6b160 .functor MUXZ 1, v0x600000c53690_0, L_0x600000f65220, L_0x600000fb6260, C4<>;
L_0x600000f6b0c0 .functor MUXZ 1, o0x7fab8b0473a8, L_0x600000f6b160, L_0x600000fb7660, C4<>;
S_0x7fab8b8f6ae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f7250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c54360_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c54000_0 .net "d", 0 0, L_0x600000f65220;  alias, 1 drivers
v0x600000c53cc0_0 .net "q", 0 0, v0x600000c53690_0;  alias, 1 drivers
v0x600000c53960_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c53690_0 .var "state", 0 0;
v0x600000c53330_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f6370 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c4ebe0_0 .net8 "Bitline1", 0 0, p0x7fab8b0476d8;  1 drivers, strength-aware
v0x600000c4e910_0 .net8 "Bitline2", 0 0, p0x7fab8b047708;  1 drivers, strength-aware
v0x600000c4e5b0_0 .net "D", 0 0, L_0x600000f65180;  1 drivers
v0x600000c4e2e0_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c4df80_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c4dcb0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c4d950_0 .net *"_ivl_0", 0 0, L_0x600000f6b020;  1 drivers
o0x7fab8b047768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c4d680_0 name=_ivl_2
v0x600000c4d320_0 .net *"_ivl_6", 0 0, L_0x600000f69ae0;  1 drivers
o0x7fab8b0477c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c4d050_0 name=_ivl_8
v0x600000c4ccf0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c4ca20_0 .net "dffOut", 0 0, v0x600000c4f210_0;  1 drivers
v0x600000c4c6c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f6b020 .functor MUXZ 1, v0x600000c4f210_0, L_0x600000f65180, L_0x600000fb6260, C4<>;
L_0x600000f69b80 .functor MUXZ 1, o0x7fab8b047768, L_0x600000f6b020, L_0x600000fb6c60, C4<>;
L_0x600000f69ae0 .functor MUXZ 1, v0x600000c4f210_0, L_0x600000f65180, L_0x600000fb6260, C4<>;
L_0x600000f69a40 .functor MUXZ 1, o0x7fab8b0477c8, L_0x600000f69ae0, L_0x600000fb7660, C4<>;
S_0x7fab8b8f5c00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f6370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c4fe70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c4fba0_0 .net "d", 0 0, L_0x600000f65180;  alias, 1 drivers
v0x600000c4f840_0 .net "q", 0 0, v0x600000c4f210_0;  alias, 1 drivers
v0x600000c4f570_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c4f210_0 .var "state", 0 0;
v0x600000c4ef40_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f5490 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c4b0f0_0 .net8 "Bitline1", 0 0, p0x7fab8b047af8;  1 drivers, strength-aware
v0x600000c4ae20_0 .net8 "Bitline2", 0 0, p0x7fab8b047b28;  1 drivers, strength-aware
v0x600000c4aac0_0 .net "D", 0 0, L_0x600000f650e0;  1 drivers
v0x600000c4a7f0_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c4a490_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c4a1c0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c49e60_0 .net *"_ivl_0", 0 0, L_0x600000f699a0;  1 drivers
o0x7fab8b047b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c49b90_0 name=_ivl_2
v0x600000c49830_0 .net *"_ivl_6", 0 0, L_0x600000f69860;  1 drivers
o0x7fab8b047be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c49560_0 name=_ivl_8
v0x600000c49200_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c48f30_0 .net "dffOut", 0 0, v0x600000c4b720_0;  1 drivers
v0x600000c48bd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f699a0 .functor MUXZ 1, v0x600000c4b720_0, L_0x600000f650e0, L_0x600000fb6260, C4<>;
L_0x600000f69900 .functor MUXZ 1, o0x7fab8b047b88, L_0x600000f699a0, L_0x600000fb6c60, C4<>;
L_0x600000f69860 .functor MUXZ 1, v0x600000c4b720_0, L_0x600000f650e0, L_0x600000fb6260, C4<>;
L_0x600000f697c0 .functor MUXZ 1, o0x7fab8b047be8, L_0x600000f69860, L_0x600000fb7660, C4<>;
S_0x7fab8b8f4d20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f5490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c4c3f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c4c090_0 .net "d", 0 0, L_0x600000f650e0;  alias, 1 drivers
v0x600000c4bd50_0 .net "q", 0 0, v0x600000c4b720_0;  alias, 1 drivers
v0x600000c4ba80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c4b720_0 .var "state", 0 0;
v0x600000c4b450_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f2f60 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c46d00_0 .net8 "Bitline1", 0 0, p0x7fab8b047f18;  1 drivers, strength-aware
v0x600000c469a0_0 .net8 "Bitline2", 0 0, p0x7fab8b047f48;  1 drivers, strength-aware
v0x600000c466d0_0 .net "D", 0 0, L_0x600000f61e00;  1 drivers
v0x600000c46370_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c460a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c45d40_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c45a70_0 .net *"_ivl_0", 0 0, L_0x600000f69720;  1 drivers
o0x7fab8b047fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c45710_0 name=_ivl_2
v0x600000c45440_0 .net *"_ivl_6", 0 0, L_0x600000f695e0;  1 drivers
o0x7fab8b048008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c450e0_0 name=_ivl_8
v0x600000c44e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c44ab0_0 .net "dffOut", 0 0, v0x600000c47c30_0;  1 drivers
v0x600000c447e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f69720 .functor MUXZ 1, v0x600000c47c30_0, L_0x600000f61e00, L_0x600000fb6260, C4<>;
L_0x600000f69680 .functor MUXZ 1, o0x7fab8b047fa8, L_0x600000f69720, L_0x600000fb6c60, C4<>;
L_0x600000f695e0 .functor MUXZ 1, v0x600000c47c30_0, L_0x600000f61e00, L_0x600000fb6260, C4<>;
L_0x600000f69540 .functor MUXZ 1, o0x7fab8b048008, L_0x600000f695e0, L_0x600000fb7660, C4<>;
S_0x7fab8b8f27f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f2f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c48900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c485a0_0 .net "d", 0 0, L_0x600000f61e00;  alias, 1 drivers
v0x600000c482d0_0 .net "q", 0 0, v0x600000c47c30_0;  alias, 1 drivers
v0x600000c47f00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c47c30_0 .var "state", 0 0;
v0x600000c46fd0_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f2080 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c430f0_0 .net8 "Bitline1", 0 0, p0x7fab8b048338;  1 drivers, strength-aware
v0x600000c42e20_0 .net8 "Bitline2", 0 0, p0x7fab8b048368;  1 drivers, strength-aware
v0x600000c42ac0_0 .net "D", 0 0, L_0x600000f61d60;  1 drivers
v0x600000c427f0_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c42490_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c421c0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c41ef0_0 .net *"_ivl_0", 0 0, L_0x600000f694a0;  1 drivers
o0x7fab8b0483c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c41b90_0 name=_ivl_2
v0x600000c418c0_0 .net *"_ivl_6", 0 0, L_0x600000f69360;  1 drivers
o0x7fab8b048428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c41560_0 name=_ivl_8
v0x600000c41290_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c40f30_0 .net "dffOut", 0 0, v0x600000c43720_0;  1 drivers
v0x600000c40c60_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f694a0 .functor MUXZ 1, v0x600000c43720_0, L_0x600000f61d60, L_0x600000fb6260, C4<>;
L_0x600000f69400 .functor MUXZ 1, o0x7fab8b0483c8, L_0x600000f694a0, L_0x600000fb6c60, C4<>;
L_0x600000f69360 .functor MUXZ 1, v0x600000c43720_0, L_0x600000f61d60, L_0x600000fb6260, C4<>;
L_0x600000f692c0 .functor MUXZ 1, o0x7fab8b048428, L_0x600000f69360, L_0x600000fb7660, C4<>;
S_0x7fab8b8f12b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f2080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c44480_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c441b0_0 .net "d", 0 0, L_0x600000f61d60;  alias, 1 drivers
v0x600000c43d50_0 .net "q", 0 0, v0x600000c43720_0;  alias, 1 drivers
v0x600000c43a80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c43720_0 .var "state", 0 0;
v0x600000c43450_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f0b40 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c7ed00_0 .net8 "Bitline1", 0 0, p0x7fab8b048758;  1 drivers, strength-aware
v0x600000c7ea30_0 .net8 "Bitline2", 0 0, p0x7fab8b048788;  1 drivers, strength-aware
v0x600000c7e6d0_0 .net "D", 0 0, L_0x600000f61cc0;  1 drivers
v0x600000c7e400_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c7e0a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c7ddd0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c7da70_0 .net *"_ivl_0", 0 0, L_0x600000f69220;  1 drivers
o0x7fab8b0487e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c7d7a0_0 name=_ivl_2
v0x600000c7d440_0 .net *"_ivl_6", 0 0, L_0x600000f67520;  1 drivers
o0x7fab8b048848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c7d170_0 name=_ivl_8
v0x600000c7ce10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c7cb40_0 .net "dffOut", 0 0, v0x600000c7f330_0;  1 drivers
v0x600000c7c7e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f69220 .functor MUXZ 1, v0x600000c7f330_0, L_0x600000f61cc0, L_0x600000fb6260, C4<>;
L_0x600000f675c0 .functor MUXZ 1, o0x7fab8b0487e8, L_0x600000f69220, L_0x600000fb6c60, C4<>;
L_0x600000f67520 .functor MUXZ 1, v0x600000c7f330_0, L_0x600000f61cc0, L_0x600000fb6260, C4<>;
L_0x600000f67480 .functor MUXZ 1, o0x7fab8b048848, L_0x600000f67520, L_0x600000fb7660, C4<>;
S_0x7fab8b8f03d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f0b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c40900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c40630_0 .net "d", 0 0, L_0x600000f61cc0;  alias, 1 drivers
v0x600000c7f960_0 .net "q", 0 0, v0x600000c7f330_0;  alias, 1 drivers
v0x600000c7f690_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c7f330_0 .var "state", 0 0;
v0x600000c7f060_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8efc60 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c7b210_0 .net8 "Bitline1", 0 0, p0x7fab8b048b78;  1 drivers, strength-aware
v0x600000c7aeb0_0 .net8 "Bitline2", 0 0, p0x7fab8b048ba8;  1 drivers, strength-aware
v0x600000c7abe0_0 .net "D", 0 0, L_0x600000f61c20;  1 drivers
v0x600000c7a880_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c7a5b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c7a250_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c79f80_0 .net *"_ivl_0", 0 0, L_0x600000f673e0;  1 drivers
o0x7fab8b048c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c79c20_0 name=_ivl_2
v0x600000c79950_0 .net *"_ivl_6", 0 0, L_0x600000f672a0;  1 drivers
o0x7fab8b048c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c78cf0_0 name=_ivl_8
v0x600000c78a20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c786c0_0 .net "dffOut", 0 0, v0x600000c7b840_0;  1 drivers
v0x600000c783f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f673e0 .functor MUXZ 1, v0x600000c7b840_0, L_0x600000f61c20, L_0x600000fb6260, C4<>;
L_0x600000f67340 .functor MUXZ 1, o0x7fab8b048c08, L_0x600000f673e0, L_0x600000fb6c60, C4<>;
L_0x600000f672a0 .functor MUXZ 1, v0x600000c7b840_0, L_0x600000f61c20, L_0x600000fb6260, C4<>;
L_0x600000f67200 .functor MUXZ 1, o0x7fab8b048c68, L_0x600000f672a0, L_0x600000fb7660, C4<>;
S_0x7fab8b8ef4f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8efc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c7c510_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c7c1b0_0 .net "d", 0 0, L_0x600000f61c20;  alias, 1 drivers
v0x600000c7be70_0 .net "q", 0 0, v0x600000c7b840_0;  alias, 1 drivers
v0x600000c7bb10_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c7b840_0 .var "state", 0 0;
v0x600000c7b4e0_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8eed80 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c76d90_0 .net8 "Bitline1", 0 0, p0x7fab8b048f98;  1 drivers, strength-aware
v0x600000c76ac0_0 .net8 "Bitline2", 0 0, p0x7fab8b048fc8;  1 drivers, strength-aware
v0x600000c76760_0 .net "D", 0 0, L_0x600000f61b80;  1 drivers
v0x600000c76490_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c76130_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c75e60_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c75b00_0 .net *"_ivl_0", 0 0, L_0x600000f67160;  1 drivers
o0x7fab8b049028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c75830_0 name=_ivl_2
v0x600000c754d0_0 .net *"_ivl_6", 0 0, L_0x600000f67020;  1 drivers
o0x7fab8b049088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c75200_0 name=_ivl_8
v0x600000c74ea0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c74bd0_0 .net "dffOut", 0 0, v0x600000c773c0_0;  1 drivers
v0x600000c74870_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f67160 .functor MUXZ 1, v0x600000c773c0_0, L_0x600000f61b80, L_0x600000fb6260, C4<>;
L_0x600000f670c0 .functor MUXZ 1, o0x7fab8b049028, L_0x600000f67160, L_0x600000fb6c60, C4<>;
L_0x600000f67020 .functor MUXZ 1, v0x600000c773c0_0, L_0x600000f61b80, L_0x600000fb6260, C4<>;
L_0x600000f66f80 .functor MUXZ 1, o0x7fab8b049088, L_0x600000f67020, L_0x600000fb7660, C4<>;
S_0x7fab8b8ee610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8eed80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c78090_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c77d50_0 .net "d", 0 0, L_0x600000f61b80;  alias, 1 drivers
v0x600000c779f0_0 .net "q", 0 0, v0x600000c773c0_0;  alias, 1 drivers
v0x600000c77720_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c773c0_0 .var "state", 0 0;
v0x600000c770f0_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8edea0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c732a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0493b8;  1 drivers, strength-aware
v0x600000c72f40_0 .net8 "Bitline2", 0 0, p0x7fab8b0493e8;  1 drivers, strength-aware
v0x600000c72c70_0 .net "D", 0 0, L_0x600000f61ae0;  1 drivers
v0x600000c72010_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c71d40_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c719e0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c71710_0 .net *"_ivl_0", 0 0, L_0x600000f66ee0;  1 drivers
o0x7fab8b049448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c713b0_0 name=_ivl_2
v0x600000c710e0_0 .net *"_ivl_6", 0 0, L_0x600000f66da0;  1 drivers
o0x7fab8b0494a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c70d80_0 name=_ivl_8
v0x600000c70ab0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c70750_0 .net "dffOut", 0 0, v0x600000c738d0_0;  1 drivers
v0x600000c70480_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f66ee0 .functor MUXZ 1, v0x600000c738d0_0, L_0x600000f61ae0, L_0x600000fb6260, C4<>;
L_0x600000f66e40 .functor MUXZ 1, o0x7fab8b049448, L_0x600000f66ee0, L_0x600000fb6c60, C4<>;
L_0x600000f66da0 .functor MUXZ 1, v0x600000c738d0_0, L_0x600000f61ae0, L_0x600000fb6260, C4<>;
L_0x600000f66d00 .functor MUXZ 1, o0x7fab8b0494a8, L_0x600000f66da0, L_0x600000fb7660, C4<>;
S_0x7fab8b8ed730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8edea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c745a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c74240_0 .net "d", 0 0, L_0x600000f61ae0;  alias, 1 drivers
v0x600000c73f00_0 .net "q", 0 0, v0x600000c738d0_0;  alias, 1 drivers
v0x600000c73ba0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c738d0_0 .var "state", 0 0;
v0x600000c73570_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8ecfc0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8fd300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c6ee20_0 .net8 "Bitline1", 0 0, p0x7fab8b0497d8;  1 drivers, strength-aware
v0x600000c6eb50_0 .net8 "Bitline2", 0 0, p0x7fab8b049808;  1 drivers, strength-aware
v0x600000c6e7f0_0 .net "D", 0 0, L_0x600000f61a40;  1 drivers
v0x600000c6e520_0 .net "ReadEnable1", 0 0, L_0x600000fb6c60;  alias, 1 drivers
v0x600000c6e1c0_0 .net "ReadEnable2", 0 0, L_0x600000fb7660;  alias, 1 drivers
v0x600000c6def0_0 .net "WriteEnable", 0 0, L_0x600000fb6260;  alias, 1 drivers
v0x600000c6db90_0 .net *"_ivl_0", 0 0, L_0x600000f66c60;  1 drivers
o0x7fab8b049868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c6d8c0_0 name=_ivl_2
v0x600000c6d560_0 .net *"_ivl_6", 0 0, L_0x600000f66b20;  1 drivers
o0x7fab8b0498c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c6d290_0 name=_ivl_8
v0x600000c6cf30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c6cc60_0 .net "dffOut", 0 0, v0x600000c6f450_0;  1 drivers
v0x600000c6c900_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f66c60 .functor MUXZ 1, v0x600000c6f450_0, L_0x600000f61a40, L_0x600000fb6260, C4<>;
L_0x600000f66bc0 .functor MUXZ 1, o0x7fab8b049868, L_0x600000f66c60, L_0x600000fb6c60, C4<>;
L_0x600000f66b20 .functor MUXZ 1, v0x600000c6f450_0, L_0x600000f61a40, L_0x600000fb6260, C4<>;
L_0x600000f66a80 .functor MUXZ 1, o0x7fab8b0498c8, L_0x600000f66b20, L_0x600000fb7660, C4<>;
S_0x7fab8b8ec850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8ecfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c70120_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c6fde0_0 .net "d", 0 0, L_0x600000f61a40;  alias, 1 drivers
v0x600000c6fa80_0 .net "q", 0 0, v0x600000c6f450_0;  alias, 1 drivers
v0x600000c6f7b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c6f450_0 .var "state", 0 0;
v0x600000c6f180_0 .net "wen", 0 0, L_0x600000fb6260;  alias, 1 drivers
S_0x7fab8b8f3e40 .scope module, "regArray[1]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000d2fba0_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000d2f8d0_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000d2f570_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000d2f2a0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  1 drivers
v0x600000d2ef40_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  1 drivers
v0x600000d2ec70_0 .net "WriteReg", 0 0, L_0x600000fb6300;  1 drivers
v0x600000d2e910_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d2e640_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1bac0 .part v0x600000e719e0_0, 0, 1;
L_0x600000f1ba20 .part v0x600000e719e0_0, 1, 1;
L_0x600000f1b980 .part v0x600000e719e0_0, 2, 1;
L_0x600000f1b8e0 .part v0x600000e719e0_0, 3, 1;
L_0x600000f1b840 .part v0x600000e719e0_0, 4, 1;
L_0x600000f1b7a0 .part v0x600000e719e0_0, 5, 1;
L_0x600000f1b700 .part v0x600000e719e0_0, 6, 1;
L_0x600000f1b660 .part v0x600000e719e0_0, 7, 1;
L_0x600000f1b5c0 .part v0x600000e719e0_0, 8, 1;
L_0x600000f1b520 .part v0x600000e719e0_0, 9, 1;
L_0x600000f1b480 .part v0x600000e719e0_0, 10, 1;
L_0x600000f1b3e0 .part v0x600000e719e0_0, 11, 1;
L_0x600000f1b340 .part v0x600000e719e0_0, 12, 1;
L_0x600000f1b2a0 .part v0x600000e719e0_0, 13, 1;
L_0x600000f1b200 .part v0x600000e719e0_0, 14, 1;
L_0x600000f1b160 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b049e38 .port I0x600003e1fe80, L_0x600000f61900;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b049e38;
p0x7fab8b04a2b8 .port I0x600003e1fe80, L_0x600000f61680;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04a2b8;
p0x7fab8b04a6d8 .port I0x600003e1fe80, L_0x600000f63c00;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04a6d8;
p0x7fab8b04aaf8 .port I0x600003e1fe80, L_0x600000f63980;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04aaf8;
p0x7fab8b04af18 .port I0x600003e1fe80, L_0x600000f63700;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04af18;
p0x7fab8b04b338 .port I0x600003e1fe80, L_0x600000f63480;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04b338;
p0x7fab8b04b758 .port I0x600003e1fe80, L_0x600000f60000;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04b758;
p0x7fab8b04bb78 .port I0x600003e1fe80, L_0x600000f1e620;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04bb78;
p0x7fab8b04bf98 .port I0x600003e1fe80, L_0x600000f1e3a0;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04bf98;
p0x7fab8b04c3b8 .port I0x600003e1fe80, L_0x600000f1e120;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04c3b8;
p0x7fab8b04c7d8 .port I0x600003e1fe80, L_0x600000f1dea0;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04c7d8;
p0x7fab8b04cbf8 .port I0x600003e1fe80, L_0x600000f1c820;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04cbf8;
p0x7fab8b04d018 .port I0x600003e1fe80, L_0x600000f1c5a0;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04d018;
p0x7fab8b04d438 .port I0x600003e1fe80, L_0x600000f1c320;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04d438;
p0x7fab8b04d858 .port I0x600003e1fe80, L_0x600000f1bf20;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04d858;
p0x7fab8b04dc78 .port I0x600003e1fe80, L_0x600000f1bca0;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04dc78;
p0x7fab8b049e68 .port I0x600003f55fe0, L_0x600000f617c0;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b049e68;
p0x7fab8b04a2e8 .port I0x600003f55fe0, L_0x600000f61540;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04a2e8;
p0x7fab8b04a708 .port I0x600003f55fe0, L_0x600000f63ac0;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04a708;
p0x7fab8b04ab28 .port I0x600003f55fe0, L_0x600000f63840;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04ab28;
p0x7fab8b04af48 .port I0x600003f55fe0, L_0x600000f635c0;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04af48;
p0x7fab8b04b368 .port I0x600003f55fe0, L_0x600000f63340;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04b368;
p0x7fab8b04b788 .port I0x600003f55fe0, L_0x600000f1fb60;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04b788;
p0x7fab8b04bba8 .port I0x600003f55fe0, L_0x600000f1e4e0;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04bba8;
p0x7fab8b04bfc8 .port I0x600003f55fe0, L_0x600000f1e260;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04bfc8;
p0x7fab8b04c3e8 .port I0x600003f55fe0, L_0x600000f1dfe0;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04c3e8;
p0x7fab8b04c808 .port I0x600003f55fe0, L_0x600000f1dd60;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04c808;
p0x7fab8b04cc28 .port I0x600003f55fe0, L_0x600000f1c6e0;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04cc28;
p0x7fab8b04d048 .port I0x600003f55fe0, L_0x600000f1c460;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04d048;
p0x7fab8b04d468 .port I0x600003f55fe0, L_0x600000f1c1e0;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04d468;
p0x7fab8b04d888 .port I0x600003f55fe0, L_0x600000f1bde0;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04d888;
p0x7fab8b04dca8 .port I0x600003f55fe0, L_0x600000f1bb60;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04dca8;
S_0x7fab8b8f45b0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c69170_0 .net8 "Bitline1", 0 0, p0x7fab8b049e38;  1 drivers, strength-aware
v0x600000c68e10_0 .net8 "Bitline2", 0 0, p0x7fab8b049e68;  1 drivers, strength-aware
v0x600000c68b40_0 .net "D", 0 0, L_0x600000f1bac0;  1 drivers
v0x600000c687e0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c68510_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c681b0_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c67e70_0 .net *"_ivl_0", 0 0, L_0x600000f619a0;  1 drivers
o0x7fab8b049f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c67b10_0 name=_ivl_2
v0x600000c67840_0 .net *"_ivl_6", 0 0, L_0x600000f61860;  1 drivers
o0x7fab8b049f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c674e0_0 name=_ivl_8
v0x600000c67210_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c66eb0_0 .net "dffOut", 0 0, v0x600000c697a0_0;  1 drivers
v0x600000c66be0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f619a0 .functor MUXZ 1, v0x600000c697a0_0, L_0x600000f1bac0, L_0x600000fb6300, C4<>;
L_0x600000f61900 .functor MUXZ 1, o0x7fab8b049f28, L_0x600000f619a0, L_0x600000fb6d00, C4<>;
L_0x600000f61860 .functor MUXZ 1, v0x600000c697a0_0, L_0x600000f1bac0, L_0x600000fb6300, C4<>;
L_0x600000f617c0 .functor MUXZ 1, o0x7fab8b049f88, L_0x600000f61860, L_0x600000fb7700, C4<>;
S_0x7fab8b8f36d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8f45b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c6a400_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c6a0a0_0 .net "d", 0 0, L_0x600000f1bac0;  alias, 1 drivers
v0x600000c69dd0_0 .net "q", 0 0, v0x600000c697a0_0;  alias, 1 drivers
v0x600000c69a70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c697a0_0 .var "state", 0 0;
v0x600000c69440_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8eb200 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c655f0_0 .net8 "Bitline1", 0 0, p0x7fab8b04a2b8;  1 drivers, strength-aware
v0x600000c65320_0 .net8 "Bitline2", 0 0, p0x7fab8b04a2e8;  1 drivers, strength-aware
v0x600000c646c0_0 .net "D", 0 0, L_0x600000f1ba20;  1 drivers
v0x600000c643f0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c64090_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c63d50_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c639f0_0 .net *"_ivl_0", 0 0, L_0x600000f61720;  1 drivers
o0x7fab8b04a348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c63720_0 name=_ivl_2
v0x600000c633c0_0 .net *"_ivl_6", 0 0, L_0x600000f615e0;  1 drivers
o0x7fab8b04a3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c630f0_0 name=_ivl_8
v0x600000c62d90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c62ac0_0 .net "dffOut", 0 0, v0x600000c65c20_0;  1 drivers
v0x600000c62760_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f61720 .functor MUXZ 1, v0x600000c65c20_0, L_0x600000f1ba20, L_0x600000fb6300, C4<>;
L_0x600000f61680 .functor MUXZ 1, o0x7fab8b04a348, L_0x600000f61720, L_0x600000fb6d00, C4<>;
L_0x600000f615e0 .functor MUXZ 1, v0x600000c65c20_0, L_0x600000f1ba20, L_0x600000fb6300, C4<>;
L_0x600000f61540 .functor MUXZ 1, o0x7fab8b04a3a8, L_0x600000f615e0, L_0x600000fb7700, C4<>;
S_0x7fab8b8eaa90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8eb200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c66880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c665b0_0 .net "d", 0 0, L_0x600000f1ba20;  alias, 1 drivers
v0x600000c66250_0 .net "q", 0 0, v0x600000c65c20_0;  alias, 1 drivers
v0x600000c65f80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c65c20_0 .var "state", 0 0;
v0x600000c65950_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8ea320 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c61200_0 .net8 "Bitline1", 0 0, p0x7fab8b04a6d8;  1 drivers, strength-aware
v0x600000c60ea0_0 .net8 "Bitline2", 0 0, p0x7fab8b04a708;  1 drivers, strength-aware
v0x600000c60bd0_0 .net "D", 0 0, L_0x600000f1b980;  1 drivers
v0x600000c60870_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c605a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c60240_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c1bf00_0 .net *"_ivl_0", 0 0, L_0x600000f614a0;  1 drivers
o0x7fab8b04a768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c1bba0_0 name=_ivl_2
v0x600000c1b8d0_0 .net *"_ivl_6", 0 0, L_0x600000f63b60;  1 drivers
o0x7fab8b04a7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c1b570_0 name=_ivl_8
v0x600000c1b2a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c1af40_0 .net "dffOut", 0 0, v0x600000c61830_0;  1 drivers
v0x600000c1ac70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f614a0 .functor MUXZ 1, v0x600000c61830_0, L_0x600000f1b980, L_0x600000fb6300, C4<>;
L_0x600000f63c00 .functor MUXZ 1, o0x7fab8b04a768, L_0x600000f614a0, L_0x600000fb6d00, C4<>;
L_0x600000f63b60 .functor MUXZ 1, v0x600000c61830_0, L_0x600000f1b980, L_0x600000fb6300, C4<>;
L_0x600000f63ac0 .functor MUXZ 1, o0x7fab8b04a7c8, L_0x600000f63b60, L_0x600000fb7700, C4<>;
S_0x7fab8b8e9bb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8ea320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c62490_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c62130_0 .net "d", 0 0, L_0x600000f1b980;  alias, 1 drivers
v0x600000c61e60_0 .net "q", 0 0, v0x600000c61830_0;  alias, 1 drivers
v0x600000c61b00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c61830_0 .var "state", 0 0;
v0x600000c614d0_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e9440 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c18f30_0 .net8 "Bitline1", 0 0, p0x7fab8b04aaf8;  1 drivers, strength-aware
v0x600000c18bd0_0 .net8 "Bitline2", 0 0, p0x7fab8b04ab28;  1 drivers, strength-aware
v0x600000c18900_0 .net "D", 0 0, L_0x600000f1b8e0;  1 drivers
v0x600000c185a0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c182d0_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c17f00_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c17c30_0 .net *"_ivl_0", 0 0, L_0x600000f63a20;  1 drivers
o0x7fab8b04ab88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c178d0_0 name=_ivl_2
v0x600000c17600_0 .net *"_ivl_6", 0 0, L_0x600000f638e0;  1 drivers
o0x7fab8b04abe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c172a0_0 name=_ivl_8
v0x600000c16fd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c16c70_0 .net "dffOut", 0 0, v0x600000c19680_0;  1 drivers
v0x600000c169a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f63a20 .functor MUXZ 1, v0x600000c19680_0, L_0x600000f1b8e0, L_0x600000fb6300, C4<>;
L_0x600000f63980 .functor MUXZ 1, o0x7fab8b04ab88, L_0x600000f63a20, L_0x600000fb6d00, C4<>;
L_0x600000f638e0 .functor MUXZ 1, v0x600000c19680_0, L_0x600000f1b8e0, L_0x600000fb6300, C4<>;
L_0x600000f63840 .functor MUXZ 1, o0x7fab8b04abe8, L_0x600000f638e0, L_0x600000fb7700, C4<>;
S_0x7fab8b8e8cd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e9440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c1a910_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c1a640_0 .net "d", 0 0, L_0x600000f1b8e0;  alias, 1 drivers
v0x600000c199e0_0 .net "q", 0 0, v0x600000c19680_0;  alias, 1 drivers
v0x600000c19710_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c19680_0 .var "state", 0 0;
v0x600000c19200_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e8560 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c153b0_0 .net8 "Bitline1", 0 0, p0x7fab8b04af18;  1 drivers, strength-aware
v0x600000c150e0_0 .net8 "Bitline2", 0 0, p0x7fab8b04af48;  1 drivers, strength-aware
v0x600000c14480_0 .net "D", 0 0, L_0x600000f1b840;  1 drivers
v0x600000c141b0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c13de0_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c13b10_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c137b0_0 .net *"_ivl_0", 0 0, L_0x600000f637a0;  1 drivers
o0x7fab8b04afa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c134e0_0 name=_ivl_2
v0x600000c13180_0 .net *"_ivl_6", 0 0, L_0x600000f63660;  1 drivers
o0x7fab8b04b008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c12eb0_0 name=_ivl_8
v0x600000c12b50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c127f0_0 .net "dffOut", 0 0, v0x600000c159e0_0;  1 drivers
v0x600000c12520_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f637a0 .functor MUXZ 1, v0x600000c159e0_0, L_0x600000f1b840, L_0x600000fb6300, C4<>;
L_0x600000f63700 .functor MUXZ 1, o0x7fab8b04afa8, L_0x600000f637a0, L_0x600000fb6d00, C4<>;
L_0x600000f63660 .functor MUXZ 1, v0x600000c159e0_0, L_0x600000f1b840, L_0x600000fb6300, C4<>;
L_0x600000f635c0 .functor MUXZ 1, o0x7fab8b04b008, L_0x600000f63660, L_0x600000fb7700, C4<>;
S_0x7fab8b8e7df0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c16640_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c16370_0 .net "d", 0 0, L_0x600000f1b840;  alias, 1 drivers
v0x600000c16010_0 .net "q", 0 0, v0x600000c159e0_0;  alias, 1 drivers
v0x600000c15d40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c159e0_0 .var "state", 0 0;
v0x600000c15710_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e7680 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c10f30_0 .net8 "Bitline1", 0 0, p0x7fab8b04b338;  1 drivers, strength-aware
v0x600000c10c60_0 .net8 "Bitline2", 0 0, p0x7fab8b04b368;  1 drivers, strength-aware
v0x600000c10900_0 .net "D", 0 0, L_0x600000f1b7a0;  1 drivers
v0x600000c10630_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c102d0_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c10000_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c0fde0_0 .net *"_ivl_0", 0 0, L_0x600000f63520;  1 drivers
o0x7fab8b04b3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c0fb10_0 name=_ivl_2
v0x600000c0f7b0_0 .net *"_ivl_6", 0 0, L_0x600000f633e0;  1 drivers
o0x7fab8b04b428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c0f4e0_0 name=_ivl_8
v0x600000c0f180_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c0eeb0_0 .net "dffOut", 0 0, v0x600000c11560_0;  1 drivers
v0x600000c0eb50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f63520 .functor MUXZ 1, v0x600000c11560_0, L_0x600000f1b7a0, L_0x600000fb6300, C4<>;
L_0x600000f63480 .functor MUXZ 1, o0x7fab8b04b3c8, L_0x600000f63520, L_0x600000fb6d00, C4<>;
L_0x600000f633e0 .functor MUXZ 1, v0x600000c11560_0, L_0x600000f1b7a0, L_0x600000fb6300, C4<>;
L_0x600000f63340 .functor MUXZ 1, o0x7fab8b04b428, L_0x600000f633e0, L_0x600000fb7700, C4<>;
S_0x7fab8b8e7240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e7680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c121c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c11ef0_0 .net "d", 0 0, L_0x600000f1b7a0;  alias, 1 drivers
v0x600000c11b90_0 .net "q", 0 0, v0x600000c11560_0;  alias, 1 drivers
v0x600000c118c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c11560_0 .var "state", 0 0;
v0x600000c11290_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e6ad0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c0d5f0_0 .net8 "Bitline1", 0 0, p0x7fab8b04b758;  1 drivers, strength-aware
v0x600000c0d320_0 .net8 "Bitline2", 0 0, p0x7fab8b04b788;  1 drivers, strength-aware
v0x600000c0cfc0_0 .net "D", 0 0, L_0x600000f1b700;  1 drivers
v0x600000c0ccf0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c0c990_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c0c6c0_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c0c360_0 .net *"_ivl_0", 0 0, L_0x600000f632a0;  1 drivers
o0x7fab8b04b7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c0c090_0 name=_ivl_2
v0x600000c0bcc0_0 .net *"_ivl_6", 0 0, L_0x600000f1fc00;  1 drivers
o0x7fab8b04b848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c0b9f0_0 name=_ivl_8
v0x600000c0b690_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c0b3c0_0 .net "dffOut", 0 0, v0x600000c0dc20_0;  1 drivers
v0x600000c0b060_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f632a0 .functor MUXZ 1, v0x600000c0dc20_0, L_0x600000f1b700, L_0x600000fb6300, C4<>;
L_0x600000f60000 .functor MUXZ 1, o0x7fab8b04b7e8, L_0x600000f632a0, L_0x600000fb6d00, C4<>;
L_0x600000f1fc00 .functor MUXZ 1, v0x600000c0dc20_0, L_0x600000f1b700, L_0x600000fb6300, C4<>;
L_0x600000f1fb60 .functor MUXZ 1, o0x7fab8b04b848, L_0x600000f1fc00, L_0x600000fb7700, C4<>;
S_0x7fab8b8e6360 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e6ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c0e880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c0e520_0 .net "d", 0 0, L_0x600000f1b700;  alias, 1 drivers
v0x600000c0e250_0 .net "q", 0 0, v0x600000c0dc20_0;  alias, 1 drivers
v0x600000c0def0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c0dc20_0 .var "state", 0 0;
v0x600000c0d8c0_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e5bf0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c09200_0 .net8 "Bitline1", 0 0, p0x7fab8b04bb78;  1 drivers, strength-aware
v0x600000c08ea0_0 .net8 "Bitline2", 0 0, p0x7fab8b04bba8;  1 drivers, strength-aware
v0x600000c08bd0_0 .net "D", 0 0, L_0x600000f1b660;  1 drivers
v0x600000c08870_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c085a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c08240_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c07c30_0 .net *"_ivl_0", 0 0, L_0x600000f1fac0;  1 drivers
o0x7fab8b04bc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c07960_0 name=_ivl_2
v0x600000c06d00_0 .net *"_ivl_6", 0 0, L_0x600000f1e580;  1 drivers
o0x7fab8b04bc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c06a30_0 name=_ivl_8
v0x600000c066d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c06400_0 .net "dffOut", 0 0, v0x600000c0a130_0;  1 drivers
v0x600000c060a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1fac0 .functor MUXZ 1, v0x600000c0a130_0, L_0x600000f1b660, L_0x600000fb6300, C4<>;
L_0x600000f1e620 .functor MUXZ 1, o0x7fab8b04bc08, L_0x600000f1fac0, L_0x600000fb6d00, C4<>;
L_0x600000f1e580 .functor MUXZ 1, v0x600000c0a130_0, L_0x600000f1b660, L_0x600000fb6300, C4<>;
L_0x600000f1e4e0 .functor MUXZ 1, o0x7fab8b04bc68, L_0x600000f1e580, L_0x600000fb7700, C4<>;
S_0x7fab8b8e5480 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e5bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c0ad90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c0aa30_0 .net "d", 0 0, L_0x600000f1b660;  alias, 1 drivers
v0x600000c0a760_0 .net "q", 0 0, v0x600000c0a130_0;  alias, 1 drivers
v0x600000c0a400_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c0a130_0 .var "state", 0 0;
v0x600000c094d0_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e4d10 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c04b40_0 .net8 "Bitline1", 0 0, p0x7fab8b04bf98;  1 drivers, strength-aware
v0x600000c047e0_0 .net8 "Bitline2", 0 0, p0x7fab8b04bfc8;  1 drivers, strength-aware
v0x600000c04510_0 .net "D", 0 0, L_0x600000f1b5c0;  1 drivers
v0x600000c041b0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c03f00_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c03c30_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c038d0_0 .net *"_ivl_0", 0 0, L_0x600000f1e440;  1 drivers
o0x7fab8b04c028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c03600_0 name=_ivl_2
v0x600000c032a0_0 .net *"_ivl_6", 0 0, L_0x600000f1e300;  1 drivers
o0x7fab8b04c088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c02fd0_0 name=_ivl_8
v0x600000c02c70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c029a0_0 .net "dffOut", 0 0, v0x600000c05170_0;  1 drivers
v0x600000c02640_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1e440 .functor MUXZ 1, v0x600000c05170_0, L_0x600000f1b5c0, L_0x600000fb6300, C4<>;
L_0x600000f1e3a0 .functor MUXZ 1, o0x7fab8b04c028, L_0x600000f1e440, L_0x600000fb6d00, C4<>;
L_0x600000f1e300 .functor MUXZ 1, v0x600000c05170_0, L_0x600000f1b5c0, L_0x600000fb6300, C4<>;
L_0x600000f1e260 .functor MUXZ 1, o0x7fab8b04c088, L_0x600000f1e300, L_0x600000fb7700, C4<>;
S_0x7fab8b8e45a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e4d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c05dd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c05a70_0 .net "d", 0 0, L_0x600000f1b5c0;  alias, 1 drivers
v0x600000c057a0_0 .net "q", 0 0, v0x600000c05170_0;  alias, 1 drivers
v0x600000c05440_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c05170_0 .var "state", 0 0;
v0x600000c04e10_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e36c0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c010e0_0 .net8 "Bitline1", 0 0, p0x7fab8b04c3b8;  1 drivers, strength-aware
v0x600000c00d80_0 .net8 "Bitline2", 0 0, p0x7fab8b04c3e8;  1 drivers, strength-aware
v0x600000c00ab0_0 .net "D", 0 0, L_0x600000f1b520;  1 drivers
v0x600000c00750_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c00480_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c00120_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c3ff00_0 .net *"_ivl_0", 0 0, L_0x600000f1e1c0;  1 drivers
o0x7fab8b04c448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c3fba0_0 name=_ivl_2
v0x600000c3f8d0_0 .net *"_ivl_6", 0 0, L_0x600000f1e080;  1 drivers
o0x7fab8b04c4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c3bd50_0 name=_ivl_8
v0x600000c3b0f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c3ae20_0 .net "dffOut", 0 0, v0x600000c01710_0;  1 drivers
v0x600000c3aac0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1e1c0 .functor MUXZ 1, v0x600000c01710_0, L_0x600000f1b520, L_0x600000fb6300, C4<>;
L_0x600000f1e120 .functor MUXZ 1, o0x7fab8b04c448, L_0x600000f1e1c0, L_0x600000fb6d00, C4<>;
L_0x600000f1e080 .functor MUXZ 1, v0x600000c01710_0, L_0x600000f1b520, L_0x600000fb6300, C4<>;
L_0x600000f1dfe0 .functor MUXZ 1, o0x7fab8b04c4a8, L_0x600000f1e080, L_0x600000fb7700, C4<>;
S_0x7fab8b8e2f50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e36c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c02370_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c02010_0 .net "d", 0 0, L_0x600000f1b520;  alias, 1 drivers
v0x600000c01d40_0 .net "q", 0 0, v0x600000c01710_0;  alias, 1 drivers
v0x600000c019e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c01710_0 .var "state", 0 0;
v0x600000c013b0_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e27e0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c39560_0 .net8 "Bitline1", 0 0, p0x7fab8b04c7d8;  1 drivers, strength-aware
v0x600000c39200_0 .net8 "Bitline2", 0 0, p0x7fab8b04c808;  1 drivers, strength-aware
v0x600000c38f30_0 .net "D", 0 0, L_0x600000f1b480;  1 drivers
v0x600000c37060_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000c23c30_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000c23960_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000c23600_0 .net *"_ivl_0", 0 0, L_0x600000f1df40;  1 drivers
o0x7fab8b04c868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c23330_0 name=_ivl_2
v0x600000c22fd0_0 .net *"_ivl_6", 0 0, L_0x600000f1de00;  1 drivers
o0x7fab8b04c8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c22d00_0 name=_ivl_8
v0x600000c229a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c226d0_0 .net "dffOut", 0 0, v0x600000c39b90_0;  1 drivers
v0x600000ccbde0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1df40 .functor MUXZ 1, v0x600000c39b90_0, L_0x600000f1b480, L_0x600000fb6300, C4<>;
L_0x600000f1dea0 .functor MUXZ 1, o0x7fab8b04c868, L_0x600000f1df40, L_0x600000fb6d00, C4<>;
L_0x600000f1de00 .functor MUXZ 1, v0x600000c39b90_0, L_0x600000f1b480, L_0x600000fb6300, C4<>;
L_0x600000f1dd60 .functor MUXZ 1, o0x7fab8b04c8c8, L_0x600000f1de00, L_0x600000fb7700, C4<>;
S_0x7fab8b8e2070 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e27e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c3a7f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000c3a490_0 .net "d", 0 0, L_0x600000f1b480;  alias, 1 drivers
v0x600000c3a1c0_0 .net "q", 0 0, v0x600000c39b90_0;  alias, 1 drivers
v0x600000c39e60_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000c39b90_0 .var "state", 0 0;
v0x600000c39830_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e1900 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000cca880_0 .net8 "Bitline1", 0 0, p0x7fab8b04cbf8;  1 drivers, strength-aware
v0x600000cca520_0 .net8 "Bitline2", 0 0, p0x7fab8b04cc28;  1 drivers, strength-aware
v0x600000cca250_0 .net "D", 0 0, L_0x600000f1b3e0;  1 drivers
v0x600000cc9ef0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000cc9c20_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000cc8ea0_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000cc8bd0_0 .net *"_ivl_0", 0 0, L_0x600000f1c8c0;  1 drivers
o0x7fab8b04cc88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000cc8870_0 name=_ivl_2
v0x600000cc85a0_0 .net *"_ivl_6", 0 0, L_0x600000f1c780;  1 drivers
o0x7fab8b04cce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000cc8240_0 name=_ivl_8
v0x600000ccfc30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ccf960_0 .net "dffOut", 0 0, v0x600000ccaeb0_0;  1 drivers
v0x600000ccf600_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1c8c0 .functor MUXZ 1, v0x600000ccaeb0_0, L_0x600000f1b3e0, L_0x600000fb6300, C4<>;
L_0x600000f1c820 .functor MUXZ 1, o0x7fab8b04cc88, L_0x600000f1c8c0, L_0x600000fb6d00, C4<>;
L_0x600000f1c780 .functor MUXZ 1, v0x600000ccaeb0_0, L_0x600000f1b3e0, L_0x600000fb6300, C4<>;
L_0x600000f1c6e0 .functor MUXZ 1, o0x7fab8b04cce8, L_0x600000f1c780, L_0x600000fb7700, C4<>;
S_0x7fab8b8e1190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e1900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ccbb10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ccb7b0_0 .net "d", 0 0, L_0x600000f1b3e0;  alias, 1 drivers
v0x600000ccb4e0_0 .net "q", 0 0, v0x600000ccaeb0_0;  alias, 1 drivers
v0x600000ccb180_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ccaeb0_0 .var "state", 0 0;
v0x600000ccab50_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e0a20 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000cce0a0_0 .net8 "Bitline1", 0 0, p0x7fab8b04d018;  1 drivers, strength-aware
v0x600000ccdd40_0 .net8 "Bitline2", 0 0, p0x7fab8b04d048;  1 drivers, strength-aware
v0x600000ccda70_0 .net "D", 0 0, L_0x600000f1b340;  1 drivers
v0x600000ccd710_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000ccd440_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000ccd0e0_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000ccce10_0 .net *"_ivl_0", 0 0, L_0x600000f1c640;  1 drivers
o0x7fab8b04d0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000cccab0_0 name=_ivl_2
v0x600000ccc7e0_0 .net *"_ivl_6", 0 0, L_0x600000f1c500;  1 drivers
o0x7fab8b04d108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ccc480_0 name=_ivl_8
v0x600000ccc1b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000cd3e70_0 .net "dffOut", 0 0, v0x600000cce6d0_0;  1 drivers
v0x600000cd3ba0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1c640 .functor MUXZ 1, v0x600000cce6d0_0, L_0x600000f1b340, L_0x600000fb6300, C4<>;
L_0x600000f1c5a0 .functor MUXZ 1, o0x7fab8b04d0a8, L_0x600000f1c640, L_0x600000fb6d00, C4<>;
L_0x600000f1c500 .functor MUXZ 1, v0x600000cce6d0_0, L_0x600000f1b340, L_0x600000fb6300, C4<>;
L_0x600000f1c460 .functor MUXZ 1, o0x7fab8b04d108, L_0x600000f1c500, L_0x600000fb7700, C4<>;
S_0x7fab8b8e02b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8e0a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ccf330_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ccefd0_0 .net "d", 0 0, L_0x600000f1b340;  alias, 1 drivers
v0x600000cced00_0 .net "q", 0 0, v0x600000cce6d0_0;  alias, 1 drivers
v0x600000cce9a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000cce6d0_0 .var "state", 0 0;
v0x600000cce370_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8df920 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000cd25b0_0 .net8 "Bitline1", 0 0, p0x7fab8b04d438;  1 drivers, strength-aware
v0x600000cd22e0_0 .net8 "Bitline2", 0 0, p0x7fab8b04d468;  1 drivers, strength-aware
v0x600000cd1f80_0 .net "D", 0 0, L_0x600000f1b2a0;  1 drivers
v0x600000cd1cb0_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000cd1950_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000cd1680_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000cd1320_0 .net *"_ivl_0", 0 0, L_0x600000f1c3c0;  1 drivers
o0x7fab8b04d4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000cd1050_0 name=_ivl_2
v0x600000cd0cf0_0 .net *"_ivl_6", 0 0, L_0x600000f1c280;  1 drivers
o0x7fab8b04d528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000cd0a20_0 name=_ivl_8
v0x600000cd6a30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000cd6760_0 .net "dffOut", 0 0, v0x600000cd2be0_0;  1 drivers
v0x600000cd6400_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1c3c0 .functor MUXZ 1, v0x600000cd2be0_0, L_0x600000f1b2a0, L_0x600000fb6300, C4<>;
L_0x600000f1c320 .functor MUXZ 1, o0x7fab8b04d4c8, L_0x600000f1c3c0, L_0x600000fb6d00, C4<>;
L_0x600000f1c280 .functor MUXZ 1, v0x600000cd2be0_0, L_0x600000f1b2a0, L_0x600000fb6300, C4<>;
L_0x600000f1c1e0 .functor MUXZ 1, o0x7fab8b04d528, L_0x600000f1c280, L_0x600000fb7700, C4<>;
S_0x7fab8b8df1b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8df920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000cd3840_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000cd3570_0 .net "d", 0 0, L_0x600000f1b2a0;  alias, 1 drivers
v0x600000cd3210_0 .net "q", 0 0, v0x600000cd2be0_0;  alias, 1 drivers
v0x600000cd2f40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000cd2be0_0 .var "state", 0 0;
v0x600000cd2910_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8dea40 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000cd4ea0_0 .net8 "Bitline1", 0 0, p0x7fab8b04d858;  1 drivers, strength-aware
v0x600000cd4b40_0 .net8 "Bitline2", 0 0, p0x7fab8b04d888;  1 drivers, strength-aware
v0x600000cd4870_0 .net "D", 0 0, L_0x600000f1b200;  1 drivers
v0x600000cd4510_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000cd4240_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000cde370_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000d23e70_0 .net *"_ivl_0", 0 0, L_0x600000f1c140;  1 drivers
o0x7fab8b04d8e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d23ba0_0 name=_ivl_2
v0x600000d23840_0 .net *"_ivl_6", 0 0, L_0x600000f1be80;  1 drivers
o0x7fab8b04d948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d23570_0 name=_ivl_8
v0x600000d23210_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d22f40_0 .net "dffOut", 0 0, v0x600000cd54d0_0;  1 drivers
v0x600000d22be0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1c140 .functor MUXZ 1, v0x600000cd54d0_0, L_0x600000f1b200, L_0x600000fb6300, C4<>;
L_0x600000f1bf20 .functor MUXZ 1, o0x7fab8b04d8e8, L_0x600000f1c140, L_0x600000fb6d00, C4<>;
L_0x600000f1be80 .functor MUXZ 1, v0x600000cd54d0_0, L_0x600000f1b200, L_0x600000fb6300, C4<>;
L_0x600000f1bde0 .functor MUXZ 1, o0x7fab8b04d948, L_0x600000f1be80, L_0x600000fb7700, C4<>;
S_0x7fab8b8de2d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8dea40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000cd6130_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000cd5dd0_0 .net "d", 0 0, L_0x600000f1b200;  alias, 1 drivers
v0x600000cd5b00_0 .net "q", 0 0, v0x600000cd54d0_0;  alias, 1 drivers
v0x600000cd57a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000cd54d0_0 .var "state", 0 0;
v0x600000cd5170_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8ddb60 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8f3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d21680_0 .net8 "Bitline1", 0 0, p0x7fab8b04dc78;  1 drivers, strength-aware
v0x600000d21320_0 .net8 "Bitline2", 0 0, p0x7fab8b04dca8;  1 drivers, strength-aware
v0x600000d20b40_0 .net "D", 0 0, L_0x600000f1b160;  1 drivers
v0x600000d2be70_0 .net "ReadEnable1", 0 0, L_0x600000fb6d00;  alias, 1 drivers
v0x600000d2bb10_0 .net "ReadEnable2", 0 0, L_0x600000fb7700;  alias, 1 drivers
v0x600000d2b840_0 .net "WriteEnable", 0 0, L_0x600000fb6300;  alias, 1 drivers
v0x600000d2b4e0_0 .net *"_ivl_0", 0 0, L_0x600000f1bd40;  1 drivers
o0x7fab8b04dd08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d2b210_0 name=_ivl_2
v0x600000d2aeb0_0 .net *"_ivl_6", 0 0, L_0x600000f1bc00;  1 drivers
o0x7fab8b04dd68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d2abe0_0 name=_ivl_8
v0x600000d2a880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d2a5b0_0 .net "dffOut", 0 0, v0x600000d21cb0_0;  1 drivers
v0x600000d2ff00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f1bd40 .functor MUXZ 1, v0x600000d21cb0_0, L_0x600000f1b160, L_0x600000fb6300, C4<>;
L_0x600000f1bca0 .functor MUXZ 1, o0x7fab8b04dd08, L_0x600000f1bd40, L_0x600000fb6d00, C4<>;
L_0x600000f1bc00 .functor MUXZ 1, v0x600000d21cb0_0, L_0x600000f1b160, L_0x600000fb6300, C4<>;
L_0x600000f1bb60 .functor MUXZ 1, o0x7fab8b04dd68, L_0x600000f1bc00, L_0x600000fb7700, C4<>;
S_0x7fab8b8dd3f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8ddb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d22910_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d225b0_0 .net "d", 0 0, L_0x600000f1b160;  alias, 1 drivers
v0x600000d222e0_0 .net "q", 0 0, v0x600000d21cb0_0;  alias, 1 drivers
v0x600000d21f80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d21cb0_0 .var "state", 0 0;
v0x600000d21950_0 .net "wen", 0 0, L_0x600000fb6300;  alias, 1 drivers
S_0x7fab8b8e3e30 .scope module, "regArray[2]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000d72400_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000d720a0_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000d71dd0_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000d71a70_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  1 drivers
v0x600000d717a0_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  1 drivers
v0x600000d71440_0 .net "WriteReg", 0 0, L_0x600000fb63a0;  1 drivers
v0x600000d71170_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d70e10_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f0e300 .part v0x600000e719e0_0, 0, 1;
L_0x600000f0e260 .part v0x600000e719e0_0, 1, 1;
L_0x600000f0e1c0 .part v0x600000e719e0_0, 2, 1;
L_0x600000f0e120 .part v0x600000e719e0_0, 3, 1;
L_0x600000f0e080 .part v0x600000e719e0_0, 4, 1;
L_0x600000f0dfe0 .part v0x600000e719e0_0, 5, 1;
L_0x600000f0df40 .part v0x600000e719e0_0, 6, 1;
L_0x600000f0dea0 .part v0x600000e719e0_0, 7, 1;
L_0x600000f0de00 .part v0x600000e719e0_0, 8, 1;
L_0x600000f0dd60 .part v0x600000e719e0_0, 9, 1;
L_0x600000f0dcc0 .part v0x600000e719e0_0, 10, 1;
L_0x600000f0dc20 .part v0x600000e719e0_0, 11, 1;
L_0x600000f0db80 .part v0x600000e719e0_0, 12, 1;
L_0x600000f0dae0 .part v0x600000e719e0_0, 13, 1;
L_0x600000f0da40 .part v0x600000e719e0_0, 14, 1;
L_0x600000f0d9a0 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b04e248 .port I0x600003e1fe80, L_0x600000f19c20;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04e248;
p0x7fab8b04e6c8 .port I0x600003e1fe80, L_0x600000f199a0;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04e6c8;
p0x7fab8b04eae8 .port I0x600003e1fe80, L_0x600000f19720;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04eae8;
p0x7fab8b04ef08 .port I0x600003e1fe80, L_0x600000f194a0;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04ef08;
p0x7fab8b04f328 .port I0x600003e1fe80, L_0x600000f13ca0;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04f328;
p0x7fab8b04f748 .port I0x600003e1fe80, L_0x600000f13a20;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04f748;
p0x7fab8b04fb68 .port I0x600003e1fe80, L_0x600000f137a0;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04fb68;
p0x7fab8b04ff88 .port I0x600003e1fe80, L_0x600000f13520;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b04ff88;
p0x7fab8b0503a8 .port I0x600003e1fe80, L_0x600000f100a0;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0503a8;
p0x7fab8b0507c8 .port I0x600003e1fe80, L_0x600000f11e00;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0507c8;
p0x7fab8b050be8 .port I0x600003e1fe80, L_0x600000f11b80;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b050be8;
p0x7fab8b051008 .port I0x600003e1fe80, L_0x600000f11900;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b051008;
p0x7fab8b051428 .port I0x600003e1fe80, L_0x600000f11680;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b051428;
p0x7fab8b051848 .port I0x600003e1fe80, L_0x600000f0fde0;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b051848;
p0x7fab8b051c68 .port I0x600003e1fe80, L_0x600000f0fb60;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b051c68;
p0x7fab8b052088 .port I0x600003e1fe80, L_0x600000f0f8e0;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b052088;
p0x7fab8b04e278 .port I0x600003f55fe0, L_0x600000f19ae0;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04e278;
p0x7fab8b04e6f8 .port I0x600003f55fe0, L_0x600000f19860;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04e6f8;
p0x7fab8b04eb18 .port I0x600003f55fe0, L_0x600000f195e0;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04eb18;
p0x7fab8b04ef38 .port I0x600003f55fe0, L_0x600000f19360;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04ef38;
p0x7fab8b04f358 .port I0x600003f55fe0, L_0x600000f13b60;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04f358;
p0x7fab8b04f778 .port I0x600003f55fe0, L_0x600000f138e0;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04f778;
p0x7fab8b04fb98 .port I0x600003f55fe0, L_0x600000f13660;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04fb98;
p0x7fab8b04ffb8 .port I0x600003f55fe0, L_0x600000f133e0;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b04ffb8;
p0x7fab8b0503d8 .port I0x600003f55fe0, L_0x600000f11f40;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0503d8;
p0x7fab8b0507f8 .port I0x600003f55fe0, L_0x600000f11cc0;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0507f8;
p0x7fab8b050c18 .port I0x600003f55fe0, L_0x600000f11a40;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b050c18;
p0x7fab8b051038 .port I0x600003f55fe0, L_0x600000f117c0;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b051038;
p0x7fab8b051458 .port I0x600003f55fe0, L_0x600000f0ff20;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b051458;
p0x7fab8b051878 .port I0x600003f55fe0, L_0x600000f0fca0;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b051878;
p0x7fab8b051c98 .port I0x600003f55fe0, L_0x600000f0fa20;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b051c98;
p0x7fab8b0520b8 .port I0x600003f55fe0, L_0x600000f0f7a0;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0520b8;
S_0x7fab8b8dbda0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d2d050_0 .net8 "Bitline1", 0 0, p0x7fab8b04e248;  1 drivers, strength-aware
v0x600000d2cd80_0 .net8 "Bitline2", 0 0, p0x7fab8b04e278;  1 drivers, strength-aware
v0x600000d2ca20_0 .net "D", 0 0, L_0x600000f0e300;  1 drivers
v0x600000d2c750_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d33f00_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d33ba0_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d337b0_0 .net *"_ivl_0", 0 0, L_0x600000f19cc0;  1 drivers
o0x7fab8b04e338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d334e0_0 name=_ivl_2
v0x600000d33180_0 .net *"_ivl_6", 0 0, L_0x600000f19b80;  1 drivers
o0x7fab8b04e398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d32eb0_0 name=_ivl_8
v0x600000d32b50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d32880_0 .net "dffOut", 0 0, v0x600000d2d680_0;  1 drivers
v0x600000d31c20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f19cc0 .functor MUXZ 1, v0x600000d2d680_0, L_0x600000f0e300, L_0x600000fb63a0, C4<>;
L_0x600000f19c20 .functor MUXZ 1, o0x7fab8b04e338, L_0x600000f19cc0, L_0x600000fb6da0, C4<>;
L_0x600000f19b80 .functor MUXZ 1, v0x600000d2d680_0, L_0x600000f0e300, L_0x600000fb63a0, C4<>;
L_0x600000f19ae0 .functor MUXZ 1, o0x7fab8b04e398, L_0x600000f19b80, L_0x600000fb77a0, C4<>;
S_0x7fab8b8db630 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b8dbda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d2e2e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d2e010_0 .net "d", 0 0, L_0x600000f0e300;  alias, 1 drivers
v0x600000d2dcb0_0 .net "q", 0 0, v0x600000d2d680_0;  alias, 1 drivers
v0x600000d2d9e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d2d680_0 .var "state", 0 0;
v0x600000d2d3b0_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b961a80 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d306c0_0 .net8 "Bitline1", 0 0, p0x7fab8b04e6c8;  1 drivers, strength-aware
v0x600000d30360_0 .net8 "Bitline2", 0 0, p0x7fab8b04e6f8;  1 drivers, strength-aware
v0x600000d30090_0 .net "D", 0 0, L_0x600000f0e260;  1 drivers
v0x600000d37c30_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d37960_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d37600_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d37330_0 .net *"_ivl_0", 0 0, L_0x600000f19a40;  1 drivers
o0x7fab8b04e758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d36fd0_0 name=_ivl_2
v0x600000d36d00_0 .net *"_ivl_6", 0 0, L_0x600000f19900;  1 drivers
o0x7fab8b04e7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d369a0_0 name=_ivl_8
v0x600000d366d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d36400_0 .net "dffOut", 0 0, v0x600000d30cf0_0;  1 drivers
v0x600000d360a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f19a40 .functor MUXZ 1, v0x600000d30cf0_0, L_0x600000f0e260, L_0x600000fb63a0, C4<>;
L_0x600000f199a0 .functor MUXZ 1, o0x7fab8b04e758, L_0x600000f19a40, L_0x600000fb6da0, C4<>;
L_0x600000f19900 .functor MUXZ 1, v0x600000d30cf0_0, L_0x600000f0e260, L_0x600000fb63a0, C4<>;
L_0x600000f19860 .functor MUXZ 1, o0x7fab8b04e7b8, L_0x600000f19900, L_0x600000fb77a0, C4<>;
S_0x7fab8b961310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b961a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d31950_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d315f0_0 .net "d", 0 0, L_0x600000f0e260;  alias, 1 drivers
v0x600000d31320_0 .net "q", 0 0, v0x600000d30cf0_0;  alias, 1 drivers
v0x600000d30fc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d30cf0_0 .var "state", 0 0;
v0x600000d30990_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b960ba0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d34b40_0 .net8 "Bitline1", 0 0, p0x7fab8b04eae8;  1 drivers, strength-aware
v0x600000d3bcc0_0 .net8 "Bitline2", 0 0, p0x7fab8b04eb18;  1 drivers, strength-aware
v0x600000d3b9f0_0 .net "D", 0 0, L_0x600000f0e1c0;  1 drivers
v0x600000d3b690_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d3b3c0_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d3a760_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d3a490_0 .net *"_ivl_0", 0 0, L_0x600000f197c0;  1 drivers
o0x7fab8b04eb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d3a130_0 name=_ivl_2
v0x600000d39e60_0 .net *"_ivl_6", 0 0, L_0x600000f19680;  1 drivers
o0x7fab8b04ebd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d39b00_0 name=_ivl_8
v0x600000d39830_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d394d0_0 .net "dffOut", 0 0, v0x600000d35170_0;  1 drivers
v0x600000d39200_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f197c0 .functor MUXZ 1, v0x600000d35170_0, L_0x600000f0e1c0, L_0x600000fb63a0, C4<>;
L_0x600000f19720 .functor MUXZ 1, o0x7fab8b04eb78, L_0x600000f197c0, L_0x600000fb6da0, C4<>;
L_0x600000f19680 .functor MUXZ 1, v0x600000d35170_0, L_0x600000f0e1c0, L_0x600000fb63a0, C4<>;
L_0x600000f195e0 .functor MUXZ 1, o0x7fab8b04ebd8, L_0x600000f19680, L_0x600000fb77a0, C4<>;
S_0x7fab8b960430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b960ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d35dd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d35a70_0 .net "d", 0 0, L_0x600000f0e1c0;  alias, 1 drivers
v0x600000d357a0_0 .net "q", 0 0, v0x600000d35170_0;  alias, 1 drivers
v0x600000d35440_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d35170_0 .var "state", 0 0;
v0x600000d34e10_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b95fcc0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d3fb10_0 .net8 "Bitline1", 0 0, p0x7fab8b04ef08;  1 drivers, strength-aware
v0x600000d3f840_0 .net8 "Bitline2", 0 0, p0x7fab8b04ef38;  1 drivers, strength-aware
v0x600000d3f4e0_0 .net "D", 0 0, L_0x600000f0e120;  1 drivers
v0x600000d3f210_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d3eeb0_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d3ebe0_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d3e880_0 .net *"_ivl_0", 0 0, L_0x600000f19540;  1 drivers
o0x7fab8b04ef98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d3e5b0_0 name=_ivl_2
v0x600000d3e250_0 .net *"_ivl_6", 0 0, L_0x600000f19400;  1 drivers
o0x7fab8b04eff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d3df80_0 name=_ivl_8
v0x600000d3dc20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d3d950_0 .net "dffOut", 0 0, v0x600000d38240_0;  1 drivers
v0x600000d3d5f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f19540 .functor MUXZ 1, v0x600000d38240_0, L_0x600000f0e120, L_0x600000fb63a0, C4<>;
L_0x600000f194a0 .functor MUXZ 1, o0x7fab8b04ef98, L_0x600000f19540, L_0x600000fb6da0, C4<>;
L_0x600000f19400 .functor MUXZ 1, v0x600000d38240_0, L_0x600000f0e120, L_0x600000fb63a0, C4<>;
L_0x600000f19360 .functor MUXZ 1, o0x7fab8b04eff8, L_0x600000f19400, L_0x600000fb77a0, C4<>;
S_0x7fab8b95f550 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b95fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d38ea0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d38bd0_0 .net "d", 0 0, L_0x600000f0e120;  alias, 1 drivers
v0x600000d38870_0 .net "q", 0 0, v0x600000d38240_0;  alias, 1 drivers
v0x600000d385a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d38240_0 .var "state", 0 0;
v0x600000d3fe70_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b95ede0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d3c090_0 .net8 "Bitline1", 0 0, p0x7fab8b04f328;  1 drivers, strength-aware
v0x600000d03cc0_0 .net8 "Bitline2", 0 0, p0x7fab8b04f358;  1 drivers, strength-aware
v0x600000d039f0_0 .net "D", 0 0, L_0x600000f0e080;  1 drivers
v0x600000d03690_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d033c0_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d02fd0_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d02d00_0 .net *"_ivl_0", 0 0, L_0x600000f13d40;  1 drivers
o0x7fab8b04f3b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d029a0_0 name=_ivl_2
v0x600000d026d0_0 .net *"_ivl_6", 0 0, L_0x600000f13c00;  1 drivers
o0x7fab8b04f418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d02370_0 name=_ivl_8
v0x600000d020a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d01440_0 .net "dffOut", 0 0, v0x600000d3c6c0_0;  1 drivers
v0x600000d01170_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f13d40 .functor MUXZ 1, v0x600000d3c6c0_0, L_0x600000f0e080, L_0x600000fb63a0, C4<>;
L_0x600000f13ca0 .functor MUXZ 1, o0x7fab8b04f3b8, L_0x600000f13d40, L_0x600000fb6da0, C4<>;
L_0x600000f13c00 .functor MUXZ 1, v0x600000d3c6c0_0, L_0x600000f0e080, L_0x600000fb63a0, C4<>;
L_0x600000f13b60 .functor MUXZ 1, o0x7fab8b04f418, L_0x600000f13c00, L_0x600000fb77a0, C4<>;
S_0x7fab8b95e670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b95ede0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d3d320_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d3cfc0_0 .net "d", 0 0, L_0x600000f0e080;  alias, 1 drivers
v0x600000d3ccf0_0 .net "q", 0 0, v0x600000d3c6c0_0;  alias, 1 drivers
v0x600000d3c990_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d3c6c0_0 .var "state", 0 0;
v0x600000d3c360_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b95df00 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d05200_0 .net8 "Bitline1", 0 0, p0x7fab8b04f748;  1 drivers, strength-aware
v0x600000d04ea0_0 .net8 "Bitline2", 0 0, p0x7fab8b04f778;  1 drivers, strength-aware
v0x600000d04900_0 .net "D", 0 0, L_0x600000f0dfe0;  1 drivers
v0x600000d04630_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d042d0_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d04000_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d0bcc0_0 .net *"_ivl_0", 0 0, L_0x600000f13ac0;  1 drivers
o0x7fab8b04f7d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d0bb10_0 name=_ivl_2
v0x600000d0b7b0_0 .net *"_ivl_6", 0 0, L_0x600000f13980;  1 drivers
o0x7fab8b04f838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d0b4e0_0 name=_ivl_8
v0x600000d0b180_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d0aeb0_0 .net "dffOut", 0 0, v0x600000d001b0_0;  1 drivers
v0x600000d0ab50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f13ac0 .functor MUXZ 1, v0x600000d001b0_0, L_0x600000f0dfe0, L_0x600000fb63a0, C4<>;
L_0x600000f13a20 .functor MUXZ 1, o0x7fab8b04f7d8, L_0x600000f13ac0, L_0x600000fb6da0, C4<>;
L_0x600000f13980 .functor MUXZ 1, v0x600000d001b0_0, L_0x600000f0dfe0, L_0x600000fb63a0, C4<>;
L_0x600000f138e0 .functor MUXZ 1, o0x7fab8b04f838, L_0x600000f13980, L_0x600000fb77a0, C4<>;
S_0x7fab8b95d790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b95df00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d00e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d00b40_0 .net "d", 0 0, L_0x600000f0dfe0;  alias, 1 drivers
v0x600000d007e0_0 .net "q", 0 0, v0x600000d001b0_0;  alias, 1 drivers
v0x600000d00510_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d001b0_0 .var "state", 0 0;
v0x600000d054d0_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b95d020 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d08cf0_0 .net8 "Bitline1", 0 0, p0x7fab8b04fb68;  1 drivers, strength-aware
v0x600000d08990_0 .net8 "Bitline2", 0 0, p0x7fab8b04fb98;  1 drivers, strength-aware
v0x600000d086c0_0 .net "D", 0 0, L_0x600000f0df40;  1 drivers
v0x600000d08360_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d08090_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d0fd50_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d0f9f0_0 .net *"_ivl_0", 0 0, L_0x600000f13840;  1 drivers
o0x7fab8b04fbf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d0f720_0 name=_ivl_2
v0x600000d0f3c0_0 .net *"_ivl_6", 0 0, L_0x600000f13700;  1 drivers
o0x7fab8b04fc58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d0f0f0_0 name=_ivl_8
v0x600000d0ed90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d0eac0_0 .net "dffOut", 0 0, v0x600000d09320_0;  1 drivers
v0x600000d0e760_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f13840 .functor MUXZ 1, v0x600000d09320_0, L_0x600000f0df40, L_0x600000fb63a0, C4<>;
L_0x600000f137a0 .functor MUXZ 1, o0x7fab8b04fbf8, L_0x600000f13840, L_0x600000fb6da0, C4<>;
L_0x600000f13700 .functor MUXZ 1, v0x600000d09320_0, L_0x600000f0df40, L_0x600000fb63a0, C4<>;
L_0x600000f13660 .functor MUXZ 1, o0x7fab8b04fc58, L_0x600000f13700, L_0x600000fb77a0, C4<>;
S_0x7fab8b95c8b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b95d020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d0a880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d09c20_0 .net "d", 0 0, L_0x600000f0df40;  alias, 1 drivers
v0x600000d09950_0 .net "q", 0 0, v0x600000d09320_0;  alias, 1 drivers
v0x600000d095f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d09320_0 .var "state", 0 0;
v0x600000d08fc0_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b95c140 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d0d200_0 .net8 "Bitline1", 0 0, p0x7fab8b04ff88;  1 drivers, strength-aware
v0x600000d0cea0_0 .net8 "Bitline2", 0 0, p0x7fab8b04ffb8;  1 drivers, strength-aware
v0x600000d0cbd0_0 .net "D", 0 0, L_0x600000f0dea0;  1 drivers
v0x600000d0c870_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d0c5a0_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d0c240_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d13cc0_0 .net *"_ivl_0", 0 0, L_0x600000f135c0;  1 drivers
o0x7fab8b050018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d139f0_0 name=_ivl_2
v0x600000d13690_0 .net *"_ivl_6", 0 0, L_0x600000f13480;  1 drivers
o0x7fab8b050078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d133c0_0 name=_ivl_8
v0x600000d12760_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d12490_0 .net "dffOut", 0 0, v0x600000d0d830_0;  1 drivers
v0x600000d12130_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f135c0 .functor MUXZ 1, v0x600000d0d830_0, L_0x600000f0dea0, L_0x600000fb63a0, C4<>;
L_0x600000f13520 .functor MUXZ 1, o0x7fab8b050018, L_0x600000f135c0, L_0x600000fb6da0, C4<>;
L_0x600000f13480 .functor MUXZ 1, v0x600000d0d830_0, L_0x600000f0dea0, L_0x600000fb63a0, C4<>;
L_0x600000f133e0 .functor MUXZ 1, o0x7fab8b050078, L_0x600000f13480, L_0x600000fb77a0, C4<>;
S_0x7fab8b95b9d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b95c140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d0e490_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d0e130_0 .net "d", 0 0, L_0x600000f0dea0;  alias, 1 drivers
v0x600000d0de60_0 .net "q", 0 0, v0x600000d0d830_0;  alias, 1 drivers
v0x600000d0db00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d0d830_0 .var "state", 0 0;
v0x600000d0d4d0_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b95b260 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d103f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0503a8;  1 drivers, strength-aware
v0x600000d10090_0 .net8 "Bitline2", 0 0, p0x7fab8b0503d8;  1 drivers, strength-aware
v0x600000d17de0_0 .net "D", 0 0, L_0x600000f0de00;  1 drivers
v0x600000d17a80_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d177b0_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d17450_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d17180_0 .net *"_ivl_0", 0 0, L_0x600000f10140;  1 drivers
o0x7fab8b050438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d16e20_0 name=_ivl_2
v0x600000d16b50_0 .net *"_ivl_6", 0 0, L_0x600000f10000;  1 drivers
o0x7fab8b050498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d167f0_0 name=_ivl_8
v0x600000d16520_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d161c0_0 .net "dffOut", 0 0, v0x600000d11200_0;  1 drivers
v0x600000d15ef0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f10140 .functor MUXZ 1, v0x600000d11200_0, L_0x600000f0de00, L_0x600000fb63a0, C4<>;
L_0x600000f100a0 .functor MUXZ 1, o0x7fab8b050438, L_0x600000f10140, L_0x600000fb6da0, C4<>;
L_0x600000f10000 .functor MUXZ 1, v0x600000d11200_0, L_0x600000f0de00, L_0x600000fb63a0, C4<>;
L_0x600000f11f40 .functor MUXZ 1, o0x7fab8b050498, L_0x600000f10000, L_0x600000fb77a0, C4<>;
S_0x7fab8b95aaf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b95b260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d11e60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d11b00_0 .net "d", 0 0, L_0x600000f0de00;  alias, 1 drivers
v0x600000d11830_0 .net "q", 0 0, v0x600000d11200_0;  alias, 1 drivers
v0x600000d114d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d11200_0 .var "state", 0 0;
v0x600000d106c0_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b959c10 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d14900_0 .net8 "Bitline1", 0 0, p0x7fab8b0507c8;  1 drivers, strength-aware
v0x600000d14630_0 .net8 "Bitline2", 0 0, p0x7fab8b0507f8;  1 drivers, strength-aware
v0x600000d142d0_0 .net "D", 0 0, L_0x600000f0dd60;  1 drivers
v0x600000d14000_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d1bf00_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d1bc30_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d1b8d0_0 .net *"_ivl_0", 0 0, L_0x600000f11ea0;  1 drivers
o0x7fab8b050858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d1b600_0 name=_ivl_2
v0x600000d1b2a0_0 .net *"_ivl_6", 0 0, L_0x600000f11d60;  1 drivers
o0x7fab8b0508b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d1afd0_0 name=_ivl_8
v0x600000d1ac70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d1a9a0_0 .net "dffOut", 0 0, v0x600000d14f30_0;  1 drivers
v0x600000d1a640_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f11ea0 .functor MUXZ 1, v0x600000d14f30_0, L_0x600000f0dd60, L_0x600000fb63a0, C4<>;
L_0x600000f11e00 .functor MUXZ 1, o0x7fab8b050858, L_0x600000f11ea0, L_0x600000fb6da0, C4<>;
L_0x600000f11d60 .functor MUXZ 1, v0x600000d14f30_0, L_0x600000f0dd60, L_0x600000fb63a0, C4<>;
L_0x600000f11cc0 .functor MUXZ 1, o0x7fab8b0508b8, L_0x600000f11d60, L_0x600000fb77a0, C4<>;
S_0x7fab8b9594a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b959c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d15b90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d158c0_0 .net "d", 0 0, L_0x600000f0dd60;  alias, 1 drivers
v0x600000d15560_0 .net "q", 0 0, v0x600000d14f30_0;  alias, 1 drivers
v0x600000d15290_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d14f30_0 .var "state", 0 0;
v0x600000d14c60_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b958d30 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d190e0_0 .net8 "Bitline1", 0 0, p0x7fab8b050be8;  1 drivers, strength-aware
v0x600000d18480_0 .net8 "Bitline2", 0 0, p0x7fab8b050c18;  1 drivers, strength-aware
v0x600000d181b0_0 .net "D", 0 0, L_0x600000f0dcc0;  1 drivers
v0x600000d1fe70_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d1fba0_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d1f840_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d1f570_0 .net *"_ivl_0", 0 0, L_0x600000f11c20;  1 drivers
o0x7fab8b050c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d1f210_0 name=_ivl_2
v0x600000d1ef40_0 .net *"_ivl_6", 0 0, L_0x600000f11ae0;  1 drivers
o0x7fab8b050cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d1ebe0_0 name=_ivl_8
v0x600000d1e910_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d1e5b0_0 .net "dffOut", 0 0, v0x600000d19710_0;  1 drivers
v0x600000d1e2e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f11c20 .functor MUXZ 1, v0x600000d19710_0, L_0x600000f0dcc0, L_0x600000fb63a0, C4<>;
L_0x600000f11b80 .functor MUXZ 1, o0x7fab8b050c78, L_0x600000f11c20, L_0x600000fb6da0, C4<>;
L_0x600000f11ae0 .functor MUXZ 1, v0x600000d19710_0, L_0x600000f0dcc0, L_0x600000fb63a0, C4<>;
L_0x600000f11a40 .functor MUXZ 1, o0x7fab8b050cd8, L_0x600000f11ae0, L_0x600000fb77a0, C4<>;
S_0x7fab8b9585c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b958d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d1a370_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d1a010_0 .net "d", 0 0, L_0x600000f0dcc0;  alias, 1 drivers
v0x600000d19d40_0 .net "q", 0 0, v0x600000d19710_0;  alias, 1 drivers
v0x600000d199e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d19710_0 .var "state", 0 0;
v0x600000d193b0_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b957e50 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d1cbd0_0 .net8 "Bitline1", 0 0, p0x7fab8b051008;  1 drivers, strength-aware
v0x600000d1c900_0 .net8 "Bitline2", 0 0, p0x7fab8b051038;  1 drivers, strength-aware
v0x600000d1c5a0_0 .net "D", 0 0, L_0x600000f0dc20;  1 drivers
v0x600000d1c2d0_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d63d50_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d639f0_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d63720_0 .net *"_ivl_0", 0 0, L_0x600000f119a0;  1 drivers
o0x7fab8b051098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d633c0_0 name=_ivl_2
v0x600000d630f0_0 .net *"_ivl_6", 0 0, L_0x600000f11860;  1 drivers
o0x7fab8b0510f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d62eb0_0 name=_ivl_8
v0x600000d62be0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d62880_0 .net "dffOut", 0 0, v0x600000d1d200_0;  1 drivers
v0x600000d625b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f119a0 .functor MUXZ 1, v0x600000d1d200_0, L_0x600000f0dc20, L_0x600000fb63a0, C4<>;
L_0x600000f11900 .functor MUXZ 1, o0x7fab8b051098, L_0x600000f119a0, L_0x600000fb6da0, C4<>;
L_0x600000f11860 .functor MUXZ 1, v0x600000d1d200_0, L_0x600000f0dc20, L_0x600000fb63a0, C4<>;
L_0x600000f117c0 .functor MUXZ 1, o0x7fab8b0510f8, L_0x600000f11860, L_0x600000fb77a0, C4<>;
S_0x7fab8b9576e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b957e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d1df80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d1dcb0_0 .net "d", 0 0, L_0x600000f0dc20;  alias, 1 drivers
v0x600000d1d830_0 .net "q", 0 0, v0x600000d1d200_0;  alias, 1 drivers
v0x600000d1d560_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d1d200_0 .var "state", 0 0;
v0x600000d1cf30_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b956f70 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d60fc0_0 .net8 "Bitline1", 0 0, p0x7fab8b051428;  1 drivers, strength-aware
v0x600000d60cf0_0 .net8 "Bitline2", 0 0, p0x7fab8b051458;  1 drivers, strength-aware
v0x600000d60990_0 .net "D", 0 0, L_0x600000f0db80;  1 drivers
v0x600000d606c0_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d60360_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d60090_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d67e70_0 .net *"_ivl_0", 0 0, L_0x600000f11720;  1 drivers
o0x7fab8b0514b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d67b10_0 name=_ivl_2
v0x600000d67840_0 .net *"_ivl_6", 0 0, L_0x600000f115e0;  1 drivers
o0x7fab8b051518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d674e0_0 name=_ivl_8
v0x600000d67210_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d66eb0_0 .net "dffOut", 0 0, v0x600000d615f0_0;  1 drivers
v0x600000d66be0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f11720 .functor MUXZ 1, v0x600000d615f0_0, L_0x600000f0db80, L_0x600000fb63a0, C4<>;
L_0x600000f11680 .functor MUXZ 1, o0x7fab8b0514b8, L_0x600000f11720, L_0x600000fb6da0, C4<>;
L_0x600000f115e0 .functor MUXZ 1, v0x600000d615f0_0, L_0x600000f0db80, L_0x600000fb63a0, C4<>;
L_0x600000f0ff20 .functor MUXZ 1, o0x7fab8b051518, L_0x600000f115e0, L_0x600000fb77a0, C4<>;
S_0x7fab8b956800 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b956f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d62250_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d61f80_0 .net "d", 0 0, L_0x600000f0db80;  alias, 1 drivers
v0x600000d61c20_0 .net "q", 0 0, v0x600000d615f0_0;  alias, 1 drivers
v0x600000d61950_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d615f0_0 .var "state", 0 0;
v0x600000d61320_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b956090 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d64cf0_0 .net8 "Bitline1", 0 0, p0x7fab8b051848;  1 drivers, strength-aware
v0x600000d64a20_0 .net8 "Bitline2", 0 0, p0x7fab8b051878;  1 drivers, strength-aware
v0x600000d646c0_0 .net "D", 0 0, L_0x600000f0dae0;  1 drivers
v0x600000d643f0_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d64090_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d6bcc0_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d6b960_0 .net *"_ivl_0", 0 0, L_0x600000f0fe80;  1 drivers
o0x7fab8b0518d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d6b690_0 name=_ivl_2
v0x600000d6b330_0 .net *"_ivl_6", 0 0, L_0x600000f0fd40;  1 drivers
o0x7fab8b051938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d6b060_0 name=_ivl_8
v0x600000d6ad00_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d6aa30_0 .net "dffOut", 0 0, v0x600000d65320_0;  1 drivers
v0x600000d6a6d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f0fe80 .functor MUXZ 1, v0x600000d65320_0, L_0x600000f0dae0, L_0x600000fb63a0, C4<>;
L_0x600000f0fde0 .functor MUXZ 1, o0x7fab8b0518d8, L_0x600000f0fe80, L_0x600000fb6da0, C4<>;
L_0x600000f0fd40 .functor MUXZ 1, v0x600000d65320_0, L_0x600000f0dae0, L_0x600000fb63a0, C4<>;
L_0x600000f0fca0 .functor MUXZ 1, o0x7fab8b051938, L_0x600000f0fd40, L_0x600000fb77a0, C4<>;
S_0x7fab8b955920 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b956090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d66880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d665b0_0 .net "d", 0 0, L_0x600000f0dae0;  alias, 1 drivers
v0x600000d66250_0 .net "q", 0 0, v0x600000d65320_0;  alias, 1 drivers
v0x600000d65f80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d65320_0 .var "state", 0 0;
v0x600000d65050_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b9551b0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d69170_0 .net8 "Bitline1", 0 0, p0x7fab8b051c68;  1 drivers, strength-aware
v0x600000d68e10_0 .net8 "Bitline2", 0 0, p0x7fab8b051c98;  1 drivers, strength-aware
v0x600000d68b40_0 .net "D", 0 0, L_0x600000f0da40;  1 drivers
v0x600000d687e0_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d68510_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d681b0_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d6fde0_0 .net *"_ivl_0", 0 0, L_0x600000f0fc00;  1 drivers
o0x7fab8b051cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d6fa80_0 name=_ivl_2
v0x600000d6f7b0_0 .net *"_ivl_6", 0 0, L_0x600000f0fac0;  1 drivers
o0x7fab8b051d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d6f450_0 name=_ivl_8
v0x600000d6f180_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d6ee20_0 .net "dffOut", 0 0, v0x600000d697a0_0;  1 drivers
v0x600000d6eb50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f0fc00 .functor MUXZ 1, v0x600000d697a0_0, L_0x600000f0da40, L_0x600000fb63a0, C4<>;
L_0x600000f0fb60 .functor MUXZ 1, o0x7fab8b051cf8, L_0x600000f0fc00, L_0x600000fb6da0, C4<>;
L_0x600000f0fac0 .functor MUXZ 1, v0x600000d697a0_0, L_0x600000f0da40, L_0x600000fb63a0, C4<>;
L_0x600000f0fa20 .functor MUXZ 1, o0x7fab8b051d58, L_0x600000f0fac0, L_0x600000fb77a0, C4<>;
S_0x7fab8b954a40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9551b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d6a400_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d6a0a0_0 .net "d", 0 0, L_0x600000f0da40;  alias, 1 drivers
v0x600000d69dd0_0 .net "q", 0 0, v0x600000d697a0_0;  alias, 1 drivers
v0x600000d69a70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d697a0_0 .var "state", 0 0;
v0x600000d69440_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b9542d0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b8e3e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d6d560_0 .net8 "Bitline1", 0 0, p0x7fab8b052088;  1 drivers, strength-aware
v0x600000d6d290_0 .net8 "Bitline2", 0 0, p0x7fab8b0520b8;  1 drivers, strength-aware
v0x600000d6cf30_0 .net "D", 0 0, L_0x600000f0d9a0;  1 drivers
v0x600000d6cc60_0 .net "ReadEnable1", 0 0, L_0x600000fb6da0;  alias, 1 drivers
v0x600000d6c000_0 .net "ReadEnable2", 0 0, L_0x600000fb77a0;  alias, 1 drivers
v0x600000d73cc0_0 .net "WriteEnable", 0 0, L_0x600000fb63a0;  alias, 1 drivers
v0x600000d73960_0 .net *"_ivl_0", 0 0, L_0x600000f0f980;  1 drivers
o0x7fab8b052118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d73690_0 name=_ivl_2
v0x600000d73330_0 .net *"_ivl_6", 0 0, L_0x600000f0f840;  1 drivers
o0x7fab8b052178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d73060_0 name=_ivl_8
v0x600000d72d00_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d72a30_0 .net "dffOut", 0 0, v0x600000d6db90_0;  1 drivers
v0x600000d726d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f0f980 .functor MUXZ 1, v0x600000d6db90_0, L_0x600000f0d9a0, L_0x600000fb63a0, C4<>;
L_0x600000f0f8e0 .functor MUXZ 1, o0x7fab8b052118, L_0x600000f0f980, L_0x600000fb6da0, C4<>;
L_0x600000f0f840 .functor MUXZ 1, v0x600000d6db90_0, L_0x600000f0d9a0, L_0x600000fb63a0, C4<>;
L_0x600000f0f7a0 .functor MUXZ 1, o0x7fab8b052178, L_0x600000f0f840, L_0x600000fb77a0, C4<>;
S_0x7fab8b953b60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9542d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d6e7f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d6e520_0 .net "d", 0 0, L_0x600000f0d9a0;  alias, 1 drivers
v0x600000d6e1c0_0 .net "q", 0 0, v0x600000d6db90_0;  alias, 1 drivers
v0x600000d6def0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d6db90_0 .var "state", 0 0;
v0x600000d6d8c0_0 .net "wen", 0 0, L_0x600000fb63a0;  alias, 1 drivers
S_0x7fab8b95a380 .scope module, "regArray[3]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000dae5b0_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000dae370_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000dae400_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000dae1c0_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  1 drivers
v0x600000dae250_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  1 drivers
v0x600000dae0a0_0 .net "WriteReg", 0 0, L_0x600000fb6440;  1 drivers
v0x600000dae130_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dadef0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f01fe0 .part v0x600000e719e0_0, 0, 1;
L_0x600000f01f40 .part v0x600000e719e0_0, 1, 1;
L_0x600000f01ea0 .part v0x600000e719e0_0, 2, 1;
L_0x600000f01e00 .part v0x600000e719e0_0, 3, 1;
L_0x600000f01d60 .part v0x600000e719e0_0, 4, 1;
L_0x600000f01cc0 .part v0x600000e719e0_0, 5, 1;
L_0x600000f01c20 .part v0x600000e719e0_0, 6, 1;
L_0x600000f00780 .part v0x600000e719e0_0, 7, 1;
L_0x600000f006e0 .part v0x600000e719e0_0, 8, 1;
L_0x600000f00640 .part v0x600000e719e0_0, 9, 1;
L_0x600000f005a0 .part v0x600000e719e0_0, 10, 1;
L_0x600000f00500 .part v0x600000e719e0_0, 11, 1;
L_0x600000f00460 .part v0x600000e719e0_0, 12, 1;
L_0x600000f003c0 .part v0x600000e719e0_0, 13, 1;
L_0x600000f00320 .part v0x600000e719e0_0, 14, 1;
L_0x600000f00280 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b052658 .port I0x600003e1fe80, L_0x600000f0c320;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b052658;
p0x7fab8b052ad8 .port I0x600003e1fe80, L_0x600000f0c0a0;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b052ad8;
p0x7fab8b052ef8 .port I0x600003e1fe80, L_0x600000f05e00;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b052ef8;
p0x7fab8b053318 .port I0x600003e1fe80, L_0x600000f06800;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b053318;
p0x7fab8b053738 .port I0x600003e1fe80, L_0x600000f06580;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b053738;
p0x7fab8b053b58 .port I0x600003e1fe80, L_0x600000f059a0;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b053b58;
p0x7fab8b053f78 .port I0x600003e1fe80, L_0x600000f06a80;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b053f78;
p0x7fab8b054398 .port I0x600003e1fe80, L_0x600000f06300;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b054398;
p0x7fab8b0547b8 .port I0x600003e1fe80, L_0x600000f06080;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0547b8;
p0x7fab8b054bd8 .port I0x600003e1fe80, L_0x600000f05ae0;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b054bd8;
p0x7fab8b054ff8 .port I0x600003e1fe80, L_0x600000f05cc0;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b054ff8;
p0x7fab8b055418 .port I0x600003e1fe80, L_0x600000f04000;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b055418;
p0x7fab8b055838 .port I0x600003e1fe80, L_0x600000f03d40;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b055838;
p0x7fab8b055c58 .port I0x600003e1fe80, L_0x600000f03ac0;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b055c58;
p0x7fab8b056078 .port I0x600003e1fe80, L_0x600000f02440;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b056078;
p0x7fab8b056498 .port I0x600003e1fe80, L_0x600000f021c0;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b056498;
p0x7fab8b052688 .port I0x600003f55fe0, L_0x600000f0c1e0;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b052688;
p0x7fab8b052b08 .port I0x600003f55fe0, L_0x600000f05f40;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b052b08;
p0x7fab8b052f28 .port I0x600003f55fe0, L_0x600000f06940;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b052f28;
p0x7fab8b053348 .port I0x600003f55fe0, L_0x600000f066c0;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b053348;
p0x7fab8b053768 .port I0x600003f55fe0, L_0x600000f05c20;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b053768;
p0x7fab8b053b88 .port I0x600003f55fe0, L_0x600000f06bc0;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b053b88;
p0x7fab8b053fa8 .port I0x600003f55fe0, L_0x600000f06440;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b053fa8;
p0x7fab8b0543c8 .port I0x600003f55fe0, L_0x600000f061c0;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0543c8;
p0x7fab8b0547e8 .port I0x600003f55fe0, L_0x600000f05b80;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0547e8;
p0x7fab8b054c08 .port I0x600003f55fe0, L_0x600000f05900;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b054c08;
p0x7fab8b055028 .port I0x600003f55fe0, L_0x600000f05540;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b055028;
p0x7fab8b055448 .port I0x600003f55fe0, L_0x600000f03e80;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b055448;
p0x7fab8b055868 .port I0x600003f55fe0, L_0x600000f03c00;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b055868;
p0x7fab8b055c88 .port I0x600003f55fe0, L_0x600000f02580;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b055c88;
p0x7fab8b0560a8 .port I0x600003f55fe0, L_0x600000f02300;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0560a8;
p0x7fab8b0564c8 .port I0x600003f55fe0, L_0x600000f02080;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0564c8;
S_0x7fab8b952510 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d777b0_0 .net8 "Bitline1", 0 0, p0x7fab8b052658;  1 drivers, strength-aware
v0x600000d774e0_0 .net8 "Bitline2", 0 0, p0x7fab8b052688;  1 drivers, strength-aware
v0x600000d77180_0 .net "D", 0 0, L_0x600000f01fe0;  1 drivers
v0x600000d76eb0_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d76250_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d75f80_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d75c20_0 .net *"_ivl_0", 0 0, L_0x600000f0c3c0;  1 drivers
o0x7fab8b052748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d75950_0 name=_ivl_2
v0x600000d755f0_0 .net *"_ivl_6", 0 0, L_0x600000f0c280;  1 drivers
o0x7fab8b0527a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d75320_0 name=_ivl_8
v0x600000d74fc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d74cf0_0 .net "dffOut", 0 0, v0x600000d77de0_0;  1 drivers
v0x600000d74990_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f0c3c0 .functor MUXZ 1, v0x600000d77de0_0, L_0x600000f01fe0, L_0x600000fb6440, C4<>;
L_0x600000f0c320 .functor MUXZ 1, o0x7fab8b052748, L_0x600000f0c3c0, L_0x600000fb6ee0, C4<>;
L_0x600000f0c280 .functor MUXZ 1, v0x600000d77de0_0, L_0x600000f01fe0, L_0x600000fb6440, C4<>;
L_0x600000f0c1e0 .functor MUXZ 1, o0x7fab8b0527a8, L_0x600000f0c280, L_0x600000fb7840, C4<>;
S_0x7fab8b951da0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b952510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d70b40_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d707e0_0 .net "d", 0 0, L_0x600000f01fe0;  alias, 1 drivers
v0x600000d70510_0 .net "q", 0 0, v0x600000d77de0_0;  alias, 1 drivers
v0x600000d70120_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d77de0_0 .var "state", 0 0;
v0x600000d77b10_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b951630 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d7b330_0 .net8 "Bitline1", 0 0, p0x7fab8b052ad8;  1 drivers, strength-aware
v0x600000d7a6d0_0 .net8 "Bitline2", 0 0, p0x7fab8b052b08;  1 drivers, strength-aware
v0x600000d7a400_0 .net "D", 0 0, L_0x600000f01f40;  1 drivers
v0x600000d7a0a0_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d79dd0_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d79a70_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d797a0_0 .net *"_ivl_0", 0 0, L_0x600000f0c140;  1 drivers
o0x7fab8b052b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d79440_0 name=_ivl_2
v0x600000d79170_0 .net *"_ivl_6", 0 0, L_0x600000f0c000;  1 drivers
o0x7fab8b052bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d78e10_0 name=_ivl_8
v0x600000d78b40_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d787e0_0 .net "dffOut", 0 0, v0x600000d7b960_0;  1 drivers
v0x600000d78480_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f0c140 .functor MUXZ 1, v0x600000d7b960_0, L_0x600000f01f40, L_0x600000fb6440, C4<>;
L_0x600000f0c0a0 .functor MUXZ 1, o0x7fab8b052b68, L_0x600000f0c140, L_0x600000fb6ee0, C4<>;
L_0x600000f0c000 .functor MUXZ 1, v0x600000d7b960_0, L_0x600000f01f40, L_0x600000fb6440, C4<>;
L_0x600000f05f40 .functor MUXZ 1, o0x7fab8b052bc8, L_0x600000f0c000, L_0x600000fb7840, C4<>;
S_0x7fab8b950ec0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b951630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d746c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d74360_0 .net "d", 0 0, L_0x600000f01f40;  alias, 1 drivers
v0x600000d74090_0 .net "q", 0 0, v0x600000d7b960_0;  alias, 1 drivers
v0x600000d7bc30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d7b960_0 .var "state", 0 0;
v0x600000d7b600_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b950750 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d7ef40_0 .net8 "Bitline1", 0 0, p0x7fab8b052ef8;  1 drivers, strength-aware
v0x600000d7ec70_0 .net8 "Bitline2", 0 0, p0x7fab8b052f28;  1 drivers, strength-aware
v0x600000d7e640_0 .net "D", 0 0, L_0x600000f01ea0;  1 drivers
v0x600000d7e370_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d7d7a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d7d4d0_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d7d170_0 .net *"_ivl_0", 0 0, L_0x600000f05ea0;  1 drivers
o0x7fab8b052f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d7cea0_0 name=_ivl_2
v0x600000d7cb40_0 .net *"_ivl_6", 0 0, L_0x600000f05d60;  1 drivers
o0x7fab8b052fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d7c870_0 name=_ivl_8
v0x600000d7c510_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d7c240_0 .net "dffOut", 0 0, v0x600000d7f570_0;  1 drivers
v0x600000da7f00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f05ea0 .functor MUXZ 1, v0x600000d7f570_0, L_0x600000f01ea0, L_0x600000fb6440, C4<>;
L_0x600000f05e00 .functor MUXZ 1, o0x7fab8b052f88, L_0x600000f05ea0, L_0x600000fb6ee0, C4<>;
L_0x600000f05d60 .functor MUXZ 1, v0x600000d7f570_0, L_0x600000f01ea0, L_0x600000fb6440, C4<>;
L_0x600000f06940 .functor MUXZ 1, o0x7fab8b052fe8, L_0x600000f05d60, L_0x600000fb7840, C4<>;
S_0x7fab8b94ffe0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b950750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d781b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d7ff00_0 .net "d", 0 0, L_0x600000f01ea0;  alias, 1 drivers
v0x600000d7fba0_0 .net "q", 0 0, v0x600000d7f570_0;  alias, 1 drivers
v0x600000d7f8d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d7f570_0 .var "state", 0 0;
v0x600000d7f2a0_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b94f870 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da6910_0 .net8 "Bitline1", 0 0, p0x7fab8b053318;  1 drivers, strength-aware
v0x600000da6640_0 .net8 "Bitline2", 0 0, p0x7fab8b053348;  1 drivers, strength-aware
v0x600000da62e0_0 .net "D", 0 0, L_0x600000f01e00;  1 drivers
v0x600000da6010_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000da5cb0_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000da59e0_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000da4c60_0 .net *"_ivl_0", 0 0, L_0x600000f068a0;  1 drivers
o0x7fab8b0533a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da4990_0 name=_ivl_2
v0x600000da4630_0 .net *"_ivl_6", 0 0, L_0x600000f06760;  1 drivers
o0x7fab8b053408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da4360_0 name=_ivl_8
v0x600000da4000_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da7de0_0 .net "dffOut", 0 0, v0x600000da6f40_0;  1 drivers
v0x600000da7e70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f068a0 .functor MUXZ 1, v0x600000da6f40_0, L_0x600000f01e00, L_0x600000fb6440, C4<>;
L_0x600000f06800 .functor MUXZ 1, o0x7fab8b0533a8, L_0x600000f068a0, L_0x600000fb6ee0, C4<>;
L_0x600000f06760 .functor MUXZ 1, v0x600000da6f40_0, L_0x600000f01e00, L_0x600000fb6440, C4<>;
L_0x600000f066c0 .functor MUXZ 1, o0x7fab8b053408, L_0x600000f06760, L_0x600000fb7840, C4<>;
S_0x7fab8b94f100 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b94f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da7ba0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da78d0_0 .net "d", 0 0, L_0x600000f01e00;  alias, 1 drivers
v0x600000da7570_0 .net "q", 0 0, v0x600000da6f40_0;  alias, 1 drivers
v0x600000da72a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da6f40_0 .var "state", 0 0;
v0x600000da6c70_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b94e990 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da77b0_0 .net8 "Bitline1", 0 0, p0x7fab8b053738;  1 drivers, strength-aware
v0x600000da7840_0 .net8 "Bitline2", 0 0, p0x7fab8b053768;  1 drivers, strength-aware
v0x600000da7600_0 .net "D", 0 0, L_0x600000f01d60;  1 drivers
v0x600000da7690_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000da7450_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000da74e0_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000da7330_0 .net *"_ivl_0", 0 0, L_0x600000f06620;  1 drivers
o0x7fab8b0537c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da73c0_0 name=_ivl_2
v0x600000da7180_0 .net *"_ivl_6", 0 0, L_0x600000f064e0;  1 drivers
o0x7fab8b053828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da7210_0 name=_ivl_8
v0x600000da6fd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da7060_0 .net "dffOut", 0 0, v0x600000da7960_0;  1 drivers
v0x600000da6e20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f06620 .functor MUXZ 1, v0x600000da7960_0, L_0x600000f01d60, L_0x600000fb6440, C4<>;
L_0x600000f06580 .functor MUXZ 1, o0x7fab8b0537c8, L_0x600000f06620, L_0x600000fb6ee0, C4<>;
L_0x600000f064e0 .functor MUXZ 1, v0x600000da7960_0, L_0x600000f01d60, L_0x600000fb6440, C4<>;
L_0x600000f05c20 .functor MUXZ 1, o0x7fab8b053828, L_0x600000f064e0, L_0x600000fb7840, C4<>;
S_0x7fab8b94e220 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b94e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da7c30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da7cc0_0 .net "d", 0 0, L_0x600000f01d60;  alias, 1 drivers
v0x600000da7a80_0 .net "q", 0 0, v0x600000da7960_0;  alias, 1 drivers
v0x600000da7b10_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da7960_0 .var "state", 0 0;
v0x600000da79f0_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b94dab0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da6a30_0 .net8 "Bitline1", 0 0, p0x7fab8b053b58;  1 drivers, strength-aware
v0x600000da67f0_0 .net8 "Bitline2", 0 0, p0x7fab8b053b88;  1 drivers, strength-aware
v0x600000da6880_0 .net "D", 0 0, L_0x600000f01cc0;  1 drivers
v0x600000da66d0_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000da6760_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000da6520_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000da65b0_0 .net *"_ivl_0", 0 0, L_0x600000f05a40;  1 drivers
o0x7fab8b053be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da6370_0 name=_ivl_2
v0x600000da6400_0 .net *"_ivl_6", 0 0, L_0x600000f06c60;  1 drivers
o0x7fab8b053c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da61c0_0 name=_ivl_8
v0x600000da6250_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da60a0_0 .net "dffOut", 0 0, v0x600000da6be0_0;  1 drivers
v0x600000da6130_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f05a40 .functor MUXZ 1, v0x600000da6be0_0, L_0x600000f01cc0, L_0x600000fb6440, C4<>;
L_0x600000f059a0 .functor MUXZ 1, o0x7fab8b053be8, L_0x600000f05a40, L_0x600000fb6ee0, C4<>;
L_0x600000f06c60 .functor MUXZ 1, v0x600000da6be0_0, L_0x600000f01cc0, L_0x600000fb6440, C4<>;
L_0x600000f06bc0 .functor MUXZ 1, o0x7fab8b053c48, L_0x600000f06c60, L_0x600000fb7840, C4<>;
S_0x7fab8b94d340 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b94dab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da6eb0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da6d00_0 .net "d", 0 0, L_0x600000f01cc0;  alias, 1 drivers
v0x600000da6d90_0 .net "q", 0 0, v0x600000da6be0_0;  alias, 1 drivers
v0x600000da6b50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da6be0_0 .var "state", 0 0;
v0x600000da69a0_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b94cbd0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da5a70_0 .net8 "Bitline1", 0 0, p0x7fab8b053f78;  1 drivers, strength-aware
v0x600000da5b00_0 .net8 "Bitline2", 0 0, p0x7fab8b053fa8;  1 drivers, strength-aware
v0x600000da58c0_0 .net "D", 0 0, L_0x600000f01c20;  1 drivers
v0x600000da5950_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000da4cf0_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000da4d80_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000da4b40_0 .net *"_ivl_0", 0 0, L_0x600000f06b20;  1 drivers
o0x7fab8b054008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da4bd0_0 name=_ivl_2
v0x600000da4a20_0 .net *"_ivl_6", 0 0, L_0x600000f069e0;  1 drivers
o0x7fab8b054068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da4ab0_0 name=_ivl_8
v0x600000da4870_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da4900_0 .net "dffOut", 0 0, v0x600000da5b90_0;  1 drivers
v0x600000da46c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f06b20 .functor MUXZ 1, v0x600000da5b90_0, L_0x600000f01c20, L_0x600000fb6440, C4<>;
L_0x600000f06a80 .functor MUXZ 1, o0x7fab8b054008, L_0x600000f06b20, L_0x600000fb6ee0, C4<>;
L_0x600000f069e0 .functor MUXZ 1, v0x600000da5b90_0, L_0x600000f01c20, L_0x600000fb6440, C4<>;
L_0x600000f06440 .functor MUXZ 1, o0x7fab8b054068, L_0x600000f069e0, L_0x600000fb7840, C4<>;
S_0x7fab8b94c460 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b94cbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da5ef0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da5f80_0 .net "d", 0 0, L_0x600000f01c20;  alias, 1 drivers
v0x600000da5d40_0 .net "q", 0 0, v0x600000da5b90_0;  alias, 1 drivers
v0x600000da5dd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da5b90_0 .var "state", 0 0;
v0x600000da5c20_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b94bcf0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da42d0_0 .net8 "Bitline1", 0 0, p0x7fab8b054398;  1 drivers, strength-aware
v0x600000da4090_0 .net8 "Bitline2", 0 0, p0x7fab8b0543c8;  1 drivers, strength-aware
v0x600000da4120_0 .net "D", 0 0, L_0x600000f00780;  1 drivers
v0x600000d5fde0_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d5fa80_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d5f7b0_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d5f450_0 .net *"_ivl_0", 0 0, L_0x600000f063a0;  1 drivers
o0x7fab8b054428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d5f180_0 name=_ivl_2
v0x600000d5ee20_0 .net *"_ivl_6", 0 0, L_0x600000f06260;  1 drivers
o0x7fab8b054488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d5eb50_0 name=_ivl_8
v0x600000d5e7f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d5e520_0 .net "dffOut", 0 0, v0x600000da4480_0;  1 drivers
v0x600000d5e1c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f063a0 .functor MUXZ 1, v0x600000da4480_0, L_0x600000f00780, L_0x600000fb6440, C4<>;
L_0x600000f06300 .functor MUXZ 1, o0x7fab8b054428, L_0x600000f063a0, L_0x600000fb6ee0, C4<>;
L_0x600000f06260 .functor MUXZ 1, v0x600000da4480_0, L_0x600000f00780, L_0x600000fb6440, C4<>;
L_0x600000f061c0 .functor MUXZ 1, o0x7fab8b054488, L_0x600000f06260, L_0x600000fb7840, C4<>;
S_0x7fab8b94b580 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b94bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da4750_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da4510_0 .net "d", 0 0, L_0x600000f00780;  alias, 1 drivers
v0x600000da45a0_0 .net "q", 0 0, v0x600000da4480_0;  alias, 1 drivers
v0x600000da43f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da4480_0 .var "state", 0 0;
v0x600000da4240_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b94ae10 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d5cc60_0 .net8 "Bitline1", 0 0, p0x7fab8b0547b8;  1 drivers, strength-aware
v0x600000d5c900_0 .net8 "Bitline2", 0 0, p0x7fab8b0547e8;  1 drivers, strength-aware
v0x600000d5c630_0 .net "D", 0 0, L_0x600000f006e0;  1 drivers
v0x600000d52d00_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d52a30_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d526d0_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d52400_0 .net *"_ivl_0", 0 0, L_0x600000f06120;  1 drivers
o0x7fab8b054848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d520a0_0 name=_ivl_2
v0x600000d51dd0_0 .net *"_ivl_6", 0 0, L_0x600000f05fe0;  1 drivers
o0x7fab8b0548a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d51a70_0 name=_ivl_8
v0x600000d517a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d51440_0 .net "dffOut", 0 0, v0x600000d5d290_0;  1 drivers
v0x600000d51170_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f06120 .functor MUXZ 1, v0x600000d5d290_0, L_0x600000f006e0, L_0x600000fb6440, C4<>;
L_0x600000f06080 .functor MUXZ 1, o0x7fab8b054848, L_0x600000f06120, L_0x600000fb6ee0, C4<>;
L_0x600000f05fe0 .functor MUXZ 1, v0x600000d5d290_0, L_0x600000f006e0, L_0x600000fb6440, C4<>;
L_0x600000f05b80 .functor MUXZ 1, o0x7fab8b0548a8, L_0x600000f05fe0, L_0x600000fb7840, C4<>;
S_0x7fab8b94a6a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b94ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d5def0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d5db90_0 .net "d", 0 0, L_0x600000f006e0;  alias, 1 drivers
v0x600000d5d8c0_0 .net "q", 0 0, v0x600000d5d290_0;  alias, 1 drivers
v0x600000d5d560_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d5d290_0 .var "state", 0 0;
v0x600000d5cf30_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b9497c0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d4fb10_0 .net8 "Bitline1", 0 0, p0x7fab8b054bd8;  1 drivers, strength-aware
v0x600000d4f840_0 .net8 "Bitline2", 0 0, p0x7fab8b054c08;  1 drivers, strength-aware
v0x600000d4f4e0_0 .net "D", 0 0, L_0x600000f00640;  1 drivers
v0x600000d4f210_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d4eeb0_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d4ebe0_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d4e880_0 .net *"_ivl_0", 0 0, L_0x600000f057c0;  1 drivers
o0x7fab8b054c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d4e5b0_0 name=_ivl_2
v0x600000d4e250_0 .net *"_ivl_6", 0 0, L_0x600000f05720;  1 drivers
o0x7fab8b054cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d4df80_0 name=_ivl_8
v0x600000d4dc20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d4d950_0 .net "dffOut", 0 0, v0x600000d501b0_0;  1 drivers
v0x600000d4d5f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f057c0 .functor MUXZ 1, v0x600000d501b0_0, L_0x600000f00640, L_0x600000fb6440, C4<>;
L_0x600000f05ae0 .functor MUXZ 1, o0x7fab8b054c68, L_0x600000f057c0, L_0x600000fb6ee0, C4<>;
L_0x600000f05720 .functor MUXZ 1, v0x600000d501b0_0, L_0x600000f00640, L_0x600000fb6440, C4<>;
L_0x600000f05900 .functor MUXZ 1, o0x7fab8b054cc8, L_0x600000f05720, L_0x600000fb7840, C4<>;
S_0x7fab8b949380 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9497c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d50e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d50b40_0 .net "d", 0 0, L_0x600000f00640;  alias, 1 drivers
v0x600000d507e0_0 .net "q", 0 0, v0x600000d501b0_0;  alias, 1 drivers
v0x600000d50510_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d501b0_0 .var "state", 0 0;
v0x600000d4fe70_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b948c10 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d4b720_0 .net8 "Bitline1", 0 0, p0x7fab8b054ff8;  1 drivers, strength-aware
v0x600000d4b3c0_0 .net8 "Bitline2", 0 0, p0x7fab8b055028;  1 drivers, strength-aware
v0x600000d4b0f0_0 .net "D", 0 0, L_0x600000f005a0;  1 drivers
v0x600000d4ad90_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d4aac0_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d4a760_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d4a490_0 .net *"_ivl_0", 0 0, L_0x600000f05860;  1 drivers
o0x7fab8b055088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d4a130_0 name=_ivl_2
v0x600000d49e60_0 .net *"_ivl_6", 0 0, L_0x600000f055e0;  1 drivers
o0x7fab8b0550e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d49b00_0 name=_ivl_8
v0x600000d49830_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d494d0_0 .net "dffOut", 0 0, v0x600000d4bd50_0;  1 drivers
v0x600000d49200_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f05860 .functor MUXZ 1, v0x600000d4bd50_0, L_0x600000f005a0, L_0x600000fb6440, C4<>;
L_0x600000f05cc0 .functor MUXZ 1, o0x7fab8b055088, L_0x600000f05860, L_0x600000fb6ee0, C4<>;
L_0x600000f055e0 .functor MUXZ 1, v0x600000d4bd50_0, L_0x600000f005a0, L_0x600000fb6440, C4<>;
L_0x600000f05540 .functor MUXZ 1, o0x7fab8b0550e8, L_0x600000f055e0, L_0x600000fb7840, C4<>;
S_0x7fab8b9484a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b948c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d4d320_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d4cfc0_0 .net "d", 0 0, L_0x600000f005a0;  alias, 1 drivers
v0x600000d4ccf0_0 .net "q", 0 0, v0x600000d4bd50_0;  alias, 1 drivers
v0x600000d4c090_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d4bd50_0 .var "state", 0 0;
v0x600000d4b9f0_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b947d30 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d47ba0_0 .net8 "Bitline1", 0 0, p0x7fab8b055418;  1 drivers, strength-aware
v0x600000d478d0_0 .net8 "Bitline2", 0 0, p0x7fab8b055448;  1 drivers, strength-aware
v0x600000d47570_0 .net "D", 0 0, L_0x600000f00500;  1 drivers
v0x600000d472a0_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d46f40_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d46c70_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d46910_0 .net *"_ivl_0", 0 0, L_0x600000f054a0;  1 drivers
o0x7fab8b0554a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d46640_0 name=_ivl_2
v0x600000d462e0_0 .net *"_ivl_6", 0 0, L_0x600000f03f20;  1 drivers
o0x7fab8b055508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d46010_0 name=_ivl_8
v0x600000d453b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d450e0_0 .net "dffOut", 0 0, v0x600000d48240_0;  1 drivers
v0x600000d44d80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f054a0 .functor MUXZ 1, v0x600000d48240_0, L_0x600000f00500, L_0x600000fb6440, C4<>;
L_0x600000f04000 .functor MUXZ 1, o0x7fab8b0554a8, L_0x600000f054a0, L_0x600000fb6ee0, C4<>;
L_0x600000f03f20 .functor MUXZ 1, v0x600000d48240_0, L_0x600000f00500, L_0x600000fb6440, C4<>;
L_0x600000f03e80 .functor MUXZ 1, o0x7fab8b055508, L_0x600000f03f20, L_0x600000fb7840, C4<>;
S_0x7fab8b9475c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b947d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d48ea0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d48bd0_0 .net "d", 0 0, L_0x600000f00500;  alias, 1 drivers
v0x600000d48870_0 .net "q", 0 0, v0x600000d48240_0;  alias, 1 drivers
v0x600000d485a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d48240_0 .var "state", 0 0;
v0x600000d47f00_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b946e50 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d437b0_0 .net8 "Bitline1", 0 0, p0x7fab8b055838;  1 drivers, strength-aware
v0x600000d43450_0 .net8 "Bitline2", 0 0, p0x7fab8b055868;  1 drivers, strength-aware
v0x600000d43180_0 .net "D", 0 0, L_0x600000f00460;  1 drivers
v0x600000d42e20_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000d42b50_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000d427f0_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000d42520_0 .net *"_ivl_0", 0 0, L_0x600000f03de0;  1 drivers
o0x7fab8b0558c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d421c0_0 name=_ivl_2
v0x600000d41ef0_0 .net *"_ivl_6", 0 0, L_0x600000f03ca0;  1 drivers
o0x7fab8b055928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d41b90_0 name=_ivl_8
v0x600000d418c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d41560_0 .net "dffOut", 0 0, v0x600000d43de0_0;  1 drivers
v0x600000d41290_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f03de0 .functor MUXZ 1, v0x600000d43de0_0, L_0x600000f00460, L_0x600000fb6440, C4<>;
L_0x600000f03d40 .functor MUXZ 1, o0x7fab8b0558c8, L_0x600000f03de0, L_0x600000fb6ee0, C4<>;
L_0x600000f03ca0 .functor MUXZ 1, v0x600000d43de0_0, L_0x600000f00460, L_0x600000fb6440, C4<>;
L_0x600000f03c00 .functor MUXZ 1, o0x7fab8b055928, L_0x600000f03ca0, L_0x600000fb7840, C4<>;
S_0x7fab8b9466e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b946e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d44ab0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d44750_0 .net "d", 0 0, L_0x600000f00460;  alias, 1 drivers
v0x600000d44480_0 .net "q", 0 0, v0x600000d43de0_0;  alias, 1 drivers
v0x600000d44120_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d43de0_0 .var "state", 0 0;
v0x600000d43a80_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b945f70 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000daff00_0 .net8 "Bitline1", 0 0, p0x7fab8b055c58;  1 drivers, strength-aware
v0x600000dafba0_0 .net8 "Bitline2", 0 0, p0x7fab8b055c88;  1 drivers, strength-aware
v0x600000daf8d0_0 .net "D", 0 0, L_0x600000f003c0;  1 drivers
v0x600000daf570_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000daf2a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000daef40_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000daec70_0 .net *"_ivl_0", 0 0, L_0x600000f03b60;  1 drivers
o0x7fab8b055ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dae910_0 name=_ivl_2
v0x600000dae640_0 .net *"_ivl_6", 0 0, L_0x600000f03a20;  1 drivers
o0x7fab8b055d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dae2e0_0 name=_ivl_8
v0x600000dae010_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dadcb0_0 .net "dffOut", 0 0, v0x600000d402d0_0;  1 drivers
v0x600000dad9e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f03b60 .functor MUXZ 1, v0x600000d402d0_0, L_0x600000f003c0, L_0x600000fb6440, C4<>;
L_0x600000f03ac0 .functor MUXZ 1, o0x7fab8b055ce8, L_0x600000f03b60, L_0x600000fb6ee0, C4<>;
L_0x600000f03a20 .functor MUXZ 1, v0x600000d402d0_0, L_0x600000f003c0, L_0x600000fb6440, C4<>;
L_0x600000f02580 .functor MUXZ 1, o0x7fab8b055d48, L_0x600000f03a20, L_0x600000fb7840, C4<>;
S_0x7fab8b945800 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b945f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d40f30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d40c60_0 .net "d", 0 0, L_0x600000f003c0;  alias, 1 drivers
v0x600000d40900_0 .net "q", 0 0, v0x600000d402d0_0;  alias, 1 drivers
v0x600000d40630_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d402d0_0 .var "state", 0 0;
v0x600000d40000_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b945090 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dafe70_0 .net8 "Bitline1", 0 0, p0x7fab8b056078;  1 drivers, strength-aware
v0x600000dafc30_0 .net8 "Bitline2", 0 0, p0x7fab8b0560a8;  1 drivers, strength-aware
v0x600000dafcc0_0 .net "D", 0 0, L_0x600000f00320;  1 drivers
v0x600000dafa80_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000dafb10_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000daf960_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000daf9f0_0 .net *"_ivl_0", 0 0, L_0x600000f024e0;  1 drivers
o0x7fab8b056108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000daf7b0_0 name=_ivl_2
v0x600000daf840_0 .net *"_ivl_6", 0 0, L_0x600000f023a0;  1 drivers
o0x7fab8b056168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000daf600_0 name=_ivl_8
v0x600000daf690_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000daf450_0 .net "dffOut", 0 0, v0x600000dac000_0;  1 drivers
v0x600000daf4e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f024e0 .functor MUXZ 1, v0x600000dac000_0, L_0x600000f00320, L_0x600000fb6440, C4<>;
L_0x600000f02440 .functor MUXZ 1, o0x7fab8b056108, L_0x600000f024e0, L_0x600000fb6ee0, C4<>;
L_0x600000f023a0 .functor MUXZ 1, v0x600000dac000_0, L_0x600000f00320, L_0x600000fb6440, C4<>;
L_0x600000f02300 .functor MUXZ 1, o0x7fab8b056168, L_0x600000f023a0, L_0x600000fb7840, C4<>;
S_0x7fab8b944920 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b945090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dacc60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dac990_0 .net "d", 0 0, L_0x600000f00320;  alias, 1 drivers
v0x600000dac630_0 .net "q", 0 0, v0x600000dac000_0;  alias, 1 drivers
v0x600000dac360_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dac000_0 .var "state", 0 0;
v0x600000dafde0_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b9441b0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b95a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000daee20_0 .net8 "Bitline1", 0 0, p0x7fab8b056498;  1 drivers, strength-aware
v0x600000daeeb0_0 .net8 "Bitline2", 0 0, p0x7fab8b0564c8;  1 drivers, strength-aware
v0x600000daed00_0 .net "D", 0 0, L_0x600000f00280;  1 drivers
v0x600000daed90_0 .net "ReadEnable1", 0 0, L_0x600000fb6ee0;  alias, 1 drivers
v0x600000daeb50_0 .net "ReadEnable2", 0 0, L_0x600000fb7840;  alias, 1 drivers
v0x600000daebe0_0 .net "WriteEnable", 0 0, L_0x600000fb6440;  alias, 1 drivers
v0x600000dae9a0_0 .net *"_ivl_0", 0 0, L_0x600000f02260;  1 drivers
o0x7fab8b056528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000daea30_0 name=_ivl_2
v0x600000dae7f0_0 .net *"_ivl_6", 0 0, L_0x600000f02120;  1 drivers
o0x7fab8b056588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dae880_0 name=_ivl_8
v0x600000dae6d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dae760_0 .net "dffOut", 0 0, v0x600000daefd0_0;  1 drivers
v0x600000dae520_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f02260 .functor MUXZ 1, v0x600000daefd0_0, L_0x600000f00280, L_0x600000fb6440, C4<>;
L_0x600000f021c0 .functor MUXZ 1, o0x7fab8b056528, L_0x600000f02260, L_0x600000fb6ee0, C4<>;
L_0x600000f02120 .functor MUXZ 1, v0x600000daefd0_0, L_0x600000f00280, L_0x600000fb6440, C4<>;
L_0x600000f02080 .functor MUXZ 1, o0x7fab8b056588, L_0x600000f02120, L_0x600000fb7840, C4<>;
S_0x7fab8b943a40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9441b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000daf330_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000daf3c0_0 .net "d", 0 0, L_0x600000f00280;  alias, 1 drivers
v0x600000daf180_0 .net "q", 0 0, v0x600000daefd0_0;  alias, 1 drivers
v0x600000daf210_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000daefd0_0 .var "state", 0 0;
v0x600000daf060_0 .net "wen", 0 0, L_0x600000fb6440;  alias, 1 drivers
S_0x7fab8b949f30 .scope module, "regArray[4]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000db0ab0_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000db0b40_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000db0900_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000db0990_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  1 drivers
v0x600000db0750_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  1 drivers
v0x600000db07e0_0 .net "WriteReg", 0 0, L_0x600000fb64e0;  1 drivers
v0x600000db0630_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db06c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f39400 .part v0x600000e719e0_0, 0, 1;
L_0x600000f39360 .part v0x600000e719e0_0, 1, 1;
L_0x600000f392c0 .part v0x600000e719e0_0, 2, 1;
L_0x600000f39220 .part v0x600000e719e0_0, 3, 1;
L_0x600000f39180 .part v0x600000e719e0_0, 4, 1;
L_0x600000f390e0 .part v0x600000e719e0_0, 5, 1;
L_0x600000f39040 .part v0x600000e719e0_0, 6, 1;
L_0x600000f38fa0 .part v0x600000e719e0_0, 7, 1;
L_0x600000f38f00 .part v0x600000e719e0_0, 8, 1;
L_0x600000f38e60 .part v0x600000e719e0_0, 9, 1;
L_0x600000f38dc0 .part v0x600000e719e0_0, 10, 1;
L_0x600000f38d20 .part v0x600000e719e0_0, 11, 1;
L_0x600000f37840 .part v0x600000e719e0_0, 12, 1;
L_0x600000f377a0 .part v0x600000e719e0_0, 13, 1;
L_0x600000f37700 .part v0x600000e719e0_0, 14, 1;
L_0x600000f37660 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b056a68 .port I0x600003e1fe80, L_0x600000f00140;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b056a68;
p0x7fab8b056ee8 .port I0x600003e1fe80, L_0x600000f3e440;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b056ee8;
p0x7fab8b057308 .port I0x600003e1fe80, L_0x600000f3e1c0;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b057308;
p0x7fab8b057728 .port I0x600003e1fe80, L_0x600000f3df40;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b057728;
p0x7fab8b057b48 .port I0x600003e1fe80, L_0x600000f3fd40;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b057b48;
p0x7fab8b057f68 .port I0x600003e1fe80, L_0x600000f3fac0;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b057f68;
p0x7fab8b058388 .port I0x600003e1fe80, L_0x600000f3dd60;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b058388;
p0x7fab8b0587a8 .port I0x600003e1fe80, L_0x600000f3c6e0;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0587a8;
p0x7fab8b058bc8 .port I0x600003e1fe80, L_0x600000f3c460;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b058bc8;
p0x7fab8b058fe8 .port I0x600003e1fe80, L_0x600000f3c1e0;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b058fe8;
p0x7fab8b059408 .port I0x600003e1fe80, L_0x600000f3bf20;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b059408;
p0x7fab8b059828 .port I0x600003e1fe80, L_0x600000f3b3e0;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b059828;
p0x7fab8b059c48 .port I0x600003e1fe80, L_0x600000f3b160;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b059c48;
p0x7fab8b05a068 .port I0x600003e1fe80, L_0x600000f3aee0;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05a068;
p0x7fab8b05a488 .port I0x600003e1fe80, L_0x600000f3ac60;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05a488;
p0x7fab8b05a8a8 .port I0x600003e1fe80, L_0x600000f395e0;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05a8a8;
p0x7fab8b056a98 .port I0x600003f55fe0, L_0x600000f00000;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b056a98;
p0x7fab8b056f18 .port I0x600003f55fe0, L_0x600000f3e300;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b056f18;
p0x7fab8b057338 .port I0x600003f55fe0, L_0x600000f3e080;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b057338;
p0x7fab8b057758 .port I0x600003f55fe0, L_0x600000f3fe80;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b057758;
p0x7fab8b057b78 .port I0x600003f55fe0, L_0x600000f3fc00;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b057b78;
p0x7fab8b057f98 .port I0x600003f55fe0, L_0x600000f3dea0;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b057f98;
p0x7fab8b0583b8 .port I0x600003f55fe0, L_0x600000f3dc20;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0583b8;
p0x7fab8b0587d8 .port I0x600003f55fe0, L_0x600000f3c5a0;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0587d8;
p0x7fab8b058bf8 .port I0x600003f55fe0, L_0x600000f3c320;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b058bf8;
p0x7fab8b059018 .port I0x600003f55fe0, L_0x600000f3c0a0;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b059018;
p0x7fab8b059438 .port I0x600003f55fe0, L_0x600000f3bde0;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b059438;
p0x7fab8b059858 .port I0x600003f55fe0, L_0x600000f3b2a0;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b059858;
p0x7fab8b059c78 .port I0x600003f55fe0, L_0x600000f3b020;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b059c78;
p0x7fab8b05a098 .port I0x600003f55fe0, L_0x600000f3ada0;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05a098;
p0x7fab8b05a4b8 .port I0x600003f55fe0, L_0x600000f3ab20;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05a4b8;
p0x7fab8b05a8d8 .port I0x600003f55fe0, L_0x600000f394a0;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05a8d8;
S_0x7fab8b9423f0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dadb00_0 .net8 "Bitline1", 0 0, p0x7fab8b056a68;  1 drivers, strength-aware
v0x600000dad8c0_0 .net8 "Bitline2", 0 0, p0x7fab8b056a98;  1 drivers, strength-aware
v0x600000dad950_0 .net "D", 0 0, L_0x600000f39400;  1 drivers
v0x600000daccf0_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000dacd80_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000dacb40_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000dacbd0_0 .net *"_ivl_0", 0 0, L_0x600000f001e0;  1 drivers
o0x7fab8b056b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000daca20_0 name=_ivl_2
v0x600000dacab0_0 .net *"_ivl_6", 0 0, L_0x600000f000a0;  1 drivers
o0x7fab8b056bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dac870_0 name=_ivl_8
v0x600000dac900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dac6c0_0 .net "dffOut", 0 0, v0x600000dadc20_0;  1 drivers
v0x600000dac750_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f001e0 .functor MUXZ 1, v0x600000dadc20_0, L_0x600000f39400, L_0x600000fb64e0, C4<>;
L_0x600000f00140 .functor MUXZ 1, o0x7fab8b056b58, L_0x600000f001e0, L_0x600000fb6f80, C4<>;
L_0x600000f000a0 .functor MUXZ 1, v0x600000dadc20_0, L_0x600000f39400, L_0x600000fb64e0, C4<>;
L_0x600000f00000 .functor MUXZ 1, o0x7fab8b056bb8, L_0x600000f000a0, L_0x600000fb78e0, C4<>;
S_0x7fab8b941c80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9423f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dadf80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dadd40_0 .net "d", 0 0, L_0x600000f39400;  alias, 1 drivers
v0x600000daddd0_0 .net "q", 0 0, v0x600000dadc20_0;  alias, 1 drivers
v0x600000dadb90_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dadc20_0 .var "state", 0 0;
v0x600000dada70_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b941510 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dac090_0 .net8 "Bitline1", 0 0, p0x7fab8b056ee8;  1 drivers, strength-aware
v0x600000dac120_0 .net8 "Bitline2", 0 0, p0x7fab8b056f18;  1 drivers, strength-aware
v0x600000da8240_0 .net "D", 0 0, L_0x600000f39360;  1 drivers
v0x600000da82d0_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000da8360_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000da8120_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000da81b0_0 .net *"_ivl_0", 0 0, L_0x600000f3e4e0;  1 drivers
o0x7fab8b056f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da8000_0 name=_ivl_2
v0x600000da8090_0 .net *"_ivl_6", 0 0, L_0x600000f3e3a0;  1 drivers
o0x7fab8b056fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbfc30_0 name=_ivl_8
v0x600000dbf960_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbf600_0 .net "dffOut", 0 0, v0x600000dac240_0;  1 drivers
v0x600000dbf330_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3e4e0 .functor MUXZ 1, v0x600000dac240_0, L_0x600000f39360, L_0x600000fb64e0, C4<>;
L_0x600000f3e440 .functor MUXZ 1, o0x7fab8b056f78, L_0x600000f3e4e0, L_0x600000fb6f80, C4<>;
L_0x600000f3e3a0 .functor MUXZ 1, v0x600000dac240_0, L_0x600000f39360, L_0x600000fb64e0, C4<>;
L_0x600000f3e300 .functor MUXZ 1, o0x7fab8b056fd8, L_0x600000f3e3a0, L_0x600000fb78e0, C4<>;
S_0x7fab8b940da0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b941510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dac510_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dac5a0_0 .net "d", 0 0, L_0x600000f39360;  alias, 1 drivers
v0x600000dac3f0_0 .net "q", 0 0, v0x600000dac240_0;  alias, 1 drivers
v0x600000dac480_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dac240_0 .var "state", 0 0;
v0x600000dac2d0_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b940630 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dbdd40_0 .net8 "Bitline1", 0 0, p0x7fab8b057308;  1 drivers, strength-aware
v0x600000dbda70_0 .net8 "Bitline2", 0 0, p0x7fab8b057338;  1 drivers, strength-aware
v0x600000dbccf0_0 .net "D", 0 0, L_0x600000f392c0;  1 drivers
v0x600000dbca20_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000dbc6c0_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000dbc3f0_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000dbc090_0 .net *"_ivl_0", 0 0, L_0x600000f3e260;  1 drivers
o0x7fab8b057398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbfe70_0 name=_ivl_2
v0x600000dbff00_0 .net *"_ivl_6", 0 0, L_0x600000f3e120;  1 drivers
o0x7fab8b0573f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbfcc0_0 name=_ivl_8
v0x600000dbfd50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbfb10_0 .net "dffOut", 0 0, v0x600000dbe370_0;  1 drivers
v0x600000dbfba0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3e260 .functor MUXZ 1, v0x600000dbe370_0, L_0x600000f392c0, L_0x600000fb64e0, C4<>;
L_0x600000f3e1c0 .functor MUXZ 1, o0x7fab8b057398, L_0x600000f3e260, L_0x600000fb6f80, C4<>;
L_0x600000f3e120 .functor MUXZ 1, v0x600000dbe370_0, L_0x600000f392c0, L_0x600000fb64e0, C4<>;
L_0x600000f3e080 .functor MUXZ 1, o0x7fab8b0573f8, L_0x600000f3e120, L_0x600000fb78e0, C4<>;
S_0x7fab8b93fec0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b940630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dbefd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbed00_0 .net "d", 0 0, L_0x600000f392c0;  alias, 1 drivers
v0x600000dbe9a0_0 .net "q", 0 0, v0x600000dbe370_0;  alias, 1 drivers
v0x600000dbe6d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dbe370_0 .var "state", 0 0;
v0x600000dbe0a0_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b93f530 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dbf4e0_0 .net8 "Bitline1", 0 0, p0x7fab8b057728;  1 drivers, strength-aware
v0x600000dbf570_0 .net8 "Bitline2", 0 0, p0x7fab8b057758;  1 drivers, strength-aware
v0x600000dbf3c0_0 .net "D", 0 0, L_0x600000f39220;  1 drivers
v0x600000dbf450_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000dbf210_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000dbf2a0_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000dbf060_0 .net *"_ivl_0", 0 0, L_0x600000f3dfe0;  1 drivers
o0x7fab8b0577b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbf0f0_0 name=_ivl_2
v0x600000dbeeb0_0 .net *"_ivl_6", 0 0, L_0x600000f3f980;  1 drivers
o0x7fab8b057818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbef40_0 name=_ivl_8
v0x600000dbed90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbee20_0 .net "dffOut", 0 0, v0x600000dbf690_0;  1 drivers
v0x600000dbebe0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3dfe0 .functor MUXZ 1, v0x600000dbf690_0, L_0x600000f39220, L_0x600000fb64e0, C4<>;
L_0x600000f3df40 .functor MUXZ 1, o0x7fab8b0577b8, L_0x600000f3dfe0, L_0x600000fb6f80, C4<>;
L_0x600000f3f980 .functor MUXZ 1, v0x600000dbf690_0, L_0x600000f39220, L_0x600000fb64e0, C4<>;
L_0x600000f3fe80 .functor MUXZ 1, o0x7fab8b057818, L_0x600000f3f980, L_0x600000fb78e0, C4<>;
S_0x7fab8b93edc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b93f530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dbf9f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbfa80_0 .net "d", 0 0, L_0x600000f39220;  alias, 1 drivers
v0x600000dbf840_0 .net "q", 0 0, v0x600000dbf690_0;  alias, 1 drivers
v0x600000dbf8d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dbf690_0 .var "state", 0 0;
v0x600000dbf720_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b93e650 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dbe7f0_0 .net8 "Bitline1", 0 0, p0x7fab8b057b48;  1 drivers, strength-aware
v0x600000dbe5b0_0 .net8 "Bitline2", 0 0, p0x7fab8b057b78;  1 drivers, strength-aware
v0x600000dbe640_0 .net "D", 0 0, L_0x600000f39180;  1 drivers
v0x600000dbe400_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000dbe490_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000dbe250_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000dbe2e0_0 .net *"_ivl_0", 0 0, L_0x600000f3fde0;  1 drivers
o0x7fab8b057bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbe130_0 name=_ivl_2
v0x600000dbe1c0_0 .net *"_ivl_6", 0 0, L_0x600000f3fca0;  1 drivers
o0x7fab8b057c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbdf80_0 name=_ivl_8
v0x600000dbe010_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbddd0_0 .net "dffOut", 0 0, v0x600000dbe910_0;  1 drivers
v0x600000dbde60_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3fde0 .functor MUXZ 1, v0x600000dbe910_0, L_0x600000f39180, L_0x600000fb64e0, C4<>;
L_0x600000f3fd40 .functor MUXZ 1, o0x7fab8b057bd8, L_0x600000f3fde0, L_0x600000fb6f80, C4<>;
L_0x600000f3fca0 .functor MUXZ 1, v0x600000dbe910_0, L_0x600000f39180, L_0x600000fb64e0, C4<>;
L_0x600000f3fc00 .functor MUXZ 1, o0x7fab8b057c38, L_0x600000f3fca0, L_0x600000fb78e0, C4<>;
S_0x7fab8b93dee0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b93e650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dbec70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbea30_0 .net "d", 0 0, L_0x600000f39180;  alias, 1 drivers
v0x600000dbeac0_0 .net "q", 0 0, v0x600000dbe910_0;  alias, 1 drivers
v0x600000dbe880_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dbe910_0 .var "state", 0 0;
v0x600000dbe760_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b93d770 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dbcd80_0 .net8 "Bitline1", 0 0, p0x7fab8b057f68;  1 drivers, strength-aware
v0x600000dbce10_0 .net8 "Bitline2", 0 0, p0x7fab8b057f98;  1 drivers, strength-aware
v0x600000dbcbd0_0 .net "D", 0 0, L_0x600000f390e0;  1 drivers
v0x600000dbcc60_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000dbcab0_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000dbcb40_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000dbc900_0 .net *"_ivl_0", 0 0, L_0x600000f3fb60;  1 drivers
o0x7fab8b057ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbc990_0 name=_ivl_2
v0x600000dbc750_0 .net *"_ivl_6", 0 0, L_0x600000f3fa20;  1 drivers
o0x7fab8b058058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbc7e0_0 name=_ivl_8
v0x600000dbc5a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbc630_0 .net "dffOut", 0 0, v0x600000dbd950_0;  1 drivers
v0x600000dbc480_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3fb60 .functor MUXZ 1, v0x600000dbd950_0, L_0x600000f390e0, L_0x600000fb64e0, C4<>;
L_0x600000f3fac0 .functor MUXZ 1, o0x7fab8b057ff8, L_0x600000f3fb60, L_0x600000fb6f80, C4<>;
L_0x600000f3fa20 .functor MUXZ 1, v0x600000dbd950_0, L_0x600000f390e0, L_0x600000fb64e0, C4<>;
L_0x600000f3dea0 .functor MUXZ 1, o0x7fab8b058058, L_0x600000f3fa20, L_0x600000fb78e0, C4<>;
S_0x7fab8b93d000 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b93d770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dbdc20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbdcb0_0 .net "d", 0 0, L_0x600000f390e0;  alias, 1 drivers
v0x600000dbdb00_0 .net "q", 0 0, v0x600000dbd950_0;  alias, 1 drivers
v0x600000dbdb90_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dbd950_0 .var "state", 0 0;
v0x600000dbd9e0_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b93c890 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dbbd50_0 .net8 "Bitline1", 0 0, p0x7fab8b058388;  1 drivers, strength-aware
v0x600000dbb9f0_0 .net8 "Bitline2", 0 0, p0x7fab8b0583b8;  1 drivers, strength-aware
v0x600000dbb720_0 .net "D", 0 0, L_0x600000f39040;  1 drivers
v0x600000dbb3c0_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000dbb0f0_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000dbad90_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000dbaac0_0 .net *"_ivl_0", 0 0, L_0x600000f3de00;  1 drivers
o0x7fab8b058418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dba760_0 name=_ivl_2
v0x600000dba490_0 .net *"_ivl_6", 0 0, L_0x600000f3dcc0;  1 drivers
o0x7fab8b058478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dba130_0 name=_ivl_8
v0x600000db9e60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db9b00_0 .net "dffOut", 0 0, v0x600000dbc1b0_0;  1 drivers
v0x600000db9830_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3de00 .functor MUXZ 1, v0x600000dbc1b0_0, L_0x600000f39040, L_0x600000fb64e0, C4<>;
L_0x600000f3dd60 .functor MUXZ 1, o0x7fab8b058418, L_0x600000f3de00, L_0x600000fb6f80, C4<>;
L_0x600000f3dcc0 .functor MUXZ 1, v0x600000dbc1b0_0, L_0x600000f39040, L_0x600000fb64e0, C4<>;
L_0x600000f3dc20 .functor MUXZ 1, o0x7fab8b058478, L_0x600000f3dcc0, L_0x600000fb78e0, C4<>;
S_0x7fab8b93c120 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b93c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dbc510_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbc2d0_0 .net "d", 0 0, L_0x600000f39040;  alias, 1 drivers
v0x600000dbc360_0 .net "q", 0 0, v0x600000dbc1b0_0;  alias, 1 drivers
v0x600000dbc120_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dbc1b0_0 .var "state", 0 0;
v0x600000dbc000_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b93b9b0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000db8240_0 .net8 "Bitline1", 0 0, p0x7fab8b0587a8;  1 drivers, strength-aware
v0x600000dbbf00_0 .net8 "Bitline2", 0 0, p0x7fab8b0587d8;  1 drivers, strength-aware
v0x600000dbbde0_0 .net "D", 0 0, L_0x600000f38fa0;  1 drivers
v0x600000dbbe70_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000dbbc30_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000dbbcc0_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000dbba80_0 .net *"_ivl_0", 0 0, L_0x600000f3c780;  1 drivers
o0x7fab8b058838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbbb10_0 name=_ivl_2
v0x600000dbb8d0_0 .net *"_ivl_6", 0 0, L_0x600000f3c640;  1 drivers
o0x7fab8b058898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbb960_0 name=_ivl_8
v0x600000dbb7b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbb840_0 .net "dffOut", 0 0, v0x600000db8870_0;  1 drivers
v0x600000dbb600_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3c780 .functor MUXZ 1, v0x600000db8870_0, L_0x600000f38fa0, L_0x600000fb64e0, C4<>;
L_0x600000f3c6e0 .functor MUXZ 1, o0x7fab8b058838, L_0x600000f3c780, L_0x600000fb6f80, C4<>;
L_0x600000f3c640 .functor MUXZ 1, v0x600000db8870_0, L_0x600000f38fa0, L_0x600000fb64e0, C4<>;
L_0x600000f3c5a0 .functor MUXZ 1, o0x7fab8b058898, L_0x600000f3c640, L_0x600000fb78e0, C4<>;
S_0x7fab8b93b240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b93b9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000db94d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db9200_0 .net "d", 0 0, L_0x600000f38fa0;  alias, 1 drivers
v0x600000db8ea0_0 .net "q", 0 0, v0x600000db8870_0;  alias, 1 drivers
v0x600000db8bd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000db8870_0 .var "state", 0 0;
v0x600000db85a0_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b93aad0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dbb210_0 .net8 "Bitline1", 0 0, p0x7fab8b058bc8;  1 drivers, strength-aware
v0x600000dbafd0_0 .net8 "Bitline2", 0 0, p0x7fab8b058bf8;  1 drivers, strength-aware
v0x600000dbb060_0 .net "D", 0 0, L_0x600000f38f00;  1 drivers
v0x600000dbae20_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000dbaeb0_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000dbac70_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000dbad00_0 .net *"_ivl_0", 0 0, L_0x600000f3c500;  1 drivers
o0x7fab8b058c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dbab50_0 name=_ivl_2
v0x600000dbabe0_0 .net *"_ivl_6", 0 0, L_0x600000f3c3c0;  1 drivers
o0x7fab8b058cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dba9a0_0 name=_ivl_8
v0x600000dbaa30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dba7f0_0 .net "dffOut", 0 0, v0x600000dbb330_0;  1 drivers
v0x600000dba880_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3c500 .functor MUXZ 1, v0x600000dbb330_0, L_0x600000f38f00, L_0x600000fb64e0, C4<>;
L_0x600000f3c460 .functor MUXZ 1, o0x7fab8b058c58, L_0x600000f3c500, L_0x600000fb6f80, C4<>;
L_0x600000f3c3c0 .functor MUXZ 1, v0x600000dbb330_0, L_0x600000f38f00, L_0x600000fb64e0, C4<>;
L_0x600000f3c320 .functor MUXZ 1, o0x7fab8b058cb8, L_0x600000f3c3c0, L_0x600000fb78e0, C4<>;
S_0x7fab8b93a360 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b93aad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dbb690_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dbb450_0 .net "d", 0 0, L_0x600000f38f00;  alias, 1 drivers
v0x600000dbb4e0_0 .net "q", 0 0, v0x600000dbb330_0;  alias, 1 drivers
v0x600000dbb2a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dbb330_0 .var "state", 0 0;
v0x600000dbb180_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b939480 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dba1c0_0 .net8 "Bitline1", 0 0, p0x7fab8b058fe8;  1 drivers, strength-aware
v0x600000dba250_0 .net8 "Bitline2", 0 0, p0x7fab8b059018;  1 drivers, strength-aware
v0x600000dba010_0 .net "D", 0 0, L_0x600000f38e60;  1 drivers
v0x600000dba0a0_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000db9ef0_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000db9f80_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000db9d40_0 .net *"_ivl_0", 0 0, L_0x600000f3c280;  1 drivers
o0x7fab8b059078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db9dd0_0 name=_ivl_2
v0x600000db9b90_0 .net *"_ivl_6", 0 0, L_0x600000f3c140;  1 drivers
o0x7fab8b0590d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db9c20_0 name=_ivl_8
v0x600000db99e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db9a70_0 .net "dffOut", 0 0, v0x600000dba370_0;  1 drivers
v0x600000db98c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3c280 .functor MUXZ 1, v0x600000dba370_0, L_0x600000f38e60, L_0x600000fb64e0, C4<>;
L_0x600000f3c1e0 .functor MUXZ 1, o0x7fab8b059078, L_0x600000f3c280, L_0x600000fb6f80, C4<>;
L_0x600000f3c140 .functor MUXZ 1, v0x600000dba370_0, L_0x600000f38e60, L_0x600000fb64e0, C4<>;
L_0x600000f3c0a0 .functor MUXZ 1, o0x7fab8b0590d8, L_0x600000f3c140, L_0x600000fb78e0, C4<>;
S_0x7fab8b938d10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b939480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dba640_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dba6d0_0 .net "d", 0 0, L_0x600000f38e60;  alias, 1 drivers
v0x600000dba520_0 .net "q", 0 0, v0x600000dba370_0;  alias, 1 drivers
v0x600000dba5b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dba370_0 .var "state", 0 0;
v0x600000dba400_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b9385a0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000db9440_0 .net8 "Bitline1", 0 0, p0x7fab8b059408;  1 drivers, strength-aware
v0x600000db9290_0 .net8 "Bitline2", 0 0, p0x7fab8b059438;  1 drivers, strength-aware
v0x600000db9320_0 .net "D", 0 0, L_0x600000f38dc0;  1 drivers
v0x600000db90e0_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000db9170_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000db8f30_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000db8fc0_0 .net *"_ivl_0", 0 0, L_0x600000f3c000;  1 drivers
o0x7fab8b059498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db8d80_0 name=_ivl_2
v0x600000db8e10_0 .net *"_ivl_6", 0 0, L_0x600000f3be80;  1 drivers
o0x7fab8b0594f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db8c60_0 name=_ivl_8
v0x600000db8cf0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db8ab0_0 .net "dffOut", 0 0, v0x600000db95f0_0;  1 drivers
v0x600000db8b40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3c000 .functor MUXZ 1, v0x600000db95f0_0, L_0x600000f38dc0, L_0x600000fb64e0, C4<>;
L_0x600000f3bf20 .functor MUXZ 1, o0x7fab8b059498, L_0x600000f3c000, L_0x600000fb6f80, C4<>;
L_0x600000f3be80 .functor MUXZ 1, v0x600000db95f0_0, L_0x600000f38dc0, L_0x600000fb64e0, C4<>;
L_0x600000f3bde0 .functor MUXZ 1, o0x7fab8b0594f8, L_0x600000f3be80, L_0x600000fb78e0, C4<>;
S_0x7fab8b937e30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9385a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000db9950_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db9710_0 .net "d", 0 0, L_0x600000f38dc0;  alias, 1 drivers
v0x600000db97a0_0 .net "q", 0 0, v0x600000db95f0_0;  alias, 1 drivers
v0x600000db9560_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000db95f0_0 .var "state", 0 0;
v0x600000db93b0_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b9376c0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000db8480_0 .net8 "Bitline1", 0 0, p0x7fab8b059828;  1 drivers, strength-aware
v0x600000db8510_0 .net8 "Bitline2", 0 0, p0x7fab8b059858;  1 drivers, strength-aware
v0x600000db82d0_0 .net "D", 0 0, L_0x600000f38d20;  1 drivers
v0x600000db8360_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000db8120_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000db81b0_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000db8000_0 .net *"_ivl_0", 0 0, L_0x600000f3b480;  1 drivers
o0x7fab8b0598b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db8090_0 name=_ivl_2
v0x600000db39f0_0 .net *"_ivl_6", 0 0, L_0x600000f3b340;  1 drivers
o0x7fab8b059918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db3720_0 name=_ivl_8
v0x600000db33c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db30f0_0 .net "dffOut", 0 0, v0x600000db8630_0;  1 drivers
v0x600000db2d90_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3b480 .functor MUXZ 1, v0x600000db8630_0, L_0x600000f38d20, L_0x600000fb64e0, C4<>;
L_0x600000f3b3e0 .functor MUXZ 1, o0x7fab8b0598b8, L_0x600000f3b480, L_0x600000fb6f80, C4<>;
L_0x600000f3b340 .functor MUXZ 1, v0x600000db8630_0, L_0x600000f38d20, L_0x600000fb64e0, C4<>;
L_0x600000f3b2a0 .functor MUXZ 1, o0x7fab8b059918, L_0x600000f3b340, L_0x600000fb78e0, C4<>;
S_0x7fab8b936f50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9376c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000db8900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db8990_0 .net "d", 0 0, L_0x600000f38d20;  alias, 1 drivers
v0x600000db8750_0 .net "q", 0 0, v0x600000db8630_0;  alias, 1 drivers
v0x600000db87e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000db8630_0 .var "state", 0 0;
v0x600000db86c0_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b9367e0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000db1830_0 .net8 "Bitline1", 0 0, p0x7fab8b059c48;  1 drivers, strength-aware
v0x600000db14d0_0 .net8 "Bitline2", 0 0, p0x7fab8b059c78;  1 drivers, strength-aware
v0x600000db1200_0 .net "D", 0 0, L_0x600000f37840;  1 drivers
v0x600000db0ea0_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000db0bd0_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000db0870_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000db05a0_0 .net *"_ivl_0", 0 0, L_0x600000f3b200;  1 drivers
o0x7fab8b059cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db0240_0 name=_ivl_2
v0x600000db3a80_0 .net *"_ivl_6", 0 0, L_0x600000f3b0c0;  1 drivers
o0x7fab8b059d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db3b10_0 name=_ivl_8
v0x600000db38d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db3960_0 .net "dffOut", 0 0, v0x600000db1e60_0;  1 drivers
v0x600000db37b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3b200 .functor MUXZ 1, v0x600000db1e60_0, L_0x600000f37840, L_0x600000fb64e0, C4<>;
L_0x600000f3b160 .functor MUXZ 1, o0x7fab8b059cd8, L_0x600000f3b200, L_0x600000fb6f80, C4<>;
L_0x600000f3b0c0 .functor MUXZ 1, v0x600000db1e60_0, L_0x600000f37840, L_0x600000fb64e0, C4<>;
L_0x600000f3b020 .functor MUXZ 1, o0x7fab8b059d38, L_0x600000f3b0c0, L_0x600000fb78e0, C4<>;
S_0x7fab8b936070 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9367e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000db2ac0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db2760_0 .net "d", 0 0, L_0x600000f37840;  alias, 1 drivers
v0x600000db2490_0 .net "q", 0 0, v0x600000db1e60_0;  alias, 1 drivers
v0x600000db2130_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000db1e60_0 .var "state", 0 0;
v0x600000db1b00_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b935900 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000db3330_0 .net8 "Bitline1", 0 0, p0x7fab8b05a068;  1 drivers, strength-aware
v0x600000db3180_0 .net8 "Bitline2", 0 0, p0x7fab8b05a098;  1 drivers, strength-aware
v0x600000db3210_0 .net "D", 0 0, L_0x600000f377a0;  1 drivers
v0x600000db2fd0_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000db3060_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000db2e20_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000db2eb0_0 .net *"_ivl_0", 0 0, L_0x600000f3af80;  1 drivers
o0x7fab8b05a0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db2c70_0 name=_ivl_2
v0x600000db2d00_0 .net *"_ivl_6", 0 0, L_0x600000f3ae40;  1 drivers
o0x7fab8b05a158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db2b50_0 name=_ivl_8
v0x600000db2be0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db29a0_0 .net "dffOut", 0 0, v0x600000db34e0_0;  1 drivers
v0x600000db2a30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3af80 .functor MUXZ 1, v0x600000db34e0_0, L_0x600000f377a0, L_0x600000fb64e0, C4<>;
L_0x600000f3aee0 .functor MUXZ 1, o0x7fab8b05a0f8, L_0x600000f3af80, L_0x600000fb6f80, C4<>;
L_0x600000f3ae40 .functor MUXZ 1, v0x600000db34e0_0, L_0x600000f377a0, L_0x600000fb64e0, C4<>;
L_0x600000f3ada0 .functor MUXZ 1, o0x7fab8b05a158, L_0x600000f3ae40, L_0x600000fb78e0, C4<>;
S_0x7fab8b935190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b935900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000db3840_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db3600_0 .net "d", 0 0, L_0x600000f377a0;  alias, 1 drivers
v0x600000db3690_0 .net "q", 0 0, v0x600000db34e0_0;  alias, 1 drivers
v0x600000db3450_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000db34e0_0 .var "state", 0 0;
v0x600000db32a0_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b934a20 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000db2370_0 .net8 "Bitline1", 0 0, p0x7fab8b05a488;  1 drivers, strength-aware
v0x600000db2400_0 .net8 "Bitline2", 0 0, p0x7fab8b05a4b8;  1 drivers, strength-aware
v0x600000db21c0_0 .net "D", 0 0, L_0x600000f37700;  1 drivers
v0x600000db2250_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000db2010_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000db20a0_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000db1ef0_0 .net *"_ivl_0", 0 0, L_0x600000f3ad00;  1 drivers
o0x7fab8b05a518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db1f80_0 name=_ivl_2
v0x600000db1d40_0 .net *"_ivl_6", 0 0, L_0x600000f3abc0;  1 drivers
o0x7fab8b05a578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db1dd0_0 name=_ivl_8
v0x600000db1b90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db1c20_0 .net "dffOut", 0 0, v0x600000db2520_0;  1 drivers
v0x600000db19e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f3ad00 .functor MUXZ 1, v0x600000db2520_0, L_0x600000f37700, L_0x600000fb64e0, C4<>;
L_0x600000f3ac60 .functor MUXZ 1, o0x7fab8b05a518, L_0x600000f3ad00, L_0x600000fb6f80, C4<>;
L_0x600000f3abc0 .functor MUXZ 1, v0x600000db2520_0, L_0x600000f37700, L_0x600000fb64e0, C4<>;
L_0x600000f3ab20 .functor MUXZ 1, o0x7fab8b05a578, L_0x600000f3abc0, L_0x600000fb78e0, C4<>;
S_0x7fab8b9342b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b934a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000db27f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db2880_0 .net "d", 0 0, L_0x600000f37700;  alias, 1 drivers
v0x600000db2640_0 .net "q", 0 0, v0x600000db2520_0;  alias, 1 drivers
v0x600000db26d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000db2520_0 .var "state", 0 0;
v0x600000db25b0_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b933b40 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b949f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000db15f0_0 .net8 "Bitline1", 0 0, p0x7fab8b05a8a8;  1 drivers, strength-aware
v0x600000db13b0_0 .net8 "Bitline2", 0 0, p0x7fab8b05a8d8;  1 drivers, strength-aware
v0x600000db1440_0 .net "D", 0 0, L_0x600000f37660;  1 drivers
v0x600000db1290_0 .net "ReadEnable1", 0 0, L_0x600000fb6f80;  alias, 1 drivers
v0x600000db1320_0 .net "ReadEnable2", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x600000db10e0_0 .net "WriteEnable", 0 0, L_0x600000fb64e0;  alias, 1 drivers
v0x600000db1170_0 .net *"_ivl_0", 0 0, L_0x600000f39680;  1 drivers
o0x7fab8b05a938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db0f30_0 name=_ivl_2
v0x600000db0fc0_0 .net *"_ivl_6", 0 0, L_0x600000f39540;  1 drivers
o0x7fab8b05a998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000db0d80_0 name=_ivl_8
v0x600000db0e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db0c60_0 .net "dffOut", 0 0, v0x600000db17a0_0;  1 drivers
v0x600000db0cf0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f39680 .functor MUXZ 1, v0x600000db17a0_0, L_0x600000f37660, L_0x600000fb64e0, C4<>;
L_0x600000f395e0 .functor MUXZ 1, o0x7fab8b05a938, L_0x600000f39680, L_0x600000fb6f80, C4<>;
L_0x600000f39540 .functor MUXZ 1, v0x600000db17a0_0, L_0x600000f37660, L_0x600000fb64e0, C4<>;
L_0x600000f394a0 .functor MUXZ 1, o0x7fab8b05a998, L_0x600000f39540, L_0x600000fb78e0, C4<>;
S_0x7fab8b9333d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b933b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000db1a70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db18c0_0 .net "d", 0 0, L_0x600000f37660;  alias, 1 drivers
v0x600000db1950_0 .net "q", 0 0, v0x600000db17a0_0;  alias, 1 drivers
v0x600000db1710_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000db17a0_0 .var "state", 0 0;
v0x600000db1560_0 .net "wen", 0 0, L_0x600000fb64e0;  alias, 1 drivers
S_0x7fab8b939bf0 .scope module, "regArray[5]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000dfafd0_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000dfad90_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000dfae20_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000dfabe0_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  1 drivers
v0x600000dfac70_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  1 drivers
v0x600000dfaac0_0 .net "WriteReg", 0 0, L_0x600000fb6580;  1 drivers
v0x600000dfab50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfa910_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2a940 .part v0x600000e719e0_0, 0, 1;
L_0x600000f2a8a0 .part v0x600000e719e0_0, 1, 1;
L_0x600000f2a800 .part v0x600000e719e0_0, 2, 1;
L_0x600000f2a760 .part v0x600000e719e0_0, 3, 1;
L_0x600000f2a6c0 .part v0x600000e719e0_0, 4, 1;
L_0x600000f2a620 .part v0x600000e719e0_0, 5, 1;
L_0x600000f2a580 .part v0x600000e719e0_0, 6, 1;
L_0x600000f2a4e0 .part v0x600000e719e0_0, 7, 1;
L_0x600000f2a440 .part v0x600000e719e0_0, 8, 1;
L_0x600000f2a3a0 .part v0x600000e719e0_0, 9, 1;
L_0x600000f2a300 .part v0x600000e719e0_0, 10, 1;
L_0x600000f2a260 .part v0x600000e719e0_0, 11, 1;
L_0x600000f2a1c0 .part v0x600000e719e0_0, 12, 1;
L_0x600000f2a120 .part v0x600000e719e0_0, 13, 1;
L_0x600000f2a080 .part v0x600000e719e0_0, 14, 1;
L_0x600000f29fe0 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b05ae78 .port I0x600003e1fe80, L_0x600000f37520;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05ae78;
p0x7fab8b05b2f8 .port I0x600003e1fe80, L_0x600000f372a0;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05b2f8;
p0x7fab8b05b718 .port I0x600003e1fe80, L_0x600000f37020;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05b718;
p0x7fab8b05bb38 .port I0x600003e1fe80, L_0x600000f359a0;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05bb38;
p0x7fab8b05bf58 .port I0x600003e1fe80, L_0x600000f35720;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05bf58;
p0x7fab8b05c378 .port I0x600003e1fe80, L_0x600000f354a0;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05c378;
p0x7fab8b05c798 .port I0x600003e1fe80, L_0x600000f35220;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05c798;
p0x7fab8b05cbb8 .port I0x600003e1fe80, L_0x600000f2fb60;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05cbb8;
p0x7fab8b05cfd8 .port I0x600003e1fe80, L_0x600000f2f8e0;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05cfd8;
p0x7fab8b05d3f8 .port I0x600003e1fe80, L_0x600000f2f660;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05d3f8;
p0x7fab8b05d818 .port I0x600003e1fe80, L_0x600000f2dfe0;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05d818;
p0x7fab8b05dc38 .port I0x600003e1fe80, L_0x600000f2dd60;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05dc38;
p0x7fab8b05e058 .port I0x600003e1fe80, L_0x600000f2dae0;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05e058;
p0x7fab8b05e478 .port I0x600003e1fe80, L_0x600000f2d860;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05e478;
p0x7fab8b05e898 .port I0x600003e1fe80, L_0x600000f2c1e0;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05e898;
p0x7fab8b05ecb8 .port I0x600003e1fe80, L_0x600000f2ab20;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05ecb8;
p0x7fab8b05aea8 .port I0x600003f55fe0, L_0x600000f373e0;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05aea8;
p0x7fab8b05b328 .port I0x600003f55fe0, L_0x600000f37160;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05b328;
p0x7fab8b05b748 .port I0x600003f55fe0, L_0x600000f36ee0;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05b748;
p0x7fab8b05bb68 .port I0x600003f55fe0, L_0x600000f35860;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05bb68;
p0x7fab8b05bf88 .port I0x600003f55fe0, L_0x600000f355e0;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05bf88;
p0x7fab8b05c3a8 .port I0x600003f55fe0, L_0x600000f35360;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05c3a8;
p0x7fab8b05c7c8 .port I0x600003f55fe0, L_0x600000f350e0;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05c7c8;
p0x7fab8b05cbe8 .port I0x600003f55fe0, L_0x600000f2fa20;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05cbe8;
p0x7fab8b05d008 .port I0x600003f55fe0, L_0x600000f2f7a0;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05d008;
p0x7fab8b05d428 .port I0x600003f55fe0, L_0x600000f2f520;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05d428;
p0x7fab8b05d848 .port I0x600003f55fe0, L_0x600000f2dea0;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05d848;
p0x7fab8b05dc68 .port I0x600003f55fe0, L_0x600000f2dc20;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05dc68;
p0x7fab8b05e088 .port I0x600003f55fe0, L_0x600000f2d9a0;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05e088;
p0x7fab8b05e4a8 .port I0x600003f55fe0, L_0x600000f2d720;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05e4a8;
p0x7fab8b05e8c8 .port I0x600003f55fe0, L_0x600000f2c0a0;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05e8c8;
p0x7fab8b05ece8 .port I0x600003f55fe0, L_0x600000f2a9e0;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05ece8;
S_0x7fab8b931d80 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000db0000_0 .net8 "Bitline1", 0 0, p0x7fab8b05ae78;  1 drivers, strength-aware
v0x600000db0090_0 .net8 "Bitline2", 0 0, p0x7fab8b05aea8;  1 drivers, strength-aware
v0x600000d97de0_0 .net "D", 0 0, L_0x600000f2a940;  1 drivers
v0x600000d97b10_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000d977b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000d974e0_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000d97180_0 .net *"_ivl_0", 0 0, L_0x600000f375c0;  1 drivers
o0x7fab8b05af68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d96eb0_0 name=_ivl_2
v0x600000d96b50_0 .net *"_ivl_6", 0 0, L_0x600000f37480;  1 drivers
o0x7fab8b05afc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d96880_0 name=_ivl_8
v0x600000d96520_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d96250_0 .net "dffOut", 0 0, v0x600000db0120_0;  1 drivers
v0x600000d95ef0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f375c0 .functor MUXZ 1, v0x600000db0120_0, L_0x600000f2a940, L_0x600000fb6580, C4<>;
L_0x600000f37520 .functor MUXZ 1, o0x7fab8b05af68, L_0x600000f375c0, L_0x600000fb6e40, C4<>;
L_0x600000f37480 .functor MUXZ 1, v0x600000db0120_0, L_0x600000f2a940, L_0x600000fb6580, C4<>;
L_0x600000f373e0 .functor MUXZ 1, o0x7fab8b05afc8, L_0x600000f37480, L_0x600000fb7980, C4<>;
S_0x7fab8b930fb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b931d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000db0480_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000db0510_0 .net "d", 0 0, L_0x600000f2a940;  alias, 1 drivers
v0x600000db02d0_0 .net "q", 0 0, v0x600000db0120_0;  alias, 1 drivers
v0x600000db0360_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000db0120_0 .var "state", 0 0;
v0x600000db01b0_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b930840 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d97cc0_0 .net8 "Bitline1", 0 0, p0x7fab8b05b2f8;  1 drivers, strength-aware
v0x600000d97d50_0 .net8 "Bitline2", 0 0, p0x7fab8b05b328;  1 drivers, strength-aware
v0x600000d97ba0_0 .net "D", 0 0, L_0x600000f2a8a0;  1 drivers
v0x600000d97c30_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000d979f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000d97a80_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000d97840_0 .net *"_ivl_0", 0 0, L_0x600000f37340;  1 drivers
o0x7fab8b05b388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d978d0_0 name=_ivl_2
v0x600000d97690_0 .net *"_ivl_6", 0 0, L_0x600000f37200;  1 drivers
o0x7fab8b05b3e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d97720_0 name=_ivl_8
v0x600000d97570_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d97600_0 .net "dffOut", 0 0, v0x600000d97e70_0;  1 drivers
v0x600000d973c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f37340 .functor MUXZ 1, v0x600000d97e70_0, L_0x600000f2a8a0, L_0x600000fb6580, C4<>;
L_0x600000f372a0 .functor MUXZ 1, o0x7fab8b05b388, L_0x600000f37340, L_0x600000fb6e40, C4<>;
L_0x600000f37200 .functor MUXZ 1, v0x600000d97e70_0, L_0x600000f2a8a0, L_0x600000fb6580, C4<>;
L_0x600000f37160 .functor MUXZ 1, o0x7fab8b05b3e8, L_0x600000f37200, L_0x600000fb7980, C4<>;
S_0x7fab8b9300d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b930840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d95c20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d958c0_0 .net "d", 0 0, L_0x600000f2a8a0;  alias, 1 drivers
v0x600000d95440_0 .net "q", 0 0, v0x600000d97e70_0;  alias, 1 drivers
v0x600000d95170_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d97e70_0 .var "state", 0 0;
v0x600000d97f00_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b92f960 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d96fd0_0 .net8 "Bitline1", 0 0, p0x7fab8b05b718;  1 drivers, strength-aware
v0x600000d96d90_0 .net8 "Bitline2", 0 0, p0x7fab8b05b748;  1 drivers, strength-aware
v0x600000d96e20_0 .net "D", 0 0, L_0x600000f2a800;  1 drivers
v0x600000d96be0_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000d96c70_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000d96a30_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000d96ac0_0 .net *"_ivl_0", 0 0, L_0x600000f370c0;  1 drivers
o0x7fab8b05b7a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d96910_0 name=_ivl_2
v0x600000d969a0_0 .net *"_ivl_6", 0 0, L_0x600000f36f80;  1 drivers
o0x7fab8b05b808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d96760_0 name=_ivl_8
v0x600000d967f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d965b0_0 .net "dffOut", 0 0, v0x600000d970f0_0;  1 drivers
v0x600000d96640_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f370c0 .functor MUXZ 1, v0x600000d970f0_0, L_0x600000f2a800, L_0x600000fb6580, C4<>;
L_0x600000f37020 .functor MUXZ 1, o0x7fab8b05b7a8, L_0x600000f370c0, L_0x600000fb6e40, C4<>;
L_0x600000f36f80 .functor MUXZ 1, v0x600000d970f0_0, L_0x600000f2a800, L_0x600000fb6580, C4<>;
L_0x600000f36ee0 .functor MUXZ 1, o0x7fab8b05b808, L_0x600000f36f80, L_0x600000fb7980, C4<>;
S_0x7fab8b916290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b92f960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d97450_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d97210_0 .net "d", 0 0, L_0x600000f2a800;  alias, 1 drivers
v0x600000d972a0_0 .net "q", 0 0, v0x600000d970f0_0;  alias, 1 drivers
v0x600000d97060_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d970f0_0 .var "state", 0 0;
v0x600000d96f40_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b915f60 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d95f80_0 .net8 "Bitline1", 0 0, p0x7fab8b05bb38;  1 drivers, strength-aware
v0x600000d96010_0 .net8 "Bitline2", 0 0, p0x7fab8b05bb68;  1 drivers, strength-aware
v0x600000d95dd0_0 .net "D", 0 0, L_0x600000f2a760;  1 drivers
v0x600000d95e60_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000d95cb0_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000d95d40_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000d95b00_0 .net *"_ivl_0", 0 0, L_0x600000f35a40;  1 drivers
o0x7fab8b05bbc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d95b90_0 name=_ivl_2
v0x600000d95950_0 .net *"_ivl_6", 0 0, L_0x600000f35900;  1 drivers
o0x7fab8b05bc28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d959e0_0 name=_ivl_8
v0x600000d957a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d95830_0 .net "dffOut", 0 0, v0x600000d96130_0;  1 drivers
v0x600000d95680_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f35a40 .functor MUXZ 1, v0x600000d96130_0, L_0x600000f2a760, L_0x600000fb6580, C4<>;
L_0x600000f359a0 .functor MUXZ 1, o0x7fab8b05bbc8, L_0x600000f35a40, L_0x600000fb6e40, C4<>;
L_0x600000f35900 .functor MUXZ 1, v0x600000d96130_0, L_0x600000f2a760, L_0x600000fb6580, C4<>;
L_0x600000f35860 .functor MUXZ 1, o0x7fab8b05bc28, L_0x600000f35900, L_0x600000fb7980, C4<>;
S_0x7fab8b915b20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b915f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d96400_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d96490_0 .net "d", 0 0, L_0x600000f2a760;  alias, 1 drivers
v0x600000d962e0_0 .net "q", 0 0, v0x600000d96130_0;  alias, 1 drivers
v0x600000d96370_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d96130_0 .var "state", 0 0;
v0x600000d961c0_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b9157f0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d95290_0 .net8 "Bitline1", 0 0, p0x7fab8b05bf58;  1 drivers, strength-aware
v0x600000d95050_0 .net8 "Bitline2", 0 0, p0x7fab8b05bf88;  1 drivers, strength-aware
v0x600000d950e0_0 .net "D", 0 0, L_0x600000f2a6c0;  1 drivers
v0x600000defcc0_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000def9f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000def690_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000def3c0_0 .net *"_ivl_0", 0 0, L_0x600000f357c0;  1 drivers
o0x7fab8b05bfe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000def060_0 name=_ivl_2
v0x600000deed90_0 .net *"_ivl_6", 0 0, L_0x600000f35680;  1 drivers
o0x7fab8b05c048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000deff00_0 name=_ivl_8
v0x600000defd50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000defde0_0 .net "dffOut", 0 0, v0x600000d953b0_0;  1 drivers
v0x600000defba0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f357c0 .functor MUXZ 1, v0x600000d953b0_0, L_0x600000f2a6c0, L_0x600000fb6580, C4<>;
L_0x600000f35720 .functor MUXZ 1, o0x7fab8b05bfe8, L_0x600000f357c0, L_0x600000fb6e40, C4<>;
L_0x600000f35680 .functor MUXZ 1, v0x600000d953b0_0, L_0x600000f2a6c0, L_0x600000fb6580, C4<>;
L_0x600000f355e0 .functor MUXZ 1, o0x7fab8b05c048, L_0x600000f35680, L_0x600000fb7980, C4<>;
S_0x7fab8b9153b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9157f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d95710_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d954d0_0 .net "d", 0 0, L_0x600000f2a6c0;  alias, 1 drivers
v0x600000d95560_0 .net "q", 0 0, v0x600000d953b0_0;  alias, 1 drivers
v0x600000d95320_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d953b0_0 .var "state", 0 0;
v0x600000d95200_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b915080 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000def7b0_0 .net8 "Bitline1", 0 0, p0x7fab8b05c378;  1 drivers, strength-aware
v0x600000def570_0 .net8 "Bitline2", 0 0, p0x7fab8b05c3a8;  1 drivers, strength-aware
v0x600000def600_0 .net "D", 0 0, L_0x600000f2a620;  1 drivers
v0x600000def450_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000def4e0_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000def2a0_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000def330_0 .net *"_ivl_0", 0 0, L_0x600000f35540;  1 drivers
o0x7fab8b05c408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000def0f0_0 name=_ivl_2
v0x600000def180_0 .net *"_ivl_6", 0 0, L_0x600000f35400;  1 drivers
o0x7fab8b05c468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000deef40_0 name=_ivl_8
v0x600000deefd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000deee20_0 .net "dffOut", 0 0, v0x600000def960_0;  1 drivers
v0x600000deeeb0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f35540 .functor MUXZ 1, v0x600000def960_0, L_0x600000f2a620, L_0x600000fb6580, C4<>;
L_0x600000f354a0 .functor MUXZ 1, o0x7fab8b05c408, L_0x600000f35540, L_0x600000fb6e40, C4<>;
L_0x600000f35400 .functor MUXZ 1, v0x600000def960_0, L_0x600000f2a620, L_0x600000fb6580, C4<>;
L_0x600000f35360 .functor MUXZ 1, o0x7fab8b05c468, L_0x600000f35400, L_0x600000fb7980, C4<>;
S_0x7fab8b914c40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b915080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000defc30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000defa80_0 .net "d", 0 0, L_0x600000f2a620;  alias, 1 drivers
v0x600000defb10_0 .net "q", 0 0, v0x600000def960_0;  alias, 1 drivers
v0x600000def8d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000def960_0 .var "state", 0 0;
v0x600000def720_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b914910 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df70f0_0 .net8 "Bitline1", 0 0, p0x7fab8b05c798;  1 drivers, strength-aware
v0x600000df6e20_0 .net8 "Bitline2", 0 0, p0x7fab8b05c7c8;  1 drivers, strength-aware
v0x600000df6ac0_0 .net "D", 0 0, L_0x600000f2a580;  1 drivers
v0x600000df67f0_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000df6490_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000df61c0_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000df5e60_0 .net *"_ivl_0", 0 0, L_0x600000f352c0;  1 drivers
o0x7fab8b05c828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df5b90_0 name=_ivl_2
v0x600000df4e10_0 .net *"_ivl_6", 0 0, L_0x600000f35180;  1 drivers
o0x7fab8b05c888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df4b40_0 name=_ivl_8
v0x600000df47e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df4510_0 .net "dffOut", 0 0, v0x600000df7720_0;  1 drivers
v0x600000df41b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f352c0 .functor MUXZ 1, v0x600000df7720_0, L_0x600000f2a580, L_0x600000fb6580, C4<>;
L_0x600000f35220 .functor MUXZ 1, o0x7fab8b05c828, L_0x600000f352c0, L_0x600000fb6e40, C4<>;
L_0x600000f35180 .functor MUXZ 1, v0x600000df7720_0, L_0x600000f2a580, L_0x600000fb6580, C4<>;
L_0x600000f350e0 .functor MUXZ 1, o0x7fab8b05c888, L_0x600000f35180, L_0x600000fb7980, C4<>;
S_0x7fab8b9144d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b914910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000deec70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000deed00_0 .net "d", 0 0, L_0x600000f2a580;  alias, 1 drivers
v0x600000df7d50_0 .net "q", 0 0, v0x600000df7720_0;  alias, 1 drivers
v0x600000df7a80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df7720_0 .var "state", 0 0;
v0x600000df7450_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b9141a0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c2d440_0 .net8 "Bitline1", 0 0, p0x7fab8b05cbb8;  1 drivers, strength-aware
v0x600000c2c5a0_0 .net8 "Bitline2", 0 0, p0x7fab8b05cbe8;  1 drivers, strength-aware
v0x600000c2c2d0_0 .net "D", 0 0, L_0x600000f2a4e0;  1 drivers
v0x600000c2c000_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000df7960_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000df79f0_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000df77b0_0 .net *"_ivl_0", 0 0, L_0x600000f2fc00;  1 drivers
o0x7fab8b05cc48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df7840_0 name=_ivl_2
v0x600000df7600_0 .net *"_ivl_6", 0 0, L_0x600000f2fac0;  1 drivers
o0x7fab8b05cca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df7690_0 name=_ivl_8
v0x600000df74e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df7570_0 .net "dffOut", 0 0, v0x600000df7b10_0;  1 drivers
v0x600000df7330_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2fc00 .functor MUXZ 1, v0x600000df7b10_0, L_0x600000f2a4e0, L_0x600000fb6580, C4<>;
L_0x600000f2fb60 .functor MUXZ 1, o0x7fab8b05cc48, L_0x600000f2fc00, L_0x600000fb6e40, C4<>;
L_0x600000f2fac0 .functor MUXZ 1, v0x600000df7b10_0, L_0x600000f2a4e0, L_0x600000fb6580, C4<>;
L_0x600000f2fa20 .functor MUXZ 1, o0x7fab8b05cca8, L_0x600000f2fac0, L_0x600000fb7980, C4<>;
S_0x7fab8b913d60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9141a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df7de0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df7e70_0 .net "d", 0 0, L_0x600000f2a4e0;  alias, 1 drivers
v0x600000df7c30_0 .net "q", 0 0, v0x600000df7b10_0;  alias, 1 drivers
v0x600000df7cc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df7b10_0 .var "state", 0 0;
v0x600000df7ba0_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b913a30 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dfc630_0 .net8 "Bitline1", 0 0, p0x7fab8b05cfd8;  1 drivers, strength-aware
v0x600000dfc360_0 .net8 "Bitline2", 0 0, p0x7fab8b05d008;  1 drivers, strength-aware
v0x600000dfc000_0 .net "D", 0 0, L_0x600000f2a440;  1 drivers
v0x600000dfccf0_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000dfcd80_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000dfcb40_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000dfcbd0_0 .net *"_ivl_0", 0 0, L_0x600000f2f980;  1 drivers
o0x7fab8b05d068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfca20_0 name=_ivl_2
v0x600000dfcab0_0 .net *"_ivl_6", 0 0, L_0x600000f2f840;  1 drivers
o0x7fab8b05d0c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfc870_0 name=_ivl_8
v0x600000dfc900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfc6c0_0 .net "dffOut", 0 0, v0x600000dfcc60_0;  1 drivers
v0x600000dfc750_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2f980 .functor MUXZ 1, v0x600000dfcc60_0, L_0x600000f2a440, L_0x600000fb6580, C4<>;
L_0x600000f2f8e0 .functor MUXZ 1, o0x7fab8b05d068, L_0x600000f2f980, L_0x600000fb6e40, C4<>;
L_0x600000f2f840 .functor MUXZ 1, v0x600000dfcc60_0, L_0x600000f2a440, L_0x600000fb6580, C4<>;
L_0x600000f2f7a0 .functor MUXZ 1, o0x7fab8b05d0c8, L_0x600000f2f840, L_0x600000fb7980, C4<>;
S_0x7fab8b9135f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b913a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df73c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df7180_0 .net "d", 0 0, L_0x600000f2a440;  alias, 1 drivers
v0x600000df7210_0 .net "q", 0 0, v0x600000dfcc60_0;  alias, 1 drivers
v0x600000df6fd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dfcc60_0 .var "state", 0 0;
v0x600000dfc990_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b3ecdb0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dfc090_0 .net8 "Bitline1", 0 0, p0x7fab8b05d3f8;  1 drivers, strength-aware
v0x600000dfc120_0 .net8 "Bitline2", 0 0, p0x7fab8b05d428;  1 drivers, strength-aware
v0x600000dfcea0_0 .net "D", 0 0, L_0x600000f2a3a0;  1 drivers
v0x600000dfcf30_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000dfcfc0_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000dfd050_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000dfd0e0_0 .net *"_ivl_0", 0 0, L_0x600000f2f700;  1 drivers
o0x7fab8b05d488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfd170_0 name=_ivl_2
v0x600000dfd200_0 .net *"_ivl_6", 0 0, L_0x600000f2f5c0;  1 drivers
o0x7fab8b05d4e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfd290_0 name=_ivl_8
v0x600000dfd320_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfd3b0_0 .net "dffOut", 0 0, v0x600000dfc240_0;  1 drivers
v0x600000dfd440_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2f700 .functor MUXZ 1, v0x600000dfc240_0, L_0x600000f2a3a0, L_0x600000fb6580, C4<>;
L_0x600000f2f660 .functor MUXZ 1, o0x7fab8b05d488, L_0x600000f2f700, L_0x600000fb6e40, C4<>;
L_0x600000f2f5c0 .functor MUXZ 1, v0x600000dfc240_0, L_0x600000f2a3a0, L_0x600000fb6580, C4<>;
L_0x600000f2f520 .functor MUXZ 1, o0x7fab8b05d4e8, L_0x600000f2f5c0, L_0x600000fb7980, C4<>;
S_0x7fab8b3ec640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ecdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dfc510_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfc5a0_0 .net "d", 0 0, L_0x600000f2a3a0;  alias, 1 drivers
v0x600000dfc3f0_0 .net "q", 0 0, v0x600000dfc240_0;  alias, 1 drivers
v0x600000dfc480_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dfc240_0 .var "state", 0 0;
v0x600000dfc2d0_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b3ebed0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dfd830_0 .net8 "Bitline1", 0 0, p0x7fab8b05d818;  1 drivers, strength-aware
v0x600000dfd8c0_0 .net8 "Bitline2", 0 0, p0x7fab8b05d848;  1 drivers, strength-aware
v0x600000dfd950_0 .net "D", 0 0, L_0x600000f2a300;  1 drivers
v0x600000dfd9e0_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000dfda70_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000dfdb00_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000dfdb90_0 .net *"_ivl_0", 0 0, L_0x600000f2e080;  1 drivers
o0x7fab8b05d8a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfdc20_0 name=_ivl_2
v0x600000dfdcb0_0 .net *"_ivl_6", 0 0, L_0x600000f2df40;  1 drivers
o0x7fab8b05d908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfdd40_0 name=_ivl_8
v0x600000dfddd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfde60_0 .net "dffOut", 0 0, v0x600000dfd710_0;  1 drivers
v0x600000dfdef0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2e080 .functor MUXZ 1, v0x600000dfd710_0, L_0x600000f2a300, L_0x600000fb6580, C4<>;
L_0x600000f2dfe0 .functor MUXZ 1, o0x7fab8b05d8a8, L_0x600000f2e080, L_0x600000fb6e40, C4<>;
L_0x600000f2df40 .functor MUXZ 1, v0x600000dfd710_0, L_0x600000f2a300, L_0x600000fb6580, C4<>;
L_0x600000f2dea0 .functor MUXZ 1, o0x7fab8b05d908, L_0x600000f2df40, L_0x600000fb7980, C4<>;
S_0x7fab8b3eb760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ebed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dfd4d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfd560_0 .net "d", 0 0, L_0x600000f2a300;  alias, 1 drivers
v0x600000dfd5f0_0 .net "q", 0 0, v0x600000dfd710_0;  alias, 1 drivers
v0x600000dfd680_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dfd710_0 .var "state", 0 0;
v0x600000dfd7a0_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b3eaff0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dfe2e0_0 .net8 "Bitline1", 0 0, p0x7fab8b05dc38;  1 drivers, strength-aware
v0x600000dfe370_0 .net8 "Bitline2", 0 0, p0x7fab8b05dc68;  1 drivers, strength-aware
v0x600000dfe400_0 .net "D", 0 0, L_0x600000f2a260;  1 drivers
v0x600000dfe490_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000dfe520_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000dfe5b0_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000dfe640_0 .net *"_ivl_0", 0 0, L_0x600000f2de00;  1 drivers
o0x7fab8b05dcc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfe6d0_0 name=_ivl_2
v0x600000dfe760_0 .net *"_ivl_6", 0 0, L_0x600000f2dcc0;  1 drivers
o0x7fab8b05dd28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfe7f0_0 name=_ivl_8
v0x600000dfe880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfe910_0 .net "dffOut", 0 0, v0x600000dfe1c0_0;  1 drivers
v0x600000dfe9a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2de00 .functor MUXZ 1, v0x600000dfe1c0_0, L_0x600000f2a260, L_0x600000fb6580, C4<>;
L_0x600000f2dd60 .functor MUXZ 1, o0x7fab8b05dcc8, L_0x600000f2de00, L_0x600000fb6e40, C4<>;
L_0x600000f2dcc0 .functor MUXZ 1, v0x600000dfe1c0_0, L_0x600000f2a260, L_0x600000fb6580, C4<>;
L_0x600000f2dc20 .functor MUXZ 1, o0x7fab8b05dd28, L_0x600000f2dcc0, L_0x600000fb7980, C4<>;
S_0x7fab8b3ea880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3eaff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dfdf80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfe010_0 .net "d", 0 0, L_0x600000f2a260;  alias, 1 drivers
v0x600000dfe0a0_0 .net "q", 0 0, v0x600000dfe1c0_0;  alias, 1 drivers
v0x600000dfe130_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dfe1c0_0 .var "state", 0 0;
v0x600000dfe250_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b3ea110 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dfed90_0 .net8 "Bitline1", 0 0, p0x7fab8b05e058;  1 drivers, strength-aware
v0x600000dfee20_0 .net8 "Bitline2", 0 0, p0x7fab8b05e088;  1 drivers, strength-aware
v0x600000dfeeb0_0 .net "D", 0 0, L_0x600000f2a1c0;  1 drivers
v0x600000dfef40_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000dfefd0_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000dff060_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000dff0f0_0 .net *"_ivl_0", 0 0, L_0x600000f2db80;  1 drivers
o0x7fab8b05e0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dff180_0 name=_ivl_2
v0x600000dff210_0 .net *"_ivl_6", 0 0, L_0x600000f2da40;  1 drivers
o0x7fab8b05e148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dff2a0_0 name=_ivl_8
v0x600000dff330_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dff3c0_0 .net "dffOut", 0 0, v0x600000dfec70_0;  1 drivers
v0x600000dff450_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2db80 .functor MUXZ 1, v0x600000dfec70_0, L_0x600000f2a1c0, L_0x600000fb6580, C4<>;
L_0x600000f2dae0 .functor MUXZ 1, o0x7fab8b05e0e8, L_0x600000f2db80, L_0x600000fb6e40, C4<>;
L_0x600000f2da40 .functor MUXZ 1, v0x600000dfec70_0, L_0x600000f2a1c0, L_0x600000fb6580, C4<>;
L_0x600000f2d9a0 .functor MUXZ 1, o0x7fab8b05e148, L_0x600000f2da40, L_0x600000fb7980, C4<>;
S_0x7fab8b3e99a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ea110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dfea30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfeac0_0 .net "d", 0 0, L_0x600000f2a1c0;  alias, 1 drivers
v0x600000dfeb50_0 .net "q", 0 0, v0x600000dfec70_0;  alias, 1 drivers
v0x600000dfebe0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dfec70_0 .var "state", 0 0;
v0x600000dfed00_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b3e9230 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dff840_0 .net8 "Bitline1", 0 0, p0x7fab8b05e478;  1 drivers, strength-aware
v0x600000dff8d0_0 .net8 "Bitline2", 0 0, p0x7fab8b05e4a8;  1 drivers, strength-aware
v0x600000dff960_0 .net "D", 0 0, L_0x600000f2a120;  1 drivers
v0x600000dff9f0_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000dffa80_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000dffb10_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000dffba0_0 .net *"_ivl_0", 0 0, L_0x600000f2d900;  1 drivers
o0x7fab8b05e508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dffc30_0 name=_ivl_2
v0x600000dffcc0_0 .net *"_ivl_6", 0 0, L_0x600000f2d7c0;  1 drivers
o0x7fab8b05e568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dffd50_0 name=_ivl_8
v0x600000dffde0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dffe70_0 .net "dffOut", 0 0, v0x600000dff720_0;  1 drivers
v0x600000dfff00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2d900 .functor MUXZ 1, v0x600000dff720_0, L_0x600000f2a120, L_0x600000fb6580, C4<>;
L_0x600000f2d860 .functor MUXZ 1, o0x7fab8b05e508, L_0x600000f2d900, L_0x600000fb6e40, C4<>;
L_0x600000f2d7c0 .functor MUXZ 1, v0x600000dff720_0, L_0x600000f2a120, L_0x600000fb6580, C4<>;
L_0x600000f2d720 .functor MUXZ 1, o0x7fab8b05e568, L_0x600000f2d7c0, L_0x600000fb7980, C4<>;
S_0x7fab8b3e8240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e9230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dff4e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dff570_0 .net "d", 0 0, L_0x600000f2a120;  alias, 1 drivers
v0x600000dff600_0 .net "q", 0 0, v0x600000dff720_0;  alias, 1 drivers
v0x600000dff690_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dff720_0 .var "state", 0 0;
v0x600000dff7b0_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b3e7ad0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dfaa30_0 .net8 "Bitline1", 0 0, p0x7fab8b05e898;  1 drivers, strength-aware
v0x600000df9cb0_0 .net8 "Bitline2", 0 0, p0x7fab8b05e8c8;  1 drivers, strength-aware
v0x600000df99e0_0 .net "D", 0 0, L_0x600000f2a080;  1 drivers
v0x600000df9680_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000df93b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000df9050_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000df8d80_0 .net *"_ivl_0", 0 0, L_0x600000f2c280;  1 drivers
o0x7fab8b05e928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df8a20_0 name=_ivl_2
v0x600000df8750_0 .net *"_ivl_6", 0 0, L_0x600000f2c140;  1 drivers
o0x7fab8b05e988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df83f0_0 name=_ivl_8
v0x600000df8120_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfbe70_0 .net "dffOut", 0 0, v0x600000dfb060_0;  1 drivers
v0x600000dfbf00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2c280 .functor MUXZ 1, v0x600000dfb060_0, L_0x600000f2a080, L_0x600000fb6580, C4<>;
L_0x600000f2c1e0 .functor MUXZ 1, o0x7fab8b05e928, L_0x600000f2c280, L_0x600000fb6e40, C4<>;
L_0x600000f2c140 .functor MUXZ 1, v0x600000dfb060_0, L_0x600000f2a080, L_0x600000fb6580, C4<>;
L_0x600000f2c0a0 .functor MUXZ 1, o0x7fab8b05e988, L_0x600000f2c140, L_0x600000fb7980, C4<>;
S_0x7fab8b3e7360 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e7ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dfbcc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfb960_0 .net "d", 0 0, L_0x600000f2a080;  alias, 1 drivers
v0x600000dfb690_0 .net "q", 0 0, v0x600000dfb060_0;  alias, 1 drivers
v0x600000dfb330_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dfb060_0 .var "state", 0 0;
v0x600000dfad00_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b3e6bf0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b939bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dfb840_0 .net8 "Bitline1", 0 0, p0x7fab8b05ecb8;  1 drivers, strength-aware
v0x600000dfb8d0_0 .net8 "Bitline2", 0 0, p0x7fab8b05ece8;  1 drivers, strength-aware
v0x600000dfb720_0 .net "D", 0 0, L_0x600000f29fe0;  1 drivers
v0x600000dfb7b0_0 .net "ReadEnable1", 0 0, L_0x600000fb6e40;  alias, 1 drivers
v0x600000dfb570_0 .net "ReadEnable2", 0 0, L_0x600000fb7980;  alias, 1 drivers
v0x600000dfb600_0 .net "WriteEnable", 0 0, L_0x600000fb6580;  alias, 1 drivers
v0x600000dfb3c0_0 .net *"_ivl_0", 0 0, L_0x600000f2c000;  1 drivers
o0x7fab8b05ed48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfb450_0 name=_ivl_2
v0x600000dfb210_0 .net *"_ivl_6", 0 0, L_0x600000f2aa80;  1 drivers
o0x7fab8b05eda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dfb2a0_0 name=_ivl_8
v0x600000dfb0f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfb180_0 .net "dffOut", 0 0, v0x600000dfb9f0_0;  1 drivers
v0x600000dfaf40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f2c000 .functor MUXZ 1, v0x600000dfb9f0_0, L_0x600000f29fe0, L_0x600000fb6580, C4<>;
L_0x600000f2ab20 .functor MUXZ 1, o0x7fab8b05ed48, L_0x600000f2c000, L_0x600000fb6e40, C4<>;
L_0x600000f2aa80 .functor MUXZ 1, v0x600000dfb9f0_0, L_0x600000f29fe0, L_0x600000fb6580, C4<>;
L_0x600000f2a9e0 .functor MUXZ 1, o0x7fab8b05eda8, L_0x600000f2aa80, L_0x600000fb7980, C4<>;
S_0x7fab8b3e6480 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e6bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dfbd50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dfbde0_0 .net "d", 0 0, L_0x600000f29fe0;  alias, 1 drivers
v0x600000dfbba0_0 .net "q", 0 0, v0x600000dfb9f0_0;  alias, 1 drivers
v0x600000dfbc30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dfb9f0_0 .var "state", 0 0;
v0x600000dfba80_0 .net "wen", 0 0, L_0x600000fb6580;  alias, 1 drivers
S_0x7fab8b3af780 .scope module, "regArray[6]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000dc8990_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000dc8750_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000dc87e0_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000dc85a0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  1 drivers
v0x600000dc8630_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  1 drivers
v0x600000dc83f0_0 .net "WriteReg", 0 0, L_0x600000fb6620;  1 drivers
v0x600000dc8480_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc82d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f4d040 .part v0x600000e719e0_0, 0, 1;
L_0x600000f4cfa0 .part v0x600000e719e0_0, 1, 1;
L_0x600000f4cf00 .part v0x600000e719e0_0, 2, 1;
L_0x600000f4ce60 .part v0x600000e719e0_0, 3, 1;
L_0x600000f4cdc0 .part v0x600000e719e0_0, 4, 1;
L_0x600000f4cd20 .part v0x600000e719e0_0, 5, 1;
L_0x600000f4cc80 .part v0x600000e719e0_0, 6, 1;
L_0x600000f4eda0 .part v0x600000e719e0_0, 7, 1;
L_0x600000f4ed00 .part v0x600000e719e0_0, 8, 1;
L_0x600000f4ec60 .part v0x600000e719e0_0, 9, 1;
L_0x600000f4ebc0 .part v0x600000e719e0_0, 10, 1;
L_0x600000f4eb20 .part v0x600000e719e0_0, 11, 1;
L_0x600000f4ea80 .part v0x600000e719e0_0, 12, 1;
L_0x600000f4f340 .part v0x600000e719e0_0, 13, 1;
L_0x600000f4f2a0 .part v0x600000e719e0_0, 14, 1;
L_0x600000f4f200 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b05f288 .port I0x600003e1fe80, L_0x600000f28aa0;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05f288;
p0x7fab8b05f708 .port I0x600003e1fe80, L_0x600000f28820;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05f708;
p0x7fab8b05fb28 .port I0x600003e1fe80, L_0x600000f285a0;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05fb28;
p0x7fab8b05ff48 .port I0x600003e1fe80, L_0x600000f28320;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b05ff48;
p0x7fab8b060368 .port I0x600003e1fe80, L_0x600000f280a0;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b060368;
p0x7fab8b060788 .port I0x600003e1fe80, L_0x600000f27d40;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b060788;
p0x7fab8b060ba8 .port I0x600003e1fe80, L_0x600000f27ac0;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b060ba8;
p0x7fab8b060fc8 .port I0x600003e1fe80, L_0x600000f27840;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b060fc8;
p0x7fab8b0613e8 .port I0x600003e1fe80, L_0x600000f261c0;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0613e8;
p0x7fab8b061808 .port I0x600003e1fe80, L_0x600000f25f40;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b061808;
p0x7fab8b061c28 .port I0x600003e1fe80, L_0x600000f25cc0;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b061c28;
p0x7fab8b062048 .port I0x600003e1fe80, L_0x600000f25a40;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b062048;
p0x7fab8b062468 .port I0x600003e1fe80, L_0x600000f243c0;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b062468;
p0x7fab8b062888 .port I0x600003e1fe80, L_0x600000f24140;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b062888;
p0x7fab8b062ca8 .port I0x600003e1fe80, L_0x600000f4d4a0;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b062ca8;
p0x7fab8b0630c8 .port I0x600003e1fe80, L_0x600000f4d220;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0630c8;
p0x7fab8b05f2b8 .port I0x600003f55fe0, L_0x600000f28960;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05f2b8;
p0x7fab8b05f738 .port I0x600003f55fe0, L_0x600000f286e0;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05f738;
p0x7fab8b05fb58 .port I0x600003f55fe0, L_0x600000f28460;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05fb58;
p0x7fab8b05ff78 .port I0x600003f55fe0, L_0x600000f281e0;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b05ff78;
p0x7fab8b060398 .port I0x600003f55fe0, L_0x600000f27e80;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b060398;
p0x7fab8b0607b8 .port I0x600003f55fe0, L_0x600000f27c00;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0607b8;
p0x7fab8b060bd8 .port I0x600003f55fe0, L_0x600000f27980;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b060bd8;
p0x7fab8b060ff8 .port I0x600003f55fe0, L_0x600000f27700;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b060ff8;
p0x7fab8b061418 .port I0x600003f55fe0, L_0x600000f26080;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b061418;
p0x7fab8b061838 .port I0x600003f55fe0, L_0x600000f25e00;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b061838;
p0x7fab8b061c58 .port I0x600003f55fe0, L_0x600000f25b80;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b061c58;
p0x7fab8b062078 .port I0x600003f55fe0, L_0x600000f25900;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b062078;
p0x7fab8b062498 .port I0x600003f55fe0, L_0x600000f24280;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b062498;
p0x7fab8b0628b8 .port I0x600003f55fe0, L_0x600000f4d5e0;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0628b8;
p0x7fab8b062cd8 .port I0x600003f55fe0, L_0x600000f4d360;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b062cd8;
p0x7fab8b0630f8 .port I0x600003f55fe0, L_0x600000f4d0e0;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0630f8;
S_0x7fab8b3e4e30 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df9b00_0 .net8 "Bitline1", 0 0, p0x7fab8b05f288;  1 drivers, strength-aware
v0x600000df98c0_0 .net8 "Bitline2", 0 0, p0x7fab8b05f2b8;  1 drivers, strength-aware
v0x600000df9950_0 .net "D", 0 0, L_0x600000f4d040;  1 drivers
v0x600000df9710_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000df97a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000df9560_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000df95f0_0 .net *"_ivl_0", 0 0, L_0x600000f29f40;  1 drivers
o0x7fab8b05f378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df9440_0 name=_ivl_2
v0x600000df94d0_0 .net *"_ivl_6", 0 0, L_0x600000f28a00;  1 drivers
o0x7fab8b05f3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df9290_0 name=_ivl_8
v0x600000df9320_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df90e0_0 .net "dffOut", 0 0, v0x600000df9c20_0;  1 drivers
v0x600000df9170_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f29f40 .functor MUXZ 1, v0x600000df9c20_0, L_0x600000f4d040, L_0x600000fb6620, C4<>;
L_0x600000f28aa0 .functor MUXZ 1, o0x7fab8b05f378, L_0x600000f29f40, L_0x600000fb7020, C4<>;
L_0x600000f28a00 .functor MUXZ 1, v0x600000df9c20_0, L_0x600000f4d040, L_0x600000fb6620, C4<>;
L_0x600000f28960 .functor MUXZ 1, o0x7fab8b05f3d8, L_0x600000f28a00, L_0x600000fb7a20, C4<>;
S_0x7fab8b3e46c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e4e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dfa9a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df9d40_0 .net "d", 0 0, L_0x600000f4d040;  alias, 1 drivers
v0x600000df9dd0_0 .net "q", 0 0, v0x600000df9c20_0;  alias, 1 drivers
v0x600000df9b90_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df9c20_0 .var "state", 0 0;
v0x600000df9a70_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3e3f50 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df8ab0_0 .net8 "Bitline1", 0 0, p0x7fab8b05f708;  1 drivers, strength-aware
v0x600000df8b40_0 .net8 "Bitline2", 0 0, p0x7fab8b05f738;  1 drivers, strength-aware
v0x600000df8900_0 .net "D", 0 0, L_0x600000f4cfa0;  1 drivers
v0x600000df8990_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000df87e0_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000df8870_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000df8630_0 .net *"_ivl_0", 0 0, L_0x600000f288c0;  1 drivers
o0x7fab8b05f798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df86c0_0 name=_ivl_2
v0x600000df8480_0 .net *"_ivl_6", 0 0, L_0x600000f28780;  1 drivers
o0x7fab8b05f7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df8510_0 name=_ivl_8
v0x600000df82d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df8360_0 .net "dffOut", 0 0, v0x600000df8c60_0;  1 drivers
v0x600000df81b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f288c0 .functor MUXZ 1, v0x600000df8c60_0, L_0x600000f4cfa0, L_0x600000fb6620, C4<>;
L_0x600000f28820 .functor MUXZ 1, o0x7fab8b05f798, L_0x600000f288c0, L_0x600000fb7020, C4<>;
L_0x600000f28780 .functor MUXZ 1, v0x600000df8c60_0, L_0x600000f4cfa0, L_0x600000fb6620, C4<>;
L_0x600000f286e0 .functor MUXZ 1, o0x7fab8b05f7f8, L_0x600000f28780, L_0x600000fb7a20, C4<>;
S_0x7fab8b3e37e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e3f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df8f30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df8fc0_0 .net "d", 0 0, L_0x600000f4cfa0;  alias, 1 drivers
v0x600000df8e10_0 .net "q", 0 0, v0x600000df8c60_0;  alias, 1 drivers
v0x600000df8ea0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df8c60_0 .var "state", 0 0;
v0x600000df8cf0_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3e3070 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df34e0_0 .net8 "Bitline1", 0 0, p0x7fab8b05fb28;  1 drivers, strength-aware
v0x600000df3210_0 .net8 "Bitline2", 0 0, p0x7fab8b05fb58;  1 drivers, strength-aware
v0x600000df2eb0_0 .net "D", 0 0, L_0x600000f4cf00;  1 drivers
v0x600000df2be0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000df2880_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000df25b0_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000df2250_0 .net *"_ivl_0", 0 0, L_0x600000f28640;  1 drivers
o0x7fab8b05fbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df1f80_0 name=_ivl_2
v0x600000df1c20_0 .net *"_ivl_6", 0 0, L_0x600000f28500;  1 drivers
o0x7fab8b05fc18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df1950_0 name=_ivl_8
v0x600000df15f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df1320_0 .net "dffOut", 0 0, v0x600000df3b10_0;  1 drivers
v0x600000df0fc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f28640 .functor MUXZ 1, v0x600000df3b10_0, L_0x600000f4cf00, L_0x600000fb6620, C4<>;
L_0x600000f285a0 .functor MUXZ 1, o0x7fab8b05fbb8, L_0x600000f28640, L_0x600000fb7020, C4<>;
L_0x600000f28500 .functor MUXZ 1, v0x600000df3b10_0, L_0x600000f4cf00, L_0x600000fb6620, C4<>;
L_0x600000f28460 .functor MUXZ 1, o0x7fab8b05fc18, L_0x600000f28500, L_0x600000fb7a20, C4<>;
S_0x7fab8b3e2900 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e3070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df8240_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df8000_0 .net "d", 0 0, L_0x600000f4cf00;  alias, 1 drivers
v0x600000df8090_0 .net "q", 0 0, v0x600000df3b10_0;  alias, 1 drivers
v0x600000df3e70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df3b10_0 .var "state", 0 0;
v0x600000df3840_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3e2190 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df3d50_0 .net8 "Bitline1", 0 0, p0x7fab8b05ff48;  1 drivers, strength-aware
v0x600000df3de0_0 .net8 "Bitline2", 0 0, p0x7fab8b05ff78;  1 drivers, strength-aware
v0x600000df3ba0_0 .net "D", 0 0, L_0x600000f4ce60;  1 drivers
v0x600000df3c30_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000df39f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000df3a80_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000df38d0_0 .net *"_ivl_0", 0 0, L_0x600000f283c0;  1 drivers
o0x7fab8b05ffd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df3960_0 name=_ivl_2
v0x600000df3720_0 .net *"_ivl_6", 0 0, L_0x600000f28280;  1 drivers
o0x7fab8b060038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df37b0_0 name=_ivl_8
v0x600000df3570_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df3600_0 .net "dffOut", 0 0, v0x600000df0090_0;  1 drivers
v0x600000df33c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f283c0 .functor MUXZ 1, v0x600000df0090_0, L_0x600000f4ce60, L_0x600000fb6620, C4<>;
L_0x600000f28320 .functor MUXZ 1, o0x7fab8b05ffd8, L_0x600000f283c0, L_0x600000fb7020, C4<>;
L_0x600000f28280 .functor MUXZ 1, v0x600000df0090_0, L_0x600000f4ce60, L_0x600000fb6620, C4<>;
L_0x600000f281e0 .functor MUXZ 1, o0x7fab8b060038, L_0x600000f28280, L_0x600000fb7a20, C4<>;
S_0x7fab8b3e1a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e2190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df0cf0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df0990_0 .net "d", 0 0, L_0x600000f4ce60;  alias, 1 drivers
v0x600000df06c0_0 .net "q", 0 0, v0x600000df0090_0;  alias, 1 drivers
v0x600000df0360_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df0090_0 .var "state", 0 0;
v0x600000df3f00_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3e12b0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df2fd0_0 .net8 "Bitline1", 0 0, p0x7fab8b060368;  1 drivers, strength-aware
v0x600000df2d90_0 .net8 "Bitline2", 0 0, p0x7fab8b060398;  1 drivers, strength-aware
v0x600000df2e20_0 .net "D", 0 0, L_0x600000f4cdc0;  1 drivers
v0x600000df2c70_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000df2d00_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000df2ac0_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000df2b50_0 .net *"_ivl_0", 0 0, L_0x600000f28140;  1 drivers
o0x7fab8b0603f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df2910_0 name=_ivl_2
v0x600000df29a0_0 .net *"_ivl_6", 0 0, L_0x600000f27f20;  1 drivers
o0x7fab8b060458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df2760_0 name=_ivl_8
v0x600000df27f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df2640_0 .net "dffOut", 0 0, v0x600000df3180_0;  1 drivers
v0x600000df26d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f28140 .functor MUXZ 1, v0x600000df3180_0, L_0x600000f4cdc0, L_0x600000fb6620, C4<>;
L_0x600000f280a0 .functor MUXZ 1, o0x7fab8b0603f8, L_0x600000f28140, L_0x600000fb7020, C4<>;
L_0x600000f27f20 .functor MUXZ 1, v0x600000df3180_0, L_0x600000f4cdc0, L_0x600000fb6620, C4<>;
L_0x600000f27e80 .functor MUXZ 1, o0x7fab8b060458, L_0x600000f27f20, L_0x600000fb7a20, C4<>;
S_0x7fab8b3e0b40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e12b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df3450_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df32a0_0 .net "d", 0 0, L_0x600000f4cdc0;  alias, 1 drivers
v0x600000df3330_0 .net "q", 0 0, v0x600000df3180_0;  alias, 1 drivers
v0x600000df30f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df3180_0 .var "state", 0 0;
v0x600000df2f40_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3e03d0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df2010_0 .net8 "Bitline1", 0 0, p0x7fab8b060788;  1 drivers, strength-aware
v0x600000df20a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0607b8;  1 drivers, strength-aware
v0x600000df1e60_0 .net "D", 0 0, L_0x600000f4cd20;  1 drivers
v0x600000df1ef0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000df1cb0_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000df1d40_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000df1b00_0 .net *"_ivl_0", 0 0, L_0x600000f27de0;  1 drivers
o0x7fab8b060818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df1b90_0 name=_ivl_2
v0x600000df19e0_0 .net *"_ivl_6", 0 0, L_0x600000f27ca0;  1 drivers
o0x7fab8b060878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df1a70_0 name=_ivl_8
v0x600000df1830_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df18c0_0 .net "dffOut", 0 0, v0x600000df2130_0;  1 drivers
v0x600000df1680_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f27de0 .functor MUXZ 1, v0x600000df2130_0, L_0x600000f4cd20, L_0x600000fb6620, C4<>;
L_0x600000f27d40 .functor MUXZ 1, o0x7fab8b060818, L_0x600000f27de0, L_0x600000fb7020, C4<>;
L_0x600000f27ca0 .functor MUXZ 1, v0x600000df2130_0, L_0x600000f4cd20, L_0x600000fb6620, C4<>;
L_0x600000f27c00 .functor MUXZ 1, o0x7fab8b060878, L_0x600000f27ca0, L_0x600000fb7a20, C4<>;
S_0x7fab8b3dfc60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e03d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df2490_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df2520_0 .net "d", 0 0, L_0x600000f4cd20;  alias, 1 drivers
v0x600000df22e0_0 .net "q", 0 0, v0x600000df2130_0;  alias, 1 drivers
v0x600000df2370_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df2130_0 .var "state", 0 0;
v0x600000df21c0_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3df4f0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df1290_0 .net8 "Bitline1", 0 0, p0x7fab8b060ba8;  1 drivers, strength-aware
v0x600000df1050_0 .net8 "Bitline2", 0 0, p0x7fab8b060bd8;  1 drivers, strength-aware
v0x600000df10e0_0 .net "D", 0 0, L_0x600000f4cc80;  1 drivers
v0x600000df0ea0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000df0f30_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000df0d80_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000df0e10_0 .net *"_ivl_0", 0 0, L_0x600000f27b60;  1 drivers
o0x7fab8b060c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df0bd0_0 name=_ivl_2
v0x600000df0c60_0 .net *"_ivl_6", 0 0, L_0x600000f27a20;  1 drivers
o0x7fab8b060c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000df0a20_0 name=_ivl_8
v0x600000df0ab0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df0870_0 .net "dffOut", 0 0, v0x600000df1440_0;  1 drivers
v0x600000df0900_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f27b60 .functor MUXZ 1, v0x600000df1440_0, L_0x600000f4cc80, L_0x600000fb6620, C4<>;
L_0x600000f27ac0 .functor MUXZ 1, o0x7fab8b060c38, L_0x600000f27b60, L_0x600000fb7020, C4<>;
L_0x600000f27a20 .functor MUXZ 1, v0x600000df1440_0, L_0x600000f4cc80, L_0x600000fb6620, C4<>;
L_0x600000f27980 .functor MUXZ 1, o0x7fab8b060c98, L_0x600000f27a20, L_0x600000fb7a20, C4<>;
S_0x7fab8b3ded80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3df4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df1710_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df14d0_0 .net "d", 0 0, L_0x600000f4cc80;  alias, 1 drivers
v0x600000df1560_0 .net "q", 0 0, v0x600000df1440_0;  alias, 1 drivers
v0x600000df13b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df1440_0 .var "state", 0 0;
v0x600000df1200_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3de610 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000df0240_0 .net8 "Bitline1", 0 0, p0x7fab8b060fc8;  1 drivers, strength-aware
v0x600000df02d0_0 .net8 "Bitline2", 0 0, p0x7fab8b060ff8;  1 drivers, strength-aware
v0x600000df0120_0 .net "D", 0 0, L_0x600000f4eda0;  1 drivers
v0x600000df01b0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000df0000_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dc3d50_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dc39f0_0 .net *"_ivl_0", 0 0, L_0x600000f278e0;  1 drivers
o0x7fab8b061058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc3720_0 name=_ivl_2
v0x600000dc29a0_0 .net *"_ivl_6", 0 0, L_0x600000f277a0;  1 drivers
o0x7fab8b0610b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc26d0_0 name=_ivl_8
v0x600000dc2370_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc20a0_0 .net "dffOut", 0 0, v0x600000df03f0_0;  1 drivers
v0x600000dc1d40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f278e0 .functor MUXZ 1, v0x600000df03f0_0, L_0x600000f4eda0, L_0x600000fb6620, C4<>;
L_0x600000f27840 .functor MUXZ 1, o0x7fab8b061058, L_0x600000f278e0, L_0x600000fb7020, C4<>;
L_0x600000f277a0 .functor MUXZ 1, v0x600000df03f0_0, L_0x600000f4eda0, L_0x600000fb6620, C4<>;
L_0x600000f27700 .functor MUXZ 1, o0x7fab8b0610b8, L_0x600000f277a0, L_0x600000fb7a20, C4<>;
S_0x7fab8b3ddea0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3de610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df0750_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000df07e0_0 .net "d", 0 0, L_0x600000f4eda0;  alias, 1 drivers
v0x600000df05a0_0 .net "q", 0 0, v0x600000df03f0_0;  alias, 1 drivers
v0x600000df0630_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000df03f0_0 .var "state", 0 0;
v0x600000df0480_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3dd730 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc07e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0613e8;  1 drivers, strength-aware
v0x600000dc0480_0 .net8 "Bitline2", 0 0, p0x7fab8b061418;  1 drivers, strength-aware
v0x600000dc01b0_0 .net "D", 0 0, L_0x600000f4ed00;  1 drivers
v0x600000dc3f00_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000dc3de0_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dc3e70_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dc3c30_0 .net *"_ivl_0", 0 0, L_0x600000f27660;  1 drivers
o0x7fab8b061478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc3cc0_0 name=_ivl_2
v0x600000dc3a80_0 .net *"_ivl_6", 0 0, L_0x600000f26120;  1 drivers
o0x7fab8b0614d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc3b10_0 name=_ivl_8
v0x600000dc38d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc3960_0 .net "dffOut", 0 0, v0x600000dc0e10_0;  1 drivers
v0x600000dc37b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f27660 .functor MUXZ 1, v0x600000dc0e10_0, L_0x600000f4ed00, L_0x600000fb6620, C4<>;
L_0x600000f261c0 .functor MUXZ 1, o0x7fab8b061478, L_0x600000f27660, L_0x600000fb7020, C4<>;
L_0x600000f26120 .functor MUXZ 1, v0x600000dc0e10_0, L_0x600000f4ed00, L_0x600000fb6620, C4<>;
L_0x600000f26080 .functor MUXZ 1, o0x7fab8b0614d8, L_0x600000f26120, L_0x600000fb7a20, C4<>;
S_0x7fab8b3dcfc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3dd730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc1a70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc1710_0 .net "d", 0 0, L_0x600000f4ed00;  alias, 1 drivers
v0x600000dc1440_0 .net "q", 0 0, v0x600000dc0e10_0;  alias, 1 drivers
v0x600000dc10e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc0e10_0 .var "state", 0 0;
v0x600000dc0ab0_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3dc0e0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc2910_0 .net8 "Bitline1", 0 0, p0x7fab8b061808;  1 drivers, strength-aware
v0x600000dc2760_0 .net8 "Bitline2", 0 0, p0x7fab8b061838;  1 drivers, strength-aware
v0x600000dc27f0_0 .net "D", 0 0, L_0x600000f4ec60;  1 drivers
v0x600000dc25b0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000dc2640_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dc2400_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dc2490_0 .net *"_ivl_0", 0 0, L_0x600000f25fe0;  1 drivers
o0x7fab8b061898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc2250_0 name=_ivl_2
v0x600000dc22e0_0 .net *"_ivl_6", 0 0, L_0x600000f25ea0;  1 drivers
o0x7fab8b0618f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc2130_0 name=_ivl_8
v0x600000dc21c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc1f80_0 .net "dffOut", 0 0, v0x600000dc2ac0_0;  1 drivers
v0x600000dc2010_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f25fe0 .functor MUXZ 1, v0x600000dc2ac0_0, L_0x600000f4ec60, L_0x600000fb6620, C4<>;
L_0x600000f25f40 .functor MUXZ 1, o0x7fab8b061898, L_0x600000f25fe0, L_0x600000fb7020, C4<>;
L_0x600000f25ea0 .functor MUXZ 1, v0x600000dc2ac0_0, L_0x600000f4ec60, L_0x600000fb6620, C4<>;
L_0x600000f25e00 .functor MUXZ 1, o0x7fab8b0618f8, L_0x600000f25ea0, L_0x600000fb7a20, C4<>;
S_0x7fab8b3db970 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3dc0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc3840_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc3600_0 .net "d", 0 0, L_0x600000f4ec60;  alias, 1 drivers
v0x600000dc3690_0 .net "q", 0 0, v0x600000dc2ac0_0;  alias, 1 drivers
v0x600000dc2a30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc2ac0_0 .var "state", 0 0;
v0x600000dc2880_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3db200 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc1950_0 .net8 "Bitline1", 0 0, p0x7fab8b061c28;  1 drivers, strength-aware
v0x600000dc19e0_0 .net8 "Bitline2", 0 0, p0x7fab8b061c58;  1 drivers, strength-aware
v0x600000dc17a0_0 .net "D", 0 0, L_0x600000f4ebc0;  1 drivers
v0x600000dc1830_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000dc15f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dc1680_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dc14d0_0 .net *"_ivl_0", 0 0, L_0x600000f25d60;  1 drivers
o0x7fab8b061cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc1560_0 name=_ivl_2
v0x600000dc1320_0 .net *"_ivl_6", 0 0, L_0x600000f25c20;  1 drivers
o0x7fab8b061d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc13b0_0 name=_ivl_8
v0x600000dc1170_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc1200_0 .net "dffOut", 0 0, v0x600000dc1b00_0;  1 drivers
v0x600000dc0fc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f25d60 .functor MUXZ 1, v0x600000dc1b00_0, L_0x600000f4ebc0, L_0x600000fb6620, C4<>;
L_0x600000f25cc0 .functor MUXZ 1, o0x7fab8b061cb8, L_0x600000f25d60, L_0x600000fb7020, C4<>;
L_0x600000f25c20 .functor MUXZ 1, v0x600000dc1b00_0, L_0x600000f4ebc0, L_0x600000fb6620, C4<>;
L_0x600000f25b80 .functor MUXZ 1, o0x7fab8b061d18, L_0x600000f25c20, L_0x600000fb7a20, C4<>;
S_0x7fab8b3daa90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3db200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc1dd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc1e60_0 .net "d", 0 0, L_0x600000f4ebc0;  alias, 1 drivers
v0x600000dc1c20_0 .net "q", 0 0, v0x600000dc1b00_0;  alias, 1 drivers
v0x600000dc1cb0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc1b00_0 .var "state", 0 0;
v0x600000dc1b90_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3d9cc0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc0bd0_0 .net8 "Bitline1", 0 0, p0x7fab8b062048;  1 drivers, strength-aware
v0x600000dc0990_0 .net8 "Bitline2", 0 0, p0x7fab8b062078;  1 drivers, strength-aware
v0x600000dc0a20_0 .net "D", 0 0, L_0x600000f4eb20;  1 drivers
v0x600000dc0870_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000dc0900_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dc06c0_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dc0750_0 .net *"_ivl_0", 0 0, L_0x600000f25ae0;  1 drivers
o0x7fab8b0620d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc0510_0 name=_ivl_2
v0x600000dc05a0_0 .net *"_ivl_6", 0 0, L_0x600000f259a0;  1 drivers
o0x7fab8b062138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc0360_0 name=_ivl_8
v0x600000dc03f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc0240_0 .net "dffOut", 0 0, v0x600000dc0d80_0;  1 drivers
v0x600000dc02d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f25ae0 .functor MUXZ 1, v0x600000dc0d80_0, L_0x600000f4eb20, L_0x600000fb6620, C4<>;
L_0x600000f25a40 .functor MUXZ 1, o0x7fab8b0620d8, L_0x600000f25ae0, L_0x600000fb7020, C4<>;
L_0x600000f259a0 .functor MUXZ 1, v0x600000dc0d80_0, L_0x600000f4eb20, L_0x600000fb6620, C4<>;
L_0x600000f25900 .functor MUXZ 1, o0x7fab8b062138, L_0x600000f259a0, L_0x600000fb7a20, C4<>;
S_0x7fab8b3d9550 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d9cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc1050_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc0ea0_0 .net "d", 0 0, L_0x600000f4eb20;  alias, 1 drivers
v0x600000dc0f30_0 .net "q", 0 0, v0x600000dc0d80_0;  alias, 1 drivers
v0x600000dc0cf0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc0d80_0 .var "state", 0 0;
v0x600000dc0b40_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3d8de0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dcb180_0 .net8 "Bitline1", 0 0, p0x7fab8b062468;  1 drivers, strength-aware
v0x600000dcae20_0 .net8 "Bitline2", 0 0, p0x7fab8b062498;  1 drivers, strength-aware
v0x600000dcab50_0 .net "D", 0 0, L_0x600000f4ea80;  1 drivers
v0x600000dca7f0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000dca520_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dc97a0_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dc94d0_0 .net *"_ivl_0", 0 0, L_0x600000f25860;  1 drivers
o0x7fab8b0624f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc9170_0 name=_ivl_2
v0x600000dc8ea0_0 .net *"_ivl_6", 0 0, L_0x600000f24320;  1 drivers
o0x7fab8b062558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc8b40_0 name=_ivl_8
v0x600000dc8870_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc8510_0 .net "dffOut", 0 0, v0x600000dcb7b0_0;  1 drivers
v0x600000dc8240_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f25860 .functor MUXZ 1, v0x600000dcb7b0_0, L_0x600000f4ea80, L_0x600000fb6620, C4<>;
L_0x600000f243c0 .functor MUXZ 1, o0x7fab8b0624f8, L_0x600000f25860, L_0x600000fb7020, C4<>;
L_0x600000f24320 .functor MUXZ 1, v0x600000dcb7b0_0, L_0x600000f4ea80, L_0x600000fb6620, C4<>;
L_0x600000f24280 .functor MUXZ 1, o0x7fab8b062558, L_0x600000f24320, L_0x600000fb7a20, C4<>;
S_0x7fab8b3d8670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d8de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc0090_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc0120_0 .net "d", 0 0, L_0x600000f4ea80;  alias, 1 drivers
v0x600000dcbde0_0 .net "q", 0 0, v0x600000dcb7b0_0;  alias, 1 drivers
v0x600000dcba80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dcb7b0_0 .var "state", 0 0;
v0x600000dcb450_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3d7f00 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dcb960_0 .net8 "Bitline1", 0 0, p0x7fab8b062888;  1 drivers, strength-aware
v0x600000dcb9f0_0 .net8 "Bitline2", 0 0, p0x7fab8b0628b8;  1 drivers, strength-aware
v0x600000dcb840_0 .net "D", 0 0, L_0x600000f4f340;  1 drivers
v0x600000dcb8d0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000dcb690_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dcb720_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dcb4e0_0 .net *"_ivl_0", 0 0, L_0x600000f241e0;  1 drivers
o0x7fab8b062918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcb570_0 name=_ivl_2
v0x600000dcb330_0 .net *"_ivl_6", 0 0, L_0x600000f240a0;  1 drivers
o0x7fab8b062978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcb3c0_0 name=_ivl_8
v0x600000dcb210_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcb2a0_0 .net "dffOut", 0 0, v0x600000dcbb10_0;  1 drivers
v0x600000dcb060_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f241e0 .functor MUXZ 1, v0x600000dcbb10_0, L_0x600000f4f340, L_0x600000fb6620, C4<>;
L_0x600000f24140 .functor MUXZ 1, o0x7fab8b062918, L_0x600000f241e0, L_0x600000fb7020, C4<>;
L_0x600000f240a0 .functor MUXZ 1, v0x600000dcbb10_0, L_0x600000f4f340, L_0x600000fb6620, C4<>;
L_0x600000f4d5e0 .functor MUXZ 1, o0x7fab8b062978, L_0x600000f240a0, L_0x600000fb7a20, C4<>;
S_0x7fab8b3d7790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d7f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dcbe70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcbf00_0 .net "d", 0 0, L_0x600000f4f340;  alias, 1 drivers
v0x600000dcbcc0_0 .net "q", 0 0, v0x600000dcbb10_0;  alias, 1 drivers
v0x600000dcbd50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dcbb10_0 .var "state", 0 0;
v0x600000dcbba0_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3d7020 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dcac70_0 .net8 "Bitline1", 0 0, p0x7fab8b062ca8;  1 drivers, strength-aware
v0x600000dcaa30_0 .net8 "Bitline2", 0 0, p0x7fab8b062cd8;  1 drivers, strength-aware
v0x600000dcaac0_0 .net "D", 0 0, L_0x600000f4f2a0;  1 drivers
v0x600000dca880_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000dca910_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dca6d0_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dca760_0 .net *"_ivl_0", 0 0, L_0x600000f4d540;  1 drivers
o0x7fab8b062d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dca5b0_0 name=_ivl_2
v0x600000dca640_0 .net *"_ivl_6", 0 0, L_0x600000f4d400;  1 drivers
o0x7fab8b062d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dca400_0 name=_ivl_8
v0x600000dca490_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc9830_0 .net "dffOut", 0 0, v0x600000dcad90_0;  1 drivers
v0x600000dc98c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f4d540 .functor MUXZ 1, v0x600000dcad90_0, L_0x600000f4f2a0, L_0x600000fb6620, C4<>;
L_0x600000f4d4a0 .functor MUXZ 1, o0x7fab8b062d38, L_0x600000f4d540, L_0x600000fb7020, C4<>;
L_0x600000f4d400 .functor MUXZ 1, v0x600000dcad90_0, L_0x600000f4f2a0, L_0x600000fb6620, C4<>;
L_0x600000f4d360 .functor MUXZ 1, o0x7fab8b062d98, L_0x600000f4d400, L_0x600000fb7a20, C4<>;
S_0x7fab8b3d68b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d7020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dcb0f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcaeb0_0 .net "d", 0 0, L_0x600000f4f2a0;  alias, 1 drivers
v0x600000dcaf40_0 .net "q", 0 0, v0x600000dcad90_0;  alias, 1 drivers
v0x600000dcad00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dcad90_0 .var "state", 0 0;
v0x600000dcabe0_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3d6140 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3af780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc9200_0 .net8 "Bitline1", 0 0, p0x7fab8b0630c8;  1 drivers, strength-aware
v0x600000dc9290_0 .net8 "Bitline2", 0 0, p0x7fab8b0630f8;  1 drivers, strength-aware
v0x600000dc9050_0 .net "D", 0 0, L_0x600000f4f200;  1 drivers
v0x600000dc90e0_0 .net "ReadEnable1", 0 0, L_0x600000fb7020;  alias, 1 drivers
v0x600000dc8f30_0 .net "ReadEnable2", 0 0, L_0x600000fb7a20;  alias, 1 drivers
v0x600000dc8fc0_0 .net "WriteEnable", 0 0, L_0x600000fb6620;  alias, 1 drivers
v0x600000dc8d80_0 .net *"_ivl_0", 0 0, L_0x600000f4d2c0;  1 drivers
o0x7fab8b063158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc8e10_0 name=_ivl_2
v0x600000dc8bd0_0 .net *"_ivl_6", 0 0, L_0x600000f4d180;  1 drivers
o0x7fab8b0631b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc8c60_0 name=_ivl_8
v0x600000dc8a20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc8ab0_0 .net "dffOut", 0 0, v0x600000dc93b0_0;  1 drivers
v0x600000dc8900_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f4d2c0 .functor MUXZ 1, v0x600000dc93b0_0, L_0x600000f4f200, L_0x600000fb6620, C4<>;
L_0x600000f4d220 .functor MUXZ 1, o0x7fab8b063158, L_0x600000f4d2c0, L_0x600000fb7020, C4<>;
L_0x600000f4d180 .functor MUXZ 1, v0x600000dc93b0_0, L_0x600000f4f200, L_0x600000fb6620, C4<>;
L_0x600000f4d0e0 .functor MUXZ 1, o0x7fab8b0631b8, L_0x600000f4d180, L_0x600000fb7a20, C4<>;
S_0x7fab8b3d59d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d6140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc9680_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc9710_0 .net "d", 0 0, L_0x600000f4f200;  alias, 1 drivers
v0x600000dc9560_0 .net "q", 0 0, v0x600000dc93b0_0;  alias, 1 drivers
v0x600000dc95f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc93b0_0 .var "state", 0 0;
v0x600000dc9440_0 .net "wen", 0 0, L_0x600000fb6620;  alias, 1 drivers
S_0x7fab8b3dc850 .scope module, "regArray[7]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000d802d0_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000d80000_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000d83b10_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000d83ba0_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  1 drivers
v0x600000d839f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  1 drivers
v0x600000d838d0_0 .net "WriteReg", 0 0, L_0x600000fb66c0;  1 drivers
v0x600000d83720_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d83570_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5c3c0 .part v0x600000e719e0_0, 0, 1;
L_0x600000f5c460 .part v0x600000e719e0_0, 1, 1;
L_0x600000f5c500 .part v0x600000e719e0_0, 2, 1;
L_0x600000f5c5a0 .part v0x600000e719e0_0, 3, 1;
L_0x600000f5c640 .part v0x600000e719e0_0, 4, 1;
L_0x600000f5c6e0 .part v0x600000e719e0_0, 5, 1;
L_0x600000f5c780 .part v0x600000e719e0_0, 6, 1;
L_0x600000f5c820 .part v0x600000e719e0_0, 7, 1;
L_0x600000f5c8c0 .part v0x600000e719e0_0, 8, 1;
L_0x600000f5c960 .part v0x600000e719e0_0, 9, 1;
L_0x600000f5ca00 .part v0x600000e719e0_0, 10, 1;
L_0x600000f5caa0 .part v0x600000e719e0_0, 11, 1;
L_0x600000f5cb40 .part v0x600000e719e0_0, 12, 1;
L_0x600000f5cbe0 .part v0x600000e719e0_0, 13, 1;
L_0x600000f5cc80 .part v0x600000e719e0_0, 14, 1;
L_0x600000f5cd20 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b063698 .port I0x600003e1fe80, L_0x600000f4f0c0;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b063698;
p0x7fab8b063b18 .port I0x600003e1fe80, L_0x600000f4ee40;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b063b18;
p0x7fab8b063f38 .port I0x600003e1fe80, L_0x600000f6e940;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b063f38;
p0x7fab8b064358 .port I0x600003e1fe80, L_0x600000f6e6c0;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b064358;
p0x7fab8b064778 .port I0x600003e1fe80, L_0x600000f6d040;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b064778;
p0x7fab8b064b98 .port I0x600003e1fe80, L_0x600000f6cdc0;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b064b98;
p0x7fab8b064fb8 .port I0x600003e1fe80, L_0x600000f6cb40;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b064fb8;
p0x7fab8b0653d8 .port I0x600003e1fe80, L_0x600000f54fa0;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0653d8;
p0x7fab8b0657f8 .port I0x600003e1fe80, L_0x600000f54d20;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0657f8;
p0x7fab8b065c18 .port I0x600003e1fe80, L_0x600000f54aa0;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b065c18;
p0x7fab8b066038 .port I0x600003e1fe80, L_0x600000f54820;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b066038;
p0x7fab8b066458 .port I0x600003e1fe80, L_0x600000f56da0;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b066458;
p0x7fab8b066878 .port I0x600003e1fe80, L_0x600000f56b20;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b066878;
p0x7fab8b066c98 .port I0x600003e1fe80, L_0x600000f568a0;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b066c98;
p0x7fab8b0670b8 .port I0x600003e1fe80, L_0x600000f56620;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0670b8;
p0x7fab8b0674d8 .port I0x600003e1fe80, L_0x600000f5c1e0;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0674d8;
p0x7fab8b0636c8 .port I0x600003f55fe0, L_0x600000f4ef80;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0636c8;
p0x7fab8b063b48 .port I0x600003f55fe0, L_0x600000f6fe80;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b063b48;
p0x7fab8b063f68 .port I0x600003f55fe0, L_0x600000f6e800;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b063f68;
p0x7fab8b064388 .port I0x600003f55fe0, L_0x600000f6e580;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b064388;
p0x7fab8b0647a8 .port I0x600003f55fe0, L_0x600000f6cf00;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0647a8;
p0x7fab8b064bc8 .port I0x600003f55fe0, L_0x600000f6cc80;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b064bc8;
p0x7fab8b064fe8 .port I0x600003f55fe0, L_0x600000f550e0;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b064fe8;
p0x7fab8b065408 .port I0x600003f55fe0, L_0x600000f54e60;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b065408;
p0x7fab8b065828 .port I0x600003f55fe0, L_0x600000f54be0;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b065828;
p0x7fab8b065c48 .port I0x600003f55fe0, L_0x600000f54960;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b065c48;
p0x7fab8b066068 .port I0x600003f55fe0, L_0x600000f56ee0;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b066068;
p0x7fab8b066488 .port I0x600003f55fe0, L_0x600000f56c60;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b066488;
p0x7fab8b0668a8 .port I0x600003f55fe0, L_0x600000f569e0;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0668a8;
p0x7fab8b066cc8 .port I0x600003f55fe0, L_0x600000f56760;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b066cc8;
p0x7fab8b0670e8 .port I0x600003f55fe0, L_0x600000f5c0a0;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0670e8;
p0x7fab8b067508 .port I0x600003f55fe0, L_0x600000f5c320;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b067508;
S_0x7fab8b3d4380 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc7840_0 .net8 "Bitline1", 0 0, p0x7fab8b063698;  1 drivers, strength-aware
v0x600000dc7570_0 .net8 "Bitline2", 0 0, p0x7fab8b0636c8;  1 drivers, strength-aware
v0x600000dc7210_0 .net "D", 0 0, L_0x600000f5c3c0;  1 drivers
v0x600000dc6f40_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dc6be0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dc6910_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dc65b0_0 .net *"_ivl_0", 0 0, L_0x600000f4f160;  1 drivers
o0x7fab8b063788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc62e0_0 name=_ivl_2
v0x600000dc5f80_0 .net *"_ivl_6", 0 0, L_0x600000f4f020;  1 drivers
o0x7fab8b0637e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc5cb0_0 name=_ivl_8
v0x600000dc5950_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc5680_0 .net "dffOut", 0 0, v0x600000dc7e70_0;  1 drivers
v0x600000dc5320_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f4f160 .functor MUXZ 1, v0x600000dc7e70_0, L_0x600000f5c3c0, L_0x600000fb66c0, C4<>;
L_0x600000f4f0c0 .functor MUXZ 1, o0x7fab8b063788, L_0x600000f4f160, L_0x600000fb70c0, C4<>;
L_0x600000f4f020 .functor MUXZ 1, v0x600000dc7e70_0, L_0x600000f5c3c0, L_0x600000fb66c0, C4<>;
L_0x600000f4ef80 .functor MUXZ 1, o0x7fab8b0637e8, L_0x600000f4f020, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3d3d20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d4380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc8360_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc8120_0 .net "d", 0 0, L_0x600000f5c3c0;  alias, 1 drivers
v0x600000dc81b0_0 .net "q", 0 0, v0x600000dc7e70_0;  alias, 1 drivers
v0x600000dc8000_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc7e70_0 .var "state", 0 0;
v0x600000dc7ba0_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3d35b0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc7f00_0 .net8 "Bitline1", 0 0, p0x7fab8b063b18;  1 drivers, strength-aware
v0x600000dc7d50_0 .net8 "Bitline2", 0 0, p0x7fab8b063b48;  1 drivers, strength-aware
v0x600000dc7de0_0 .net "D", 0 0, L_0x600000f5c460;  1 drivers
v0x600000dc7c30_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dc7cc0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dc7a80_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dc7b10_0 .net *"_ivl_0", 0 0, L_0x600000f4eee0;  1 drivers
o0x7fab8b063ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc78d0_0 name=_ivl_2
v0x600000dc7960_0 .net *"_ivl_6", 0 0, L_0x600000f6ff20;  1 drivers
o0x7fab8b063c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc7720_0 name=_ivl_8
v0x600000dc77b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc7600_0 .net "dffOut", 0 0, v0x600000dc43f0_0;  1 drivers
v0x600000dc7690_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f4eee0 .functor MUXZ 1, v0x600000dc43f0_0, L_0x600000f5c460, L_0x600000fb66c0, C4<>;
L_0x600000f4ee40 .functor MUXZ 1, o0x7fab8b063ba8, L_0x600000f4eee0, L_0x600000fb70c0, C4<>;
L_0x600000f6ff20 .functor MUXZ 1, v0x600000dc43f0_0, L_0x600000f5c460, L_0x600000fb66c0, C4<>;
L_0x600000f6fe80 .functor MUXZ 1, o0x7fab8b063c08, L_0x600000f6ff20, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3d2e40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d35b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc5050_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc4cf0_0 .net "d", 0 0, L_0x600000f5c460;  alias, 1 drivers
v0x600000dc4a20_0 .net "q", 0 0, v0x600000dc43f0_0;  alias, 1 drivers
v0x600000dc46c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc43f0_0 .var "state", 0 0;
v0x600000dc4090_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3d26d0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc6fd0_0 .net8 "Bitline1", 0 0, p0x7fab8b063f38;  1 drivers, strength-aware
v0x600000dc7060_0 .net8 "Bitline2", 0 0, p0x7fab8b063f68;  1 drivers, strength-aware
v0x600000dc6e20_0 .net "D", 0 0, L_0x600000f5c500;  1 drivers
v0x600000dc6eb0_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dc6c70_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dc6d00_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dc6ac0_0 .net *"_ivl_0", 0 0, L_0x600000f6e9e0;  1 drivers
o0x7fab8b063fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc6b50_0 name=_ivl_2
v0x600000dc69a0_0 .net *"_ivl_6", 0 0, L_0x600000f6e8a0;  1 drivers
o0x7fab8b064028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc6a30_0 name=_ivl_8
v0x600000dc67f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc6880_0 .net "dffOut", 0 0, v0x600000dc70f0_0;  1 drivers
v0x600000dc6640_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f6e9e0 .functor MUXZ 1, v0x600000dc70f0_0, L_0x600000f5c500, L_0x600000fb66c0, C4<>;
L_0x600000f6e940 .functor MUXZ 1, o0x7fab8b063fc8, L_0x600000f6e9e0, L_0x600000fb70c0, C4<>;
L_0x600000f6e8a0 .functor MUXZ 1, v0x600000dc70f0_0, L_0x600000f5c500, L_0x600000fb66c0, C4<>;
L_0x600000f6e800 .functor MUXZ 1, o0x7fab8b064028, L_0x600000f6e8a0, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3d1f60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d26d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc7450_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc74e0_0 .net "d", 0 0, L_0x600000f5c500;  alias, 1 drivers
v0x600000dc72a0_0 .net "q", 0 0, v0x600000dc70f0_0;  alias, 1 drivers
v0x600000dc7330_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc70f0_0 .var "state", 0 0;
v0x600000dc7180_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3d17f0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc6250_0 .net8 "Bitline1", 0 0, p0x7fab8b064358;  1 drivers, strength-aware
v0x600000dc6010_0 .net8 "Bitline2", 0 0, p0x7fab8b064388;  1 drivers, strength-aware
v0x600000dc60a0_0 .net "D", 0 0, L_0x600000f5c5a0;  1 drivers
v0x600000dc5e60_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dc5ef0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dc5d40_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dc5dd0_0 .net *"_ivl_0", 0 0, L_0x600000f6e760;  1 drivers
o0x7fab8b0643e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc5b90_0 name=_ivl_2
v0x600000dc5c20_0 .net *"_ivl_6", 0 0, L_0x600000f6e620;  1 drivers
o0x7fab8b064448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc59e0_0 name=_ivl_8
v0x600000dc5a70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc5830_0 .net "dffOut", 0 0, v0x600000dc6400_0;  1 drivers
v0x600000dc58c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f6e760 .functor MUXZ 1, v0x600000dc6400_0, L_0x600000f5c5a0, L_0x600000fb66c0, C4<>;
L_0x600000f6e6c0 .functor MUXZ 1, o0x7fab8b0643e8, L_0x600000f6e760, L_0x600000fb70c0, C4<>;
L_0x600000f6e620 .functor MUXZ 1, v0x600000dc6400_0, L_0x600000f5c5a0, L_0x600000fb66c0, C4<>;
L_0x600000f6e580 .functor MUXZ 1, o0x7fab8b064448, L_0x600000f6e620, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3d1080 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d17f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc66d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc6490_0 .net "d", 0 0, L_0x600000f5c5a0;  alias, 1 drivers
v0x600000dc6520_0 .net "q", 0 0, v0x600000dc6400_0;  alias, 1 drivers
v0x600000dc6370_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc6400_0 .var "state", 0 0;
v0x600000dc61c0_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3d0910 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc5200_0 .net8 "Bitline1", 0 0, p0x7fab8b064778;  1 drivers, strength-aware
v0x600000dc5290_0 .net8 "Bitline2", 0 0, p0x7fab8b0647a8;  1 drivers, strength-aware
v0x600000dc50e0_0 .net "D", 0 0, L_0x600000f5c640;  1 drivers
v0x600000dc5170_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dc4f30_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dc4fc0_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dc4d80_0 .net *"_ivl_0", 0 0, L_0x600000f6d0e0;  1 drivers
o0x7fab8b064808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc4e10_0 name=_ivl_2
v0x600000dc4bd0_0 .net *"_ivl_6", 0 0, L_0x600000f6cfa0;  1 drivers
o0x7fab8b064868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dc4c60_0 name=_ivl_8
v0x600000dc4ab0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc4b40_0 .net "dffOut", 0 0, v0x600000dc53b0_0;  1 drivers
v0x600000dc4900_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f6d0e0 .functor MUXZ 1, v0x600000dc53b0_0, L_0x600000f5c640, L_0x600000fb66c0, C4<>;
L_0x600000f6d040 .functor MUXZ 1, o0x7fab8b064808, L_0x600000f6d0e0, L_0x600000fb70c0, C4<>;
L_0x600000f6cfa0 .functor MUXZ 1, v0x600000dc53b0_0, L_0x600000f5c640, L_0x600000fb66c0, C4<>;
L_0x600000f6cf00 .functor MUXZ 1, o0x7fab8b064868, L_0x600000f6cfa0, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3d01a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3d0910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc5710_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc57a0_0 .net "d", 0 0, L_0x600000f5c640;  alias, 1 drivers
v0x600000dc5560_0 .net "q", 0 0, v0x600000dc53b0_0;  alias, 1 drivers
v0x600000dc55f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc53b0_0 .var "state", 0 0;
v0x600000dc5440_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3cfa30 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dc4510_0 .net8 "Bitline1", 0 0, p0x7fab8b064b98;  1 drivers, strength-aware
v0x600000dc42d0_0 .net8 "Bitline2", 0 0, p0x7fab8b064bc8;  1 drivers, strength-aware
v0x600000dc4360_0 .net "D", 0 0, L_0x600000f5c6e0;  1 drivers
v0x600000dc4120_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dc41b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dc4000_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dcff00_0 .net *"_ivl_0", 0 0, L_0x600000f6ce60;  1 drivers
o0x7fab8b064c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcfc30_0 name=_ivl_2
v0x600000dcf8d0_0 .net *"_ivl_6", 0 0, L_0x600000f6cd20;  1 drivers
o0x7fab8b064c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcf600_0 name=_ivl_8
v0x600000dcf2a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcefd0_0 .net "dffOut", 0 0, v0x600000dc4630_0;  1 drivers
v0x600000dcec70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f6ce60 .functor MUXZ 1, v0x600000dc4630_0, L_0x600000f5c6e0, L_0x600000fb66c0, C4<>;
L_0x600000f6cdc0 .functor MUXZ 1, o0x7fab8b064c28, L_0x600000f6ce60, L_0x600000fb70c0, C4<>;
L_0x600000f6cd20 .functor MUXZ 1, v0x600000dc4630_0, L_0x600000f5c6e0, L_0x600000fb66c0, C4<>;
L_0x600000f6cc80 .functor MUXZ 1, o0x7fab8b064c88, L_0x600000f6cd20, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3cf2c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3cfa30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dc4990_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dc4750_0 .net "d", 0 0, L_0x600000f5c6e0;  alias, 1 drivers
v0x600000dc47e0_0 .net "q", 0 0, v0x600000dc4630_0;  alias, 1 drivers
v0x600000dc45a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dc4630_0 .var "state", 0 0;
v0x600000dc4480_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3ceb50 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dcd710_0 .net8 "Bitline1", 0 0, p0x7fab8b064fb8;  1 drivers, strength-aware
v0x600000dcd3b0_0 .net8 "Bitline2", 0 0, p0x7fab8b064fe8;  1 drivers, strength-aware
v0x600000dcd0e0_0 .net "D", 0 0, L_0x600000f5c780;  1 drivers
v0x600000dccd80_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dccab0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dcc750_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dcc480_0 .net *"_ivl_0", 0 0, L_0x600000f6cbe0;  1 drivers
o0x7fab8b065048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcc120_0 name=_ivl_2
v0x600000dcfde0_0 .net *"_ivl_6", 0 0, L_0x600000f55180;  1 drivers
o0x7fab8b0650a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcfe70_0 name=_ivl_8
v0x600000dcfcc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcfd50_0 .net "dffOut", 0 0, v0x600000dcdd40_0;  1 drivers
v0x600000dcfb10_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f6cbe0 .functor MUXZ 1, v0x600000dcdd40_0, L_0x600000f5c780, L_0x600000fb66c0, C4<>;
L_0x600000f6cb40 .functor MUXZ 1, o0x7fab8b065048, L_0x600000f6cbe0, L_0x600000fb70c0, C4<>;
L_0x600000f55180 .functor MUXZ 1, v0x600000dcdd40_0, L_0x600000f5c780, L_0x600000fb66c0, C4<>;
L_0x600000f550e0 .functor MUXZ 1, o0x7fab8b0650a8, L_0x600000f55180, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3ce3e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ceb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dce9a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dce640_0 .net "d", 0 0, L_0x600000f5c780;  alias, 1 drivers
v0x600000dce370_0 .net "q", 0 0, v0x600000dcdd40_0;  alias, 1 drivers
v0x600000dce010_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dcdd40_0 .var "state", 0 0;
v0x600000dcd9e0_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3cd940 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dcf720_0 .net8 "Bitline1", 0 0, p0x7fab8b0653d8;  1 drivers, strength-aware
v0x600000dcf4e0_0 .net8 "Bitline2", 0 0, p0x7fab8b065408;  1 drivers, strength-aware
v0x600000dcf570_0 .net "D", 0 0, L_0x600000f5c820;  1 drivers
v0x600000dcf330_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dcf3c0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dcf180_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dcf210_0 .net *"_ivl_0", 0 0, L_0x600000f55040;  1 drivers
o0x7fab8b065468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcf060_0 name=_ivl_2
v0x600000dcf0f0_0 .net *"_ivl_6", 0 0, L_0x600000f54f00;  1 drivers
o0x7fab8b0654c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dceeb0_0 name=_ivl_8
v0x600000dcef40_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dced00_0 .net "dffOut", 0 0, v0x600000dcf840_0;  1 drivers
v0x600000dced90_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f55040 .functor MUXZ 1, v0x600000dcf840_0, L_0x600000f5c820, L_0x600000fb66c0, C4<>;
L_0x600000f54fa0 .functor MUXZ 1, o0x7fab8b065468, L_0x600000f55040, L_0x600000fb70c0, C4<>;
L_0x600000f54f00 .functor MUXZ 1, v0x600000dcf840_0, L_0x600000f5c820, L_0x600000fb66c0, C4<>;
L_0x600000f54e60 .functor MUXZ 1, o0x7fab8b0654c8, L_0x600000f54f00, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3cd1d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3cd940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dcfba0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcf960_0 .net "d", 0 0, L_0x600000f5c820;  alias, 1 drivers
v0x600000dcf9f0_0 .net "q", 0 0, v0x600000dcf840_0;  alias, 1 drivers
v0x600000dcf7b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dcf840_0 .var "state", 0 0;
v0x600000dcf690_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3cca60 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dce6d0_0 .net8 "Bitline1", 0 0, p0x7fab8b0657f8;  1 drivers, strength-aware
v0x600000dce760_0 .net8 "Bitline2", 0 0, p0x7fab8b065828;  1 drivers, strength-aware
v0x600000dce520_0 .net "D", 0 0, L_0x600000f5c8c0;  1 drivers
v0x600000dce5b0_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dce400_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dce490_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dce250_0 .net *"_ivl_0", 0 0, L_0x600000f54dc0;  1 drivers
o0x7fab8b065888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dce2e0_0 name=_ivl_2
v0x600000dce0a0_0 .net *"_ivl_6", 0 0, L_0x600000f54c80;  1 drivers
o0x7fab8b0658e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dce130_0 name=_ivl_8
v0x600000dcdef0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcdf80_0 .net "dffOut", 0 0, v0x600000dce880_0;  1 drivers
v0x600000dcddd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f54dc0 .functor MUXZ 1, v0x600000dce880_0, L_0x600000f5c8c0, L_0x600000fb66c0, C4<>;
L_0x600000f54d20 .functor MUXZ 1, o0x7fab8b065888, L_0x600000f54dc0, L_0x600000fb70c0, C4<>;
L_0x600000f54c80 .functor MUXZ 1, v0x600000dce880_0, L_0x600000f5c8c0, L_0x600000fb66c0, C4<>;
L_0x600000f54be0 .functor MUXZ 1, o0x7fab8b0658e8, L_0x600000f54c80, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3cc2f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3cca60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dceb50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcebe0_0 .net "d", 0 0, L_0x600000f5c8c0;  alias, 1 drivers
v0x600000dcea30_0 .net "q", 0 0, v0x600000dce880_0;  alias, 1 drivers
v0x600000dceac0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dce880_0 .var "state", 0 0;
v0x600000dce910_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3cb410 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dcd950_0 .net8 "Bitline1", 0 0, p0x7fab8b065c18;  1 drivers, strength-aware
v0x600000dcd7a0_0 .net8 "Bitline2", 0 0, p0x7fab8b065c48;  1 drivers, strength-aware
v0x600000dcd830_0 .net "D", 0 0, L_0x600000f5c960;  1 drivers
v0x600000dcd5f0_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dcd680_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dcd440_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dcd4d0_0 .net *"_ivl_0", 0 0, L_0x600000f54b40;  1 drivers
o0x7fab8b065ca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcd290_0 name=_ivl_2
v0x600000dcd320_0 .net *"_ivl_6", 0 0, L_0x600000f54a00;  1 drivers
o0x7fab8b065d08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcd170_0 name=_ivl_8
v0x600000dcd200_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dccfc0_0 .net "dffOut", 0 0, v0x600000dcdb00_0;  1 drivers
v0x600000dcd050_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f54b40 .functor MUXZ 1, v0x600000dcdb00_0, L_0x600000f5c960, L_0x600000fb66c0, C4<>;
L_0x600000f54aa0 .functor MUXZ 1, o0x7fab8b065ca8, L_0x600000f54b40, L_0x600000fb70c0, C4<>;
L_0x600000f54a00 .functor MUXZ 1, v0x600000dcdb00_0, L_0x600000f5c960, L_0x600000fb66c0, C4<>;
L_0x600000f54960 .functor MUXZ 1, o0x7fab8b065d08, L_0x600000f54a00, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3caca0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3cb410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dcde60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcdc20_0 .net "d", 0 0, L_0x600000f5c960;  alias, 1 drivers
v0x600000dcdcb0_0 .net "q", 0 0, v0x600000dcdb00_0;  alias, 1 drivers
v0x600000dcda70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dcdb00_0 .var "state", 0 0;
v0x600000dcd8c0_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3ca530 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dcc990_0 .net8 "Bitline1", 0 0, p0x7fab8b066038;  1 drivers, strength-aware
v0x600000dcca20_0 .net8 "Bitline2", 0 0, p0x7fab8b066068;  1 drivers, strength-aware
v0x600000dcc7e0_0 .net "D", 0 0, L_0x600000f5ca00;  1 drivers
v0x600000dcc870_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dcc630_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dcc6c0_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dcc510_0 .net *"_ivl_0", 0 0, L_0x600000f548c0;  1 drivers
o0x7fab8b0660c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcc5a0_0 name=_ivl_2
v0x600000dcc360_0 .net *"_ivl_6", 0 0, L_0x600000f56f80;  1 drivers
o0x7fab8b066128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dcc3f0_0 name=_ivl_8
v0x600000dcc1b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dcc240_0 .net "dffOut", 0 0, v0x600000dccb40_0;  1 drivers
v0x600000dcc000_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f548c0 .functor MUXZ 1, v0x600000dccb40_0, L_0x600000f5ca00, L_0x600000fb66c0, C4<>;
L_0x600000f54820 .functor MUXZ 1, o0x7fab8b0660c8, L_0x600000f548c0, L_0x600000fb70c0, C4<>;
L_0x600000f56f80 .functor MUXZ 1, v0x600000dccb40_0, L_0x600000f5ca00, L_0x600000fb66c0, C4<>;
L_0x600000f56ee0 .functor MUXZ 1, o0x7fab8b066128, L_0x600000f56f80, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3c9dc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ca530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dcce10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dccea0_0 .net "d", 0 0, L_0x600000f5ca00;  alias, 1 drivers
v0x600000dccc60_0 .net "q", 0 0, v0x600000dccb40_0;  alias, 1 drivers
v0x600000dcccf0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dccb40_0 .var "state", 0 0;
v0x600000dccbd0_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3c9650 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dd0510_0 .net8 "Bitline1", 0 0, p0x7fab8b066458;  1 drivers, strength-aware
v0x600000dd0360_0 .net8 "Bitline2", 0 0, p0x7fab8b066488;  1 drivers, strength-aware
v0x600000dd03f0_0 .net "D", 0 0, L_0x600000f5caa0;  1 drivers
v0x600000dd01b0_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dd0240_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dd0000_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dd0090_0 .net *"_ivl_0", 0 0, L_0x600000f56e40;  1 drivers
o0x7fab8b0664e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd4000_0 name=_ivl_2
v0x600000dd4090_0 .net *"_ivl_6", 0 0, L_0x600000f56d00;  1 drivers
o0x7fab8b066548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd4120_0 name=_ivl_8
v0x600000dd41b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd4240_0 .net "dffOut", 0 0, v0x600000dd06c0_0;  1 drivers
v0x600000dd42d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f56e40 .functor MUXZ 1, v0x600000dd06c0_0, L_0x600000f5caa0, L_0x600000fb66c0, C4<>;
L_0x600000f56da0 .functor MUXZ 1, o0x7fab8b0664e8, L_0x600000f56e40, L_0x600000fb70c0, C4<>;
L_0x600000f56d00 .functor MUXZ 1, v0x600000dd06c0_0, L_0x600000f5caa0, L_0x600000fb66c0, C4<>;
L_0x600000f56c60 .functor MUXZ 1, o0x7fab8b066548, L_0x600000f56d00, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3c8ee0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3c9650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dcc090_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd05a0_0 .net "d", 0 0, L_0x600000f5caa0;  alias, 1 drivers
v0x600000dd02d0_0 .net "q", 0 0, v0x600000dd06c0_0;  alias, 1 drivers
v0x600000dd0630_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dd06c0_0 .var "state", 0 0;
v0x600000dd0480_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3c8770 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dd46c0_0 .net8 "Bitline1", 0 0, p0x7fab8b066878;  1 drivers, strength-aware
v0x600000dd4750_0 .net8 "Bitline2", 0 0, p0x7fab8b0668a8;  1 drivers, strength-aware
v0x600000dd47e0_0 .net "D", 0 0, L_0x600000f5cb40;  1 drivers
v0x600000dd4870_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dd4900_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dd4990_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dd4a20_0 .net *"_ivl_0", 0 0, L_0x600000f56bc0;  1 drivers
o0x7fab8b066908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd4ab0_0 name=_ivl_2
v0x600000dd4b40_0 .net *"_ivl_6", 0 0, L_0x600000f56a80;  1 drivers
o0x7fab8b066968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd4bd0_0 name=_ivl_8
v0x600000dd4c60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd4cf0_0 .net "dffOut", 0 0, v0x600000dd45a0_0;  1 drivers
v0x600000dd4d80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f56bc0 .functor MUXZ 1, v0x600000dd45a0_0, L_0x600000f5cb40, L_0x600000fb66c0, C4<>;
L_0x600000f56b20 .functor MUXZ 1, o0x7fab8b066908, L_0x600000f56bc0, L_0x600000fb70c0, C4<>;
L_0x600000f56a80 .functor MUXZ 1, v0x600000dd45a0_0, L_0x600000f5cb40, L_0x600000fb66c0, C4<>;
L_0x600000f569e0 .functor MUXZ 1, o0x7fab8b066968, L_0x600000f56a80, L_0x600000fb7ac0, C4<>;
S_0x7fab8b39ad10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3c8770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd4360_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd43f0_0 .net "d", 0 0, L_0x600000f5cb40;  alias, 1 drivers
v0x600000dd4480_0 .net "q", 0 0, v0x600000dd45a0_0;  alias, 1 drivers
v0x600000dd4510_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dd45a0_0 .var "state", 0 0;
v0x600000dd4630_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3ab6b0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dd5170_0 .net8 "Bitline1", 0 0, p0x7fab8b066c98;  1 drivers, strength-aware
v0x600000dd5200_0 .net8 "Bitline2", 0 0, p0x7fab8b066cc8;  1 drivers, strength-aware
v0x600000dd5290_0 .net "D", 0 0, L_0x600000f5cbe0;  1 drivers
v0x600000dd5320_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dd53b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dd5440_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dd54d0_0 .net *"_ivl_0", 0 0, L_0x600000f56940;  1 drivers
o0x7fab8b066d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd5560_0 name=_ivl_2
v0x600000dd55f0_0 .net *"_ivl_6", 0 0, L_0x600000f56800;  1 drivers
o0x7fab8b066d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd5680_0 name=_ivl_8
v0x600000dd5710_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd57a0_0 .net "dffOut", 0 0, v0x600000dd5050_0;  1 drivers
v0x600000dd5830_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f56940 .functor MUXZ 1, v0x600000dd5050_0, L_0x600000f5cbe0, L_0x600000fb66c0, C4<>;
L_0x600000f568a0 .functor MUXZ 1, o0x7fab8b066d28, L_0x600000f56940, L_0x600000fb70c0, C4<>;
L_0x600000f56800 .functor MUXZ 1, v0x600000dd5050_0, L_0x600000f5cbe0, L_0x600000fb66c0, C4<>;
L_0x600000f56760 .functor MUXZ 1, o0x7fab8b066d88, L_0x600000f56800, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3a30d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ab6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd4e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd4ea0_0 .net "d", 0 0, L_0x600000f5cbe0;  alias, 1 drivers
v0x600000dd4f30_0 .net "q", 0 0, v0x600000dd5050_0;  alias, 1 drivers
v0x600000dd4fc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dd5050_0 .var "state", 0 0;
v0x600000dd50e0_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3edfc0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dd5c20_0 .net8 "Bitline1", 0 0, p0x7fab8b0670b8;  1 drivers, strength-aware
v0x600000dd5cb0_0 .net8 "Bitline2", 0 0, p0x7fab8b0670e8;  1 drivers, strength-aware
v0x600000dd5d40_0 .net "D", 0 0, L_0x600000f5cc80;  1 drivers
v0x600000dd5dd0_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000dd5e60_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000dd5ef0_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000dd5f80_0 .net *"_ivl_0", 0 0, L_0x600000f566c0;  1 drivers
o0x7fab8b067148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd6010_0 name=_ivl_2
v0x600000dd60a0_0 .net *"_ivl_6", 0 0, L_0x600000f5c000;  1 drivers
o0x7fab8b0671a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd6130_0 name=_ivl_8
v0x600000dd61c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd6250_0 .net "dffOut", 0 0, v0x600000dd5b00_0;  1 drivers
v0x600000dd62e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f566c0 .functor MUXZ 1, v0x600000dd5b00_0, L_0x600000f5cc80, L_0x600000fb66c0, C4<>;
L_0x600000f56620 .functor MUXZ 1, o0x7fab8b067148, L_0x600000f566c0, L_0x600000fb70c0, C4<>;
L_0x600000f5c000 .functor MUXZ 1, v0x600000dd5b00_0, L_0x600000f5cc80, L_0x600000fb66c0, C4<>;
L_0x600000f5c0a0 .functor MUXZ 1, o0x7fab8b0671a8, L_0x600000f5c000, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3edc90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3edfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd58c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd5950_0 .net "d", 0 0, L_0x600000f5cc80;  alias, 1 drivers
v0x600000dd59e0_0 .net "q", 0 0, v0x600000dd5b00_0;  alias, 1 drivers
v0x600000dd5a70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dd5b00_0 .var "state", 0 0;
v0x600000dd5b90_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b3ed850 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3dc850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d82b50_0 .net8 "Bitline1", 0 0, p0x7fab8b0674d8;  1 drivers, strength-aware
v0x600000d827f0_0 .net8 "Bitline2", 0 0, p0x7fab8b067508;  1 drivers, strength-aware
v0x600000d82520_0 .net "D", 0 0, L_0x600000f5cd20;  1 drivers
v0x600000d821c0_0 .net "ReadEnable1", 0 0, L_0x600000fb70c0;  alias, 1 drivers
v0x600000d81ef0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ac0;  alias, 1 drivers
v0x600000d81b90_0 .net "WriteEnable", 0 0, L_0x600000fb66c0;  alias, 1 drivers
v0x600000d818c0_0 .net *"_ivl_0", 0 0, L_0x600000f5c140;  1 drivers
o0x7fab8b067568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d81560_0 name=_ivl_2
v0x600000d81290_0 .net *"_ivl_6", 0 0, L_0x600000f5c280;  1 drivers
o0x7fab8b0675c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d80f30_0 name=_ivl_8
v0x600000d80c60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d80900_0 .net "dffOut", 0 0, v0x600000d83180_0;  1 drivers
v0x600000d80630_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5c140 .functor MUXZ 1, v0x600000d83180_0, L_0x600000f5cd20, L_0x600000fb66c0, C4<>;
L_0x600000f5c1e0 .functor MUXZ 1, o0x7fab8b067568, L_0x600000f5c140, L_0x600000fb70c0, C4<>;
L_0x600000f5c280 .functor MUXZ 1, v0x600000d83180_0, L_0x600000f5cd20, L_0x600000fb66c0, C4<>;
L_0x600000f5c320 .functor MUXZ 1, o0x7fab8b0675c8, L_0x600000f5c280, L_0x600000fb7ac0, C4<>;
S_0x7fab8b3ed520 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ed850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd6370_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d83a80_0 .net "d", 0 0, L_0x600000f5cd20;  alias, 1 drivers
v0x600000d837b0_0 .net "q", 0 0, v0x600000d83180_0;  alias, 1 drivers
v0x600000d83450_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d83180_0 .var "state", 0 0;
v0x600000d82e20_0 .net "wen", 0 0, L_0x600000fb66c0;  alias, 1 drivers
S_0x7fab8b5ae9c0 .scope module, "regArray[8]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e20b40_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000e20bd0_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000e20c60_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000e20cf0_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  1 drivers
v0x600000e20d80_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  1 drivers
v0x600000e20e10_0 .net "WriteReg", 0 0, L_0x600000fb6760;  1 drivers
v0x600000e20ea0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e20f30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5f5c0 .part v0x600000e719e0_0, 0, 1;
L_0x600000f5f660 .part v0x600000e719e0_0, 1, 1;
L_0x600000f5f700 .part v0x600000e719e0_0, 2, 1;
L_0x600000f5f7a0 .part v0x600000e719e0_0, 3, 1;
L_0x600000f5f840 .part v0x600000e719e0_0, 4, 1;
L_0x600000f5f8e0 .part v0x600000e719e0_0, 5, 1;
L_0x600000f5f980 .part v0x600000e719e0_0, 6, 1;
L_0x600000f5fa20 .part v0x600000e719e0_0, 7, 1;
L_0x600000f5fac0 .part v0x600000e719e0_0, 8, 1;
L_0x600000f5fb60 .part v0x600000e719e0_0, 9, 1;
L_0x600000f5fc00 .part v0x600000e719e0_0, 10, 1;
L_0x600000f5fca0 .part v0x600000e719e0_0, 11, 1;
L_0x600000f5fd40 .part v0x600000e719e0_0, 12, 1;
L_0x600000f5fde0 .part v0x600000e719e0_0, 13, 1;
L_0x600000f5fe80 .part v0x600000e719e0_0, 14, 1;
L_0x600000f5ff20 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b067aa8 .port I0x600003e1fe80, L_0x600000f5ce60;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b067aa8;
p0x7fab8b067f28 .port I0x600003e1fe80, L_0x600000f5d0e0;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b067f28;
p0x7fab8b068348 .port I0x600003e1fe80, L_0x600000f5d360;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b068348;
p0x7fab8b068768 .port I0x600003e1fe80, L_0x600000f5d5e0;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b068768;
p0x7fab8b068b88 .port I0x600003e1fe80, L_0x600000f5d860;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b068b88;
p0x7fab8b068fa8 .port I0x600003e1fe80, L_0x600000f5dae0;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b068fa8;
p0x7fab8b0693c8 .port I0x600003e1fe80, L_0x600000f5dd60;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0693c8;
p0x7fab8b0697e8 .port I0x600003e1fe80, L_0x600000f5dfe0;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0697e8;
p0x7fab8b069c08 .port I0x600003e1fe80, L_0x600000f5e260;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b069c08;
p0x7fab8b06a028 .port I0x600003e1fe80, L_0x600000f5e4e0;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06a028;
p0x7fab8b06a448 .port I0x600003e1fe80, L_0x600000f5e760;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06a448;
p0x7fab8b06a868 .port I0x600003e1fe80, L_0x600000f5e9e0;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06a868;
p0x7fab8b06ac88 .port I0x600003e1fe80, L_0x600000f5ec60;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06ac88;
p0x7fab8b06b0a8 .port I0x600003e1fe80, L_0x600000f5eee0;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06b0a8;
p0x7fab8b06b4c8 .port I0x600003e1fe80, L_0x600000f5f160;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06b4c8;
p0x7fab8b06b8e8 .port I0x600003e1fe80, L_0x600000f5f3e0;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06b8e8;
p0x7fab8b067ad8 .port I0x600003f55fe0, L_0x600000f5cfa0;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b067ad8;
p0x7fab8b067f58 .port I0x600003f55fe0, L_0x600000f5d220;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b067f58;
p0x7fab8b068378 .port I0x600003f55fe0, L_0x600000f5d4a0;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b068378;
p0x7fab8b068798 .port I0x600003f55fe0, L_0x600000f5d720;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b068798;
p0x7fab8b068bb8 .port I0x600003f55fe0, L_0x600000f5d9a0;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b068bb8;
p0x7fab8b068fd8 .port I0x600003f55fe0, L_0x600000f5dc20;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b068fd8;
p0x7fab8b0693f8 .port I0x600003f55fe0, L_0x600000f5dea0;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0693f8;
p0x7fab8b069818 .port I0x600003f55fe0, L_0x600000f5e120;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b069818;
p0x7fab8b069c38 .port I0x600003f55fe0, L_0x600000f5e3a0;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b069c38;
p0x7fab8b06a058 .port I0x600003f55fe0, L_0x600000f5e620;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06a058;
p0x7fab8b06a478 .port I0x600003f55fe0, L_0x600000f5e8a0;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06a478;
p0x7fab8b06a898 .port I0x600003f55fe0, L_0x600000f5eb20;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06a898;
p0x7fab8b06acb8 .port I0x600003f55fe0, L_0x600000f5eda0;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06acb8;
p0x7fab8b06b0d8 .port I0x600003f55fe0, L_0x600000f5f020;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06b0d8;
p0x7fab8b06b4f8 .port I0x600003f55fe0, L_0x600000f5f2a0;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06b4f8;
p0x7fab8b06b918 .port I0x600003f55fe0, L_0x600000f5f520;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06b918;
S_0x7fab8b5ae250 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d82ac0_0 .net8 "Bitline1", 0 0, p0x7fab8b067aa8;  1 drivers, strength-aware
v0x600000d82910_0 .net8 "Bitline2", 0 0, p0x7fab8b067ad8;  1 drivers, strength-aware
v0x600000d82760_0 .net "D", 0 0, L_0x600000f5f5c0;  1 drivers
v0x600000d82640_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000d82400_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000d82490_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000d82250_0 .net *"_ivl_0", 0 0, L_0x600000f5cdc0;  1 drivers
o0x7fab8b067b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d822e0_0 name=_ivl_2
v0x600000d820a0_0 .net *"_ivl_6", 0 0, L_0x600000f5cf00;  1 drivers
o0x7fab8b067bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d82130_0 name=_ivl_8
v0x600000d81f80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d82010_0 .net "dffOut", 0 0, v0x600000d82d90_0;  1 drivers
v0x600000d81dd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5cdc0 .functor MUXZ 1, v0x600000d82d90_0, L_0x600000f5f5c0, L_0x600000fb6760, C4<>;
L_0x600000f5ce60 .functor MUXZ 1, o0x7fab8b067b98, L_0x600000f5cdc0, L_0x600000fb7160, C4<>;
L_0x600000f5cf00 .functor MUXZ 1, v0x600000d82d90_0, L_0x600000f5f5c0, L_0x600000fb6760, C4<>;
L_0x600000f5cfa0 .functor MUXZ 1, o0x7fab8b067bf8, L_0x600000f5cf00, L_0x600000fb7b60, C4<>;
S_0x7fab8b5adae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5ae250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d833c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d832a0_0 .net "d", 0 0, L_0x600000f5f5c0;  alias, 1 drivers
v0x600000d830f0_0 .net "q", 0 0, v0x600000d82d90_0;  alias, 1 drivers
v0x600000d82f40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d82d90_0 .var "state", 0 0;
v0x600000d82c70_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5ad370 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d819e0_0 .net8 "Bitline1", 0 0, p0x7fab8b067f28;  1 drivers, strength-aware
v0x600000d817a0_0 .net8 "Bitline2", 0 0, p0x7fab8b067f58;  1 drivers, strength-aware
v0x600000d81830_0 .net "D", 0 0, L_0x600000f5f660;  1 drivers
v0x600000d815f0_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000d81680_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000d81440_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000d814d0_0 .net *"_ivl_0", 0 0, L_0x600000f5d040;  1 drivers
o0x7fab8b067fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d81320_0 name=_ivl_2
v0x600000d813b0_0 .net *"_ivl_6", 0 0, L_0x600000f5d180;  1 drivers
o0x7fab8b068018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d81170_0 name=_ivl_8
v0x600000d81200_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d80fc0_0 .net "dffOut", 0 0, v0x600000d81b00_0;  1 drivers
v0x600000d81050_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5d040 .functor MUXZ 1, v0x600000d81b00_0, L_0x600000f5f660, L_0x600000fb6760, C4<>;
L_0x600000f5d0e0 .functor MUXZ 1, o0x7fab8b067fb8, L_0x600000f5d040, L_0x600000fb7160, C4<>;
L_0x600000f5d180 .functor MUXZ 1, v0x600000d81b00_0, L_0x600000f5f660, L_0x600000fb6760, C4<>;
L_0x600000f5d220 .functor MUXZ 1, o0x7fab8b068018, L_0x600000f5d180, L_0x600000fb7b60, C4<>;
S_0x7fab8b5acc00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5ad370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d81e60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d81c20_0 .net "d", 0 0, L_0x600000f5f660;  alias, 1 drivers
v0x600000d81cb0_0 .net "q", 0 0, v0x600000d81b00_0;  alias, 1 drivers
v0x600000d81a70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d81b00_0 .var "state", 0 0;
v0x600000d81950_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5ac490 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000d80990_0 .net8 "Bitline1", 0 0, p0x7fab8b068348;  1 drivers, strength-aware
v0x600000d80a20_0 .net8 "Bitline2", 0 0, p0x7fab8b068378;  1 drivers, strength-aware
v0x600000d807e0_0 .net "D", 0 0, L_0x600000f5f700;  1 drivers
v0x600000d80870_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000d806c0_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000d80750_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000d80510_0 .net *"_ivl_0", 0 0, L_0x600000f5d2c0;  1 drivers
o0x7fab8b0683d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d805a0_0 name=_ivl_2
v0x600000d80360_0 .net *"_ivl_6", 0 0, L_0x600000f5d400;  1 drivers
o0x7fab8b068438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000d803f0_0 name=_ivl_8
v0x600000d801b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d80240_0 .net "dffOut", 0 0, v0x600000d80b40_0;  1 drivers
v0x600000d80090_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5d2c0 .functor MUXZ 1, v0x600000d80b40_0, L_0x600000f5f700, L_0x600000fb6760, C4<>;
L_0x600000f5d360 .functor MUXZ 1, o0x7fab8b0683d8, L_0x600000f5d2c0, L_0x600000fb7160, C4<>;
L_0x600000f5d400 .functor MUXZ 1, v0x600000d80b40_0, L_0x600000f5f700, L_0x600000fb6760, C4<>;
L_0x600000f5d4a0 .functor MUXZ 1, o0x7fab8b068438, L_0x600000f5d400, L_0x600000fb7b60, C4<>;
S_0x7fab8b5abd20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5ac490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d80e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000d80ea0_0 .net "d", 0 0, L_0x600000f5f700;  alias, 1 drivers
v0x600000d80cf0_0 .net "q", 0 0, v0x600000d80b40_0;  alias, 1 drivers
v0x600000d80d80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000d80b40_0 .var "state", 0 0;
v0x600000d80bd0_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5ab5b0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dd82d0_0 .net8 "Bitline1", 0 0, p0x7fab8b068768;  1 drivers, strength-aware
v0x600000dd8360_0 .net8 "Bitline2", 0 0, p0x7fab8b068798;  1 drivers, strength-aware
v0x600000dd83f0_0 .net "D", 0 0, L_0x600000f5f7a0;  1 drivers
v0x600000dd8480_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000dd8510_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000dd85a0_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000dd8630_0 .net *"_ivl_0", 0 0, L_0x600000f5d540;  1 drivers
o0x7fab8b0687f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd86c0_0 name=_ivl_2
v0x600000dd8750_0 .net *"_ivl_6", 0 0, L_0x600000f5d680;  1 drivers
o0x7fab8b068858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd87e0_0 name=_ivl_8
v0x600000dd8870_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd8900_0 .net "dffOut", 0 0, v0x600000dd81b0_0;  1 drivers
v0x600000dd8990_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5d540 .functor MUXZ 1, v0x600000dd81b0_0, L_0x600000f5f7a0, L_0x600000fb6760, C4<>;
L_0x600000f5d5e0 .functor MUXZ 1, o0x7fab8b0687f8, L_0x600000f5d540, L_0x600000fb7160, C4<>;
L_0x600000f5d680 .functor MUXZ 1, v0x600000dd81b0_0, L_0x600000f5f7a0, L_0x600000fb6760, C4<>;
L_0x600000f5d720 .functor MUXZ 1, o0x7fab8b068858, L_0x600000f5d680, L_0x600000fb7b60, C4<>;
S_0x7fab8b5aad30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5ab5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000d80120_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd8000_0 .net "d", 0 0, L_0x600000f5f7a0;  alias, 1 drivers
v0x600000dd8090_0 .net "q", 0 0, v0x600000dd81b0_0;  alias, 1 drivers
v0x600000dd8120_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dd81b0_0 .var "state", 0 0;
v0x600000dd8240_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5aa5c0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dd8d80_0 .net8 "Bitline1", 0 0, p0x7fab8b068b88;  1 drivers, strength-aware
v0x600000dd8e10_0 .net8 "Bitline2", 0 0, p0x7fab8b068bb8;  1 drivers, strength-aware
v0x600000dd8ea0_0 .net "D", 0 0, L_0x600000f5f840;  1 drivers
v0x600000dd8f30_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000dd8fc0_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000dd9050_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000dd90e0_0 .net *"_ivl_0", 0 0, L_0x600000f5d7c0;  1 drivers
o0x7fab8b068c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd9170_0 name=_ivl_2
v0x600000dd9200_0 .net *"_ivl_6", 0 0, L_0x600000f5d900;  1 drivers
o0x7fab8b068c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd9290_0 name=_ivl_8
v0x600000dd9320_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd93b0_0 .net "dffOut", 0 0, v0x600000dd8c60_0;  1 drivers
v0x600000dd9440_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5d7c0 .functor MUXZ 1, v0x600000dd8c60_0, L_0x600000f5f840, L_0x600000fb6760, C4<>;
L_0x600000f5d860 .functor MUXZ 1, o0x7fab8b068c18, L_0x600000f5d7c0, L_0x600000fb7160, C4<>;
L_0x600000f5d900 .functor MUXZ 1, v0x600000dd8c60_0, L_0x600000f5f840, L_0x600000fb6760, C4<>;
L_0x600000f5d9a0 .functor MUXZ 1, o0x7fab8b068c78, L_0x600000f5d900, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a9e50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5aa5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd8a20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd8ab0_0 .net "d", 0 0, L_0x600000f5f840;  alias, 1 drivers
v0x600000dd8b40_0 .net "q", 0 0, v0x600000dd8c60_0;  alias, 1 drivers
v0x600000dd8bd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dd8c60_0 .var "state", 0 0;
v0x600000dd8cf0_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a96e0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dd9830_0 .net8 "Bitline1", 0 0, p0x7fab8b068fa8;  1 drivers, strength-aware
v0x600000dd98c0_0 .net8 "Bitline2", 0 0, p0x7fab8b068fd8;  1 drivers, strength-aware
v0x600000dd9950_0 .net "D", 0 0, L_0x600000f5f8e0;  1 drivers
v0x600000dd99e0_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000dd9a70_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000dd9b00_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000dd9b90_0 .net *"_ivl_0", 0 0, L_0x600000f5da40;  1 drivers
o0x7fab8b069038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd9c20_0 name=_ivl_2
v0x600000dd9cb0_0 .net *"_ivl_6", 0 0, L_0x600000f5db80;  1 drivers
o0x7fab8b069098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd9d40_0 name=_ivl_8
v0x600000dd9dd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd9e60_0 .net "dffOut", 0 0, v0x600000dd9710_0;  1 drivers
v0x600000dd9ef0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5da40 .functor MUXZ 1, v0x600000dd9710_0, L_0x600000f5f8e0, L_0x600000fb6760, C4<>;
L_0x600000f5dae0 .functor MUXZ 1, o0x7fab8b069038, L_0x600000f5da40, L_0x600000fb7160, C4<>;
L_0x600000f5db80 .functor MUXZ 1, v0x600000dd9710_0, L_0x600000f5f8e0, L_0x600000fb6760, C4<>;
L_0x600000f5dc20 .functor MUXZ 1, o0x7fab8b069098, L_0x600000f5db80, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a8f70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a96e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd94d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd9560_0 .net "d", 0 0, L_0x600000f5f8e0;  alias, 1 drivers
v0x600000dd95f0_0 .net "q", 0 0, v0x600000dd9710_0;  alias, 1 drivers
v0x600000dd9680_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dd9710_0 .var "state", 0 0;
v0x600000dd97a0_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a8800 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dda2e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0693c8;  1 drivers, strength-aware
v0x600000dda370_0 .net8 "Bitline2", 0 0, p0x7fab8b0693f8;  1 drivers, strength-aware
v0x600000dda400_0 .net "D", 0 0, L_0x600000f5f980;  1 drivers
v0x600000dda490_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000dda520_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000dda5b0_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000dda640_0 .net *"_ivl_0", 0 0, L_0x600000f5dcc0;  1 drivers
o0x7fab8b069458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dda6d0_0 name=_ivl_2
v0x600000dda760_0 .net *"_ivl_6", 0 0, L_0x600000f5de00;  1 drivers
o0x7fab8b0694b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dda7f0_0 name=_ivl_8
v0x600000dda880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dda910_0 .net "dffOut", 0 0, v0x600000dda1c0_0;  1 drivers
v0x600000dda9a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5dcc0 .functor MUXZ 1, v0x600000dda1c0_0, L_0x600000f5f980, L_0x600000fb6760, C4<>;
L_0x600000f5dd60 .functor MUXZ 1, o0x7fab8b069458, L_0x600000f5dcc0, L_0x600000fb7160, C4<>;
L_0x600000f5de00 .functor MUXZ 1, v0x600000dda1c0_0, L_0x600000f5f980, L_0x600000fb6760, C4<>;
L_0x600000f5dea0 .functor MUXZ 1, o0x7fab8b0694b8, L_0x600000f5de00, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a8090 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a8800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd9f80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dda010_0 .net "d", 0 0, L_0x600000f5f980;  alias, 1 drivers
v0x600000dda0a0_0 .net "q", 0 0, v0x600000dda1c0_0;  alias, 1 drivers
v0x600000dda130_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dda1c0_0 .var "state", 0 0;
v0x600000dda250_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a7920 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ddad90_0 .net8 "Bitline1", 0 0, p0x7fab8b0697e8;  1 drivers, strength-aware
v0x600000ddae20_0 .net8 "Bitline2", 0 0, p0x7fab8b069818;  1 drivers, strength-aware
v0x600000ddaeb0_0 .net "D", 0 0, L_0x600000f5fa20;  1 drivers
v0x600000ddaf40_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000ddafd0_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000ddb060_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000ddb0f0_0 .net *"_ivl_0", 0 0, L_0x600000f5df40;  1 drivers
o0x7fab8b069878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddb180_0 name=_ivl_2
v0x600000ddb210_0 .net *"_ivl_6", 0 0, L_0x600000f5e080;  1 drivers
o0x7fab8b0698d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddb2a0_0 name=_ivl_8
v0x600000ddb330_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddb3c0_0 .net "dffOut", 0 0, v0x600000ddac70_0;  1 drivers
v0x600000ddb450_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5df40 .functor MUXZ 1, v0x600000ddac70_0, L_0x600000f5fa20, L_0x600000fb6760, C4<>;
L_0x600000f5dfe0 .functor MUXZ 1, o0x7fab8b069878, L_0x600000f5df40, L_0x600000fb7160, C4<>;
L_0x600000f5e080 .functor MUXZ 1, v0x600000ddac70_0, L_0x600000f5fa20, L_0x600000fb6760, C4<>;
L_0x600000f5e120 .functor MUXZ 1, o0x7fab8b0698d8, L_0x600000f5e080, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a71b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a7920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ddaa30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddaac0_0 .net "d", 0 0, L_0x600000f5fa20;  alias, 1 drivers
v0x600000ddab50_0 .net "q", 0 0, v0x600000ddac70_0;  alias, 1 drivers
v0x600000ddabe0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ddac70_0 .var "state", 0 0;
v0x600000ddad00_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a6a40 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ddb840_0 .net8 "Bitline1", 0 0, p0x7fab8b069c08;  1 drivers, strength-aware
v0x600000ddb8d0_0 .net8 "Bitline2", 0 0, p0x7fab8b069c38;  1 drivers, strength-aware
v0x600000ddb960_0 .net "D", 0 0, L_0x600000f5fac0;  1 drivers
v0x600000ddb9f0_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000ddba80_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000ddbb10_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000ddbba0_0 .net *"_ivl_0", 0 0, L_0x600000f5e1c0;  1 drivers
o0x7fab8b069c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddbc30_0 name=_ivl_2
v0x600000ddbcc0_0 .net *"_ivl_6", 0 0, L_0x600000f5e300;  1 drivers
o0x7fab8b069cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddbd50_0 name=_ivl_8
v0x600000ddbde0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddbe70_0 .net "dffOut", 0 0, v0x600000ddb720_0;  1 drivers
v0x600000ddbf00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5e1c0 .functor MUXZ 1, v0x600000ddb720_0, L_0x600000f5fac0, L_0x600000fb6760, C4<>;
L_0x600000f5e260 .functor MUXZ 1, o0x7fab8b069c98, L_0x600000f5e1c0, L_0x600000fb7160, C4<>;
L_0x600000f5e300 .functor MUXZ 1, v0x600000ddb720_0, L_0x600000f5fac0, L_0x600000fb6760, C4<>;
L_0x600000f5e3a0 .functor MUXZ 1, o0x7fab8b069cf8, L_0x600000f5e300, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a62d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a6a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ddb4e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddb570_0 .net "d", 0 0, L_0x600000f5fac0;  alias, 1 drivers
v0x600000ddb600_0 .net "q", 0 0, v0x600000ddb720_0;  alias, 1 drivers
v0x600000ddb690_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ddb720_0 .var "state", 0 0;
v0x600000ddb7b0_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a53f0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ddc360_0 .net8 "Bitline1", 0 0, p0x7fab8b06a028;  1 drivers, strength-aware
v0x600000ddc3f0_0 .net8 "Bitline2", 0 0, p0x7fab8b06a058;  1 drivers, strength-aware
v0x600000ddc480_0 .net "D", 0 0, L_0x600000f5fb60;  1 drivers
v0x600000ddc510_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000ddc5a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000ddc630_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000ddc6c0_0 .net *"_ivl_0", 0 0, L_0x600000f5e440;  1 drivers
o0x7fab8b06a0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddc750_0 name=_ivl_2
v0x600000ddc7e0_0 .net *"_ivl_6", 0 0, L_0x600000f5e580;  1 drivers
o0x7fab8b06a118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddc870_0 name=_ivl_8
v0x600000ddc900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddc990_0 .net "dffOut", 0 0, v0x600000ddc240_0;  1 drivers
v0x600000ddca20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5e440 .functor MUXZ 1, v0x600000ddc240_0, L_0x600000f5fb60, L_0x600000fb6760, C4<>;
L_0x600000f5e4e0 .functor MUXZ 1, o0x7fab8b06a0b8, L_0x600000f5e440, L_0x600000fb7160, C4<>;
L_0x600000f5e580 .functor MUXZ 1, v0x600000ddc240_0, L_0x600000f5fb60, L_0x600000fb6760, C4<>;
L_0x600000f5e620 .functor MUXZ 1, o0x7fab8b06a118, L_0x600000f5e580, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a4c80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a53f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ddc000_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddc090_0 .net "d", 0 0, L_0x600000f5fb60;  alias, 1 drivers
v0x600000ddc120_0 .net "q", 0 0, v0x600000ddc240_0;  alias, 1 drivers
v0x600000ddc1b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ddc240_0 .var "state", 0 0;
v0x600000ddc2d0_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a4840 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ddce10_0 .net8 "Bitline1", 0 0, p0x7fab8b06a448;  1 drivers, strength-aware
v0x600000ddcea0_0 .net8 "Bitline2", 0 0, p0x7fab8b06a478;  1 drivers, strength-aware
v0x600000ddcf30_0 .net "D", 0 0, L_0x600000f5fc00;  1 drivers
v0x600000ddcfc0_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000ddd050_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000ddd0e0_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000ddd170_0 .net *"_ivl_0", 0 0, L_0x600000f5e6c0;  1 drivers
o0x7fab8b06a4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddd200_0 name=_ivl_2
v0x600000ddd290_0 .net *"_ivl_6", 0 0, L_0x600000f5e800;  1 drivers
o0x7fab8b06a538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddd320_0 name=_ivl_8
v0x600000ddd3b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddd440_0 .net "dffOut", 0 0, v0x600000ddccf0_0;  1 drivers
v0x600000ddd4d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5e6c0 .functor MUXZ 1, v0x600000ddccf0_0, L_0x600000f5fc00, L_0x600000fb6760, C4<>;
L_0x600000f5e760 .functor MUXZ 1, o0x7fab8b06a4d8, L_0x600000f5e6c0, L_0x600000fb7160, C4<>;
L_0x600000f5e800 .functor MUXZ 1, v0x600000ddccf0_0, L_0x600000f5fc00, L_0x600000fb6760, C4<>;
L_0x600000f5e8a0 .functor MUXZ 1, o0x7fab8b06a538, L_0x600000f5e800, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a40d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a4840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ddcab0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddcb40_0 .net "d", 0 0, L_0x600000f5fc00;  alias, 1 drivers
v0x600000ddcbd0_0 .net "q", 0 0, v0x600000ddccf0_0;  alias, 1 drivers
v0x600000ddcc60_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ddccf0_0 .var "state", 0 0;
v0x600000ddcd80_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a3960 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ddd8c0_0 .net8 "Bitline1", 0 0, p0x7fab8b06a868;  1 drivers, strength-aware
v0x600000ddd950_0 .net8 "Bitline2", 0 0, p0x7fab8b06a898;  1 drivers, strength-aware
v0x600000ddd9e0_0 .net "D", 0 0, L_0x600000f5fca0;  1 drivers
v0x600000ddda70_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000dddb00_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000dddb90_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000dddc20_0 .net *"_ivl_0", 0 0, L_0x600000f5e940;  1 drivers
o0x7fab8b06a8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dddcb0_0 name=_ivl_2
v0x600000dddd40_0 .net *"_ivl_6", 0 0, L_0x600000f5ea80;  1 drivers
o0x7fab8b06a958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddddd0_0 name=_ivl_8
v0x600000ddde60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dddef0_0 .net "dffOut", 0 0, v0x600000ddd7a0_0;  1 drivers
v0x600000dddf80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5e940 .functor MUXZ 1, v0x600000ddd7a0_0, L_0x600000f5fca0, L_0x600000fb6760, C4<>;
L_0x600000f5e9e0 .functor MUXZ 1, o0x7fab8b06a8f8, L_0x600000f5e940, L_0x600000fb7160, C4<>;
L_0x600000f5ea80 .functor MUXZ 1, v0x600000ddd7a0_0, L_0x600000f5fca0, L_0x600000fb6760, C4<>;
L_0x600000f5eb20 .functor MUXZ 1, o0x7fab8b06a958, L_0x600000f5ea80, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a31f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a3960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ddd560_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddd5f0_0 .net "d", 0 0, L_0x600000f5fca0;  alias, 1 drivers
v0x600000ddd680_0 .net "q", 0 0, v0x600000ddd7a0_0;  alias, 1 drivers
v0x600000ddd710_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ddd7a0_0 .var "state", 0 0;
v0x600000ddd830_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a2a80 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dde370_0 .net8 "Bitline1", 0 0, p0x7fab8b06ac88;  1 drivers, strength-aware
v0x600000dde400_0 .net8 "Bitline2", 0 0, p0x7fab8b06acb8;  1 drivers, strength-aware
v0x600000dde490_0 .net "D", 0 0, L_0x600000f5fd40;  1 drivers
v0x600000dde520_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000dde5b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000dde640_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000dde6d0_0 .net *"_ivl_0", 0 0, L_0x600000f5ebc0;  1 drivers
o0x7fab8b06ad18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dde760_0 name=_ivl_2
v0x600000dde7f0_0 .net *"_ivl_6", 0 0, L_0x600000f5ed00;  1 drivers
o0x7fab8b06ad78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dde880_0 name=_ivl_8
v0x600000dde910_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dde9a0_0 .net "dffOut", 0 0, v0x600000dde250_0;  1 drivers
v0x600000ddea30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5ebc0 .functor MUXZ 1, v0x600000dde250_0, L_0x600000f5fd40, L_0x600000fb6760, C4<>;
L_0x600000f5ec60 .functor MUXZ 1, o0x7fab8b06ad18, L_0x600000f5ebc0, L_0x600000fb7160, C4<>;
L_0x600000f5ed00 .functor MUXZ 1, v0x600000dde250_0, L_0x600000f5fd40, L_0x600000fb6760, C4<>;
L_0x600000f5eda0 .functor MUXZ 1, o0x7fab8b06ad78, L_0x600000f5ed00, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a2310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a2a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dde010_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dde0a0_0 .net "d", 0 0, L_0x600000f5fd40;  alias, 1 drivers
v0x600000dde130_0 .net "q", 0 0, v0x600000dde250_0;  alias, 1 drivers
v0x600000dde1c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dde250_0 .var "state", 0 0;
v0x600000dde2e0_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a1ba0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ddee20_0 .net8 "Bitline1", 0 0, p0x7fab8b06b0a8;  1 drivers, strength-aware
v0x600000ddeeb0_0 .net8 "Bitline2", 0 0, p0x7fab8b06b0d8;  1 drivers, strength-aware
v0x600000ddef40_0 .net "D", 0 0, L_0x600000f5fde0;  1 drivers
v0x600000ddefd0_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000ddf060_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000ddf0f0_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000ddf180_0 .net *"_ivl_0", 0 0, L_0x600000f5ee40;  1 drivers
o0x7fab8b06b138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddf210_0 name=_ivl_2
v0x600000ddf2a0_0 .net *"_ivl_6", 0 0, L_0x600000f5ef80;  1 drivers
o0x7fab8b06b198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddf330_0 name=_ivl_8
v0x600000ddf3c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddf450_0 .net "dffOut", 0 0, v0x600000dded00_0;  1 drivers
v0x600000ddf4e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5ee40 .functor MUXZ 1, v0x600000dded00_0, L_0x600000f5fde0, L_0x600000fb6760, C4<>;
L_0x600000f5eee0 .functor MUXZ 1, o0x7fab8b06b138, L_0x600000f5ee40, L_0x600000fb7160, C4<>;
L_0x600000f5ef80 .functor MUXZ 1, v0x600000dded00_0, L_0x600000f5fde0, L_0x600000fb6760, C4<>;
L_0x600000f5f020 .functor MUXZ 1, o0x7fab8b06b198, L_0x600000f5ef80, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a1430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ddeac0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddeb50_0 .net "d", 0 0, L_0x600000f5fde0;  alias, 1 drivers
v0x600000ddebe0_0 .net "q", 0 0, v0x600000dded00_0;  alias, 1 drivers
v0x600000ddec70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dded00_0 .var "state", 0 0;
v0x600000dded90_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a0cc0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ddf8d0_0 .net8 "Bitline1", 0 0, p0x7fab8b06b4c8;  1 drivers, strength-aware
v0x600000ddf960_0 .net8 "Bitline2", 0 0, p0x7fab8b06b4f8;  1 drivers, strength-aware
v0x600000ddf9f0_0 .net "D", 0 0, L_0x600000f5fe80;  1 drivers
v0x600000ddfa80_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000ddfb10_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000ddfba0_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000ddfc30_0 .net *"_ivl_0", 0 0, L_0x600000f5f0c0;  1 drivers
o0x7fab8b06b558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddfcc0_0 name=_ivl_2
v0x600000ddfd50_0 .net *"_ivl_6", 0 0, L_0x600000f5f200;  1 drivers
o0x7fab8b06b5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ddfde0_0 name=_ivl_8
v0x600000ddfe70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddff00_0 .net "dffOut", 0 0, v0x600000ddf7b0_0;  1 drivers
v0x600000e20000_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5f0c0 .functor MUXZ 1, v0x600000ddf7b0_0, L_0x600000f5fe80, L_0x600000fb6760, C4<>;
L_0x600000f5f160 .functor MUXZ 1, o0x7fab8b06b558, L_0x600000f5f0c0, L_0x600000fb7160, C4<>;
L_0x600000f5f200 .functor MUXZ 1, v0x600000ddf7b0_0, L_0x600000f5fe80, L_0x600000fb6760, C4<>;
L_0x600000f5f2a0 .functor MUXZ 1, o0x7fab8b06b5b8, L_0x600000f5f200, L_0x600000fb7b60, C4<>;
S_0x7fab8b5a0550 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5a0cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ddf570_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000ddf600_0 .net "d", 0 0, L_0x600000f5fe80;  alias, 1 drivers
v0x600000ddf690_0 .net "q", 0 0, v0x600000ddf7b0_0;  alias, 1 drivers
v0x600000ddf720_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000ddf7b0_0 .var "state", 0 0;
v0x600000ddf840_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b59fde0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e203f0_0 .net8 "Bitline1", 0 0, p0x7fab8b06b8e8;  1 drivers, strength-aware
v0x600000e20480_0 .net8 "Bitline2", 0 0, p0x7fab8b06b918;  1 drivers, strength-aware
v0x600000e20510_0 .net "D", 0 0, L_0x600000f5ff20;  1 drivers
v0x600000e205a0_0 .net "ReadEnable1", 0 0, L_0x600000fb7160;  alias, 1 drivers
v0x600000e20630_0 .net "ReadEnable2", 0 0, L_0x600000fb7b60;  alias, 1 drivers
v0x600000e206c0_0 .net "WriteEnable", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600000e20750_0 .net *"_ivl_0", 0 0, L_0x600000f5f340;  1 drivers
o0x7fab8b06b978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e207e0_0 name=_ivl_2
v0x600000e20870_0 .net *"_ivl_6", 0 0, L_0x600000f5f480;  1 drivers
o0x7fab8b06b9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e20900_0 name=_ivl_8
v0x600000e20990_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e20a20_0 .net "dffOut", 0 0, v0x600000e202d0_0;  1 drivers
v0x600000e20ab0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f5f340 .functor MUXZ 1, v0x600000e202d0_0, L_0x600000f5ff20, L_0x600000fb6760, C4<>;
L_0x600000f5f3e0 .functor MUXZ 1, o0x7fab8b06b978, L_0x600000f5f340, L_0x600000fb7160, C4<>;
L_0x600000f5f480 .functor MUXZ 1, v0x600000e202d0_0, L_0x600000f5ff20, L_0x600000fb6760, C4<>;
L_0x600000f5f520 .functor MUXZ 1, o0x7fab8b06b9d8, L_0x600000f5f480, L_0x600000fb7b60, C4<>;
S_0x7fab8b59f670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b59fde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e20090_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e20120_0 .net "d", 0 0, L_0x600000f5ff20;  alias, 1 drivers
v0x600000e201b0_0 .net "q", 0 0, v0x600000e202d0_0;  alias, 1 drivers
v0x600000e20240_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e202d0_0 .var "state", 0 0;
v0x600000e20360_0 .net "wen", 0 0, L_0x600000fb6760;  alias, 1 drivers
S_0x7fab8b5a5b60 .scope module, "regArray[9]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e2bba0_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000e2bc30_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000e2bcc0_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000e2bd50_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  1 drivers
v0x600000e2bde0_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  1 drivers
v0x600000e2be70_0 .net "WriteReg", 0 0, L_0x600000fb6800;  1 drivers
v0x600000e2bf00_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2c000_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa2800 .part v0x600000e719e0_0, 0, 1;
L_0x600000fa28a0 .part v0x600000e719e0_0, 1, 1;
L_0x600000fa2940 .part v0x600000e719e0_0, 2, 1;
L_0x600000fa29e0 .part v0x600000e719e0_0, 3, 1;
L_0x600000fa2a80 .part v0x600000e719e0_0, 4, 1;
L_0x600000fa2b20 .part v0x600000e719e0_0, 5, 1;
L_0x600000fa2bc0 .part v0x600000e719e0_0, 6, 1;
L_0x600000fa2c60 .part v0x600000e719e0_0, 7, 1;
L_0x600000fa2d00 .part v0x600000e719e0_0, 8, 1;
L_0x600000fa2da0 .part v0x600000e719e0_0, 9, 1;
L_0x600000fa2e40 .part v0x600000e719e0_0, 10, 1;
L_0x600000fa2ee0 .part v0x600000e719e0_0, 11, 1;
L_0x600000fa2f80 .part v0x600000e719e0_0, 12, 1;
L_0x600000fa3020 .part v0x600000e719e0_0, 13, 1;
L_0x600000fa30c0 .part v0x600000e719e0_0, 14, 1;
L_0x600000fa3160 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b06beb8 .port I0x600003e1fe80, L_0x600000fa00a0;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06beb8;
p0x7fab8b06c338 .port I0x600003e1fe80, L_0x600000fa0320;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06c338;
p0x7fab8b06c758 .port I0x600003e1fe80, L_0x600000fa05a0;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06c758;
p0x7fab8b06cb78 .port I0x600003e1fe80, L_0x600000fa0820;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06cb78;
p0x7fab8b06cf98 .port I0x600003e1fe80, L_0x600000fa0aa0;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06cf98;
p0x7fab8b06d3b8 .port I0x600003e1fe80, L_0x600000fa0d20;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06d3b8;
p0x7fab8b06d7d8 .port I0x600003e1fe80, L_0x600000fa0fa0;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06d7d8;
p0x7fab8b06dbf8 .port I0x600003e1fe80, L_0x600000fa1220;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06dbf8;
p0x7fab8b06e018 .port I0x600003e1fe80, L_0x600000fa14a0;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06e018;
p0x7fab8b06e438 .port I0x600003e1fe80, L_0x600000fa1720;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06e438;
p0x7fab8b06e858 .port I0x600003e1fe80, L_0x600000fa19a0;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06e858;
p0x7fab8b06ec78 .port I0x600003e1fe80, L_0x600000fa1c20;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06ec78;
p0x7fab8b06f098 .port I0x600003e1fe80, L_0x600000fa1ea0;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06f098;
p0x7fab8b06f4b8 .port I0x600003e1fe80, L_0x600000fa2120;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06f4b8;
p0x7fab8b06f8d8 .port I0x600003e1fe80, L_0x600000fa23a0;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06f8d8;
p0x7fab8b06fcf8 .port I0x600003e1fe80, L_0x600000fa2620;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b06fcf8;
p0x7fab8b06bee8 .port I0x600003f55fe0, L_0x600000fa01e0;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06bee8;
p0x7fab8b06c368 .port I0x600003f55fe0, L_0x600000fa0460;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06c368;
p0x7fab8b06c788 .port I0x600003f55fe0, L_0x600000fa06e0;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06c788;
p0x7fab8b06cba8 .port I0x600003f55fe0, L_0x600000fa0960;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06cba8;
p0x7fab8b06cfc8 .port I0x600003f55fe0, L_0x600000fa0be0;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06cfc8;
p0x7fab8b06d3e8 .port I0x600003f55fe0, L_0x600000fa0e60;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06d3e8;
p0x7fab8b06d808 .port I0x600003f55fe0, L_0x600000fa10e0;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06d808;
p0x7fab8b06dc28 .port I0x600003f55fe0, L_0x600000fa1360;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06dc28;
p0x7fab8b06e048 .port I0x600003f55fe0, L_0x600000fa15e0;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06e048;
p0x7fab8b06e468 .port I0x600003f55fe0, L_0x600000fa1860;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06e468;
p0x7fab8b06e888 .port I0x600003f55fe0, L_0x600000fa1ae0;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06e888;
p0x7fab8b06eca8 .port I0x600003f55fe0, L_0x600000fa1d60;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06eca8;
p0x7fab8b06f0c8 .port I0x600003f55fe0, L_0x600000fa1fe0;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06f0c8;
p0x7fab8b06f4e8 .port I0x600003f55fe0, L_0x600000fa2260;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06f4e8;
p0x7fab8b06f908 .port I0x600003f55fe0, L_0x600000fa24e0;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06f908;
p0x7fab8b06fd28 .port I0x600003f55fe0, L_0x600000fa2760;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b06fd28;
S_0x7fab8b59dcf0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e21320_0 .net8 "Bitline1", 0 0, p0x7fab8b06beb8;  1 drivers, strength-aware
v0x600000e213b0_0 .net8 "Bitline2", 0 0, p0x7fab8b06bee8;  1 drivers, strength-aware
v0x600000e21440_0 .net "D", 0 0, L_0x600000fa2800;  1 drivers
v0x600000e214d0_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e21560_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e215f0_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e21680_0 .net *"_ivl_0", 0 0, L_0x600000fa0000;  1 drivers
o0x7fab8b06bfa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e21710_0 name=_ivl_2
v0x600000e217a0_0 .net *"_ivl_6", 0 0, L_0x600000fa0140;  1 drivers
o0x7fab8b06c008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e21830_0 name=_ivl_8
v0x600000e218c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e21950_0 .net "dffOut", 0 0, v0x600000e21200_0;  1 drivers
v0x600000e219e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa0000 .functor MUXZ 1, v0x600000e21200_0, L_0x600000fa2800, L_0x600000fb6800, C4<>;
L_0x600000fa00a0 .functor MUXZ 1, o0x7fab8b06bfa8, L_0x600000fa0000, L_0x600000fb7200, C4<>;
L_0x600000fa0140 .functor MUXZ 1, v0x600000e21200_0, L_0x600000fa2800, L_0x600000fb6800, C4<>;
L_0x600000fa01e0 .functor MUXZ 1, o0x7fab8b06c008, L_0x600000fa0140, L_0x600000fb7c00, C4<>;
S_0x7fab8b59d580 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b59dcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e20fc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e21050_0 .net "d", 0 0, L_0x600000fa2800;  alias, 1 drivers
v0x600000e210e0_0 .net "q", 0 0, v0x600000e21200_0;  alias, 1 drivers
v0x600000e21170_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e21200_0 .var "state", 0 0;
v0x600000e21290_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b59ce10 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e21dd0_0 .net8 "Bitline1", 0 0, p0x7fab8b06c338;  1 drivers, strength-aware
v0x600000e21e60_0 .net8 "Bitline2", 0 0, p0x7fab8b06c368;  1 drivers, strength-aware
v0x600000e21ef0_0 .net "D", 0 0, L_0x600000fa28a0;  1 drivers
v0x600000e21f80_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e22010_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e220a0_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e22130_0 .net *"_ivl_0", 0 0, L_0x600000fa0280;  1 drivers
o0x7fab8b06c3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e221c0_0 name=_ivl_2
v0x600000e22250_0 .net *"_ivl_6", 0 0, L_0x600000fa03c0;  1 drivers
o0x7fab8b06c428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e222e0_0 name=_ivl_8
v0x600000e22370_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e22400_0 .net "dffOut", 0 0, v0x600000e21cb0_0;  1 drivers
v0x600000e22490_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa0280 .functor MUXZ 1, v0x600000e21cb0_0, L_0x600000fa28a0, L_0x600000fb6800, C4<>;
L_0x600000fa0320 .functor MUXZ 1, o0x7fab8b06c3c8, L_0x600000fa0280, L_0x600000fb7200, C4<>;
L_0x600000fa03c0 .functor MUXZ 1, v0x600000e21cb0_0, L_0x600000fa28a0, L_0x600000fb6800, C4<>;
L_0x600000fa0460 .functor MUXZ 1, o0x7fab8b06c428, L_0x600000fa03c0, L_0x600000fb7c00, C4<>;
S_0x7fab8b59c6a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b59ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e21a70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e21b00_0 .net "d", 0 0, L_0x600000fa28a0;  alias, 1 drivers
v0x600000e21b90_0 .net "q", 0 0, v0x600000e21cb0_0;  alias, 1 drivers
v0x600000e21c20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e21cb0_0 .var "state", 0 0;
v0x600000e21d40_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b59bf30 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e22880_0 .net8 "Bitline1", 0 0, p0x7fab8b06c758;  1 drivers, strength-aware
v0x600000e22910_0 .net8 "Bitline2", 0 0, p0x7fab8b06c788;  1 drivers, strength-aware
v0x600000e229a0_0 .net "D", 0 0, L_0x600000fa2940;  1 drivers
v0x600000e22a30_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e22ac0_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e22b50_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e22be0_0 .net *"_ivl_0", 0 0, L_0x600000fa0500;  1 drivers
o0x7fab8b06c7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e22c70_0 name=_ivl_2
v0x600000e22d00_0 .net *"_ivl_6", 0 0, L_0x600000fa0640;  1 drivers
o0x7fab8b06c848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e22d90_0 name=_ivl_8
v0x600000e22e20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e22eb0_0 .net "dffOut", 0 0, v0x600000e22760_0;  1 drivers
v0x600000e22f40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa0500 .functor MUXZ 1, v0x600000e22760_0, L_0x600000fa2940, L_0x600000fb6800, C4<>;
L_0x600000fa05a0 .functor MUXZ 1, o0x7fab8b06c7e8, L_0x600000fa0500, L_0x600000fb7200, C4<>;
L_0x600000fa0640 .functor MUXZ 1, v0x600000e22760_0, L_0x600000fa2940, L_0x600000fb6800, C4<>;
L_0x600000fa06e0 .functor MUXZ 1, o0x7fab8b06c848, L_0x600000fa0640, L_0x600000fb7c00, C4<>;
S_0x7fab8b59b7c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b59bf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e22520_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e225b0_0 .net "d", 0 0, L_0x600000fa2940;  alias, 1 drivers
v0x600000e22640_0 .net "q", 0 0, v0x600000e22760_0;  alias, 1 drivers
v0x600000e226d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e22760_0 .var "state", 0 0;
v0x600000e227f0_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b59b050 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e23330_0 .net8 "Bitline1", 0 0, p0x7fab8b06cb78;  1 drivers, strength-aware
v0x600000e233c0_0 .net8 "Bitline2", 0 0, p0x7fab8b06cba8;  1 drivers, strength-aware
v0x600000e23450_0 .net "D", 0 0, L_0x600000fa29e0;  1 drivers
v0x600000e234e0_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e23570_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e23600_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e23690_0 .net *"_ivl_0", 0 0, L_0x600000fa0780;  1 drivers
o0x7fab8b06cc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e23720_0 name=_ivl_2
v0x600000e237b0_0 .net *"_ivl_6", 0 0, L_0x600000fa08c0;  1 drivers
o0x7fab8b06cc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e23840_0 name=_ivl_8
v0x600000e238d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e23960_0 .net "dffOut", 0 0, v0x600000e23210_0;  1 drivers
v0x600000e239f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa0780 .functor MUXZ 1, v0x600000e23210_0, L_0x600000fa29e0, L_0x600000fb6800, C4<>;
L_0x600000fa0820 .functor MUXZ 1, o0x7fab8b06cc08, L_0x600000fa0780, L_0x600000fb7200, C4<>;
L_0x600000fa08c0 .functor MUXZ 1, v0x600000e23210_0, L_0x600000fa29e0, L_0x600000fb6800, C4<>;
L_0x600000fa0960 .functor MUXZ 1, o0x7fab8b06cc68, L_0x600000fa08c0, L_0x600000fb7c00, C4<>;
S_0x7fab8b59a8e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b59b050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e22fd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e23060_0 .net "d", 0 0, L_0x600000fa29e0;  alias, 1 drivers
v0x600000e230f0_0 .net "q", 0 0, v0x600000e23210_0;  alias, 1 drivers
v0x600000e23180_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e23210_0 .var "state", 0 0;
v0x600000e232a0_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b59a170 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e23de0_0 .net8 "Bitline1", 0 0, p0x7fab8b06cf98;  1 drivers, strength-aware
v0x600000e23e70_0 .net8 "Bitline2", 0 0, p0x7fab8b06cfc8;  1 drivers, strength-aware
v0x600000e23f00_0 .net "D", 0 0, L_0x600000fa2a80;  1 drivers
v0x600000e24000_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e24090_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e24120_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e241b0_0 .net *"_ivl_0", 0 0, L_0x600000fa0a00;  1 drivers
o0x7fab8b06d028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e24240_0 name=_ivl_2
v0x600000e242d0_0 .net *"_ivl_6", 0 0, L_0x600000fa0b40;  1 drivers
o0x7fab8b06d088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e24360_0 name=_ivl_8
v0x600000e243f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e24480_0 .net "dffOut", 0 0, v0x600000e23cc0_0;  1 drivers
v0x600000e24510_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa0a00 .functor MUXZ 1, v0x600000e23cc0_0, L_0x600000fa2a80, L_0x600000fb6800, C4<>;
L_0x600000fa0aa0 .functor MUXZ 1, o0x7fab8b06d028, L_0x600000fa0a00, L_0x600000fb7200, C4<>;
L_0x600000fa0b40 .functor MUXZ 1, v0x600000e23cc0_0, L_0x600000fa2a80, L_0x600000fb6800, C4<>;
L_0x600000fa0be0 .functor MUXZ 1, o0x7fab8b06d088, L_0x600000fa0b40, L_0x600000fb7c00, C4<>;
S_0x7fab8b599a00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b59a170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e23a80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e23b10_0 .net "d", 0 0, L_0x600000fa2a80;  alias, 1 drivers
v0x600000e23ba0_0 .net "q", 0 0, v0x600000e23cc0_0;  alias, 1 drivers
v0x600000e23c30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e23cc0_0 .var "state", 0 0;
v0x600000e23d50_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b599290 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e24900_0 .net8 "Bitline1", 0 0, p0x7fab8b06d3b8;  1 drivers, strength-aware
v0x600000e24990_0 .net8 "Bitline2", 0 0, p0x7fab8b06d3e8;  1 drivers, strength-aware
v0x600000e24a20_0 .net "D", 0 0, L_0x600000fa2b20;  1 drivers
v0x600000e24ab0_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e24b40_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e24bd0_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e24c60_0 .net *"_ivl_0", 0 0, L_0x600000fa0c80;  1 drivers
o0x7fab8b06d448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e24cf0_0 name=_ivl_2
v0x600000e24d80_0 .net *"_ivl_6", 0 0, L_0x600000fa0dc0;  1 drivers
o0x7fab8b06d4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e24e10_0 name=_ivl_8
v0x600000e24ea0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e24f30_0 .net "dffOut", 0 0, v0x600000e247e0_0;  1 drivers
v0x600000e24fc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa0c80 .functor MUXZ 1, v0x600000e247e0_0, L_0x600000fa2b20, L_0x600000fb6800, C4<>;
L_0x600000fa0d20 .functor MUXZ 1, o0x7fab8b06d448, L_0x600000fa0c80, L_0x600000fb7200, C4<>;
L_0x600000fa0dc0 .functor MUXZ 1, v0x600000e247e0_0, L_0x600000fa2b20, L_0x600000fb6800, C4<>;
L_0x600000fa0e60 .functor MUXZ 1, o0x7fab8b06d4a8, L_0x600000fa0dc0, L_0x600000fb7c00, C4<>;
S_0x7fab8b598b20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b599290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e245a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e24630_0 .net "d", 0 0, L_0x600000fa2b20;  alias, 1 drivers
v0x600000e246c0_0 .net "q", 0 0, v0x600000e247e0_0;  alias, 1 drivers
v0x600000e24750_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e247e0_0 .var "state", 0 0;
v0x600000e24870_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b5634b0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e253b0_0 .net8 "Bitline1", 0 0, p0x7fab8b06d7d8;  1 drivers, strength-aware
v0x600000e25440_0 .net8 "Bitline2", 0 0, p0x7fab8b06d808;  1 drivers, strength-aware
v0x600000e254d0_0 .net "D", 0 0, L_0x600000fa2bc0;  1 drivers
v0x600000e25560_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e255f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e25680_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e25710_0 .net *"_ivl_0", 0 0, L_0x600000fa0f00;  1 drivers
o0x7fab8b06d868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e257a0_0 name=_ivl_2
v0x600000e25830_0 .net *"_ivl_6", 0 0, L_0x600000fa1040;  1 drivers
o0x7fab8b06d8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e258c0_0 name=_ivl_8
v0x600000e25950_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e259e0_0 .net "dffOut", 0 0, v0x600000e25290_0;  1 drivers
v0x600000e25a70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa0f00 .functor MUXZ 1, v0x600000e25290_0, L_0x600000fa2bc0, L_0x600000fb6800, C4<>;
L_0x600000fa0fa0 .functor MUXZ 1, o0x7fab8b06d868, L_0x600000fa0f00, L_0x600000fb7200, C4<>;
L_0x600000fa1040 .functor MUXZ 1, v0x600000e25290_0, L_0x600000fa2bc0, L_0x600000fb6800, C4<>;
L_0x600000fa10e0 .functor MUXZ 1, o0x7fab8b06d8c8, L_0x600000fa1040, L_0x600000fb7c00, C4<>;
S_0x7fab8b563180 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5634b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e25050_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e250e0_0 .net "d", 0 0, L_0x600000fa2bc0;  alias, 1 drivers
v0x600000e25170_0 .net "q", 0 0, v0x600000e25290_0;  alias, 1 drivers
v0x600000e25200_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e25290_0 .var "state", 0 0;
v0x600000e25320_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b562d40 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e25e60_0 .net8 "Bitline1", 0 0, p0x7fab8b06dbf8;  1 drivers, strength-aware
v0x600000e25ef0_0 .net8 "Bitline2", 0 0, p0x7fab8b06dc28;  1 drivers, strength-aware
v0x600000e25f80_0 .net "D", 0 0, L_0x600000fa2c60;  1 drivers
v0x600000e26010_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e260a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e26130_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e261c0_0 .net *"_ivl_0", 0 0, L_0x600000fa1180;  1 drivers
o0x7fab8b06dc88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e26250_0 name=_ivl_2
v0x600000e262e0_0 .net *"_ivl_6", 0 0, L_0x600000fa12c0;  1 drivers
o0x7fab8b06dce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e26370_0 name=_ivl_8
v0x600000e26400_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e26490_0 .net "dffOut", 0 0, v0x600000e25d40_0;  1 drivers
v0x600000e26520_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa1180 .functor MUXZ 1, v0x600000e25d40_0, L_0x600000fa2c60, L_0x600000fb6800, C4<>;
L_0x600000fa1220 .functor MUXZ 1, o0x7fab8b06dc88, L_0x600000fa1180, L_0x600000fb7200, C4<>;
L_0x600000fa12c0 .functor MUXZ 1, v0x600000e25d40_0, L_0x600000fa2c60, L_0x600000fb6800, C4<>;
L_0x600000fa1360 .functor MUXZ 1, o0x7fab8b06dce8, L_0x600000fa12c0, L_0x600000fb7c00, C4<>;
S_0x7fab8b562a10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b562d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e25b00_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e25b90_0 .net "d", 0 0, L_0x600000fa2c60;  alias, 1 drivers
v0x600000e25c20_0 .net "q", 0 0, v0x600000e25d40_0;  alias, 1 drivers
v0x600000e25cb0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e25d40_0 .var "state", 0 0;
v0x600000e25dd0_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b5625d0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e26910_0 .net8 "Bitline1", 0 0, p0x7fab8b06e018;  1 drivers, strength-aware
v0x600000e269a0_0 .net8 "Bitline2", 0 0, p0x7fab8b06e048;  1 drivers, strength-aware
v0x600000e26a30_0 .net "D", 0 0, L_0x600000fa2d00;  1 drivers
v0x600000e26ac0_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e26b50_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e26be0_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e26c70_0 .net *"_ivl_0", 0 0, L_0x600000fa1400;  1 drivers
o0x7fab8b06e0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e26d00_0 name=_ivl_2
v0x600000e26d90_0 .net *"_ivl_6", 0 0, L_0x600000fa1540;  1 drivers
o0x7fab8b06e108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e26e20_0 name=_ivl_8
v0x600000e26eb0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e26f40_0 .net "dffOut", 0 0, v0x600000e267f0_0;  1 drivers
v0x600000e26fd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa1400 .functor MUXZ 1, v0x600000e267f0_0, L_0x600000fa2d00, L_0x600000fb6800, C4<>;
L_0x600000fa14a0 .functor MUXZ 1, o0x7fab8b06e0a8, L_0x600000fa1400, L_0x600000fb7200, C4<>;
L_0x600000fa1540 .functor MUXZ 1, v0x600000e267f0_0, L_0x600000fa2d00, L_0x600000fb6800, C4<>;
L_0x600000fa15e0 .functor MUXZ 1, o0x7fab8b06e108, L_0x600000fa1540, L_0x600000fb7c00, C4<>;
S_0x7fab8b5622a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5625d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e265b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e26640_0 .net "d", 0 0, L_0x600000fa2d00;  alias, 1 drivers
v0x600000e266d0_0 .net "q", 0 0, v0x600000e267f0_0;  alias, 1 drivers
v0x600000e26760_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e267f0_0 .var "state", 0 0;
v0x600000e26880_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b561b30 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e273c0_0 .net8 "Bitline1", 0 0, p0x7fab8b06e438;  1 drivers, strength-aware
v0x600000e27450_0 .net8 "Bitline2", 0 0, p0x7fab8b06e468;  1 drivers, strength-aware
v0x600000e274e0_0 .net "D", 0 0, L_0x600000fa2da0;  1 drivers
v0x600000e27570_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e27600_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e27690_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e27720_0 .net *"_ivl_0", 0 0, L_0x600000fa1680;  1 drivers
o0x7fab8b06e4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e277b0_0 name=_ivl_2
v0x600000e27840_0 .net *"_ivl_6", 0 0, L_0x600000fa17c0;  1 drivers
o0x7fab8b06e528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e278d0_0 name=_ivl_8
v0x600000e27960_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e279f0_0 .net "dffOut", 0 0, v0x600000e272a0_0;  1 drivers
v0x600000e27a80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa1680 .functor MUXZ 1, v0x600000e272a0_0, L_0x600000fa2da0, L_0x600000fb6800, C4<>;
L_0x600000fa1720 .functor MUXZ 1, o0x7fab8b06e4c8, L_0x600000fa1680, L_0x600000fb7200, C4<>;
L_0x600000fa17c0 .functor MUXZ 1, v0x600000e272a0_0, L_0x600000fa2da0, L_0x600000fb6800, C4<>;
L_0x600000fa1860 .functor MUXZ 1, o0x7fab8b06e528, L_0x600000fa17c0, L_0x600000fb7c00, C4<>;
S_0x7fab8b5616f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b561b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e27060_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e270f0_0 .net "d", 0 0, L_0x600000fa2da0;  alias, 1 drivers
v0x600000e27180_0 .net "q", 0 0, v0x600000e272a0_0;  alias, 1 drivers
v0x600000e27210_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e272a0_0 .var "state", 0 0;
v0x600000e27330_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b5613c0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e27e70_0 .net8 "Bitline1", 0 0, p0x7fab8b06e858;  1 drivers, strength-aware
v0x600000e27f00_0 .net8 "Bitline2", 0 0, p0x7fab8b06e888;  1 drivers, strength-aware
v0x600000e28000_0 .net "D", 0 0, L_0x600000fa2e40;  1 drivers
v0x600000e28090_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e28120_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e281b0_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e28240_0 .net *"_ivl_0", 0 0, L_0x600000fa1900;  1 drivers
o0x7fab8b06e8e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e282d0_0 name=_ivl_2
v0x600000e28360_0 .net *"_ivl_6", 0 0, L_0x600000fa1a40;  1 drivers
o0x7fab8b06e948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e283f0_0 name=_ivl_8
v0x600000e28480_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e28510_0 .net "dffOut", 0 0, v0x600000e27d50_0;  1 drivers
v0x600000e285a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa1900 .functor MUXZ 1, v0x600000e27d50_0, L_0x600000fa2e40, L_0x600000fb6800, C4<>;
L_0x600000fa19a0 .functor MUXZ 1, o0x7fab8b06e8e8, L_0x600000fa1900, L_0x600000fb7200, C4<>;
L_0x600000fa1a40 .functor MUXZ 1, v0x600000e27d50_0, L_0x600000fa2e40, L_0x600000fb6800, C4<>;
L_0x600000fa1ae0 .functor MUXZ 1, o0x7fab8b06e948, L_0x600000fa1a40, L_0x600000fb7c00, C4<>;
S_0x7fab8b560f80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5613c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e27b10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e27ba0_0 .net "d", 0 0, L_0x600000fa2e40;  alias, 1 drivers
v0x600000e27c30_0 .net "q", 0 0, v0x600000e27d50_0;  alias, 1 drivers
v0x600000e27cc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e27d50_0 .var "state", 0 0;
v0x600000e27de0_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b560c50 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e28990_0 .net8 "Bitline1", 0 0, p0x7fab8b06ec78;  1 drivers, strength-aware
v0x600000e28a20_0 .net8 "Bitline2", 0 0, p0x7fab8b06eca8;  1 drivers, strength-aware
v0x600000e28ab0_0 .net "D", 0 0, L_0x600000fa2ee0;  1 drivers
v0x600000e28b40_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e28bd0_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e28c60_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e28cf0_0 .net *"_ivl_0", 0 0, L_0x600000fa1b80;  1 drivers
o0x7fab8b06ed08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e28d80_0 name=_ivl_2
v0x600000e28e10_0 .net *"_ivl_6", 0 0, L_0x600000fa1cc0;  1 drivers
o0x7fab8b06ed68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e28ea0_0 name=_ivl_8
v0x600000e28f30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e28fc0_0 .net "dffOut", 0 0, v0x600000e28870_0;  1 drivers
v0x600000e29050_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa1b80 .functor MUXZ 1, v0x600000e28870_0, L_0x600000fa2ee0, L_0x600000fb6800, C4<>;
L_0x600000fa1c20 .functor MUXZ 1, o0x7fab8b06ed08, L_0x600000fa1b80, L_0x600000fb7200, C4<>;
L_0x600000fa1cc0 .functor MUXZ 1, v0x600000e28870_0, L_0x600000fa2ee0, L_0x600000fb6800, C4<>;
L_0x600000fa1d60 .functor MUXZ 1, o0x7fab8b06ed68, L_0x600000fa1cc0, L_0x600000fb7c00, C4<>;
S_0x7fab8b560810 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b560c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e28630_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e286c0_0 .net "d", 0 0, L_0x600000fa2ee0;  alias, 1 drivers
v0x600000e28750_0 .net "q", 0 0, v0x600000e28870_0;  alias, 1 drivers
v0x600000e287e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e28870_0 .var "state", 0 0;
v0x600000e28900_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b5604e0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e29440_0 .net8 "Bitline1", 0 0, p0x7fab8b06f098;  1 drivers, strength-aware
v0x600000e294d0_0 .net8 "Bitline2", 0 0, p0x7fab8b06f0c8;  1 drivers, strength-aware
v0x600000e29560_0 .net "D", 0 0, L_0x600000fa2f80;  1 drivers
v0x600000e295f0_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e29680_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e29710_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e297a0_0 .net *"_ivl_0", 0 0, L_0x600000fa1e00;  1 drivers
o0x7fab8b06f128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e29830_0 name=_ivl_2
v0x600000e298c0_0 .net *"_ivl_6", 0 0, L_0x600000fa1f40;  1 drivers
o0x7fab8b06f188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e29950_0 name=_ivl_8
v0x600000e299e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e29a70_0 .net "dffOut", 0 0, v0x600000e29320_0;  1 drivers
v0x600000e29b00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa1e00 .functor MUXZ 1, v0x600000e29320_0, L_0x600000fa2f80, L_0x600000fb6800, C4<>;
L_0x600000fa1ea0 .functor MUXZ 1, o0x7fab8b06f128, L_0x600000fa1e00, L_0x600000fb7200, C4<>;
L_0x600000fa1f40 .functor MUXZ 1, v0x600000e29320_0, L_0x600000fa2f80, L_0x600000fb6800, C4<>;
L_0x600000fa1fe0 .functor MUXZ 1, o0x7fab8b06f188, L_0x600000fa1f40, L_0x600000fb7c00, C4<>;
S_0x7fab8b5600a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5604e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e290e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e29170_0 .net "d", 0 0, L_0x600000fa2f80;  alias, 1 drivers
v0x600000e29200_0 .net "q", 0 0, v0x600000e29320_0;  alias, 1 drivers
v0x600000e29290_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e29320_0 .var "state", 0 0;
v0x600000e293b0_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b55fd70 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e29ef0_0 .net8 "Bitline1", 0 0, p0x7fab8b06f4b8;  1 drivers, strength-aware
v0x600000e29f80_0 .net8 "Bitline2", 0 0, p0x7fab8b06f4e8;  1 drivers, strength-aware
v0x600000e2a010_0 .net "D", 0 0, L_0x600000fa3020;  1 drivers
v0x600000e2a0a0_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e2a130_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e2a1c0_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e2a250_0 .net *"_ivl_0", 0 0, L_0x600000fa2080;  1 drivers
o0x7fab8b06f548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2a2e0_0 name=_ivl_2
v0x600000e2a370_0 .net *"_ivl_6", 0 0, L_0x600000fa21c0;  1 drivers
o0x7fab8b06f5a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2a400_0 name=_ivl_8
v0x600000e2a490_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2a520_0 .net "dffOut", 0 0, v0x600000e29dd0_0;  1 drivers
v0x600000e2a5b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa2080 .functor MUXZ 1, v0x600000e29dd0_0, L_0x600000fa3020, L_0x600000fb6800, C4<>;
L_0x600000fa2120 .functor MUXZ 1, o0x7fab8b06f548, L_0x600000fa2080, L_0x600000fb7200, C4<>;
L_0x600000fa21c0 .functor MUXZ 1, v0x600000e29dd0_0, L_0x600000fa3020, L_0x600000fb6800, C4<>;
L_0x600000fa2260 .functor MUXZ 1, o0x7fab8b06f5a8, L_0x600000fa21c0, L_0x600000fb7c00, C4<>;
S_0x7fab8b55f930 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b55fd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e29b90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e29c20_0 .net "d", 0 0, L_0x600000fa3020;  alias, 1 drivers
v0x600000e29cb0_0 .net "q", 0 0, v0x600000e29dd0_0;  alias, 1 drivers
v0x600000e29d40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e29dd0_0 .var "state", 0 0;
v0x600000e29e60_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b55f600 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e2a9a0_0 .net8 "Bitline1", 0 0, p0x7fab8b06f8d8;  1 drivers, strength-aware
v0x600000e2aa30_0 .net8 "Bitline2", 0 0, p0x7fab8b06f908;  1 drivers, strength-aware
v0x600000e2aac0_0 .net "D", 0 0, L_0x600000fa30c0;  1 drivers
v0x600000e2ab50_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e2abe0_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e2ac70_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e2ad00_0 .net *"_ivl_0", 0 0, L_0x600000fa2300;  1 drivers
o0x7fab8b06f968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2ad90_0 name=_ivl_2
v0x600000e2ae20_0 .net *"_ivl_6", 0 0, L_0x600000fa2440;  1 drivers
o0x7fab8b06f9c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2aeb0_0 name=_ivl_8
v0x600000e2af40_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2afd0_0 .net "dffOut", 0 0, v0x600000e2a880_0;  1 drivers
v0x600000e2b060_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa2300 .functor MUXZ 1, v0x600000e2a880_0, L_0x600000fa30c0, L_0x600000fb6800, C4<>;
L_0x600000fa23a0 .functor MUXZ 1, o0x7fab8b06f968, L_0x600000fa2300, L_0x600000fb7200, C4<>;
L_0x600000fa2440 .functor MUXZ 1, v0x600000e2a880_0, L_0x600000fa30c0, L_0x600000fb6800, C4<>;
L_0x600000fa24e0 .functor MUXZ 1, o0x7fab8b06f9c8, L_0x600000fa2440, L_0x600000fb7c00, C4<>;
S_0x7fab8b55f1c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b55f600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e2a640_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2a6d0_0 .net "d", 0 0, L_0x600000fa30c0;  alias, 1 drivers
v0x600000e2a760_0 .net "q", 0 0, v0x600000e2a880_0;  alias, 1 drivers
v0x600000e2a7f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e2a880_0 .var "state", 0 0;
v0x600000e2a910_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b55ee90 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e2b450_0 .net8 "Bitline1", 0 0, p0x7fab8b06fcf8;  1 drivers, strength-aware
v0x600000e2b4e0_0 .net8 "Bitline2", 0 0, p0x7fab8b06fd28;  1 drivers, strength-aware
v0x600000e2b570_0 .net "D", 0 0, L_0x600000fa3160;  1 drivers
v0x600000e2b600_0 .net "ReadEnable1", 0 0, L_0x600000fb7200;  alias, 1 drivers
v0x600000e2b690_0 .net "ReadEnable2", 0 0, L_0x600000fb7c00;  alias, 1 drivers
v0x600000e2b720_0 .net "WriteEnable", 0 0, L_0x600000fb6800;  alias, 1 drivers
v0x600000e2b7b0_0 .net *"_ivl_0", 0 0, L_0x600000fa2580;  1 drivers
o0x7fab8b06fd88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2b840_0 name=_ivl_2
v0x600000e2b8d0_0 .net *"_ivl_6", 0 0, L_0x600000fa26c0;  1 drivers
o0x7fab8b06fde8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2b960_0 name=_ivl_8
v0x600000e2b9f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2ba80_0 .net "dffOut", 0 0, v0x600000e2b330_0;  1 drivers
v0x600000e2bb10_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa2580 .functor MUXZ 1, v0x600000e2b330_0, L_0x600000fa3160, L_0x600000fb6800, C4<>;
L_0x600000fa2620 .functor MUXZ 1, o0x7fab8b06fd88, L_0x600000fa2580, L_0x600000fb7200, C4<>;
L_0x600000fa26c0 .functor MUXZ 1, v0x600000e2b330_0, L_0x600000fa3160, L_0x600000fb6800, C4<>;
L_0x600000fa2760 .functor MUXZ 1, o0x7fab8b06fde8, L_0x600000fa26c0, L_0x600000fb7c00, C4<>;
S_0x7fab8b55ea50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b55ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e2b0f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2b180_0 .net "d", 0 0, L_0x600000fa3160;  alias, 1 drivers
v0x600000e2b210_0 .net "q", 0 0, v0x600000e2b330_0;  alias, 1 drivers
v0x600000e2b2a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e2b330_0 .var "state", 0 0;
v0x600000e2b3c0_0 .net "wen", 0 0, L_0x600000fb6800;  alias, 1 drivers
S_0x7fab8b561e60 .scope module, "regArray[10]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e34900_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000e34990_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000e34a20_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000e34ab0_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  1 drivers
v0x600000e34b40_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  1 drivers
v0x600000e34bd0_0 .net "WriteReg", 0 0, L_0x600000fb68a0;  1 drivers
v0x600000e34c60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e34cf0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f51d60 .part v0x600000e719e0_0, 0, 1;
L_0x600000f51e00 .part v0x600000e719e0_0, 1, 1;
L_0x600000f51ea0 .part v0x600000e719e0_0, 2, 1;
L_0x600000f51f40 .part v0x600000e719e0_0, 3, 1;
L_0x600000f51fe0 .part v0x600000e719e0_0, 4, 1;
L_0x600000f52080 .part v0x600000e719e0_0, 5, 1;
L_0x600000f52120 .part v0x600000e719e0_0, 6, 1;
L_0x600000f521c0 .part v0x600000e719e0_0, 7, 1;
L_0x600000f52260 .part v0x600000e719e0_0, 8, 1;
L_0x600000f52300 .part v0x600000e719e0_0, 9, 1;
L_0x600000f523a0 .part v0x600000e719e0_0, 10, 1;
L_0x600000f52440 .part v0x600000e719e0_0, 11, 1;
L_0x600000f524e0 .part v0x600000e719e0_0, 12, 1;
L_0x600000f52580 .part v0x600000e719e0_0, 13, 1;
L_0x600000f52620 .part v0x600000e719e0_0, 14, 1;
L_0x600000f526c0 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b0702c8 .port I0x600003e1fe80, L_0x600000fa32a0;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0702c8;
p0x7fab8b070748 .port I0x600003e1fe80, L_0x600000fa3520;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b070748;
p0x7fab8b070b68 .port I0x600003e1fe80, L_0x600000fa37a0;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b070b68;
p0x7fab8b070f88 .port I0x600003e1fe80, L_0x600000fa3a20;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b070f88;
p0x7fab8b0713a8 .port I0x600003e1fe80, L_0x600000fa3ca0;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0713a8;
p0x7fab8b0717c8 .port I0x600003e1fe80, L_0x600000fa3f20;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0717c8;
p0x7fab8b071be8 .port I0x600003e1fe80, L_0x600000fa41e0;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b071be8;
p0x7fab8b073008 .port I0x600003e1fe80, L_0x600000f50780;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b073008;
p0x7fab8b073428 .port I0x600003e1fe80, L_0x600000f50a00;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b073428;
p0x7fab8b073848 .port I0x600003e1fe80, L_0x600000f50c80;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b073848;
p0x7fab8b073c68 .port I0x600003e1fe80, L_0x600000f50f00;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b073c68;
p0x7fab8b074088 .port I0x600003e1fe80, L_0x600000f51180;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b074088;
p0x7fab8b0744a8 .port I0x600003e1fe80, L_0x600000f51400;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0744a8;
p0x7fab8b0748c8 .port I0x600003e1fe80, L_0x600000f51680;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0748c8;
p0x7fab8b074ce8 .port I0x600003e1fe80, L_0x600000f51900;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b074ce8;
p0x7fab8b075108 .port I0x600003e1fe80, L_0x600000f51b80;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b075108;
p0x7fab8b0702f8 .port I0x600003f55fe0, L_0x600000fa33e0;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0702f8;
p0x7fab8b070778 .port I0x600003f55fe0, L_0x600000fa3660;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b070778;
p0x7fab8b070b98 .port I0x600003f55fe0, L_0x600000fa38e0;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b070b98;
p0x7fab8b070fb8 .port I0x600003f55fe0, L_0x600000fa3b60;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b070fb8;
p0x7fab8b0713d8 .port I0x600003f55fe0, L_0x600000fa3de0;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0713d8;
p0x7fab8b0717f8 .port I0x600003f55fe0, L_0x600000fa40a0;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0717f8;
p0x7fab8b071c18 .port I0x600003f55fe0, L_0x600000f508c0;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b071c18;
p0x7fab8b073038 .port I0x600003f55fe0, L_0x600000f50640;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b073038;
p0x7fab8b073458 .port I0x600003f55fe0, L_0x600000f50b40;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b073458;
p0x7fab8b073878 .port I0x600003f55fe0, L_0x600000f50dc0;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b073878;
p0x7fab8b073c98 .port I0x600003f55fe0, L_0x600000f51040;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b073c98;
p0x7fab8b0740b8 .port I0x600003f55fe0, L_0x600000f512c0;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0740b8;
p0x7fab8b0744d8 .port I0x600003f55fe0, L_0x600000f51540;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0744d8;
p0x7fab8b0748f8 .port I0x600003f55fe0, L_0x600000f517c0;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0748f8;
p0x7fab8b074d18 .port I0x600003f55fe0, L_0x600000f51a40;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b074d18;
p0x7fab8b075138 .port I0x600003f55fe0, L_0x600000f51cc0;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b075138;
S_0x7fab8b5b71c0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e2c3f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0702c8;  1 drivers, strength-aware
v0x600000e2c480_0 .net8 "Bitline2", 0 0, p0x7fab8b0702f8;  1 drivers, strength-aware
v0x600000e2c510_0 .net "D", 0 0, L_0x600000f51d60;  1 drivers
v0x600000e2c5a0_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e2c630_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e2c6c0_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e2c750_0 .net *"_ivl_0", 0 0, L_0x600000fa3200;  1 drivers
o0x7fab8b0703b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2c7e0_0 name=_ivl_2
v0x600000e2c870_0 .net *"_ivl_6", 0 0, L_0x600000fa3340;  1 drivers
o0x7fab8b070418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2c900_0 name=_ivl_8
v0x600000e2c990_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2ca20_0 .net "dffOut", 0 0, v0x600000e2c2d0_0;  1 drivers
v0x600000e2cab0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa3200 .functor MUXZ 1, v0x600000e2c2d0_0, L_0x600000f51d60, L_0x600000fb68a0, C4<>;
L_0x600000fa32a0 .functor MUXZ 1, o0x7fab8b0703b8, L_0x600000fa3200, L_0x600000fb72a0, C4<>;
L_0x600000fa3340 .functor MUXZ 1, v0x600000e2c2d0_0, L_0x600000f51d60, L_0x600000fb68a0, C4<>;
L_0x600000fa33e0 .functor MUXZ 1, o0x7fab8b070418, L_0x600000fa3340, L_0x600000fb7ca0, C4<>;
S_0x7fab8b5b6d80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b71c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e2c090_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2c120_0 .net "d", 0 0, L_0x600000f51d60;  alias, 1 drivers
v0x600000e2c1b0_0 .net "q", 0 0, v0x600000e2c2d0_0;  alias, 1 drivers
v0x600000e2c240_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e2c2d0_0 .var "state", 0 0;
v0x600000e2c360_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab8b5b6a50 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e2cea0_0 .net8 "Bitline1", 0 0, p0x7fab8b070748;  1 drivers, strength-aware
v0x600000e2cf30_0 .net8 "Bitline2", 0 0, p0x7fab8b070778;  1 drivers, strength-aware
v0x600000e2cfc0_0 .net "D", 0 0, L_0x600000f51e00;  1 drivers
v0x600000e2d050_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e2d0e0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e2d170_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e2d200_0 .net *"_ivl_0", 0 0, L_0x600000fa3480;  1 drivers
o0x7fab8b0707d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2d290_0 name=_ivl_2
v0x600000e2d320_0 .net *"_ivl_6", 0 0, L_0x600000fa35c0;  1 drivers
o0x7fab8b070838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2d3b0_0 name=_ivl_8
v0x600000e2d440_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2d4d0_0 .net "dffOut", 0 0, v0x600000e2cd80_0;  1 drivers
v0x600000e2d560_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa3480 .functor MUXZ 1, v0x600000e2cd80_0, L_0x600000f51e00, L_0x600000fb68a0, C4<>;
L_0x600000fa3520 .functor MUXZ 1, o0x7fab8b0707d8, L_0x600000fa3480, L_0x600000fb72a0, C4<>;
L_0x600000fa35c0 .functor MUXZ 1, v0x600000e2cd80_0, L_0x600000f51e00, L_0x600000fb68a0, C4<>;
L_0x600000fa3660 .functor MUXZ 1, o0x7fab8b070838, L_0x600000fa35c0, L_0x600000fb7ca0, C4<>;
S_0x7fab8b5b6610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b6a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e2cb40_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2cbd0_0 .net "d", 0 0, L_0x600000f51e00;  alias, 1 drivers
v0x600000e2cc60_0 .net "q", 0 0, v0x600000e2cd80_0;  alias, 1 drivers
v0x600000e2ccf0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e2cd80_0 .var "state", 0 0;
v0x600000e2ce10_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab8b5b62e0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e2d950_0 .net8 "Bitline1", 0 0, p0x7fab8b070b68;  1 drivers, strength-aware
v0x600000e2d9e0_0 .net8 "Bitline2", 0 0, p0x7fab8b070b98;  1 drivers, strength-aware
v0x600000e2da70_0 .net "D", 0 0, L_0x600000f51ea0;  1 drivers
v0x600000e2db00_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e2db90_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e2dc20_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e2dcb0_0 .net *"_ivl_0", 0 0, L_0x600000fa3700;  1 drivers
o0x7fab8b070bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2dd40_0 name=_ivl_2
v0x600000e2ddd0_0 .net *"_ivl_6", 0 0, L_0x600000fa3840;  1 drivers
o0x7fab8b070c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2de60_0 name=_ivl_8
v0x600000e2def0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2df80_0 .net "dffOut", 0 0, v0x600000e2d830_0;  1 drivers
v0x600000dd6400_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa3700 .functor MUXZ 1, v0x600000e2d830_0, L_0x600000f51ea0, L_0x600000fb68a0, C4<>;
L_0x600000fa37a0 .functor MUXZ 1, o0x7fab8b070bf8, L_0x600000fa3700, L_0x600000fb72a0, C4<>;
L_0x600000fa3840 .functor MUXZ 1, v0x600000e2d830_0, L_0x600000f51ea0, L_0x600000fb68a0, C4<>;
L_0x600000fa38e0 .functor MUXZ 1, o0x7fab8b070c58, L_0x600000fa3840, L_0x600000fb7ca0, C4<>;
S_0x7fab8b5b5ea0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b62e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e2d5f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2d680_0 .net "d", 0 0, L_0x600000f51ea0;  alias, 1 drivers
v0x600000e2d710_0 .net "q", 0 0, v0x600000e2d830_0;  alias, 1 drivers
v0x600000e2d7a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e2d830_0 .var "state", 0 0;
v0x600000e2d8c0_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab8b3cbb80 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000dd67f0_0 .net8 "Bitline1", 0 0, p0x7fab8b070f88;  1 drivers, strength-aware
v0x600000dd6880_0 .net8 "Bitline2", 0 0, p0x7fab8b070fb8;  1 drivers, strength-aware
v0x600000dd6910_0 .net "D", 0 0, L_0x600000f51f40;  1 drivers
v0x600000dd69a0_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000dd6a30_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000dd6ac0_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000dd6b50_0 .net *"_ivl_0", 0 0, L_0x600000fa3980;  1 drivers
o0x7fab8b071018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000dd6be0_0 name=_ivl_2
v0x600000c8a5b0_0 .net *"_ivl_6", 0 0, L_0x600000fa3ac0;  1 drivers
o0x7fab8b071078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c8a2e0_0 name=_ivl_8
v0x600000da3cc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da3960_0 .net "dffOut", 0 0, v0x600000dd66d0_0;  1 drivers
v0x600000da3690_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa3980 .functor MUXZ 1, v0x600000dd66d0_0, L_0x600000f51f40, L_0x600000fb68a0, C4<>;
L_0x600000fa3a20 .functor MUXZ 1, o0x7fab8b071018, L_0x600000fa3980, L_0x600000fb72a0, C4<>;
L_0x600000fa3ac0 .functor MUXZ 1, v0x600000dd66d0_0, L_0x600000f51f40, L_0x600000fb68a0, C4<>;
L_0x600000fa3b60 .functor MUXZ 1, o0x7fab8b071078, L_0x600000fa3ac0, L_0x600000fb7ca0, C4<>;
S_0x7fab8b3ed0e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3cbb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd6490_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000dd6520_0 .net "d", 0 0, L_0x600000f51f40;  alias, 1 drivers
v0x600000dd65b0_0 .net "q", 0 0, v0x600000dd66d0_0;  alias, 1 drivers
v0x600000dd6640_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000dd66d0_0 .var "state", 0 0;
v0x600000dd6760_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab8975d7a0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da20a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0713a8;  1 drivers, strength-aware
v0x600000da1dd0_0 .net8 "Bitline2", 0 0, p0x7fab8b0713d8;  1 drivers, strength-aware
v0x600000da1a70_0 .net "D", 0 0, L_0x600000f51fe0;  1 drivers
v0x600000da17a0_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000da13b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000da10e0_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000da0d80_0 .net *"_ivl_0", 0 0, L_0x600000fa3c00;  1 drivers
o0x7fab8b071438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da0ab0_0 name=_ivl_2
v0x600000da0750_0 .net *"_ivl_6", 0 0, L_0x600000fa3d40;  1 drivers
o0x7fab8b071498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da0480_0 name=_ivl_8
v0x600000da0120_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da3f00_0 .net "dffOut", 0 0, v0x600000da26d0_0;  1 drivers
v0x600000da3d50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa3c00 .functor MUXZ 1, v0x600000da26d0_0, L_0x600000f51fe0, L_0x600000fb68a0, C4<>;
L_0x600000fa3ca0 .functor MUXZ 1, o0x7fab8b071438, L_0x600000fa3c00, L_0x600000fb72a0, C4<>;
L_0x600000fa3d40 .functor MUXZ 1, v0x600000da26d0_0, L_0x600000f51fe0, L_0x600000fb68a0, C4<>;
L_0x600000fa3de0 .functor MUXZ 1, o0x7fab8b071498, L_0x600000fa3d40, L_0x600000fb7ca0, C4<>;
S_0x7fab8975d030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8975d7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da3330_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da3060_0 .net "d", 0 0, L_0x600000f51fe0;  alias, 1 drivers
v0x600000da2d00_0 .net "q", 0 0, v0x600000da26d0_0;  alias, 1 drivers
v0x600000da2a30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da26d0_0 .var "state", 0 0;
v0x600000da2400_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab8975c7b0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da38d0_0 .net8 "Bitline1", 0 0, p0x7fab8b0717c8;  1 drivers, strength-aware
v0x600000da3720_0 .net8 "Bitline2", 0 0, p0x7fab8b0717f8;  1 drivers, strength-aware
v0x600000da37b0_0 .net "D", 0 0, L_0x600000f52080;  1 drivers
v0x600000da3570_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000da3600_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000da33c0_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000da3450_0 .net *"_ivl_0", 0 0, L_0x600000fa3e80;  1 drivers
o0x7fab8b071858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da3210_0 name=_ivl_2
v0x600000da32a0_0 .net *"_ivl_6", 0 0, L_0x600000fa4000;  1 drivers
o0x7fab8b0718b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da30f0_0 name=_ivl_8
v0x600000da3180_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da2f40_0 .net "dffOut", 0 0, v0x600000da3a80_0;  1 drivers
v0x600000da2fd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa3e80 .functor MUXZ 1, v0x600000da3a80_0, L_0x600000f52080, L_0x600000fb68a0, C4<>;
L_0x600000fa3f20 .functor MUXZ 1, o0x7fab8b071858, L_0x600000fa3e80, L_0x600000fb72a0, C4<>;
L_0x600000fa4000 .functor MUXZ 1, v0x600000da3a80_0, L_0x600000f52080, L_0x600000fb68a0, C4<>;
L_0x600000fa40a0 .functor MUXZ 1, o0x7fab8b0718b8, L_0x600000fa4000, L_0x600000fb7ca0, C4<>;
S_0x7fab8975c040 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8975c7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da3de0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da3ba0_0 .net "d", 0 0, L_0x600000f52080;  alias, 1 drivers
v0x600000da3c30_0 .net "q", 0 0, v0x600000da3a80_0;  alias, 1 drivers
v0x600000da39f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da3a80_0 .var "state", 0 0;
v0x600000da3840_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab8975b270 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da2910_0 .net8 "Bitline1", 0 0, p0x7fab8b071be8;  1 drivers, strength-aware
v0x600000da29a0_0 .net8 "Bitline2", 0 0, p0x7fab8b071c18;  1 drivers, strength-aware
v0x600000da2760_0 .net "D", 0 0, L_0x600000f52120;  1 drivers
v0x600000da27f0_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000da25b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000da2640_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000da2490_0 .net *"_ivl_0", 0 0, L_0x600000fa4140;  1 drivers
o0x7fab8b071c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da2520_0 name=_ivl_2
v0x600000da22e0_0 .net *"_ivl_6", 0 0, L_0x600000f50960;  1 drivers
o0x7fab8b071cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da2370_0 name=_ivl_8
v0x600000da2130_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da21c0_0 .net "dffOut", 0 0, v0x600000da2ac0_0;  1 drivers
v0x600000da1f80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa4140 .functor MUXZ 1, v0x600000da2ac0_0, L_0x600000f52120, L_0x600000fb68a0, C4<>;
L_0x600000fa41e0 .functor MUXZ 1, o0x7fab8b071c78, L_0x600000fa4140, L_0x600000fb72a0, C4<>;
L_0x600000f50960 .functor MUXZ 1, v0x600000da2ac0_0, L_0x600000f52120, L_0x600000fb68a0, C4<>;
L_0x600000f508c0 .functor MUXZ 1, o0x7fab8b071cd8, L_0x600000f50960, L_0x600000fb7ca0, C4<>;
S_0x7fab8975ab00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8975b270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da2d90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da2e20_0 .net "d", 0 0, L_0x600000f52120;  alias, 1 drivers
v0x600000da2be0_0 .net "q", 0 0, v0x600000da2ac0_0;  alias, 1 drivers
v0x600000da2c70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da2ac0_0 .var "state", 0 0;
v0x600000da2b50_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab8975a390 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da1b90_0 .net8 "Bitline1", 0 0, p0x7fab8b073008;  1 drivers, strength-aware
v0x600000da1950_0 .net8 "Bitline2", 0 0, p0x7fab8b073038;  1 drivers, strength-aware
v0x600000da19e0_0 .net "D", 0 0, L_0x600000f521c0;  1 drivers
v0x600000da1830_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000da18c0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000da1680_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000da1710_0 .net *"_ivl_0", 0 0, L_0x600000f50820;  1 drivers
o0x7fab8b073098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da1440_0 name=_ivl_2
v0x600000da14d0_0 .net *"_ivl_6", 0 0, L_0x600000f506e0;  1 drivers
o0x7fab8b0730f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da1290_0 name=_ivl_8
v0x600000da1320_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da1170_0 .net "dffOut", 0 0, v0x600000da1d40_0;  1 drivers
v0x600000da1200_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f50820 .functor MUXZ 1, v0x600000da1d40_0, L_0x600000f521c0, L_0x600000fb68a0, C4<>;
L_0x600000f50780 .functor MUXZ 1, o0x7fab8b073098, L_0x600000f50820, L_0x600000fb72a0, C4<>;
L_0x600000f506e0 .functor MUXZ 1, v0x600000da1d40_0, L_0x600000f521c0, L_0x600000fb68a0, C4<>;
L_0x600000f50640 .functor MUXZ 1, o0x7fab8b0730f8, L_0x600000f506e0, L_0x600000fb7ca0, C4<>;
S_0x7fab89759c20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8975a390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da2010_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da1e60_0 .net "d", 0 0, L_0x600000f521c0;  alias, 1 drivers
v0x600000da1ef0_0 .net "q", 0 0, v0x600000da1d40_0;  alias, 1 drivers
v0x600000da1cb0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da1d40_0 .var "state", 0 0;
v0x600000da1b00_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab897594b0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000da0b40_0 .net8 "Bitline1", 0 0, p0x7fab8b073428;  1 drivers, strength-aware
v0x600000da0bd0_0 .net8 "Bitline2", 0 0, p0x7fab8b073458;  1 drivers, strength-aware
v0x600000da0990_0 .net "D", 0 0, L_0x600000f52260;  1 drivers
v0x600000da0a20_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000da07e0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000da0870_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000da0630_0 .net *"_ivl_0", 0 0, L_0x600000f505a0;  1 drivers
o0x7fab8b0734b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da06c0_0 name=_ivl_2
v0x600000da0510_0 .net *"_ivl_6", 0 0, L_0x600000f50aa0;  1 drivers
o0x7fab8b073518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000da05a0_0 name=_ivl_8
v0x600000da0360_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da03f0_0 .net "dffOut", 0 0, v0x600000da0c60_0;  1 drivers
v0x600000da01b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f505a0 .functor MUXZ 1, v0x600000da0c60_0, L_0x600000f52260, L_0x600000fb68a0, C4<>;
L_0x600000f50a00 .functor MUXZ 1, o0x7fab8b0734b8, L_0x600000f505a0, L_0x600000fb72a0, C4<>;
L_0x600000f50aa0 .functor MUXZ 1, v0x600000da0c60_0, L_0x600000f52260, L_0x600000fb68a0, C4<>;
L_0x600000f50b40 .functor MUXZ 1, o0x7fab8b073518, L_0x600000f50aa0, L_0x600000fb7ca0, C4<>;
S_0x7fab89758d40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897594b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da0fc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da1050_0 .net "d", 0 0, L_0x600000f52260;  alias, 1 drivers
v0x600000da0e10_0 .net "q", 0 0, v0x600000da0c60_0;  alias, 1 drivers
v0x600000da0ea0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000da0c60_0 .var "state", 0 0;
v0x600000da0cf0_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab897585d0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e301b0_0 .net8 "Bitline1", 0 0, p0x7fab8b073848;  1 drivers, strength-aware
v0x600000e30240_0 .net8 "Bitline2", 0 0, p0x7fab8b073878;  1 drivers, strength-aware
v0x600000e302d0_0 .net "D", 0 0, L_0x600000f52300;  1 drivers
v0x600000e30360_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e303f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e30480_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e30510_0 .net *"_ivl_0", 0 0, L_0x600000f50be0;  1 drivers
o0x7fab8b0738d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e305a0_0 name=_ivl_2
v0x600000e30630_0 .net *"_ivl_6", 0 0, L_0x600000f50d20;  1 drivers
o0x7fab8b073938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e306c0_0 name=_ivl_8
v0x600000e30750_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e307e0_0 .net "dffOut", 0 0, v0x600000e30090_0;  1 drivers
v0x600000e30870_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f50be0 .functor MUXZ 1, v0x600000e30090_0, L_0x600000f52300, L_0x600000fb68a0, C4<>;
L_0x600000f50c80 .functor MUXZ 1, o0x7fab8b0738d8, L_0x600000f50be0, L_0x600000fb72a0, C4<>;
L_0x600000f50d20 .functor MUXZ 1, v0x600000e30090_0, L_0x600000f52300, L_0x600000fb68a0, C4<>;
L_0x600000f50dc0 .functor MUXZ 1, o0x7fab8b073938, L_0x600000f50d20, L_0x600000fb7ca0, C4<>;
S_0x7fab89758190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897585d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000da0240_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000da0000_0 .net "d", 0 0, L_0x600000f52300;  alias, 1 drivers
v0x600000da0090_0 .net "q", 0 0, v0x600000e30090_0;  alias, 1 drivers
v0x600000e30000_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e30090_0 .var "state", 0 0;
v0x600000e30120_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab89757e60 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e30c60_0 .net8 "Bitline1", 0 0, p0x7fab8b073c68;  1 drivers, strength-aware
v0x600000e30cf0_0 .net8 "Bitline2", 0 0, p0x7fab8b073c98;  1 drivers, strength-aware
v0x600000e30d80_0 .net "D", 0 0, L_0x600000f523a0;  1 drivers
v0x600000e30e10_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e30ea0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e30f30_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e30fc0_0 .net *"_ivl_0", 0 0, L_0x600000f50e60;  1 drivers
o0x7fab8b073cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e31050_0 name=_ivl_2
v0x600000e310e0_0 .net *"_ivl_6", 0 0, L_0x600000f50fa0;  1 drivers
o0x7fab8b073d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e31170_0 name=_ivl_8
v0x600000e31200_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e31290_0 .net "dffOut", 0 0, v0x600000e30b40_0;  1 drivers
v0x600000e31320_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f50e60 .functor MUXZ 1, v0x600000e30b40_0, L_0x600000f523a0, L_0x600000fb68a0, C4<>;
L_0x600000f50f00 .functor MUXZ 1, o0x7fab8b073cf8, L_0x600000f50e60, L_0x600000fb72a0, C4<>;
L_0x600000f50fa0 .functor MUXZ 1, v0x600000e30b40_0, L_0x600000f523a0, L_0x600000fb68a0, C4<>;
L_0x600000f51040 .functor MUXZ 1, o0x7fab8b073d58, L_0x600000f50fa0, L_0x600000fb7ca0, C4<>;
S_0x7fab89757a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89757e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e30900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e30990_0 .net "d", 0 0, L_0x600000f523a0;  alias, 1 drivers
v0x600000e30a20_0 .net "q", 0 0, v0x600000e30b40_0;  alias, 1 drivers
v0x600000e30ab0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e30b40_0 .var "state", 0 0;
v0x600000e30bd0_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab897576f0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e31710_0 .net8 "Bitline1", 0 0, p0x7fab8b074088;  1 drivers, strength-aware
v0x600000e317a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0740b8;  1 drivers, strength-aware
v0x600000e31830_0 .net "D", 0 0, L_0x600000f52440;  1 drivers
v0x600000e318c0_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e31950_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e319e0_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e31a70_0 .net *"_ivl_0", 0 0, L_0x600000f510e0;  1 drivers
o0x7fab8b074118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e31b00_0 name=_ivl_2
v0x600000e31b90_0 .net *"_ivl_6", 0 0, L_0x600000f51220;  1 drivers
o0x7fab8b074178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e31c20_0 name=_ivl_8
v0x600000e31cb0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e31d40_0 .net "dffOut", 0 0, v0x600000e315f0_0;  1 drivers
v0x600000e31dd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f510e0 .functor MUXZ 1, v0x600000e315f0_0, L_0x600000f52440, L_0x600000fb68a0, C4<>;
L_0x600000f51180 .functor MUXZ 1, o0x7fab8b074118, L_0x600000f510e0, L_0x600000fb72a0, C4<>;
L_0x600000f51220 .functor MUXZ 1, v0x600000e315f0_0, L_0x600000f52440, L_0x600000fb68a0, C4<>;
L_0x600000f512c0 .functor MUXZ 1, o0x7fab8b074178, L_0x600000f51220, L_0x600000fb7ca0, C4<>;
S_0x7fab897572b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897576f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e313b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e31440_0 .net "d", 0 0, L_0x600000f52440;  alias, 1 drivers
v0x600000e314d0_0 .net "q", 0 0, v0x600000e315f0_0;  alias, 1 drivers
v0x600000e31560_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e315f0_0 .var "state", 0 0;
v0x600000e31680_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab89756f80 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e321c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0744a8;  1 drivers, strength-aware
v0x600000e32250_0 .net8 "Bitline2", 0 0, p0x7fab8b0744d8;  1 drivers, strength-aware
v0x600000e322e0_0 .net "D", 0 0, L_0x600000f524e0;  1 drivers
v0x600000e32370_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e32400_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e32490_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e32520_0 .net *"_ivl_0", 0 0, L_0x600000f51360;  1 drivers
o0x7fab8b074538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e325b0_0 name=_ivl_2
v0x600000e32640_0 .net *"_ivl_6", 0 0, L_0x600000f514a0;  1 drivers
o0x7fab8b074598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e326d0_0 name=_ivl_8
v0x600000e32760_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e327f0_0 .net "dffOut", 0 0, v0x600000e320a0_0;  1 drivers
v0x600000e32880_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f51360 .functor MUXZ 1, v0x600000e320a0_0, L_0x600000f524e0, L_0x600000fb68a0, C4<>;
L_0x600000f51400 .functor MUXZ 1, o0x7fab8b074538, L_0x600000f51360, L_0x600000fb72a0, C4<>;
L_0x600000f514a0 .functor MUXZ 1, v0x600000e320a0_0, L_0x600000f524e0, L_0x600000fb68a0, C4<>;
L_0x600000f51540 .functor MUXZ 1, o0x7fab8b074598, L_0x600000f514a0, L_0x600000fb7ca0, C4<>;
S_0x7fab89756b40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89756f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e31e60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e31ef0_0 .net "d", 0 0, L_0x600000f524e0;  alias, 1 drivers
v0x600000e31f80_0 .net "q", 0 0, v0x600000e320a0_0;  alias, 1 drivers
v0x600000e32010_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e320a0_0 .var "state", 0 0;
v0x600000e32130_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab89755d70 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e32c70_0 .net8 "Bitline1", 0 0, p0x7fab8b0748c8;  1 drivers, strength-aware
v0x600000e32d00_0 .net8 "Bitline2", 0 0, p0x7fab8b0748f8;  1 drivers, strength-aware
v0x600000e32d90_0 .net "D", 0 0, L_0x600000f52580;  1 drivers
v0x600000e32e20_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e32eb0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e32f40_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e32fd0_0 .net *"_ivl_0", 0 0, L_0x600000f515e0;  1 drivers
o0x7fab8b074958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e33060_0 name=_ivl_2
v0x600000e330f0_0 .net *"_ivl_6", 0 0, L_0x600000f51720;  1 drivers
o0x7fab8b0749b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e33180_0 name=_ivl_8
v0x600000e33210_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e332a0_0 .net "dffOut", 0 0, v0x600000e32b50_0;  1 drivers
v0x600000e33330_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f515e0 .functor MUXZ 1, v0x600000e32b50_0, L_0x600000f52580, L_0x600000fb68a0, C4<>;
L_0x600000f51680 .functor MUXZ 1, o0x7fab8b074958, L_0x600000f515e0, L_0x600000fb72a0, C4<>;
L_0x600000f51720 .functor MUXZ 1, v0x600000e32b50_0, L_0x600000f52580, L_0x600000fb68a0, C4<>;
L_0x600000f517c0 .functor MUXZ 1, o0x7fab8b0749b8, L_0x600000f51720, L_0x600000fb7ca0, C4<>;
S_0x7fab89755a40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89755d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e32910_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e329a0_0 .net "d", 0 0, L_0x600000f52580;  alias, 1 drivers
v0x600000e32a30_0 .net "q", 0 0, v0x600000e32b50_0;  alias, 1 drivers
v0x600000e32ac0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e32b50_0 .var "state", 0 0;
v0x600000e32be0_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab89755600 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e33720_0 .net8 "Bitline1", 0 0, p0x7fab8b074ce8;  1 drivers, strength-aware
v0x600000e337b0_0 .net8 "Bitline2", 0 0, p0x7fab8b074d18;  1 drivers, strength-aware
v0x600000e33840_0 .net "D", 0 0, L_0x600000f52620;  1 drivers
v0x600000e338d0_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e33960_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e339f0_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e33a80_0 .net *"_ivl_0", 0 0, L_0x600000f51860;  1 drivers
o0x7fab8b074d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e33b10_0 name=_ivl_2
v0x600000e33ba0_0 .net *"_ivl_6", 0 0, L_0x600000f519a0;  1 drivers
o0x7fab8b074dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e33c30_0 name=_ivl_8
v0x600000e33cc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e33d50_0 .net "dffOut", 0 0, v0x600000e33600_0;  1 drivers
v0x600000e33de0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f51860 .functor MUXZ 1, v0x600000e33600_0, L_0x600000f52620, L_0x600000fb68a0, C4<>;
L_0x600000f51900 .functor MUXZ 1, o0x7fab8b074d78, L_0x600000f51860, L_0x600000fb72a0, C4<>;
L_0x600000f519a0 .functor MUXZ 1, v0x600000e33600_0, L_0x600000f52620, L_0x600000fb68a0, C4<>;
L_0x600000f51a40 .functor MUXZ 1, o0x7fab8b074dd8, L_0x600000f519a0, L_0x600000fb7ca0, C4<>;
S_0x7fab897552d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89755600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e333c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e33450_0 .net "d", 0 0, L_0x600000f52620;  alias, 1 drivers
v0x600000e334e0_0 .net "q", 0 0, v0x600000e33600_0;  alias, 1 drivers
v0x600000e33570_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e33600_0 .var "state", 0 0;
v0x600000e33690_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab89754e90 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b561e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e34240_0 .net8 "Bitline1", 0 0, p0x7fab8b075108;  1 drivers, strength-aware
v0x600000e342d0_0 .net8 "Bitline2", 0 0, p0x7fab8b075138;  1 drivers, strength-aware
v0x600000df7060_0 .net "D", 0 0, L_0x600000f526c0;  1 drivers
v0x600000e34360_0 .net "ReadEnable1", 0 0, L_0x600000fb72a0;  alias, 1 drivers
v0x600000e343f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7ca0;  alias, 1 drivers
v0x600000e34480_0 .net "WriteEnable", 0 0, L_0x600000fb68a0;  alias, 1 drivers
v0x600000e34510_0 .net *"_ivl_0", 0 0, L_0x600000f51ae0;  1 drivers
o0x7fab8b075198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e345a0_0 name=_ivl_2
v0x600000e34630_0 .net *"_ivl_6", 0 0, L_0x600000f51c20;  1 drivers
o0x7fab8b0751f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e346c0_0 name=_ivl_8
v0x600000e34750_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e347e0_0 .net "dffOut", 0 0, v0x600000e34120_0;  1 drivers
v0x600000e34870_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f51ae0 .functor MUXZ 1, v0x600000e34120_0, L_0x600000f526c0, L_0x600000fb68a0, C4<>;
L_0x600000f51b80 .functor MUXZ 1, o0x7fab8b075198, L_0x600000f51ae0, L_0x600000fb72a0, C4<>;
L_0x600000f51c20 .functor MUXZ 1, v0x600000e34120_0, L_0x600000f526c0, L_0x600000fb68a0, C4<>;
L_0x600000f51cc0 .functor MUXZ 1, o0x7fab8b0751f8, L_0x600000f51c20, L_0x600000fb7ca0, C4<>;
S_0x7fab89754b60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89754e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e33e70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e33f00_0 .net "d", 0 0, L_0x600000f526c0;  alias, 1 drivers
v0x600000e34000_0 .net "q", 0 0, v0x600000e34120_0;  alias, 1 drivers
v0x600000e34090_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e34120_0 .var "state", 0 0;
v0x600000e341b0_0 .net "wen", 0 0, L_0x600000fb68a0;  alias, 1 drivers
S_0x7fab89758900 .scope module, "regArray[11]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e3f960_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000e3f9f0_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000e3fa80_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000e3fb10_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  1 drivers
v0x600000e3fba0_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  1 drivers
v0x600000e3fc30_0 .net "WriteReg", 0 0, L_0x600000fb6940;  1 drivers
v0x600000e3fcc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3fd50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa8fa0 .part v0x600000e719e0_0, 0, 1;
L_0x600000fa9040 .part v0x600000e719e0_0, 1, 1;
L_0x600000fa90e0 .part v0x600000e719e0_0, 2, 1;
L_0x600000fa9180 .part v0x600000e719e0_0, 3, 1;
L_0x600000fa9220 .part v0x600000e719e0_0, 4, 1;
L_0x600000fa92c0 .part v0x600000e719e0_0, 5, 1;
L_0x600000fa9360 .part v0x600000e719e0_0, 6, 1;
L_0x600000fa9400 .part v0x600000e719e0_0, 7, 1;
L_0x600000fa94a0 .part v0x600000e719e0_0, 8, 1;
L_0x600000fa9540 .part v0x600000e719e0_0, 9, 1;
L_0x600000fa95e0 .part v0x600000e719e0_0, 10, 1;
L_0x600000fa9680 .part v0x600000e719e0_0, 11, 1;
L_0x600000fa9720 .part v0x600000e719e0_0, 12, 1;
L_0x600000fa97c0 .part v0x600000e719e0_0, 13, 1;
L_0x600000fa9860 .part v0x600000e719e0_0, 14, 1;
L_0x600000fa9900 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b0756d8 .port I0x600003e1fe80, L_0x600000f52800;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0756d8;
p0x7fab8b075b58 .port I0x600003e1fe80, L_0x600000f52a80;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b075b58;
p0x7fab8b075f78 .port I0x600003e1fe80, L_0x600000f52d00;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b075f78;
p0x7fab8b076398 .port I0x600003e1fe80, L_0x600000f52f80;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b076398;
p0x7fab8b0767b8 .port I0x600003e1fe80, L_0x600000f53200;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0767b8;
p0x7fab8b076bd8 .port I0x600003e1fe80, L_0x600000f53480;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b076bd8;
p0x7fab8b076ff8 .port I0x600003e1fe80, L_0x600000f53700;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b076ff8;
p0x7fab8b077418 .port I0x600003e1fe80, L_0x600000f53980;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b077418;
p0x7fab8b077838 .port I0x600003e1fe80, L_0x600000f53c00;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b077838;
p0x7fab8b077c58 .port I0x600003e1fe80, L_0x600000f53e80;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b077c58;
p0x7fab8b078078 .port I0x600003e1fe80, L_0x600000fa8140;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b078078;
p0x7fab8b078498 .port I0x600003e1fe80, L_0x600000fa83c0;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b078498;
p0x7fab8b0788b8 .port I0x600003e1fe80, L_0x600000fa8640;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0788b8;
p0x7fab8b078cd8 .port I0x600003e1fe80, L_0x600000fa88c0;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b078cd8;
p0x7fab8b0790f8 .port I0x600003e1fe80, L_0x600000fa8b40;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0790f8;
p0x7fab8b079518 .port I0x600003e1fe80, L_0x600000fa8dc0;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b079518;
p0x7fab8b075708 .port I0x600003f55fe0, L_0x600000f52940;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b075708;
p0x7fab8b075b88 .port I0x600003f55fe0, L_0x600000f52bc0;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b075b88;
p0x7fab8b075fa8 .port I0x600003f55fe0, L_0x600000f52e40;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b075fa8;
p0x7fab8b0763c8 .port I0x600003f55fe0, L_0x600000f530c0;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0763c8;
p0x7fab8b0767e8 .port I0x600003f55fe0, L_0x600000f53340;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0767e8;
p0x7fab8b076c08 .port I0x600003f55fe0, L_0x600000f535c0;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b076c08;
p0x7fab8b077028 .port I0x600003f55fe0, L_0x600000f53840;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b077028;
p0x7fab8b077448 .port I0x600003f55fe0, L_0x600000f53ac0;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b077448;
p0x7fab8b077868 .port I0x600003f55fe0, L_0x600000f53d40;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b077868;
p0x7fab8b077c88 .port I0x600003f55fe0, L_0x600000fa8000;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b077c88;
p0x7fab8b0780a8 .port I0x600003f55fe0, L_0x600000fa8280;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0780a8;
p0x7fab8b0784c8 .port I0x600003f55fe0, L_0x600000fa8500;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0784c8;
p0x7fab8b0788e8 .port I0x600003f55fe0, L_0x600000fa8780;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0788e8;
p0x7fab8b078d08 .port I0x600003f55fe0, L_0x600000fa8a00;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b078d08;
p0x7fab8b079128 .port I0x600003f55fe0, L_0x600000fa8c80;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b079128;
p0x7fab8b079548 .port I0x600003f55fe0, L_0x600000fa8f00;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b079548;
S_0x7fab89753fb0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e350e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0756d8;  1 drivers, strength-aware
v0x600000e35170_0 .net8 "Bitline2", 0 0, p0x7fab8b075708;  1 drivers, strength-aware
v0x600000e35200_0 .net "D", 0 0, L_0x600000fa8fa0;  1 drivers
v0x600000e35290_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e35320_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e353b0_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e35440_0 .net *"_ivl_0", 0 0, L_0x600000f52760;  1 drivers
o0x7fab8b0757c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e354d0_0 name=_ivl_2
v0x600000e35560_0 .net *"_ivl_6", 0 0, L_0x600000f528a0;  1 drivers
o0x7fab8b075828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e355f0_0 name=_ivl_8
v0x600000e35680_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e35710_0 .net "dffOut", 0 0, v0x600000e34fc0_0;  1 drivers
v0x600000e357a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f52760 .functor MUXZ 1, v0x600000e34fc0_0, L_0x600000fa8fa0, L_0x600000fb6940, C4<>;
L_0x600000f52800 .functor MUXZ 1, o0x7fab8b0757c8, L_0x600000f52760, L_0x600000fb7340, C4<>;
L_0x600000f528a0 .functor MUXZ 1, v0x600000e34fc0_0, L_0x600000fa8fa0, L_0x600000fb6940, C4<>;
L_0x600000f52940 .functor MUXZ 1, o0x7fab8b075828, L_0x600000f528a0, L_0x600000fb7d40, C4<>;
S_0x7fab89753c80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89753fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e34d80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e34e10_0 .net "d", 0 0, L_0x600000fa8fa0;  alias, 1 drivers
v0x600000e34ea0_0 .net "q", 0 0, v0x600000e34fc0_0;  alias, 1 drivers
v0x600000e34f30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e34fc0_0 .var "state", 0 0;
v0x600000e35050_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab89753840 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e35b90_0 .net8 "Bitline1", 0 0, p0x7fab8b075b58;  1 drivers, strength-aware
v0x600000e35c20_0 .net8 "Bitline2", 0 0, p0x7fab8b075b88;  1 drivers, strength-aware
v0x600000e35cb0_0 .net "D", 0 0, L_0x600000fa9040;  1 drivers
v0x600000e35d40_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e35dd0_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e35e60_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e35ef0_0 .net *"_ivl_0", 0 0, L_0x600000f529e0;  1 drivers
o0x7fab8b075be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e35f80_0 name=_ivl_2
v0x600000e36010_0 .net *"_ivl_6", 0 0, L_0x600000f52b20;  1 drivers
o0x7fab8b075c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e360a0_0 name=_ivl_8
v0x600000e36130_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e361c0_0 .net "dffOut", 0 0, v0x600000e35a70_0;  1 drivers
v0x600000e36250_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f529e0 .functor MUXZ 1, v0x600000e35a70_0, L_0x600000fa9040, L_0x600000fb6940, C4<>;
L_0x600000f52a80 .functor MUXZ 1, o0x7fab8b075be8, L_0x600000f529e0, L_0x600000fb7340, C4<>;
L_0x600000f52b20 .functor MUXZ 1, v0x600000e35a70_0, L_0x600000fa9040, L_0x600000fb6940, C4<>;
L_0x600000f52bc0 .functor MUXZ 1, o0x7fab8b075c48, L_0x600000f52b20, L_0x600000fb7d40, C4<>;
S_0x7fab89753510 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89753840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e35830_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e358c0_0 .net "d", 0 0, L_0x600000fa9040;  alias, 1 drivers
v0x600000e35950_0 .net "q", 0 0, v0x600000e35a70_0;  alias, 1 drivers
v0x600000e359e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e35a70_0 .var "state", 0 0;
v0x600000e35b00_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab897530d0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e36640_0 .net8 "Bitline1", 0 0, p0x7fab8b075f78;  1 drivers, strength-aware
v0x600000e366d0_0 .net8 "Bitline2", 0 0, p0x7fab8b075fa8;  1 drivers, strength-aware
v0x600000e36760_0 .net "D", 0 0, L_0x600000fa90e0;  1 drivers
v0x600000e367f0_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e36880_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e36910_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e369a0_0 .net *"_ivl_0", 0 0, L_0x600000f52c60;  1 drivers
o0x7fab8b076008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e36a30_0 name=_ivl_2
v0x600000e36ac0_0 .net *"_ivl_6", 0 0, L_0x600000f52da0;  1 drivers
o0x7fab8b076068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e36b50_0 name=_ivl_8
v0x600000e36be0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e36c70_0 .net "dffOut", 0 0, v0x600000e36520_0;  1 drivers
v0x600000e36d00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f52c60 .functor MUXZ 1, v0x600000e36520_0, L_0x600000fa90e0, L_0x600000fb6940, C4<>;
L_0x600000f52d00 .functor MUXZ 1, o0x7fab8b076008, L_0x600000f52c60, L_0x600000fb7340, C4<>;
L_0x600000f52da0 .functor MUXZ 1, v0x600000e36520_0, L_0x600000fa90e0, L_0x600000fb6940, C4<>;
L_0x600000f52e40 .functor MUXZ 1, o0x7fab8b076068, L_0x600000f52da0, L_0x600000fb7d40, C4<>;
S_0x7fab89752da0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897530d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e362e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e36370_0 .net "d", 0 0, L_0x600000fa90e0;  alias, 1 drivers
v0x600000e36400_0 .net "q", 0 0, v0x600000e36520_0;  alias, 1 drivers
v0x600000e36490_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e36520_0 .var "state", 0 0;
v0x600000e365b0_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab89752960 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e370f0_0 .net8 "Bitline1", 0 0, p0x7fab8b076398;  1 drivers, strength-aware
v0x600000e37180_0 .net8 "Bitline2", 0 0, p0x7fab8b0763c8;  1 drivers, strength-aware
v0x600000e37210_0 .net "D", 0 0, L_0x600000fa9180;  1 drivers
v0x600000e372a0_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e37330_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e373c0_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e37450_0 .net *"_ivl_0", 0 0, L_0x600000f52ee0;  1 drivers
o0x7fab8b076428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e374e0_0 name=_ivl_2
v0x600000e37570_0 .net *"_ivl_6", 0 0, L_0x600000f53020;  1 drivers
o0x7fab8b076488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e37600_0 name=_ivl_8
v0x600000e37690_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e37720_0 .net "dffOut", 0 0, v0x600000e36fd0_0;  1 drivers
v0x600000e377b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f52ee0 .functor MUXZ 1, v0x600000e36fd0_0, L_0x600000fa9180, L_0x600000fb6940, C4<>;
L_0x600000f52f80 .functor MUXZ 1, o0x7fab8b076428, L_0x600000f52ee0, L_0x600000fb7340, C4<>;
L_0x600000f53020 .functor MUXZ 1, v0x600000e36fd0_0, L_0x600000fa9180, L_0x600000fb6940, C4<>;
L_0x600000f530c0 .functor MUXZ 1, o0x7fab8b076488, L_0x600000f53020, L_0x600000fb7d40, C4<>;
S_0x7fab89752630 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89752960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e36d90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e36e20_0 .net "d", 0 0, L_0x600000fa9180;  alias, 1 drivers
v0x600000e36eb0_0 .net "q", 0 0, v0x600000e36fd0_0;  alias, 1 drivers
v0x600000e36f40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e36fd0_0 .var "state", 0 0;
v0x600000e37060_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab897521f0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e37ba0_0 .net8 "Bitline1", 0 0, p0x7fab8b0767b8;  1 drivers, strength-aware
v0x600000e37c30_0 .net8 "Bitline2", 0 0, p0x7fab8b0767e8;  1 drivers, strength-aware
v0x600000e37cc0_0 .net "D", 0 0, L_0x600000fa9220;  1 drivers
v0x600000e37d50_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e37de0_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e37e70_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e37f00_0 .net *"_ivl_0", 0 0, L_0x600000f53160;  1 drivers
o0x7fab8b076848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e38000_0 name=_ivl_2
v0x600000e38090_0 .net *"_ivl_6", 0 0, L_0x600000f532a0;  1 drivers
o0x7fab8b0768a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e38120_0 name=_ivl_8
v0x600000e381b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e38240_0 .net "dffOut", 0 0, v0x600000e37a80_0;  1 drivers
v0x600000e382d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f53160 .functor MUXZ 1, v0x600000e37a80_0, L_0x600000fa9220, L_0x600000fb6940, C4<>;
L_0x600000f53200 .functor MUXZ 1, o0x7fab8b076848, L_0x600000f53160, L_0x600000fb7340, C4<>;
L_0x600000f532a0 .functor MUXZ 1, v0x600000e37a80_0, L_0x600000fa9220, L_0x600000fb6940, C4<>;
L_0x600000f53340 .functor MUXZ 1, o0x7fab8b0768a8, L_0x600000f532a0, L_0x600000fb7d40, C4<>;
S_0x7fab89751ec0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897521f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e37840_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e378d0_0 .net "d", 0 0, L_0x600000fa9220;  alias, 1 drivers
v0x600000e37960_0 .net "q", 0 0, v0x600000e37a80_0;  alias, 1 drivers
v0x600000e379f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e37a80_0 .var "state", 0 0;
v0x600000e37b10_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab89751a80 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e386c0_0 .net8 "Bitline1", 0 0, p0x7fab8b076bd8;  1 drivers, strength-aware
v0x600000e38750_0 .net8 "Bitline2", 0 0, p0x7fab8b076c08;  1 drivers, strength-aware
v0x600000e387e0_0 .net "D", 0 0, L_0x600000fa92c0;  1 drivers
v0x600000e38870_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e38900_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e38990_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e38a20_0 .net *"_ivl_0", 0 0, L_0x600000f533e0;  1 drivers
o0x7fab8b076c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e38ab0_0 name=_ivl_2
v0x600000e38b40_0 .net *"_ivl_6", 0 0, L_0x600000f53520;  1 drivers
o0x7fab8b076cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e38bd0_0 name=_ivl_8
v0x600000e38c60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e38cf0_0 .net "dffOut", 0 0, v0x600000e385a0_0;  1 drivers
v0x600000e38d80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f533e0 .functor MUXZ 1, v0x600000e385a0_0, L_0x600000fa92c0, L_0x600000fb6940, C4<>;
L_0x600000f53480 .functor MUXZ 1, o0x7fab8b076c68, L_0x600000f533e0, L_0x600000fb7340, C4<>;
L_0x600000f53520 .functor MUXZ 1, v0x600000e385a0_0, L_0x600000fa92c0, L_0x600000fb6940, C4<>;
L_0x600000f535c0 .functor MUXZ 1, o0x7fab8b076cc8, L_0x600000f53520, L_0x600000fb7d40, C4<>;
S_0x7fab89751750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89751a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e38360_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e383f0_0 .net "d", 0 0, L_0x600000fa92c0;  alias, 1 drivers
v0x600000e38480_0 .net "q", 0 0, v0x600000e385a0_0;  alias, 1 drivers
v0x600000e38510_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e385a0_0 .var "state", 0 0;
v0x600000e38630_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab89751310 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e39170_0 .net8 "Bitline1", 0 0, p0x7fab8b076ff8;  1 drivers, strength-aware
v0x600000e39200_0 .net8 "Bitline2", 0 0, p0x7fab8b077028;  1 drivers, strength-aware
v0x600000e39290_0 .net "D", 0 0, L_0x600000fa9360;  1 drivers
v0x600000e39320_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e393b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e39440_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e394d0_0 .net *"_ivl_0", 0 0, L_0x600000f53660;  1 drivers
o0x7fab8b077088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e39560_0 name=_ivl_2
v0x600000e395f0_0 .net *"_ivl_6", 0 0, L_0x600000f537a0;  1 drivers
o0x7fab8b0770e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e39680_0 name=_ivl_8
v0x600000e39710_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e397a0_0 .net "dffOut", 0 0, v0x600000e39050_0;  1 drivers
v0x600000e39830_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f53660 .functor MUXZ 1, v0x600000e39050_0, L_0x600000fa9360, L_0x600000fb6940, C4<>;
L_0x600000f53700 .functor MUXZ 1, o0x7fab8b077088, L_0x600000f53660, L_0x600000fb7340, C4<>;
L_0x600000f537a0 .functor MUXZ 1, v0x600000e39050_0, L_0x600000fa9360, L_0x600000fb6940, C4<>;
L_0x600000f53840 .functor MUXZ 1, o0x7fab8b0770e8, L_0x600000f537a0, L_0x600000fb7d40, C4<>;
S_0x7fab89750fe0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89751310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e38e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e38ea0_0 .net "d", 0 0, L_0x600000fa9360;  alias, 1 drivers
v0x600000e38f30_0 .net "q", 0 0, v0x600000e39050_0;  alias, 1 drivers
v0x600000e38fc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e39050_0 .var "state", 0 0;
v0x600000e390e0_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab89750ba0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e39c20_0 .net8 "Bitline1", 0 0, p0x7fab8b077418;  1 drivers, strength-aware
v0x600000e39cb0_0 .net8 "Bitline2", 0 0, p0x7fab8b077448;  1 drivers, strength-aware
v0x600000e39d40_0 .net "D", 0 0, L_0x600000fa9400;  1 drivers
v0x600000e39dd0_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e39e60_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e39ef0_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e39f80_0 .net *"_ivl_0", 0 0, L_0x600000f538e0;  1 drivers
o0x7fab8b0774a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3a010_0 name=_ivl_2
v0x600000e3a0a0_0 .net *"_ivl_6", 0 0, L_0x600000f53a20;  1 drivers
o0x7fab8b077508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3a130_0 name=_ivl_8
v0x600000e3a1c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3a250_0 .net "dffOut", 0 0, v0x600000e39b00_0;  1 drivers
v0x600000e3a2e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f538e0 .functor MUXZ 1, v0x600000e39b00_0, L_0x600000fa9400, L_0x600000fb6940, C4<>;
L_0x600000f53980 .functor MUXZ 1, o0x7fab8b0774a8, L_0x600000f538e0, L_0x600000fb7340, C4<>;
L_0x600000f53a20 .functor MUXZ 1, v0x600000e39b00_0, L_0x600000fa9400, L_0x600000fb6940, C4<>;
L_0x600000f53ac0 .functor MUXZ 1, o0x7fab8b077508, L_0x600000f53a20, L_0x600000fb7d40, C4<>;
S_0x7fab89750870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89750ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e398c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e39950_0 .net "d", 0 0, L_0x600000fa9400;  alias, 1 drivers
v0x600000e399e0_0 .net "q", 0 0, v0x600000e39b00_0;  alias, 1 drivers
v0x600000e39a70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e39b00_0 .var "state", 0 0;
v0x600000e39b90_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab89750430 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e3a6d0_0 .net8 "Bitline1", 0 0, p0x7fab8b077838;  1 drivers, strength-aware
v0x600000e3a760_0 .net8 "Bitline2", 0 0, p0x7fab8b077868;  1 drivers, strength-aware
v0x600000e3a7f0_0 .net "D", 0 0, L_0x600000fa94a0;  1 drivers
v0x600000e3a880_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e3a910_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e3a9a0_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e3aa30_0 .net *"_ivl_0", 0 0, L_0x600000f53b60;  1 drivers
o0x7fab8b0778c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3aac0_0 name=_ivl_2
v0x600000e3ab50_0 .net *"_ivl_6", 0 0, L_0x600000f53ca0;  1 drivers
o0x7fab8b077928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3abe0_0 name=_ivl_8
v0x600000e3ac70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3ad00_0 .net "dffOut", 0 0, v0x600000e3a5b0_0;  1 drivers
v0x600000e3ad90_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f53b60 .functor MUXZ 1, v0x600000e3a5b0_0, L_0x600000fa94a0, L_0x600000fb6940, C4<>;
L_0x600000f53c00 .functor MUXZ 1, o0x7fab8b0778c8, L_0x600000f53b60, L_0x600000fb7340, C4<>;
L_0x600000f53ca0 .functor MUXZ 1, v0x600000e3a5b0_0, L_0x600000fa94a0, L_0x600000fb6940, C4<>;
L_0x600000f53d40 .functor MUXZ 1, o0x7fab8b077928, L_0x600000f53ca0, L_0x600000fb7d40, C4<>;
S_0x7fab89750100 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89750430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3a370_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3a400_0 .net "d", 0 0, L_0x600000fa94a0;  alias, 1 drivers
v0x600000e3a490_0 .net "q", 0 0, v0x600000e3a5b0_0;  alias, 1 drivers
v0x600000e3a520_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e3a5b0_0 .var "state", 0 0;
v0x600000e3a640_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab8974ebc0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e3b180_0 .net8 "Bitline1", 0 0, p0x7fab8b077c58;  1 drivers, strength-aware
v0x600000e3b210_0 .net8 "Bitline2", 0 0, p0x7fab8b077c88;  1 drivers, strength-aware
v0x600000e3b2a0_0 .net "D", 0 0, L_0x600000fa9540;  1 drivers
v0x600000e3b330_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e3b3c0_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e3b450_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e3b4e0_0 .net *"_ivl_0", 0 0, L_0x600000f53de0;  1 drivers
o0x7fab8b077ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3b570_0 name=_ivl_2
v0x600000e3b600_0 .net *"_ivl_6", 0 0, L_0x600000f53f20;  1 drivers
o0x7fab8b077d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3b690_0 name=_ivl_8
v0x600000e3b720_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3b7b0_0 .net "dffOut", 0 0, v0x600000e3b060_0;  1 drivers
v0x600000e3b840_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000f53de0 .functor MUXZ 1, v0x600000e3b060_0, L_0x600000fa9540, L_0x600000fb6940, C4<>;
L_0x600000f53e80 .functor MUXZ 1, o0x7fab8b077ce8, L_0x600000f53de0, L_0x600000fb7340, C4<>;
L_0x600000f53f20 .functor MUXZ 1, v0x600000e3b060_0, L_0x600000fa9540, L_0x600000fb6940, C4<>;
L_0x600000fa8000 .functor MUXZ 1, o0x7fab8b077d48, L_0x600000f53f20, L_0x600000fb7d40, C4<>;
S_0x7fab8974e450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8974ebc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3ae20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3aeb0_0 .net "d", 0 0, L_0x600000fa9540;  alias, 1 drivers
v0x600000e3af40_0 .net "q", 0 0, v0x600000e3b060_0;  alias, 1 drivers
v0x600000e3afd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e3b060_0 .var "state", 0 0;
v0x600000e3b0f0_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab8974dce0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e3bc30_0 .net8 "Bitline1", 0 0, p0x7fab8b078078;  1 drivers, strength-aware
v0x600000e3bcc0_0 .net8 "Bitline2", 0 0, p0x7fab8b0780a8;  1 drivers, strength-aware
v0x600000e3bd50_0 .net "D", 0 0, L_0x600000fa95e0;  1 drivers
v0x600000e3bde0_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e3be70_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e3bf00_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e3c000_0 .net *"_ivl_0", 0 0, L_0x600000fa80a0;  1 drivers
o0x7fab8b078108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3c090_0 name=_ivl_2
v0x600000e3c120_0 .net *"_ivl_6", 0 0, L_0x600000fa81e0;  1 drivers
o0x7fab8b078168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3c1b0_0 name=_ivl_8
v0x600000e3c240_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3c2d0_0 .net "dffOut", 0 0, v0x600000e3bb10_0;  1 drivers
v0x600000e3c360_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa80a0 .functor MUXZ 1, v0x600000e3bb10_0, L_0x600000fa95e0, L_0x600000fb6940, C4<>;
L_0x600000fa8140 .functor MUXZ 1, o0x7fab8b078108, L_0x600000fa80a0, L_0x600000fb7340, C4<>;
L_0x600000fa81e0 .functor MUXZ 1, v0x600000e3bb10_0, L_0x600000fa95e0, L_0x600000fb6940, C4<>;
L_0x600000fa8280 .functor MUXZ 1, o0x7fab8b078168, L_0x600000fa81e0, L_0x600000fb7d40, C4<>;
S_0x7fab8974d570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8974dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3b8d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3b960_0 .net "d", 0 0, L_0x600000fa95e0;  alias, 1 drivers
v0x600000e3b9f0_0 .net "q", 0 0, v0x600000e3bb10_0;  alias, 1 drivers
v0x600000e3ba80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e3bb10_0 .var "state", 0 0;
v0x600000e3bba0_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab8974ce00 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e3c750_0 .net8 "Bitline1", 0 0, p0x7fab8b078498;  1 drivers, strength-aware
v0x600000e3c7e0_0 .net8 "Bitline2", 0 0, p0x7fab8b0784c8;  1 drivers, strength-aware
v0x600000e3c870_0 .net "D", 0 0, L_0x600000fa9680;  1 drivers
v0x600000e3c900_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e3c990_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e3ca20_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e3cab0_0 .net *"_ivl_0", 0 0, L_0x600000fa8320;  1 drivers
o0x7fab8b078528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3cb40_0 name=_ivl_2
v0x600000e3cbd0_0 .net *"_ivl_6", 0 0, L_0x600000fa8460;  1 drivers
o0x7fab8b078588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3cc60_0 name=_ivl_8
v0x600000e3ccf0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3cd80_0 .net "dffOut", 0 0, v0x600000e3c630_0;  1 drivers
v0x600000e3ce10_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa8320 .functor MUXZ 1, v0x600000e3c630_0, L_0x600000fa9680, L_0x600000fb6940, C4<>;
L_0x600000fa83c0 .functor MUXZ 1, o0x7fab8b078528, L_0x600000fa8320, L_0x600000fb7340, C4<>;
L_0x600000fa8460 .functor MUXZ 1, v0x600000e3c630_0, L_0x600000fa9680, L_0x600000fb6940, C4<>;
L_0x600000fa8500 .functor MUXZ 1, o0x7fab8b078588, L_0x600000fa8460, L_0x600000fb7d40, C4<>;
S_0x7fab8974c690 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8974ce00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3c3f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3c480_0 .net "d", 0 0, L_0x600000fa9680;  alias, 1 drivers
v0x600000e3c510_0 .net "q", 0 0, v0x600000e3c630_0;  alias, 1 drivers
v0x600000e3c5a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e3c630_0 .var "state", 0 0;
v0x600000e3c6c0_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab8975e970 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e3d200_0 .net8 "Bitline1", 0 0, p0x7fab8b0788b8;  1 drivers, strength-aware
v0x600000e3d290_0 .net8 "Bitline2", 0 0, p0x7fab8b0788e8;  1 drivers, strength-aware
v0x600000e3d320_0 .net "D", 0 0, L_0x600000fa9720;  1 drivers
v0x600000e3d3b0_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e3d440_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e3d4d0_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e3d560_0 .net *"_ivl_0", 0 0, L_0x600000fa85a0;  1 drivers
o0x7fab8b078948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3d5f0_0 name=_ivl_2
v0x600000e3d680_0 .net *"_ivl_6", 0 0, L_0x600000fa86e0;  1 drivers
o0x7fab8b0789a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3d710_0 name=_ivl_8
v0x600000e3d7a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3d830_0 .net "dffOut", 0 0, v0x600000e3d0e0_0;  1 drivers
v0x600000e3d8c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa85a0 .functor MUXZ 1, v0x600000e3d0e0_0, L_0x600000fa9720, L_0x600000fb6940, C4<>;
L_0x600000fa8640 .functor MUXZ 1, o0x7fab8b078948, L_0x600000fa85a0, L_0x600000fb7340, C4<>;
L_0x600000fa86e0 .functor MUXZ 1, v0x600000e3d0e0_0, L_0x600000fa9720, L_0x600000fb6940, C4<>;
L_0x600000fa8780 .functor MUXZ 1, o0x7fab8b0789a8, L_0x600000fa86e0, L_0x600000fb7d40, C4<>;
S_0x7fab89705600 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8975e970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3cea0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3cf30_0 .net "d", 0 0, L_0x600000fa9720;  alias, 1 drivers
v0x600000e3cfc0_0 .net "q", 0 0, v0x600000e3d0e0_0;  alias, 1 drivers
v0x600000e3d050_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e3d0e0_0 .var "state", 0 0;
v0x600000e3d170_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab89705770 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e3dcb0_0 .net8 "Bitline1", 0 0, p0x7fab8b078cd8;  1 drivers, strength-aware
v0x600000e3dd40_0 .net8 "Bitline2", 0 0, p0x7fab8b078d08;  1 drivers, strength-aware
v0x600000e3ddd0_0 .net "D", 0 0, L_0x600000fa97c0;  1 drivers
v0x600000e3de60_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e3def0_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e3df80_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e3e010_0 .net *"_ivl_0", 0 0, L_0x600000fa8820;  1 drivers
o0x7fab8b078d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3e0a0_0 name=_ivl_2
v0x600000e3e130_0 .net *"_ivl_6", 0 0, L_0x600000fa8960;  1 drivers
o0x7fab8b078dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3e1c0_0 name=_ivl_8
v0x600000e3e250_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3e2e0_0 .net "dffOut", 0 0, v0x600000e3db90_0;  1 drivers
v0x600000e3e370_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa8820 .functor MUXZ 1, v0x600000e3db90_0, L_0x600000fa97c0, L_0x600000fb6940, C4<>;
L_0x600000fa88c0 .functor MUXZ 1, o0x7fab8b078d68, L_0x600000fa8820, L_0x600000fb7340, C4<>;
L_0x600000fa8960 .functor MUXZ 1, v0x600000e3db90_0, L_0x600000fa97c0, L_0x600000fb6940, C4<>;
L_0x600000fa8a00 .functor MUXZ 1, o0x7fab8b078dc8, L_0x600000fa8960, L_0x600000fb7d40, C4<>;
S_0x7fab897561b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89705770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3d950_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3d9e0_0 .net "d", 0 0, L_0x600000fa97c0;  alias, 1 drivers
v0x600000e3da70_0 .net "q", 0 0, v0x600000e3db90_0;  alias, 1 drivers
v0x600000e3db00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e3db90_0 .var "state", 0 0;
v0x600000e3dc20_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab89756320 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e3e760_0 .net8 "Bitline1", 0 0, p0x7fab8b0790f8;  1 drivers, strength-aware
v0x600000e3e7f0_0 .net8 "Bitline2", 0 0, p0x7fab8b079128;  1 drivers, strength-aware
v0x600000e3e880_0 .net "D", 0 0, L_0x600000fa9860;  1 drivers
v0x600000e3e910_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e3e9a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e3ea30_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e3eac0_0 .net *"_ivl_0", 0 0, L_0x600000fa8aa0;  1 drivers
o0x7fab8b079188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3eb50_0 name=_ivl_2
v0x600000e3ebe0_0 .net *"_ivl_6", 0 0, L_0x600000fa8be0;  1 drivers
o0x7fab8b0791e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3ec70_0 name=_ivl_8
v0x600000e3ed00_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3ed90_0 .net "dffOut", 0 0, v0x600000e3e640_0;  1 drivers
v0x600000e3ee20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa8aa0 .functor MUXZ 1, v0x600000e3e640_0, L_0x600000fa9860, L_0x600000fb6940, C4<>;
L_0x600000fa8b40 .functor MUXZ 1, o0x7fab8b079188, L_0x600000fa8aa0, L_0x600000fb7340, C4<>;
L_0x600000fa8be0 .functor MUXZ 1, v0x600000e3e640_0, L_0x600000fa9860, L_0x600000fb6940, C4<>;
L_0x600000fa8c80 .functor MUXZ 1, o0x7fab8b0791e8, L_0x600000fa8be0, L_0x600000fb7d40, C4<>;
S_0x7fab8975e240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89756320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3e400_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3e490_0 .net "d", 0 0, L_0x600000fa9860;  alias, 1 drivers
v0x600000e3e520_0 .net "q", 0 0, v0x600000e3e640_0;  alias, 1 drivers
v0x600000e3e5b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e3e640_0 .var "state", 0 0;
v0x600000e3e6d0_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab8975e3b0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab89758900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e3f210_0 .net8 "Bitline1", 0 0, p0x7fab8b079518;  1 drivers, strength-aware
v0x600000e3f2a0_0 .net8 "Bitline2", 0 0, p0x7fab8b079548;  1 drivers, strength-aware
v0x600000e3f330_0 .net "D", 0 0, L_0x600000fa9900;  1 drivers
v0x600000e3f3c0_0 .net "ReadEnable1", 0 0, L_0x600000fb7340;  alias, 1 drivers
v0x600000e3f450_0 .net "ReadEnable2", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x600000e3f4e0_0 .net "WriteEnable", 0 0, L_0x600000fb6940;  alias, 1 drivers
v0x600000e3f570_0 .net *"_ivl_0", 0 0, L_0x600000fa8d20;  1 drivers
o0x7fab8b0795a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3f600_0 name=_ivl_2
v0x600000e3f690_0 .net *"_ivl_6", 0 0, L_0x600000fa8e60;  1 drivers
o0x7fab8b079608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e3f720_0 name=_ivl_8
v0x600000e3f7b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3f840_0 .net "dffOut", 0 0, v0x600000e3f0f0_0;  1 drivers
v0x600000e3f8d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa8d20 .functor MUXZ 1, v0x600000e3f0f0_0, L_0x600000fa9900, L_0x600000fb6940, C4<>;
L_0x600000fa8dc0 .functor MUXZ 1, o0x7fab8b0795a8, L_0x600000fa8d20, L_0x600000fb7340, C4<>;
L_0x600000fa8e60 .functor MUXZ 1, v0x600000e3f0f0_0, L_0x600000fa9900, L_0x600000fb6940, C4<>;
L_0x600000fa8f00 .functor MUXZ 1, o0x7fab8b079608, L_0x600000fa8e60, L_0x600000fb7d40, C4<>;
S_0x7fab8975eeb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8975e3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3eeb0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3ef40_0 .net "d", 0 0, L_0x600000fa9900;  alias, 1 drivers
v0x600000e3efd0_0 .net "q", 0 0, v0x600000e3f0f0_0;  alias, 1 drivers
v0x600000e3f060_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e3f0f0_0 .var "state", 0 0;
v0x600000e3f180_0 .net "wen", 0 0, L_0x600000fb6940;  alias, 1 drivers
S_0x7fab8975f020 .scope module, "regArray[12]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e0aa30_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000e0aac0_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000e0ab50_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000e0abe0_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  1 drivers
v0x600000e0ac70_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  1 drivers
v0x600000e0ad00_0 .net "WriteReg", 0 0, L_0x600000fb69e0;  1 drivers
v0x600000e0ad90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0ae20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fac1e0 .part v0x600000e719e0_0, 0, 1;
L_0x600000fac280 .part v0x600000e719e0_0, 1, 1;
L_0x600000fac320 .part v0x600000e719e0_0, 2, 1;
L_0x600000fac3c0 .part v0x600000e719e0_0, 3, 1;
L_0x600000fac460 .part v0x600000e719e0_0, 4, 1;
L_0x600000fac500 .part v0x600000e719e0_0, 5, 1;
L_0x600000fac5a0 .part v0x600000e719e0_0, 6, 1;
L_0x600000fac640 .part v0x600000e719e0_0, 7, 1;
L_0x600000fac6e0 .part v0x600000e719e0_0, 8, 1;
L_0x600000fac780 .part v0x600000e719e0_0, 9, 1;
L_0x600000fac820 .part v0x600000e719e0_0, 10, 1;
L_0x600000fac8c0 .part v0x600000e719e0_0, 11, 1;
L_0x600000fac960 .part v0x600000e719e0_0, 12, 1;
L_0x600000faca00 .part v0x600000e719e0_0, 13, 1;
L_0x600000facaa0 .part v0x600000e719e0_0, 14, 1;
L_0x600000facb40 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b079ae8 .port I0x600003e1fe80, L_0x600000fa9a40;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b079ae8;
p0x7fab8b079f68 .port I0x600003e1fe80, L_0x600000fa9cc0;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b079f68;
p0x7fab8b07a388 .port I0x600003e1fe80, L_0x600000fa9f40;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07a388;
p0x7fab8b07a7a8 .port I0x600003e1fe80, L_0x600000faa1c0;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07a7a8;
p0x7fab8b07abc8 .port I0x600003e1fe80, L_0x600000faa440;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07abc8;
p0x7fab8b07afe8 .port I0x600003e1fe80, L_0x600000faa6c0;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07afe8;
p0x7fab8b07b408 .port I0x600003e1fe80, L_0x600000faa940;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07b408;
p0x7fab8b07b828 .port I0x600003e1fe80, L_0x600000faabc0;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07b828;
p0x7fab8b07bc48 .port I0x600003e1fe80, L_0x600000faae40;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07bc48;
p0x7fab8b07c068 .port I0x600003e1fe80, L_0x600000fab0c0;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07c068;
p0x7fab8b07c488 .port I0x600003e1fe80, L_0x600000fab340;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07c488;
p0x7fab8b07c8a8 .port I0x600003e1fe80, L_0x600000fab5c0;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07c8a8;
p0x7fab8b07ccc8 .port I0x600003e1fe80, L_0x600000fab840;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07ccc8;
p0x7fab8b07d0e8 .port I0x600003e1fe80, L_0x600000fabac0;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07d0e8;
p0x7fab8b07d508 .port I0x600003e1fe80, L_0x600000fabd40;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07d508;
p0x7fab8b07d928 .port I0x600003e1fe80, L_0x600000fac000;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07d928;
p0x7fab8b079b18 .port I0x600003f55fe0, L_0x600000fa9b80;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b079b18;
p0x7fab8b079f98 .port I0x600003f55fe0, L_0x600000fa9e00;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b079f98;
p0x7fab8b07a3b8 .port I0x600003f55fe0, L_0x600000faa080;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07a3b8;
p0x7fab8b07a7d8 .port I0x600003f55fe0, L_0x600000faa300;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07a7d8;
p0x7fab8b07abf8 .port I0x600003f55fe0, L_0x600000faa580;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07abf8;
p0x7fab8b07b018 .port I0x600003f55fe0, L_0x600000faa800;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07b018;
p0x7fab8b07b438 .port I0x600003f55fe0, L_0x600000faaa80;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07b438;
p0x7fab8b07b858 .port I0x600003f55fe0, L_0x600000faad00;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07b858;
p0x7fab8b07bc78 .port I0x600003f55fe0, L_0x600000faaf80;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07bc78;
p0x7fab8b07c098 .port I0x600003f55fe0, L_0x600000fab200;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07c098;
p0x7fab8b07c4b8 .port I0x600003f55fe0, L_0x600000fab480;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07c4b8;
p0x7fab8b07c8d8 .port I0x600003f55fe0, L_0x600000fab700;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07c8d8;
p0x7fab8b07ccf8 .port I0x600003f55fe0, L_0x600000fab980;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07ccf8;
p0x7fab8b07d118 .port I0x600003f55fe0, L_0x600000fabc00;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07d118;
p0x7fab8b07d538 .port I0x600003f55fe0, L_0x600000fabe80;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07d538;
p0x7fab8b07d958 .port I0x600003f55fe0, L_0x600000fac140;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07d958;
S_0x7fab8974f330 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e001b0_0 .net8 "Bitline1", 0 0, p0x7fab8b079ae8;  1 drivers, strength-aware
v0x600000e00240_0 .net8 "Bitline2", 0 0, p0x7fab8b079b18;  1 drivers, strength-aware
v0x600000e002d0_0 .net "D", 0 0, L_0x600000fac1e0;  1 drivers
v0x600000e00360_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e003f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e00480_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e00510_0 .net *"_ivl_0", 0 0, L_0x600000fa99a0;  1 drivers
o0x7fab8b079bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e005a0_0 name=_ivl_2
v0x600000e00630_0 .net *"_ivl_6", 0 0, L_0x600000fa9ae0;  1 drivers
o0x7fab8b079c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e006c0_0 name=_ivl_8
v0x600000e00750_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e007e0_0 .net "dffOut", 0 0, v0x600000e00090_0;  1 drivers
v0x600000e00870_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa99a0 .functor MUXZ 1, v0x600000e00090_0, L_0x600000fac1e0, L_0x600000fb69e0, C4<>;
L_0x600000fa9a40 .functor MUXZ 1, o0x7fab8b079bd8, L_0x600000fa99a0, L_0x600000fb73e0, C4<>;
L_0x600000fa9ae0 .functor MUXZ 1, v0x600000e00090_0, L_0x600000fac1e0, L_0x600000fb69e0, C4<>;
L_0x600000fa9b80 .functor MUXZ 1, o0x7fab8b079c38, L_0x600000fa9ae0, L_0x600000fb7de0, C4<>;
S_0x7fab897565f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8974f330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e3fde0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e3fe70_0 .net "d", 0 0, L_0x600000fac1e0;  alias, 1 drivers
v0x600000e3ff00_0 .net "q", 0 0, v0x600000e00090_0;  alias, 1 drivers
v0x600000e00000_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e00090_0 .var "state", 0 0;
v0x600000e00120_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89756760 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e00c60_0 .net8 "Bitline1", 0 0, p0x7fab8b079f68;  1 drivers, strength-aware
v0x600000e00cf0_0 .net8 "Bitline2", 0 0, p0x7fab8b079f98;  1 drivers, strength-aware
v0x600000e00d80_0 .net "D", 0 0, L_0x600000fac280;  1 drivers
v0x600000e00e10_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e00ea0_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e00f30_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e00fc0_0 .net *"_ivl_0", 0 0, L_0x600000fa9c20;  1 drivers
o0x7fab8b079ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e01050_0 name=_ivl_2
v0x600000e010e0_0 .net *"_ivl_6", 0 0, L_0x600000fa9d60;  1 drivers
o0x7fab8b07a058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e01170_0 name=_ivl_8
v0x600000e01200_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e01290_0 .net "dffOut", 0 0, v0x600000e00b40_0;  1 drivers
v0x600000e01320_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa9c20 .functor MUXZ 1, v0x600000e00b40_0, L_0x600000fac280, L_0x600000fb69e0, C4<>;
L_0x600000fa9cc0 .functor MUXZ 1, o0x7fab8b079ff8, L_0x600000fa9c20, L_0x600000fb73e0, C4<>;
L_0x600000fa9d60 .functor MUXZ 1, v0x600000e00b40_0, L_0x600000fac280, L_0x600000fb69e0, C4<>;
L_0x600000fa9e00 .functor MUXZ 1, o0x7fab8b07a058, L_0x600000fa9d60, L_0x600000fb7de0, C4<>;
S_0x7fab8974faa0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89756760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e00900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e00990_0 .net "d", 0 0, L_0x600000fac280;  alias, 1 drivers
v0x600000e00a20_0 .net "q", 0 0, v0x600000e00b40_0;  alias, 1 drivers
v0x600000e00ab0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e00b40_0 .var "state", 0 0;
v0x600000e00bd0_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab8974fc10 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e01710_0 .net8 "Bitline1", 0 0, p0x7fab8b07a388;  1 drivers, strength-aware
v0x600000e017a0_0 .net8 "Bitline2", 0 0, p0x7fab8b07a3b8;  1 drivers, strength-aware
v0x600000e01830_0 .net "D", 0 0, L_0x600000fac320;  1 drivers
v0x600000e018c0_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e01950_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e019e0_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e01a70_0 .net *"_ivl_0", 0 0, L_0x600000fa9ea0;  1 drivers
o0x7fab8b07a418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e01b00_0 name=_ivl_2
v0x600000e01b90_0 .net *"_ivl_6", 0 0, L_0x600000fa9fe0;  1 drivers
o0x7fab8b07a478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e01c20_0 name=_ivl_8
v0x600000e01cb0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e01d40_0 .net "dffOut", 0 0, v0x600000e015f0_0;  1 drivers
v0x600000e01dd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fa9ea0 .functor MUXZ 1, v0x600000e015f0_0, L_0x600000fac320, L_0x600000fb69e0, C4<>;
L_0x600000fa9f40 .functor MUXZ 1, o0x7fab8b07a418, L_0x600000fa9ea0, L_0x600000fb73e0, C4<>;
L_0x600000fa9fe0 .functor MUXZ 1, v0x600000e015f0_0, L_0x600000fac320, L_0x600000fb69e0, C4<>;
L_0x600000faa080 .functor MUXZ 1, o0x7fab8b07a478, L_0x600000fa9fe0, L_0x600000fb7de0, C4<>;
S_0x7fab89704290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8974fc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e013b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e01440_0 .net "d", 0 0, L_0x600000fac320;  alias, 1 drivers
v0x600000e014d0_0 .net "q", 0 0, v0x600000e015f0_0;  alias, 1 drivers
v0x600000e01560_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e015f0_0 .var "state", 0 0;
v0x600000e01680_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89704400 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e021c0_0 .net8 "Bitline1", 0 0, p0x7fab8b07a7a8;  1 drivers, strength-aware
v0x600000e02250_0 .net8 "Bitline2", 0 0, p0x7fab8b07a7d8;  1 drivers, strength-aware
v0x600000e022e0_0 .net "D", 0 0, L_0x600000fac3c0;  1 drivers
v0x600000e02370_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e02400_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e02490_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e02520_0 .net *"_ivl_0", 0 0, L_0x600000faa120;  1 drivers
o0x7fab8b07a838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e025b0_0 name=_ivl_2
v0x600000e02640_0 .net *"_ivl_6", 0 0, L_0x600000faa260;  1 drivers
o0x7fab8b07a898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e026d0_0 name=_ivl_8
v0x600000e02760_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e027f0_0 .net "dffOut", 0 0, v0x600000e020a0_0;  1 drivers
v0x600000e02880_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faa120 .functor MUXZ 1, v0x600000e020a0_0, L_0x600000fac3c0, L_0x600000fb69e0, C4<>;
L_0x600000faa1c0 .functor MUXZ 1, o0x7fab8b07a838, L_0x600000faa120, L_0x600000fb73e0, C4<>;
L_0x600000faa260 .functor MUXZ 1, v0x600000e020a0_0, L_0x600000fac3c0, L_0x600000fb69e0, C4<>;
L_0x600000faa300 .functor MUXZ 1, o0x7fab8b07a898, L_0x600000faa260, L_0x600000fb7de0, C4<>;
S_0x7fab89704570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89704400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e01e60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e01ef0_0 .net "d", 0 0, L_0x600000fac3c0;  alias, 1 drivers
v0x600000e01f80_0 .net "q", 0 0, v0x600000e020a0_0;  alias, 1 drivers
v0x600000e02010_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e020a0_0 .var "state", 0 0;
v0x600000e02130_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab897046e0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e02c70_0 .net8 "Bitline1", 0 0, p0x7fab8b07abc8;  1 drivers, strength-aware
v0x600000e02d00_0 .net8 "Bitline2", 0 0, p0x7fab8b07abf8;  1 drivers, strength-aware
v0x600000e02d90_0 .net "D", 0 0, L_0x600000fac460;  1 drivers
v0x600000e02e20_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e02eb0_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e02f40_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e02fd0_0 .net *"_ivl_0", 0 0, L_0x600000faa3a0;  1 drivers
o0x7fab8b07ac58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e03060_0 name=_ivl_2
v0x600000e030f0_0 .net *"_ivl_6", 0 0, L_0x600000faa4e0;  1 drivers
o0x7fab8b07acb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e03180_0 name=_ivl_8
v0x600000e03210_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e032a0_0 .net "dffOut", 0 0, v0x600000e02b50_0;  1 drivers
v0x600000e03330_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faa3a0 .functor MUXZ 1, v0x600000e02b50_0, L_0x600000fac460, L_0x600000fb69e0, C4<>;
L_0x600000faa440 .functor MUXZ 1, o0x7fab8b07ac58, L_0x600000faa3a0, L_0x600000fb73e0, C4<>;
L_0x600000faa4e0 .functor MUXZ 1, v0x600000e02b50_0, L_0x600000fac460, L_0x600000fb69e0, C4<>;
L_0x600000faa580 .functor MUXZ 1, o0x7fab8b07acb8, L_0x600000faa4e0, L_0x600000fb7de0, C4<>;
S_0x7fab89704850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897046e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e02910_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e029a0_0 .net "d", 0 0, L_0x600000fac460;  alias, 1 drivers
v0x600000e02a30_0 .net "q", 0 0, v0x600000e02b50_0;  alias, 1 drivers
v0x600000e02ac0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e02b50_0 .var "state", 0 0;
v0x600000e02be0_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab897049c0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e03720_0 .net8 "Bitline1", 0 0, p0x7fab8b07afe8;  1 drivers, strength-aware
v0x600000e037b0_0 .net8 "Bitline2", 0 0, p0x7fab8b07b018;  1 drivers, strength-aware
v0x600000e03840_0 .net "D", 0 0, L_0x600000fac500;  1 drivers
v0x600000e038d0_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e03960_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e039f0_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e03a80_0 .net *"_ivl_0", 0 0, L_0x600000faa620;  1 drivers
o0x7fab8b07b078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e03b10_0 name=_ivl_2
v0x600000e03ba0_0 .net *"_ivl_6", 0 0, L_0x600000faa760;  1 drivers
o0x7fab8b07b0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e03c30_0 name=_ivl_8
v0x600000e03cc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e03d50_0 .net "dffOut", 0 0, v0x600000e03600_0;  1 drivers
v0x600000e03de0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faa620 .functor MUXZ 1, v0x600000e03600_0, L_0x600000fac500, L_0x600000fb69e0, C4<>;
L_0x600000faa6c0 .functor MUXZ 1, o0x7fab8b07b078, L_0x600000faa620, L_0x600000fb73e0, C4<>;
L_0x600000faa760 .functor MUXZ 1, v0x600000e03600_0, L_0x600000fac500, L_0x600000fb69e0, C4<>;
L_0x600000faa800 .functor MUXZ 1, o0x7fab8b07b0d8, L_0x600000faa760, L_0x600000fb7de0, C4<>;
S_0x7fab89704b30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897049c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e033c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e03450_0 .net "d", 0 0, L_0x600000fac500;  alias, 1 drivers
v0x600000e034e0_0 .net "q", 0 0, v0x600000e03600_0;  alias, 1 drivers
v0x600000e03570_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e03600_0 .var "state", 0 0;
v0x600000e03690_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89704ca0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e04240_0 .net8 "Bitline1", 0 0, p0x7fab8b07b408;  1 drivers, strength-aware
v0x600000e042d0_0 .net8 "Bitline2", 0 0, p0x7fab8b07b438;  1 drivers, strength-aware
v0x600000e04360_0 .net "D", 0 0, L_0x600000fac5a0;  1 drivers
v0x600000e043f0_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e04480_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e04510_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e045a0_0 .net *"_ivl_0", 0 0, L_0x600000faa8a0;  1 drivers
o0x7fab8b07b498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e04630_0 name=_ivl_2
v0x600000e046c0_0 .net *"_ivl_6", 0 0, L_0x600000faa9e0;  1 drivers
o0x7fab8b07b4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e04750_0 name=_ivl_8
v0x600000e047e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e04870_0 .net "dffOut", 0 0, v0x600000e04120_0;  1 drivers
v0x600000e04900_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faa8a0 .functor MUXZ 1, v0x600000e04120_0, L_0x600000fac5a0, L_0x600000fb69e0, C4<>;
L_0x600000faa940 .functor MUXZ 1, o0x7fab8b07b498, L_0x600000faa8a0, L_0x600000fb73e0, C4<>;
L_0x600000faa9e0 .functor MUXZ 1, v0x600000e04120_0, L_0x600000fac5a0, L_0x600000fb69e0, C4<>;
L_0x600000faaa80 .functor MUXZ 1, o0x7fab8b07b4f8, L_0x600000faa9e0, L_0x600000fb7de0, C4<>;
S_0x7fab89705a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89704ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e03e70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e03f00_0 .net "d", 0 0, L_0x600000fac5a0;  alias, 1 drivers
v0x600000e04000_0 .net "q", 0 0, v0x600000e04120_0;  alias, 1 drivers
v0x600000e04090_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e04120_0 .var "state", 0 0;
v0x600000e041b0_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89705b90 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e04cf0_0 .net8 "Bitline1", 0 0, p0x7fab8b07b828;  1 drivers, strength-aware
v0x600000e04d80_0 .net8 "Bitline2", 0 0, p0x7fab8b07b858;  1 drivers, strength-aware
v0x600000e04e10_0 .net "D", 0 0, L_0x600000fac640;  1 drivers
v0x600000e04ea0_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e04f30_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e04fc0_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e05050_0 .net *"_ivl_0", 0 0, L_0x600000faab20;  1 drivers
o0x7fab8b07b8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e050e0_0 name=_ivl_2
v0x600000e05170_0 .net *"_ivl_6", 0 0, L_0x600000faac60;  1 drivers
o0x7fab8b07b918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e05200_0 name=_ivl_8
v0x600000e05290_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e05320_0 .net "dffOut", 0 0, v0x600000e04bd0_0;  1 drivers
v0x600000e053b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faab20 .functor MUXZ 1, v0x600000e04bd0_0, L_0x600000fac640, L_0x600000fb69e0, C4<>;
L_0x600000faabc0 .functor MUXZ 1, o0x7fab8b07b8b8, L_0x600000faab20, L_0x600000fb73e0, C4<>;
L_0x600000faac60 .functor MUXZ 1, v0x600000e04bd0_0, L_0x600000fac640, L_0x600000fb69e0, C4<>;
L_0x600000faad00 .functor MUXZ 1, o0x7fab8b07b918, L_0x600000faac60, L_0x600000fb7de0, C4<>;
S_0x7fab89705d00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89705b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e04990_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e04a20_0 .net "d", 0 0, L_0x600000fac640;  alias, 1 drivers
v0x600000e04ab0_0 .net "q", 0 0, v0x600000e04bd0_0;  alias, 1 drivers
v0x600000e04b40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e04bd0_0 .var "state", 0 0;
v0x600000e04c60_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89705e70 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e057a0_0 .net8 "Bitline1", 0 0, p0x7fab8b07bc48;  1 drivers, strength-aware
v0x600000e05830_0 .net8 "Bitline2", 0 0, p0x7fab8b07bc78;  1 drivers, strength-aware
v0x600000e058c0_0 .net "D", 0 0, L_0x600000fac6e0;  1 drivers
v0x600000e05950_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e059e0_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e05a70_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e05b00_0 .net *"_ivl_0", 0 0, L_0x600000faada0;  1 drivers
o0x7fab8b07bcd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e05b90_0 name=_ivl_2
v0x600000e05c20_0 .net *"_ivl_6", 0 0, L_0x600000faaee0;  1 drivers
o0x7fab8b07bd38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e05cb0_0 name=_ivl_8
v0x600000e05d40_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e05dd0_0 .net "dffOut", 0 0, v0x600000e05680_0;  1 drivers
v0x600000e05e60_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faada0 .functor MUXZ 1, v0x600000e05680_0, L_0x600000fac6e0, L_0x600000fb69e0, C4<>;
L_0x600000faae40 .functor MUXZ 1, o0x7fab8b07bcd8, L_0x600000faada0, L_0x600000fb73e0, C4<>;
L_0x600000faaee0 .functor MUXZ 1, v0x600000e05680_0, L_0x600000fac6e0, L_0x600000fb69e0, C4<>;
L_0x600000faaf80 .functor MUXZ 1, o0x7fab8b07bd38, L_0x600000faaee0, L_0x600000fb7de0, C4<>;
S_0x7fab89705fe0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89705e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e05440_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e054d0_0 .net "d", 0 0, L_0x600000fac6e0;  alias, 1 drivers
v0x600000e05560_0 .net "q", 0 0, v0x600000e05680_0;  alias, 1 drivers
v0x600000e055f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e05680_0 .var "state", 0 0;
v0x600000e05710_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89706350 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e06250_0 .net8 "Bitline1", 0 0, p0x7fab8b07c068;  1 drivers, strength-aware
v0x600000e062e0_0 .net8 "Bitline2", 0 0, p0x7fab8b07c098;  1 drivers, strength-aware
v0x600000e06370_0 .net "D", 0 0, L_0x600000fac780;  1 drivers
v0x600000e06400_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e06490_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e06520_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e065b0_0 .net *"_ivl_0", 0 0, L_0x600000fab020;  1 drivers
o0x7fab8b07c0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e06640_0 name=_ivl_2
v0x600000e066d0_0 .net *"_ivl_6", 0 0, L_0x600000fab160;  1 drivers
o0x7fab8b07c158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e06760_0 name=_ivl_8
v0x600000e067f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e06880_0 .net "dffOut", 0 0, v0x600000e06130_0;  1 drivers
v0x600000e06910_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fab020 .functor MUXZ 1, v0x600000e06130_0, L_0x600000fac780, L_0x600000fb69e0, C4<>;
L_0x600000fab0c0 .functor MUXZ 1, o0x7fab8b07c0f8, L_0x600000fab020, L_0x600000fb73e0, C4<>;
L_0x600000fab160 .functor MUXZ 1, v0x600000e06130_0, L_0x600000fac780, L_0x600000fb69e0, C4<>;
L_0x600000fab200 .functor MUXZ 1, o0x7fab8b07c158, L_0x600000fab160, L_0x600000fb7de0, C4<>;
S_0x7fab897064c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89706350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e05ef0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e05f80_0 .net "d", 0 0, L_0x600000fac780;  alias, 1 drivers
v0x600000e06010_0 .net "q", 0 0, v0x600000e06130_0;  alias, 1 drivers
v0x600000e060a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e06130_0 .var "state", 0 0;
v0x600000e061c0_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89706630 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e06d00_0 .net8 "Bitline1", 0 0, p0x7fab8b07c488;  1 drivers, strength-aware
v0x600000e06d90_0 .net8 "Bitline2", 0 0, p0x7fab8b07c4b8;  1 drivers, strength-aware
v0x600000e06e20_0 .net "D", 0 0, L_0x600000fac820;  1 drivers
v0x600000e06eb0_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e06f40_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e06fd0_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e07060_0 .net *"_ivl_0", 0 0, L_0x600000fab2a0;  1 drivers
o0x7fab8b07c518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e070f0_0 name=_ivl_2
v0x600000e07180_0 .net *"_ivl_6", 0 0, L_0x600000fab3e0;  1 drivers
o0x7fab8b07c578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e07210_0 name=_ivl_8
v0x600000e072a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e07330_0 .net "dffOut", 0 0, v0x600000e06be0_0;  1 drivers
v0x600000e073c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fab2a0 .functor MUXZ 1, v0x600000e06be0_0, L_0x600000fac820, L_0x600000fb69e0, C4<>;
L_0x600000fab340 .functor MUXZ 1, o0x7fab8b07c518, L_0x600000fab2a0, L_0x600000fb73e0, C4<>;
L_0x600000fab3e0 .functor MUXZ 1, v0x600000e06be0_0, L_0x600000fac820, L_0x600000fb69e0, C4<>;
L_0x600000fab480 .functor MUXZ 1, o0x7fab8b07c578, L_0x600000fab3e0, L_0x600000fb7de0, C4<>;
S_0x7fab8975faf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89706630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e069a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e06a30_0 .net "d", 0 0, L_0x600000fac820;  alias, 1 drivers
v0x600000e06ac0_0 .net "q", 0 0, v0x600000e06be0_0;  alias, 1 drivers
v0x600000e06b50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e06be0_0 .var "state", 0 0;
v0x600000e06c70_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab8975fc60 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e077b0_0 .net8 "Bitline1", 0 0, p0x7fab8b07c8a8;  1 drivers, strength-aware
v0x600000e07840_0 .net8 "Bitline2", 0 0, p0x7fab8b07c8d8;  1 drivers, strength-aware
v0x600000e078d0_0 .net "D", 0 0, L_0x600000fac8c0;  1 drivers
v0x600000e07960_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e079f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e07a80_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e07b10_0 .net *"_ivl_0", 0 0, L_0x600000fab520;  1 drivers
o0x7fab8b07c938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e07ba0_0 name=_ivl_2
v0x600000e07c30_0 .net *"_ivl_6", 0 0, L_0x600000fab660;  1 drivers
o0x7fab8b07c998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e07cc0_0 name=_ivl_8
v0x600000e07d50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e07de0_0 .net "dffOut", 0 0, v0x600000e07690_0;  1 drivers
v0x600000e07e70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fab520 .functor MUXZ 1, v0x600000e07690_0, L_0x600000fac8c0, L_0x600000fb69e0, C4<>;
L_0x600000fab5c0 .functor MUXZ 1, o0x7fab8b07c938, L_0x600000fab520, L_0x600000fb73e0, C4<>;
L_0x600000fab660 .functor MUXZ 1, v0x600000e07690_0, L_0x600000fac8c0, L_0x600000fb69e0, C4<>;
L_0x600000fab700 .functor MUXZ 1, o0x7fab8b07c998, L_0x600000fab660, L_0x600000fb7de0, C4<>;
S_0x7fab8975fdd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8975fc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e07450_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e074e0_0 .net "d", 0 0, L_0x600000fac8c0;  alias, 1 drivers
v0x600000e07570_0 .net "q", 0 0, v0x600000e07690_0;  alias, 1 drivers
v0x600000e07600_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e07690_0 .var "state", 0 0;
v0x600000e07720_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab8975ff40 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e082d0_0 .net8 "Bitline1", 0 0, p0x7fab8b07ccc8;  1 drivers, strength-aware
v0x600000e08360_0 .net8 "Bitline2", 0 0, p0x7fab8b07ccf8;  1 drivers, strength-aware
v0x600000e083f0_0 .net "D", 0 0, L_0x600000fac960;  1 drivers
v0x600000e08480_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e08510_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e085a0_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e08630_0 .net *"_ivl_0", 0 0, L_0x600000fab7a0;  1 drivers
o0x7fab8b07cd58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e086c0_0 name=_ivl_2
v0x600000e08750_0 .net *"_ivl_6", 0 0, L_0x600000fab8e0;  1 drivers
o0x7fab8b07cdb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e087e0_0 name=_ivl_8
v0x600000e08870_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e08900_0 .net "dffOut", 0 0, v0x600000e081b0_0;  1 drivers
v0x600000e08990_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fab7a0 .functor MUXZ 1, v0x600000e081b0_0, L_0x600000fac960, L_0x600000fb69e0, C4<>;
L_0x600000fab840 .functor MUXZ 1, o0x7fab8b07cd58, L_0x600000fab7a0, L_0x600000fb73e0, C4<>;
L_0x600000fab8e0 .functor MUXZ 1, v0x600000e081b0_0, L_0x600000fac960, L_0x600000fb69e0, C4<>;
L_0x600000fab980 .functor MUXZ 1, o0x7fab8b07cdb8, L_0x600000fab8e0, L_0x600000fb7de0, C4<>;
S_0x7fab897600b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8975ff40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e07f00_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e08000_0 .net "d", 0 0, L_0x600000fac960;  alias, 1 drivers
v0x600000e08090_0 .net "q", 0 0, v0x600000e081b0_0;  alias, 1 drivers
v0x600000e08120_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e081b0_0 .var "state", 0 0;
v0x600000e08240_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89760220 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e08d80_0 .net8 "Bitline1", 0 0, p0x7fab8b07d0e8;  1 drivers, strength-aware
v0x600000e08e10_0 .net8 "Bitline2", 0 0, p0x7fab8b07d118;  1 drivers, strength-aware
v0x600000e08ea0_0 .net "D", 0 0, L_0x600000faca00;  1 drivers
v0x600000e08f30_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e08fc0_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e09050_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e090e0_0 .net *"_ivl_0", 0 0, L_0x600000faba20;  1 drivers
o0x7fab8b07d178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e09170_0 name=_ivl_2
v0x600000e09200_0 .net *"_ivl_6", 0 0, L_0x600000fabb60;  1 drivers
o0x7fab8b07d1d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e09290_0 name=_ivl_8
v0x600000e09320_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e093b0_0 .net "dffOut", 0 0, v0x600000e08c60_0;  1 drivers
v0x600000e09440_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faba20 .functor MUXZ 1, v0x600000e08c60_0, L_0x600000faca00, L_0x600000fb69e0, C4<>;
L_0x600000fabac0 .functor MUXZ 1, o0x7fab8b07d178, L_0x600000faba20, L_0x600000fb73e0, C4<>;
L_0x600000fabb60 .functor MUXZ 1, v0x600000e08c60_0, L_0x600000faca00, L_0x600000fb69e0, C4<>;
L_0x600000fabc00 .functor MUXZ 1, o0x7fab8b07d1d8, L_0x600000fabb60, L_0x600000fb7de0, C4<>;
S_0x7fab89760390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89760220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e08a20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e08ab0_0 .net "d", 0 0, L_0x600000faca00;  alias, 1 drivers
v0x600000e08b40_0 .net "q", 0 0, v0x600000e08c60_0;  alias, 1 drivers
v0x600000e08bd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e08c60_0 .var "state", 0 0;
v0x600000e08cf0_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89760500 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e09830_0 .net8 "Bitline1", 0 0, p0x7fab8b07d508;  1 drivers, strength-aware
v0x600000e098c0_0 .net8 "Bitline2", 0 0, p0x7fab8b07d538;  1 drivers, strength-aware
v0x600000e09950_0 .net "D", 0 0, L_0x600000facaa0;  1 drivers
v0x600000e099e0_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e09a70_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e09b00_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e09b90_0 .net *"_ivl_0", 0 0, L_0x600000fabca0;  1 drivers
o0x7fab8b07d598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e09c20_0 name=_ivl_2
v0x600000e09cb0_0 .net *"_ivl_6", 0 0, L_0x600000fabde0;  1 drivers
o0x7fab8b07d5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e09d40_0 name=_ivl_8
v0x600000e09dd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e09e60_0 .net "dffOut", 0 0, v0x600000e09710_0;  1 drivers
v0x600000e09ef0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fabca0 .functor MUXZ 1, v0x600000e09710_0, L_0x600000facaa0, L_0x600000fb69e0, C4<>;
L_0x600000fabd40 .functor MUXZ 1, o0x7fab8b07d598, L_0x600000fabca0, L_0x600000fb73e0, C4<>;
L_0x600000fabde0 .functor MUXZ 1, v0x600000e09710_0, L_0x600000facaa0, L_0x600000fb69e0, C4<>;
L_0x600000fabe80 .functor MUXZ 1, o0x7fab8b07d5f8, L_0x600000fabde0, L_0x600000fb7de0, C4<>;
S_0x7fab89760670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89760500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e094d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e09560_0 .net "d", 0 0, L_0x600000facaa0;  alias, 1 drivers
v0x600000e095f0_0 .net "q", 0 0, v0x600000e09710_0;  alias, 1 drivers
v0x600000e09680_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e09710_0 .var "state", 0 0;
v0x600000e097a0_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab897607e0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8975f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0a2e0_0 .net8 "Bitline1", 0 0, p0x7fab8b07d928;  1 drivers, strength-aware
v0x600000e0a370_0 .net8 "Bitline2", 0 0, p0x7fab8b07d958;  1 drivers, strength-aware
v0x600000e0a400_0 .net "D", 0 0, L_0x600000facb40;  1 drivers
v0x600000e0a490_0 .net "ReadEnable1", 0 0, L_0x600000fb73e0;  alias, 1 drivers
v0x600000e0a520_0 .net "ReadEnable2", 0 0, L_0x600000fb7de0;  alias, 1 drivers
v0x600000e0a5b0_0 .net "WriteEnable", 0 0, L_0x600000fb69e0;  alias, 1 drivers
v0x600000e0a640_0 .net *"_ivl_0", 0 0, L_0x600000fabf20;  1 drivers
o0x7fab8b07d9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0a6d0_0 name=_ivl_2
v0x600000e0a760_0 .net *"_ivl_6", 0 0, L_0x600000fac0a0;  1 drivers
o0x7fab8b07da18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0a7f0_0 name=_ivl_8
v0x600000e0a880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0a910_0 .net "dffOut", 0 0, v0x600000e0a1c0_0;  1 drivers
v0x600000e0a9a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fabf20 .functor MUXZ 1, v0x600000e0a1c0_0, L_0x600000facb40, L_0x600000fb69e0, C4<>;
L_0x600000fac000 .functor MUXZ 1, o0x7fab8b07d9b8, L_0x600000fabf20, L_0x600000fb73e0, C4<>;
L_0x600000fac0a0 .functor MUXZ 1, v0x600000e0a1c0_0, L_0x600000facb40, L_0x600000fb69e0, C4<>;
L_0x600000fac140 .functor MUXZ 1, o0x7fab8b07da18, L_0x600000fac0a0, L_0x600000fb7de0, C4<>;
S_0x7fab89760950 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897607e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e09f80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0a010_0 .net "d", 0 0, L_0x600000facb40;  alias, 1 drivers
v0x600000e0a0a0_0 .net "q", 0 0, v0x600000e0a1c0_0;  alias, 1 drivers
v0x600000e0a130_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0a1c0_0 .var "state", 0 0;
v0x600000e0a250_0 .net "wen", 0 0, L_0x600000fb69e0;  alias, 1 drivers
S_0x7fab89706150 .scope module, "regArray[13]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e15b00_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000e15b90_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000e15c20_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000e15cb0_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  1 drivers
v0x600000e15d40_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  1 drivers
v0x600000e15dd0_0 .net "WriteReg", 0 0, L_0x600000fb6a80;  1 drivers
v0x600000e15e60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e15ef0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faf3e0 .part v0x600000e719e0_0, 0, 1;
L_0x600000faf480 .part v0x600000e719e0_0, 1, 1;
L_0x600000faf520 .part v0x600000e719e0_0, 2, 1;
L_0x600000faf5c0 .part v0x600000e719e0_0, 3, 1;
L_0x600000faf660 .part v0x600000e719e0_0, 4, 1;
L_0x600000faf700 .part v0x600000e719e0_0, 5, 1;
L_0x600000faf7a0 .part v0x600000e719e0_0, 6, 1;
L_0x600000faf840 .part v0x600000e719e0_0, 7, 1;
L_0x600000faf8e0 .part v0x600000e719e0_0, 8, 1;
L_0x600000faf980 .part v0x600000e719e0_0, 9, 1;
L_0x600000fafa20 .part v0x600000e719e0_0, 10, 1;
L_0x600000fafac0 .part v0x600000e719e0_0, 11, 1;
L_0x600000fafb60 .part v0x600000e719e0_0, 12, 1;
L_0x600000fafc00 .part v0x600000e719e0_0, 13, 1;
L_0x600000fafca0 .part v0x600000e719e0_0, 14, 1;
L_0x600000fafd40 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b07def8 .port I0x600003e1fe80, L_0x600000facc80;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07def8;
p0x7fab8b07e378 .port I0x600003e1fe80, L_0x600000facf00;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07e378;
p0x7fab8b07e798 .port I0x600003e1fe80, L_0x600000fad180;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07e798;
p0x7fab8b07ebb8 .port I0x600003e1fe80, L_0x600000fad400;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07ebb8;
p0x7fab8b07efd8 .port I0x600003e1fe80, L_0x600000fad680;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07efd8;
p0x7fab8b07f3f8 .port I0x600003e1fe80, L_0x600000fad900;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07f3f8;
p0x7fab8b07f818 .port I0x600003e1fe80, L_0x600000fadb80;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07f818;
p0x7fab8b07fc38 .port I0x600003e1fe80, L_0x600000fade00;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b07fc38;
p0x7fab8b080058 .port I0x600003e1fe80, L_0x600000fae080;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b080058;
p0x7fab8b080478 .port I0x600003e1fe80, L_0x600000fae300;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b080478;
p0x7fab8b080898 .port I0x600003e1fe80, L_0x600000fae580;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b080898;
p0x7fab8b080cb8 .port I0x600003e1fe80, L_0x600000fae800;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b080cb8;
p0x7fab8b0810d8 .port I0x600003e1fe80, L_0x600000faea80;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0810d8;
p0x7fab8b0814f8 .port I0x600003e1fe80, L_0x600000faed00;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0814f8;
p0x7fab8b081918 .port I0x600003e1fe80, L_0x600000faef80;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b081918;
p0x7fab8b081d38 .port I0x600003e1fe80, L_0x600000faf200;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b081d38;
p0x7fab8b07df28 .port I0x600003f55fe0, L_0x600000facdc0;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07df28;
p0x7fab8b07e3a8 .port I0x600003f55fe0, L_0x600000fad040;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07e3a8;
p0x7fab8b07e7c8 .port I0x600003f55fe0, L_0x600000fad2c0;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07e7c8;
p0x7fab8b07ebe8 .port I0x600003f55fe0, L_0x600000fad540;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07ebe8;
p0x7fab8b07f008 .port I0x600003f55fe0, L_0x600000fad7c0;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07f008;
p0x7fab8b07f428 .port I0x600003f55fe0, L_0x600000fada40;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07f428;
p0x7fab8b07f848 .port I0x600003f55fe0, L_0x600000fadcc0;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07f848;
p0x7fab8b07fc68 .port I0x600003f55fe0, L_0x600000fadf40;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b07fc68;
p0x7fab8b080088 .port I0x600003f55fe0, L_0x600000fae1c0;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b080088;
p0x7fab8b0804a8 .port I0x600003f55fe0, L_0x600000fae440;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0804a8;
p0x7fab8b0808c8 .port I0x600003f55fe0, L_0x600000fae6c0;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0808c8;
p0x7fab8b080ce8 .port I0x600003f55fe0, L_0x600000fae940;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b080ce8;
p0x7fab8b081108 .port I0x600003f55fe0, L_0x600000faebc0;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b081108;
p0x7fab8b081528 .port I0x600003f55fe0, L_0x600000faee40;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b081528;
p0x7fab8b081948 .port I0x600003f55fe0, L_0x600000faf0c0;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b081948;
p0x7fab8b081d68 .port I0x600003f55fe0, L_0x600000faf340;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b081d68;
S_0x7fab89760ec0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0b210_0 .net8 "Bitline1", 0 0, p0x7fab8b07def8;  1 drivers, strength-aware
v0x600000e0b2a0_0 .net8 "Bitline2", 0 0, p0x7fab8b07df28;  1 drivers, strength-aware
v0x600000e0b330_0 .net "D", 0 0, L_0x600000faf3e0;  1 drivers
v0x600000e0b3c0_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e0b450_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e0b4e0_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e0b570_0 .net *"_ivl_0", 0 0, L_0x600000facbe0;  1 drivers
o0x7fab8b07dfe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0b600_0 name=_ivl_2
v0x600000e0b690_0 .net *"_ivl_6", 0 0, L_0x600000facd20;  1 drivers
o0x7fab8b07e048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0b720_0 name=_ivl_8
v0x600000e0b7b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0b840_0 .net "dffOut", 0 0, v0x600000e0b0f0_0;  1 drivers
v0x600000e0b8d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000facbe0 .functor MUXZ 1, v0x600000e0b0f0_0, L_0x600000faf3e0, L_0x600000fb6a80, C4<>;
L_0x600000facc80 .functor MUXZ 1, o0x7fab8b07dfe8, L_0x600000facbe0, L_0x600000fb7480, C4<>;
L_0x600000facd20 .functor MUXZ 1, v0x600000e0b0f0_0, L_0x600000faf3e0, L_0x600000fb6a80, C4<>;
L_0x600000facdc0 .functor MUXZ 1, o0x7fab8b07e048, L_0x600000facd20, L_0x600000fb7e80, C4<>;
S_0x7fab89761030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89760ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e0aeb0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0af40_0 .net "d", 0 0, L_0x600000faf3e0;  alias, 1 drivers
v0x600000e0afd0_0 .net "q", 0 0, v0x600000e0b0f0_0;  alias, 1 drivers
v0x600000e0b060_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0b0f0_0 .var "state", 0 0;
v0x600000e0b180_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab897611a0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0bcc0_0 .net8 "Bitline1", 0 0, p0x7fab8b07e378;  1 drivers, strength-aware
v0x600000e0bd50_0 .net8 "Bitline2", 0 0, p0x7fab8b07e3a8;  1 drivers, strength-aware
v0x600000e0bde0_0 .net "D", 0 0, L_0x600000faf480;  1 drivers
v0x600000e0be70_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e0bf00_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e0c000_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e0c090_0 .net *"_ivl_0", 0 0, L_0x600000face60;  1 drivers
o0x7fab8b07e408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0c120_0 name=_ivl_2
v0x600000e0c1b0_0 .net *"_ivl_6", 0 0, L_0x600000facfa0;  1 drivers
o0x7fab8b07e468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0c240_0 name=_ivl_8
v0x600000e0c2d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0c360_0 .net "dffOut", 0 0, v0x600000e0bba0_0;  1 drivers
v0x600000e0c3f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000face60 .functor MUXZ 1, v0x600000e0bba0_0, L_0x600000faf480, L_0x600000fb6a80, C4<>;
L_0x600000facf00 .functor MUXZ 1, o0x7fab8b07e408, L_0x600000face60, L_0x600000fb7480, C4<>;
L_0x600000facfa0 .functor MUXZ 1, v0x600000e0bba0_0, L_0x600000faf480, L_0x600000fb6a80, C4<>;
L_0x600000fad040 .functor MUXZ 1, o0x7fab8b07e468, L_0x600000facfa0, L_0x600000fb7e80, C4<>;
S_0x7fab89761310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897611a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e0b960_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0b9f0_0 .net "d", 0 0, L_0x600000faf480;  alias, 1 drivers
v0x600000e0ba80_0 .net "q", 0 0, v0x600000e0bba0_0;  alias, 1 drivers
v0x600000e0bb10_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0bba0_0 .var "state", 0 0;
v0x600000e0bc30_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89761480 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0c7e0_0 .net8 "Bitline1", 0 0, p0x7fab8b07e798;  1 drivers, strength-aware
v0x600000e0c870_0 .net8 "Bitline2", 0 0, p0x7fab8b07e7c8;  1 drivers, strength-aware
v0x600000e0c900_0 .net "D", 0 0, L_0x600000faf520;  1 drivers
v0x600000e0c990_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e0ca20_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e0cab0_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e0cb40_0 .net *"_ivl_0", 0 0, L_0x600000fad0e0;  1 drivers
o0x7fab8b07e828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0cbd0_0 name=_ivl_2
v0x600000e0cc60_0 .net *"_ivl_6", 0 0, L_0x600000fad220;  1 drivers
o0x7fab8b07e888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0ccf0_0 name=_ivl_8
v0x600000e0cd80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0ce10_0 .net "dffOut", 0 0, v0x600000e0c6c0_0;  1 drivers
v0x600000e0cea0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fad0e0 .functor MUXZ 1, v0x600000e0c6c0_0, L_0x600000faf520, L_0x600000fb6a80, C4<>;
L_0x600000fad180 .functor MUXZ 1, o0x7fab8b07e828, L_0x600000fad0e0, L_0x600000fb7480, C4<>;
L_0x600000fad220 .functor MUXZ 1, v0x600000e0c6c0_0, L_0x600000faf520, L_0x600000fb6a80, C4<>;
L_0x600000fad2c0 .functor MUXZ 1, o0x7fab8b07e888, L_0x600000fad220, L_0x600000fb7e80, C4<>;
S_0x7fab897615f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89761480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e0c480_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0c510_0 .net "d", 0 0, L_0x600000faf520;  alias, 1 drivers
v0x600000e0c5a0_0 .net "q", 0 0, v0x600000e0c6c0_0;  alias, 1 drivers
v0x600000e0c630_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0c6c0_0 .var "state", 0 0;
v0x600000e0c750_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89761760 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0d290_0 .net8 "Bitline1", 0 0, p0x7fab8b07ebb8;  1 drivers, strength-aware
v0x600000e0d320_0 .net8 "Bitline2", 0 0, p0x7fab8b07ebe8;  1 drivers, strength-aware
v0x600000e0d3b0_0 .net "D", 0 0, L_0x600000faf5c0;  1 drivers
v0x600000e0d440_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e0d4d0_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e0d560_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e0d5f0_0 .net *"_ivl_0", 0 0, L_0x600000fad360;  1 drivers
o0x7fab8b07ec48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0d680_0 name=_ivl_2
v0x600000e0d710_0 .net *"_ivl_6", 0 0, L_0x600000fad4a0;  1 drivers
o0x7fab8b07eca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0d7a0_0 name=_ivl_8
v0x600000e0d830_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0d8c0_0 .net "dffOut", 0 0, v0x600000e0d170_0;  1 drivers
v0x600000e0d950_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fad360 .functor MUXZ 1, v0x600000e0d170_0, L_0x600000faf5c0, L_0x600000fb6a80, C4<>;
L_0x600000fad400 .functor MUXZ 1, o0x7fab8b07ec48, L_0x600000fad360, L_0x600000fb7480, C4<>;
L_0x600000fad4a0 .functor MUXZ 1, v0x600000e0d170_0, L_0x600000faf5c0, L_0x600000fb6a80, C4<>;
L_0x600000fad540 .functor MUXZ 1, o0x7fab8b07eca8, L_0x600000fad4a0, L_0x600000fb7e80, C4<>;
S_0x7fab897618d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89761760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e0cf30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0cfc0_0 .net "d", 0 0, L_0x600000faf5c0;  alias, 1 drivers
v0x600000e0d050_0 .net "q", 0 0, v0x600000e0d170_0;  alias, 1 drivers
v0x600000e0d0e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0d170_0 .var "state", 0 0;
v0x600000e0d200_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89761a40 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0dd40_0 .net8 "Bitline1", 0 0, p0x7fab8b07efd8;  1 drivers, strength-aware
v0x600000e0ddd0_0 .net8 "Bitline2", 0 0, p0x7fab8b07f008;  1 drivers, strength-aware
v0x600000e0de60_0 .net "D", 0 0, L_0x600000faf660;  1 drivers
v0x600000e0def0_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e0df80_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e0e010_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e0e0a0_0 .net *"_ivl_0", 0 0, L_0x600000fad5e0;  1 drivers
o0x7fab8b07f068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0e130_0 name=_ivl_2
v0x600000e0e1c0_0 .net *"_ivl_6", 0 0, L_0x600000fad720;  1 drivers
o0x7fab8b07f0c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0e250_0 name=_ivl_8
v0x600000e0e2e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0e370_0 .net "dffOut", 0 0, v0x600000e0dc20_0;  1 drivers
v0x600000e0e400_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fad5e0 .functor MUXZ 1, v0x600000e0dc20_0, L_0x600000faf660, L_0x600000fb6a80, C4<>;
L_0x600000fad680 .functor MUXZ 1, o0x7fab8b07f068, L_0x600000fad5e0, L_0x600000fb7480, C4<>;
L_0x600000fad720 .functor MUXZ 1, v0x600000e0dc20_0, L_0x600000faf660, L_0x600000fb6a80, C4<>;
L_0x600000fad7c0 .functor MUXZ 1, o0x7fab8b07f0c8, L_0x600000fad720, L_0x600000fb7e80, C4<>;
S_0x7fab89761bb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89761a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e0d9e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0da70_0 .net "d", 0 0, L_0x600000faf660;  alias, 1 drivers
v0x600000e0db00_0 .net "q", 0 0, v0x600000e0dc20_0;  alias, 1 drivers
v0x600000e0db90_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0dc20_0 .var "state", 0 0;
v0x600000e0dcb0_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89761d20 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0e7f0_0 .net8 "Bitline1", 0 0, p0x7fab8b07f3f8;  1 drivers, strength-aware
v0x600000e0e880_0 .net8 "Bitline2", 0 0, p0x7fab8b07f428;  1 drivers, strength-aware
v0x600000e0e910_0 .net "D", 0 0, L_0x600000faf700;  1 drivers
v0x600000e0e9a0_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e0ea30_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e0eac0_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e0eb50_0 .net *"_ivl_0", 0 0, L_0x600000fad860;  1 drivers
o0x7fab8b07f488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0ebe0_0 name=_ivl_2
v0x600000e0ec70_0 .net *"_ivl_6", 0 0, L_0x600000fad9a0;  1 drivers
o0x7fab8b07f4e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0ed00_0 name=_ivl_8
v0x600000e0ed90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0ee20_0 .net "dffOut", 0 0, v0x600000e0e6d0_0;  1 drivers
v0x600000e0eeb0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fad860 .functor MUXZ 1, v0x600000e0e6d0_0, L_0x600000faf700, L_0x600000fb6a80, C4<>;
L_0x600000fad900 .functor MUXZ 1, o0x7fab8b07f488, L_0x600000fad860, L_0x600000fb7480, C4<>;
L_0x600000fad9a0 .functor MUXZ 1, v0x600000e0e6d0_0, L_0x600000faf700, L_0x600000fb6a80, C4<>;
L_0x600000fada40 .functor MUXZ 1, o0x7fab8b07f4e8, L_0x600000fad9a0, L_0x600000fb7e80, C4<>;
S_0x7fab89761e90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89761d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e0e490_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0e520_0 .net "d", 0 0, L_0x600000faf700;  alias, 1 drivers
v0x600000e0e5b0_0 .net "q", 0 0, v0x600000e0e6d0_0;  alias, 1 drivers
v0x600000e0e640_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0e6d0_0 .var "state", 0 0;
v0x600000e0e760_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89762000 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0f2a0_0 .net8 "Bitline1", 0 0, p0x7fab8b07f818;  1 drivers, strength-aware
v0x600000e0f330_0 .net8 "Bitline2", 0 0, p0x7fab8b07f848;  1 drivers, strength-aware
v0x600000e0f3c0_0 .net "D", 0 0, L_0x600000faf7a0;  1 drivers
v0x600000e0f450_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e0f4e0_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e0f570_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e0f600_0 .net *"_ivl_0", 0 0, L_0x600000fadae0;  1 drivers
o0x7fab8b07f8a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0f690_0 name=_ivl_2
v0x600000e0f720_0 .net *"_ivl_6", 0 0, L_0x600000fadc20;  1 drivers
o0x7fab8b07f908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e0f7b0_0 name=_ivl_8
v0x600000e0f840_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0f8d0_0 .net "dffOut", 0 0, v0x600000e0f180_0;  1 drivers
v0x600000e0f960_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fadae0 .functor MUXZ 1, v0x600000e0f180_0, L_0x600000faf7a0, L_0x600000fb6a80, C4<>;
L_0x600000fadb80 .functor MUXZ 1, o0x7fab8b07f8a8, L_0x600000fadae0, L_0x600000fb7480, C4<>;
L_0x600000fadc20 .functor MUXZ 1, v0x600000e0f180_0, L_0x600000faf7a0, L_0x600000fb6a80, C4<>;
L_0x600000fadcc0 .functor MUXZ 1, o0x7fab8b07f908, L_0x600000fadc20, L_0x600000fb7e80, C4<>;
S_0x7fab89762170 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89762000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e0ef40_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0efd0_0 .net "d", 0 0, L_0x600000faf7a0;  alias, 1 drivers
v0x600000e0f060_0 .net "q", 0 0, v0x600000e0f180_0;  alias, 1 drivers
v0x600000e0f0f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0f180_0 .var "state", 0 0;
v0x600000e0f210_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab897622e0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e0fd50_0 .net8 "Bitline1", 0 0, p0x7fab8b07fc38;  1 drivers, strength-aware
v0x600000e0fde0_0 .net8 "Bitline2", 0 0, p0x7fab8b07fc68;  1 drivers, strength-aware
v0x600000e0fe70_0 .net "D", 0 0, L_0x600000faf840;  1 drivers
v0x600000e0ff00_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e10000_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e10090_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e10120_0 .net *"_ivl_0", 0 0, L_0x600000fadd60;  1 drivers
o0x7fab8b07fcc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e101b0_0 name=_ivl_2
v0x600000e10240_0 .net *"_ivl_6", 0 0, L_0x600000fadea0;  1 drivers
o0x7fab8b07fd28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e102d0_0 name=_ivl_8
v0x600000e10360_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e103f0_0 .net "dffOut", 0 0, v0x600000e0fc30_0;  1 drivers
v0x600000e10480_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fadd60 .functor MUXZ 1, v0x600000e0fc30_0, L_0x600000faf840, L_0x600000fb6a80, C4<>;
L_0x600000fade00 .functor MUXZ 1, o0x7fab8b07fcc8, L_0x600000fadd60, L_0x600000fb7480, C4<>;
L_0x600000fadea0 .functor MUXZ 1, v0x600000e0fc30_0, L_0x600000faf840, L_0x600000fb6a80, C4<>;
L_0x600000fadf40 .functor MUXZ 1, o0x7fab8b07fd28, L_0x600000fadea0, L_0x600000fb7e80, C4<>;
S_0x7fab89762450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897622e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e0f9f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e0fa80_0 .net "d", 0 0, L_0x600000faf840;  alias, 1 drivers
v0x600000e0fb10_0 .net "q", 0 0, v0x600000e0fc30_0;  alias, 1 drivers
v0x600000e0fba0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e0fc30_0 .var "state", 0 0;
v0x600000e0fcc0_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab897625c0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e10870_0 .net8 "Bitline1", 0 0, p0x7fab8b080058;  1 drivers, strength-aware
v0x600000e10900_0 .net8 "Bitline2", 0 0, p0x7fab8b080088;  1 drivers, strength-aware
v0x600000e10990_0 .net "D", 0 0, L_0x600000faf8e0;  1 drivers
v0x600000e10a20_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e10ab0_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e10b40_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e10bd0_0 .net *"_ivl_0", 0 0, L_0x600000fadfe0;  1 drivers
o0x7fab8b0800e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e10c60_0 name=_ivl_2
v0x600000e10cf0_0 .net *"_ivl_6", 0 0, L_0x600000fae120;  1 drivers
o0x7fab8b080148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e10d80_0 name=_ivl_8
v0x600000e10e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e10ea0_0 .net "dffOut", 0 0, v0x600000e10750_0;  1 drivers
v0x600000e10f30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fadfe0 .functor MUXZ 1, v0x600000e10750_0, L_0x600000faf8e0, L_0x600000fb6a80, C4<>;
L_0x600000fae080 .functor MUXZ 1, o0x7fab8b0800e8, L_0x600000fadfe0, L_0x600000fb7480, C4<>;
L_0x600000fae120 .functor MUXZ 1, v0x600000e10750_0, L_0x600000faf8e0, L_0x600000fb6a80, C4<>;
L_0x600000fae1c0 .functor MUXZ 1, o0x7fab8b080148, L_0x600000fae120, L_0x600000fb7e80, C4<>;
S_0x7fab89762730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897625c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e10510_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e105a0_0 .net "d", 0 0, L_0x600000faf8e0;  alias, 1 drivers
v0x600000e10630_0 .net "q", 0 0, v0x600000e10750_0;  alias, 1 drivers
v0x600000e106c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e10750_0 .var "state", 0 0;
v0x600000e107e0_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89762aa0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e11320_0 .net8 "Bitline1", 0 0, p0x7fab8b080478;  1 drivers, strength-aware
v0x600000e113b0_0 .net8 "Bitline2", 0 0, p0x7fab8b0804a8;  1 drivers, strength-aware
v0x600000e11440_0 .net "D", 0 0, L_0x600000faf980;  1 drivers
v0x600000e114d0_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e11560_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e115f0_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e11680_0 .net *"_ivl_0", 0 0, L_0x600000fae260;  1 drivers
o0x7fab8b080508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e11710_0 name=_ivl_2
v0x600000e117a0_0 .net *"_ivl_6", 0 0, L_0x600000fae3a0;  1 drivers
o0x7fab8b080568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e11830_0 name=_ivl_8
v0x600000e118c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e11950_0 .net "dffOut", 0 0, v0x600000e11200_0;  1 drivers
v0x600000e119e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fae260 .functor MUXZ 1, v0x600000e11200_0, L_0x600000faf980, L_0x600000fb6a80, C4<>;
L_0x600000fae300 .functor MUXZ 1, o0x7fab8b080508, L_0x600000fae260, L_0x600000fb7480, C4<>;
L_0x600000fae3a0 .functor MUXZ 1, v0x600000e11200_0, L_0x600000faf980, L_0x600000fb6a80, C4<>;
L_0x600000fae440 .functor MUXZ 1, o0x7fab8b080568, L_0x600000fae3a0, L_0x600000fb7e80, C4<>;
S_0x7fab89762c10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89762aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e10fc0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e11050_0 .net "d", 0 0, L_0x600000faf980;  alias, 1 drivers
v0x600000e110e0_0 .net "q", 0 0, v0x600000e11200_0;  alias, 1 drivers
v0x600000e11170_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e11200_0 .var "state", 0 0;
v0x600000e11290_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89762d80 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e11dd0_0 .net8 "Bitline1", 0 0, p0x7fab8b080898;  1 drivers, strength-aware
v0x600000e11e60_0 .net8 "Bitline2", 0 0, p0x7fab8b0808c8;  1 drivers, strength-aware
v0x600000e11ef0_0 .net "D", 0 0, L_0x600000fafa20;  1 drivers
v0x600000e11f80_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e12010_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e120a0_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e12130_0 .net *"_ivl_0", 0 0, L_0x600000fae4e0;  1 drivers
o0x7fab8b080928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e121c0_0 name=_ivl_2
v0x600000e12250_0 .net *"_ivl_6", 0 0, L_0x600000fae620;  1 drivers
o0x7fab8b080988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e122e0_0 name=_ivl_8
v0x600000e12370_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e12400_0 .net "dffOut", 0 0, v0x600000e11cb0_0;  1 drivers
v0x600000e12490_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fae4e0 .functor MUXZ 1, v0x600000e11cb0_0, L_0x600000fafa20, L_0x600000fb6a80, C4<>;
L_0x600000fae580 .functor MUXZ 1, o0x7fab8b080928, L_0x600000fae4e0, L_0x600000fb7480, C4<>;
L_0x600000fae620 .functor MUXZ 1, v0x600000e11cb0_0, L_0x600000fafa20, L_0x600000fb6a80, C4<>;
L_0x600000fae6c0 .functor MUXZ 1, o0x7fab8b080988, L_0x600000fae620, L_0x600000fb7e80, C4<>;
S_0x7fab89762ef0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89762d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e11a70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e11b00_0 .net "d", 0 0, L_0x600000fafa20;  alias, 1 drivers
v0x600000e11b90_0 .net "q", 0 0, v0x600000e11cb0_0;  alias, 1 drivers
v0x600000e11c20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e11cb0_0 .var "state", 0 0;
v0x600000e11d40_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89763060 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e12880_0 .net8 "Bitline1", 0 0, p0x7fab8b080cb8;  1 drivers, strength-aware
v0x600000e12910_0 .net8 "Bitline2", 0 0, p0x7fab8b080ce8;  1 drivers, strength-aware
v0x600000e129a0_0 .net "D", 0 0, L_0x600000fafac0;  1 drivers
v0x600000e12a30_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e12ac0_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e12b50_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e12be0_0 .net *"_ivl_0", 0 0, L_0x600000fae760;  1 drivers
o0x7fab8b080d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e12c70_0 name=_ivl_2
v0x600000e12d00_0 .net *"_ivl_6", 0 0, L_0x600000fae8a0;  1 drivers
o0x7fab8b080da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e12d90_0 name=_ivl_8
v0x600000e12e20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e12eb0_0 .net "dffOut", 0 0, v0x600000e12760_0;  1 drivers
v0x600000e12f40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fae760 .functor MUXZ 1, v0x600000e12760_0, L_0x600000fafac0, L_0x600000fb6a80, C4<>;
L_0x600000fae800 .functor MUXZ 1, o0x7fab8b080d48, L_0x600000fae760, L_0x600000fb7480, C4<>;
L_0x600000fae8a0 .functor MUXZ 1, v0x600000e12760_0, L_0x600000fafac0, L_0x600000fb6a80, C4<>;
L_0x600000fae940 .functor MUXZ 1, o0x7fab8b080da8, L_0x600000fae8a0, L_0x600000fb7e80, C4<>;
S_0x7fab897631d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89763060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e12520_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e125b0_0 .net "d", 0 0, L_0x600000fafac0;  alias, 1 drivers
v0x600000e12640_0 .net "q", 0 0, v0x600000e12760_0;  alias, 1 drivers
v0x600000e126d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e12760_0 .var "state", 0 0;
v0x600000e127f0_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89763340 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e13330_0 .net8 "Bitline1", 0 0, p0x7fab8b0810d8;  1 drivers, strength-aware
v0x600000e133c0_0 .net8 "Bitline2", 0 0, p0x7fab8b081108;  1 drivers, strength-aware
v0x600000e13450_0 .net "D", 0 0, L_0x600000fafb60;  1 drivers
v0x600000e134e0_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e13570_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e13600_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e13690_0 .net *"_ivl_0", 0 0, L_0x600000fae9e0;  1 drivers
o0x7fab8b081168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e13720_0 name=_ivl_2
v0x600000e137b0_0 .net *"_ivl_6", 0 0, L_0x600000faeb20;  1 drivers
o0x7fab8b0811c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e13840_0 name=_ivl_8
v0x600000e138d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e13960_0 .net "dffOut", 0 0, v0x600000e13210_0;  1 drivers
v0x600000e139f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fae9e0 .functor MUXZ 1, v0x600000e13210_0, L_0x600000fafb60, L_0x600000fb6a80, C4<>;
L_0x600000faea80 .functor MUXZ 1, o0x7fab8b081168, L_0x600000fae9e0, L_0x600000fb7480, C4<>;
L_0x600000faeb20 .functor MUXZ 1, v0x600000e13210_0, L_0x600000fafb60, L_0x600000fb6a80, C4<>;
L_0x600000faebc0 .functor MUXZ 1, o0x7fab8b0811c8, L_0x600000faeb20, L_0x600000fb7e80, C4<>;
S_0x7fab897634b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89763340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e12fd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e13060_0 .net "d", 0 0, L_0x600000fafb60;  alias, 1 drivers
v0x600000e130f0_0 .net "q", 0 0, v0x600000e13210_0;  alias, 1 drivers
v0x600000e13180_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e13210_0 .var "state", 0 0;
v0x600000e132a0_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89763620 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e13de0_0 .net8 "Bitline1", 0 0, p0x7fab8b0814f8;  1 drivers, strength-aware
v0x600000e13e70_0 .net8 "Bitline2", 0 0, p0x7fab8b081528;  1 drivers, strength-aware
v0x600000e13f00_0 .net "D", 0 0, L_0x600000fafc00;  1 drivers
v0x600000e14000_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e14090_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e14120_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e141b0_0 .net *"_ivl_0", 0 0, L_0x600000faec60;  1 drivers
o0x7fab8b081588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e14240_0 name=_ivl_2
v0x600000e142d0_0 .net *"_ivl_6", 0 0, L_0x600000faeda0;  1 drivers
o0x7fab8b0815e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e14360_0 name=_ivl_8
v0x600000e143f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e14480_0 .net "dffOut", 0 0, v0x600000e13cc0_0;  1 drivers
v0x600000e14510_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faec60 .functor MUXZ 1, v0x600000e13cc0_0, L_0x600000fafc00, L_0x600000fb6a80, C4<>;
L_0x600000faed00 .functor MUXZ 1, o0x7fab8b081588, L_0x600000faec60, L_0x600000fb7480, C4<>;
L_0x600000faeda0 .functor MUXZ 1, v0x600000e13cc0_0, L_0x600000fafc00, L_0x600000fb6a80, C4<>;
L_0x600000faee40 .functor MUXZ 1, o0x7fab8b0815e8, L_0x600000faeda0, L_0x600000fb7e80, C4<>;
S_0x7fab89763790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89763620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e13a80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e13b10_0 .net "d", 0 0, L_0x600000fafc00;  alias, 1 drivers
v0x600000e13ba0_0 .net "q", 0 0, v0x600000e13cc0_0;  alias, 1 drivers
v0x600000e13c30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e13cc0_0 .var "state", 0 0;
v0x600000e13d50_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89763900 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e14900_0 .net8 "Bitline1", 0 0, p0x7fab8b081918;  1 drivers, strength-aware
v0x600000e14990_0 .net8 "Bitline2", 0 0, p0x7fab8b081948;  1 drivers, strength-aware
v0x600000e14a20_0 .net "D", 0 0, L_0x600000fafca0;  1 drivers
v0x600000e14ab0_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e14b40_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e14bd0_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e14c60_0 .net *"_ivl_0", 0 0, L_0x600000faeee0;  1 drivers
o0x7fab8b0819a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e14cf0_0 name=_ivl_2
v0x600000e14d80_0 .net *"_ivl_6", 0 0, L_0x600000faf020;  1 drivers
o0x7fab8b081a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e14e10_0 name=_ivl_8
v0x600000e14ea0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e14f30_0 .net "dffOut", 0 0, v0x600000e147e0_0;  1 drivers
v0x600000e14fc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faeee0 .functor MUXZ 1, v0x600000e147e0_0, L_0x600000fafca0, L_0x600000fb6a80, C4<>;
L_0x600000faef80 .functor MUXZ 1, o0x7fab8b0819a8, L_0x600000faeee0, L_0x600000fb7480, C4<>;
L_0x600000faf020 .functor MUXZ 1, v0x600000e147e0_0, L_0x600000fafca0, L_0x600000fb6a80, C4<>;
L_0x600000faf0c0 .functor MUXZ 1, o0x7fab8b081a08, L_0x600000faf020, L_0x600000fb7e80, C4<>;
S_0x7fab89763a70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89763900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e145a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e14630_0 .net "d", 0 0, L_0x600000fafca0;  alias, 1 drivers
v0x600000e146c0_0 .net "q", 0 0, v0x600000e147e0_0;  alias, 1 drivers
v0x600000e14750_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e147e0_0 .var "state", 0 0;
v0x600000e14870_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab89763be0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab89706150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e153b0_0 .net8 "Bitline1", 0 0, p0x7fab8b081d38;  1 drivers, strength-aware
v0x600000e15440_0 .net8 "Bitline2", 0 0, p0x7fab8b081d68;  1 drivers, strength-aware
v0x600000e154d0_0 .net "D", 0 0, L_0x600000fafd40;  1 drivers
v0x600000e15560_0 .net "ReadEnable1", 0 0, L_0x600000fb7480;  alias, 1 drivers
v0x600000e155f0_0 .net "ReadEnable2", 0 0, L_0x600000fb7e80;  alias, 1 drivers
v0x600000e15680_0 .net "WriteEnable", 0 0, L_0x600000fb6a80;  alias, 1 drivers
v0x600000e15710_0 .net *"_ivl_0", 0 0, L_0x600000faf160;  1 drivers
o0x7fab8b081dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e157a0_0 name=_ivl_2
v0x600000e15830_0 .net *"_ivl_6", 0 0, L_0x600000faf2a0;  1 drivers
o0x7fab8b081e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e158c0_0 name=_ivl_8
v0x600000e15950_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e159e0_0 .net "dffOut", 0 0, v0x600000e15290_0;  1 drivers
v0x600000e15a70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000faf160 .functor MUXZ 1, v0x600000e15290_0, L_0x600000fafd40, L_0x600000fb6a80, C4<>;
L_0x600000faf200 .functor MUXZ 1, o0x7fab8b081dc8, L_0x600000faf160, L_0x600000fb7480, C4<>;
L_0x600000faf2a0 .functor MUXZ 1, v0x600000e15290_0, L_0x600000fafd40, L_0x600000fb6a80, C4<>;
L_0x600000faf340 .functor MUXZ 1, o0x7fab8b081e28, L_0x600000faf2a0, L_0x600000fb7e80, C4<>;
S_0x7fab89763d50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89763be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e15050_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e150e0_0 .net "d", 0 0, L_0x600000fafd40;  alias, 1 drivers
v0x600000e15170_0 .net "q", 0 0, v0x600000e15290_0;  alias, 1 drivers
v0x600000e15200_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e15290_0 .var "state", 0 0;
v0x600000e15320_0 .net "wen", 0 0, L_0x600000fb6a80;  alias, 1 drivers
S_0x7fab897628a0 .scope module, "regArray[14]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e1fde0_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000e1fe70_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000e1ff00_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000e60000_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  1 drivers
v0x600000e60090_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  1 drivers
v0x600000e60120_0 .net "WriteReg", 0 0, L_0x600000fb6b20;  1 drivers
v0x600000e601b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e60240_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb2620 .part v0x600000e719e0_0, 0, 1;
L_0x600000fb26c0 .part v0x600000e719e0_0, 1, 1;
L_0x600000fb2760 .part v0x600000e719e0_0, 2, 1;
L_0x600000fb2800 .part v0x600000e719e0_0, 3, 1;
L_0x600000fb28a0 .part v0x600000e719e0_0, 4, 1;
L_0x600000fb2940 .part v0x600000e719e0_0, 5, 1;
L_0x600000fb29e0 .part v0x600000e719e0_0, 6, 1;
L_0x600000fb2a80 .part v0x600000e719e0_0, 7, 1;
L_0x600000fb2b20 .part v0x600000e719e0_0, 8, 1;
L_0x600000fb2bc0 .part v0x600000e719e0_0, 9, 1;
L_0x600000fb2c60 .part v0x600000e719e0_0, 10, 1;
L_0x600000fb2d00 .part v0x600000e719e0_0, 11, 1;
L_0x600000fb2da0 .part v0x600000e719e0_0, 12, 1;
L_0x600000fb2e40 .part v0x600000e719e0_0, 13, 1;
L_0x600000fb2ee0 .part v0x600000e719e0_0, 14, 1;
L_0x600000fb2f80 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b082308 .port I0x600003e1fe80, L_0x600000fafe80;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b082308;
p0x7fab8b082788 .port I0x600003e1fe80, L_0x600000fb0140;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b082788;
p0x7fab8b082ba8 .port I0x600003e1fe80, L_0x600000fb03c0;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b082ba8;
p0x7fab8b082fc8 .port I0x600003e1fe80, L_0x600000fb0640;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b082fc8;
p0x7fab8b0833e8 .port I0x600003e1fe80, L_0x600000fb08c0;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0833e8;
p0x7fab8b083808 .port I0x600003e1fe80, L_0x600000fb0b40;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b083808;
p0x7fab8b083c28 .port I0x600003e1fe80, L_0x600000fb0dc0;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b083c28;
p0x7fab8b084048 .port I0x600003e1fe80, L_0x600000fb1040;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b084048;
p0x7fab8b084468 .port I0x600003e1fe80, L_0x600000fb12c0;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b084468;
p0x7fab8b084888 .port I0x600003e1fe80, L_0x600000fb1540;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b084888;
p0x7fab8b084ca8 .port I0x600003e1fe80, L_0x600000fb17c0;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b084ca8;
p0x7fab8b0850c8 .port I0x600003e1fe80, L_0x600000fb1a40;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0850c8;
p0x7fab8b0854e8 .port I0x600003e1fe80, L_0x600000fb1cc0;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0854e8;
p0x7fab8b085908 .port I0x600003e1fe80, L_0x600000fb1f40;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b085908;
p0x7fab8b085d28 .port I0x600003e1fe80, L_0x600000fb21c0;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b085d28;
p0x7fab8b086148 .port I0x600003e1fe80, L_0x600000fb2440;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b086148;
p0x7fab8b082338 .port I0x600003f55fe0, L_0x600000fb0000;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b082338;
p0x7fab8b0827b8 .port I0x600003f55fe0, L_0x600000fb0280;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0827b8;
p0x7fab8b082bd8 .port I0x600003f55fe0, L_0x600000fb0500;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b082bd8;
p0x7fab8b082ff8 .port I0x600003f55fe0, L_0x600000fb0780;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b082ff8;
p0x7fab8b083418 .port I0x600003f55fe0, L_0x600000fb0a00;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b083418;
p0x7fab8b083838 .port I0x600003f55fe0, L_0x600000fb0c80;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b083838;
p0x7fab8b083c58 .port I0x600003f55fe0, L_0x600000fb0f00;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b083c58;
p0x7fab8b084078 .port I0x600003f55fe0, L_0x600000fb1180;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b084078;
p0x7fab8b084498 .port I0x600003f55fe0, L_0x600000fb1400;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b084498;
p0x7fab8b0848b8 .port I0x600003f55fe0, L_0x600000fb1680;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0848b8;
p0x7fab8b084cd8 .port I0x600003f55fe0, L_0x600000fb1900;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b084cd8;
p0x7fab8b0850f8 .port I0x600003f55fe0, L_0x600000fb1b80;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0850f8;
p0x7fab8b085518 .port I0x600003f55fe0, L_0x600000fb1e00;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b085518;
p0x7fab8b085938 .port I0x600003f55fe0, L_0x600000fb2080;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b085938;
p0x7fab8b085d58 .port I0x600003f55fe0, L_0x600000fb2300;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b085d58;
p0x7fab8b086178 .port I0x600003f55fe0, L_0x600000fb2580;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b086178;
S_0x7fab897642c0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e162e0_0 .net8 "Bitline1", 0 0, p0x7fab8b082308;  1 drivers, strength-aware
v0x600000e16370_0 .net8 "Bitline2", 0 0, p0x7fab8b082338;  1 drivers, strength-aware
v0x600000e16400_0 .net "D", 0 0, L_0x600000fb2620;  1 drivers
v0x600000e16490_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e16520_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e165b0_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e16640_0 .net *"_ivl_0", 0 0, L_0x600000fafde0;  1 drivers
o0x7fab8b0823f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e166d0_0 name=_ivl_2
v0x600000e16760_0 .net *"_ivl_6", 0 0, L_0x600000faff20;  1 drivers
o0x7fab8b082458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e167f0_0 name=_ivl_8
v0x600000e16880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e16910_0 .net "dffOut", 0 0, v0x600000e161c0_0;  1 drivers
v0x600000e169a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fafde0 .functor MUXZ 1, v0x600000e161c0_0, L_0x600000fb2620, L_0x600000fb6b20, C4<>;
L_0x600000fafe80 .functor MUXZ 1, o0x7fab8b0823f8, L_0x600000fafde0, L_0x600000fb7520, C4<>;
L_0x600000faff20 .functor MUXZ 1, v0x600000e161c0_0, L_0x600000fb2620, L_0x600000fb6b20, C4<>;
L_0x600000fb0000 .functor MUXZ 1, o0x7fab8b082458, L_0x600000faff20, L_0x600000fb7f20, C4<>;
S_0x7fab89764430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897642c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e15f80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e16010_0 .net "d", 0 0, L_0x600000fb2620;  alias, 1 drivers
v0x600000e160a0_0 .net "q", 0 0, v0x600000e161c0_0;  alias, 1 drivers
v0x600000e16130_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e161c0_0 .var "state", 0 0;
v0x600000e16250_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab897645a0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e16d90_0 .net8 "Bitline1", 0 0, p0x7fab8b082788;  1 drivers, strength-aware
v0x600000e16e20_0 .net8 "Bitline2", 0 0, p0x7fab8b0827b8;  1 drivers, strength-aware
v0x600000e16eb0_0 .net "D", 0 0, L_0x600000fb26c0;  1 drivers
v0x600000e16f40_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e16fd0_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e17060_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e170f0_0 .net *"_ivl_0", 0 0, L_0x600000fb00a0;  1 drivers
o0x7fab8b082818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e17180_0 name=_ivl_2
v0x600000e17210_0 .net *"_ivl_6", 0 0, L_0x600000fb01e0;  1 drivers
o0x7fab8b082878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e172a0_0 name=_ivl_8
v0x600000e17330_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e173c0_0 .net "dffOut", 0 0, v0x600000e16c70_0;  1 drivers
v0x600000e17450_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb00a0 .functor MUXZ 1, v0x600000e16c70_0, L_0x600000fb26c0, L_0x600000fb6b20, C4<>;
L_0x600000fb0140 .functor MUXZ 1, o0x7fab8b082818, L_0x600000fb00a0, L_0x600000fb7520, C4<>;
L_0x600000fb01e0 .functor MUXZ 1, v0x600000e16c70_0, L_0x600000fb26c0, L_0x600000fb6b20, C4<>;
L_0x600000fb0280 .functor MUXZ 1, o0x7fab8b082878, L_0x600000fb01e0, L_0x600000fb7f20, C4<>;
S_0x7fab89764710 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897645a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e16a30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e16ac0_0 .net "d", 0 0, L_0x600000fb26c0;  alias, 1 drivers
v0x600000e16b50_0 .net "q", 0 0, v0x600000e16c70_0;  alias, 1 drivers
v0x600000e16be0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e16c70_0 .var "state", 0 0;
v0x600000e16d00_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab89764880 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e17840_0 .net8 "Bitline1", 0 0, p0x7fab8b082ba8;  1 drivers, strength-aware
v0x600000e178d0_0 .net8 "Bitline2", 0 0, p0x7fab8b082bd8;  1 drivers, strength-aware
v0x600000e17960_0 .net "D", 0 0, L_0x600000fb2760;  1 drivers
v0x600000e179f0_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e17a80_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e17b10_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e17ba0_0 .net *"_ivl_0", 0 0, L_0x600000fb0320;  1 drivers
o0x7fab8b082c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e17c30_0 name=_ivl_2
v0x600000e17cc0_0 .net *"_ivl_6", 0 0, L_0x600000fb0460;  1 drivers
o0x7fab8b082c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e17d50_0 name=_ivl_8
v0x600000e17de0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e17e70_0 .net "dffOut", 0 0, v0x600000e17720_0;  1 drivers
v0x600000e17f00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb0320 .functor MUXZ 1, v0x600000e17720_0, L_0x600000fb2760, L_0x600000fb6b20, C4<>;
L_0x600000fb03c0 .functor MUXZ 1, o0x7fab8b082c38, L_0x600000fb0320, L_0x600000fb7520, C4<>;
L_0x600000fb0460 .functor MUXZ 1, v0x600000e17720_0, L_0x600000fb2760, L_0x600000fb6b20, C4<>;
L_0x600000fb0500 .functor MUXZ 1, o0x7fab8b082c98, L_0x600000fb0460, L_0x600000fb7f20, C4<>;
S_0x7fab897649f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89764880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e174e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e17570_0 .net "d", 0 0, L_0x600000fb2760;  alias, 1 drivers
v0x600000e17600_0 .net "q", 0 0, v0x600000e17720_0;  alias, 1 drivers
v0x600000e17690_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e17720_0 .var "state", 0 0;
v0x600000e177b0_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab89764b60 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e18360_0 .net8 "Bitline1", 0 0, p0x7fab8b082fc8;  1 drivers, strength-aware
v0x600000e183f0_0 .net8 "Bitline2", 0 0, p0x7fab8b082ff8;  1 drivers, strength-aware
v0x600000e18480_0 .net "D", 0 0, L_0x600000fb2800;  1 drivers
v0x600000e18510_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e185a0_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e18630_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e186c0_0 .net *"_ivl_0", 0 0, L_0x600000fb05a0;  1 drivers
o0x7fab8b083058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e18750_0 name=_ivl_2
v0x600000e187e0_0 .net *"_ivl_6", 0 0, L_0x600000fb06e0;  1 drivers
o0x7fab8b0830b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e18870_0 name=_ivl_8
v0x600000e18900_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e18990_0 .net "dffOut", 0 0, v0x600000e18240_0;  1 drivers
v0x600000e18a20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb05a0 .functor MUXZ 1, v0x600000e18240_0, L_0x600000fb2800, L_0x600000fb6b20, C4<>;
L_0x600000fb0640 .functor MUXZ 1, o0x7fab8b083058, L_0x600000fb05a0, L_0x600000fb7520, C4<>;
L_0x600000fb06e0 .functor MUXZ 1, v0x600000e18240_0, L_0x600000fb2800, L_0x600000fb6b20, C4<>;
L_0x600000fb0780 .functor MUXZ 1, o0x7fab8b0830b8, L_0x600000fb06e0, L_0x600000fb7f20, C4<>;
S_0x7fab89764cd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89764b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e18000_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e18090_0 .net "d", 0 0, L_0x600000fb2800;  alias, 1 drivers
v0x600000e18120_0 .net "q", 0 0, v0x600000e18240_0;  alias, 1 drivers
v0x600000e181b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e18240_0 .var "state", 0 0;
v0x600000e182d0_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab89764e40 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e18e10_0 .net8 "Bitline1", 0 0, p0x7fab8b0833e8;  1 drivers, strength-aware
v0x600000e18ea0_0 .net8 "Bitline2", 0 0, p0x7fab8b083418;  1 drivers, strength-aware
v0x600000e18f30_0 .net "D", 0 0, L_0x600000fb28a0;  1 drivers
v0x600000e18fc0_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e19050_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e190e0_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e19170_0 .net *"_ivl_0", 0 0, L_0x600000fb0820;  1 drivers
o0x7fab8b083478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e19200_0 name=_ivl_2
v0x600000e19290_0 .net *"_ivl_6", 0 0, L_0x600000fb0960;  1 drivers
o0x7fab8b0834d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e19320_0 name=_ivl_8
v0x600000e193b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e19440_0 .net "dffOut", 0 0, v0x600000e18cf0_0;  1 drivers
v0x600000e194d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb0820 .functor MUXZ 1, v0x600000e18cf0_0, L_0x600000fb28a0, L_0x600000fb6b20, C4<>;
L_0x600000fb08c0 .functor MUXZ 1, o0x7fab8b083478, L_0x600000fb0820, L_0x600000fb7520, C4<>;
L_0x600000fb0960 .functor MUXZ 1, v0x600000e18cf0_0, L_0x600000fb28a0, L_0x600000fb6b20, C4<>;
L_0x600000fb0a00 .functor MUXZ 1, o0x7fab8b0834d8, L_0x600000fb0960, L_0x600000fb7f20, C4<>;
S_0x7fab89764fb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89764e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e18ab0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e18b40_0 .net "d", 0 0, L_0x600000fb28a0;  alias, 1 drivers
v0x600000e18bd0_0 .net "q", 0 0, v0x600000e18cf0_0;  alias, 1 drivers
v0x600000e18c60_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e18cf0_0 .var "state", 0 0;
v0x600000e18d80_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab89765120 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e198c0_0 .net8 "Bitline1", 0 0, p0x7fab8b083808;  1 drivers, strength-aware
v0x600000e19950_0 .net8 "Bitline2", 0 0, p0x7fab8b083838;  1 drivers, strength-aware
v0x600000e199e0_0 .net "D", 0 0, L_0x600000fb2940;  1 drivers
v0x600000e19a70_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e19b00_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e19b90_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e19c20_0 .net *"_ivl_0", 0 0, L_0x600000fb0aa0;  1 drivers
o0x7fab8b083898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e19cb0_0 name=_ivl_2
v0x600000e19d40_0 .net *"_ivl_6", 0 0, L_0x600000fb0be0;  1 drivers
o0x7fab8b0838f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e19dd0_0 name=_ivl_8
v0x600000e19e60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e19ef0_0 .net "dffOut", 0 0, v0x600000e197a0_0;  1 drivers
v0x600000e19f80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb0aa0 .functor MUXZ 1, v0x600000e197a0_0, L_0x600000fb2940, L_0x600000fb6b20, C4<>;
L_0x600000fb0b40 .functor MUXZ 1, o0x7fab8b083898, L_0x600000fb0aa0, L_0x600000fb7520, C4<>;
L_0x600000fb0be0 .functor MUXZ 1, v0x600000e197a0_0, L_0x600000fb2940, L_0x600000fb6b20, C4<>;
L_0x600000fb0c80 .functor MUXZ 1, o0x7fab8b0838f8, L_0x600000fb0be0, L_0x600000fb7f20, C4<>;
S_0x7fab89765290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89765120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e19560_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e195f0_0 .net "d", 0 0, L_0x600000fb2940;  alias, 1 drivers
v0x600000e19680_0 .net "q", 0 0, v0x600000e197a0_0;  alias, 1 drivers
v0x600000e19710_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e197a0_0 .var "state", 0 0;
v0x600000e19830_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab89765400 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e1a370_0 .net8 "Bitline1", 0 0, p0x7fab8b083c28;  1 drivers, strength-aware
v0x600000e1a400_0 .net8 "Bitline2", 0 0, p0x7fab8b083c58;  1 drivers, strength-aware
v0x600000e1a490_0 .net "D", 0 0, L_0x600000fb29e0;  1 drivers
v0x600000e1a520_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e1a5b0_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e1a640_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e1a6d0_0 .net *"_ivl_0", 0 0, L_0x600000fb0d20;  1 drivers
o0x7fab8b083cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1a760_0 name=_ivl_2
v0x600000e1a7f0_0 .net *"_ivl_6", 0 0, L_0x600000fb0e60;  1 drivers
o0x7fab8b083d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1a880_0 name=_ivl_8
v0x600000e1a910_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1a9a0_0 .net "dffOut", 0 0, v0x600000e1a250_0;  1 drivers
v0x600000e1aa30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb0d20 .functor MUXZ 1, v0x600000e1a250_0, L_0x600000fb29e0, L_0x600000fb6b20, C4<>;
L_0x600000fb0dc0 .functor MUXZ 1, o0x7fab8b083cb8, L_0x600000fb0d20, L_0x600000fb7520, C4<>;
L_0x600000fb0e60 .functor MUXZ 1, v0x600000e1a250_0, L_0x600000fb29e0, L_0x600000fb6b20, C4<>;
L_0x600000fb0f00 .functor MUXZ 1, o0x7fab8b083d18, L_0x600000fb0e60, L_0x600000fb7f20, C4<>;
S_0x7fab89765570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89765400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e1a010_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1a0a0_0 .net "d", 0 0, L_0x600000fb29e0;  alias, 1 drivers
v0x600000e1a130_0 .net "q", 0 0, v0x600000e1a250_0;  alias, 1 drivers
v0x600000e1a1c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e1a250_0 .var "state", 0 0;
v0x600000e1a2e0_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab897656e0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e2e0a0_0 .net8 "Bitline1", 0 0, p0x7fab8b084048;  1 drivers, strength-aware
v0x600000e2e130_0 .net8 "Bitline2", 0 0, p0x7fab8b084078;  1 drivers, strength-aware
v0x600000e2e1c0_0 .net "D", 0 0, L_0x600000fb2a80;  1 drivers
v0x600000e2e250_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e2e2e0_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e2e370_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e2e400_0 .net *"_ivl_0", 0 0, L_0x600000fb0fa0;  1 drivers
o0x7fab8b0840d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2e490_0 name=_ivl_2
v0x600000e2e520_0 .net *"_ivl_6", 0 0, L_0x600000fb10e0;  1 drivers
o0x7fab8b084138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2e5b0_0 name=_ivl_8
v0x600000e2e640_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2e6d0_0 .net "dffOut", 0 0, v0x600000e1ad00_0;  1 drivers
v0x600000e2e760_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb0fa0 .functor MUXZ 1, v0x600000e1ad00_0, L_0x600000fb2a80, L_0x600000fb6b20, C4<>;
L_0x600000fb1040 .functor MUXZ 1, o0x7fab8b0840d8, L_0x600000fb0fa0, L_0x600000fb7520, C4<>;
L_0x600000fb10e0 .functor MUXZ 1, v0x600000e1ad00_0, L_0x600000fb2a80, L_0x600000fb6b20, C4<>;
L_0x600000fb1180 .functor MUXZ 1, o0x7fab8b084138, L_0x600000fb10e0, L_0x600000fb7f20, C4<>;
S_0x7fab89765850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897656e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e1aac0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1ab50_0 .net "d", 0 0, L_0x600000fb2a80;  alias, 1 drivers
v0x600000e1abe0_0 .net "q", 0 0, v0x600000e1ad00_0;  alias, 1 drivers
v0x600000e1ac70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e1ad00_0 .var "state", 0 0;
v0x600000e2e010_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b5b70 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e2eb50_0 .net8 "Bitline1", 0 0, p0x7fab8b084468;  1 drivers, strength-aware
v0x600000e2ebe0_0 .net8 "Bitline2", 0 0, p0x7fab8b084498;  1 drivers, strength-aware
v0x600000e2ec70_0 .net "D", 0 0, L_0x600000fb2b20;  1 drivers
v0x600000e2ed00_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e2ed90_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e2ee20_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e2eeb0_0 .net *"_ivl_0", 0 0, L_0x600000fb1220;  1 drivers
o0x7fab8b0844f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2ef40_0 name=_ivl_2
v0x600000e2efd0_0 .net *"_ivl_6", 0 0, L_0x600000fb1360;  1 drivers
o0x7fab8b084558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2f060_0 name=_ivl_8
v0x600000e2f0f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2f180_0 .net "dffOut", 0 0, v0x600000e2ea30_0;  1 drivers
v0x600000e2f210_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb1220 .functor MUXZ 1, v0x600000e2ea30_0, L_0x600000fb2b20, L_0x600000fb6b20, C4<>;
L_0x600000fb12c0 .functor MUXZ 1, o0x7fab8b0844f8, L_0x600000fb1220, L_0x600000fb7520, C4<>;
L_0x600000fb1360 .functor MUXZ 1, v0x600000e2ea30_0, L_0x600000fb2b20, L_0x600000fb6b20, C4<>;
L_0x600000fb1400 .functor MUXZ 1, o0x7fab8b084558, L_0x600000fb1360, L_0x600000fb7f20, C4<>;
S_0x7fab8b5b5730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b5b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e2e7f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2e880_0 .net "d", 0 0, L_0x600000fb2b20;  alias, 1 drivers
v0x600000e2e910_0 .net "q", 0 0, v0x600000e2ea30_0;  alias, 1 drivers
v0x600000e2e9a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e2ea30_0 .var "state", 0 0;
v0x600000e2eac0_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b4fc0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e2f600_0 .net8 "Bitline1", 0 0, p0x7fab8b084888;  1 drivers, strength-aware
v0x600000e2f690_0 .net8 "Bitline2", 0 0, p0x7fab8b0848b8;  1 drivers, strength-aware
v0x600000e2f720_0 .net "D", 0 0, L_0x600000fb2bc0;  1 drivers
v0x600000e2f7b0_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e2f840_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e2f8d0_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e2f960_0 .net *"_ivl_0", 0 0, L_0x600000fb14a0;  1 drivers
o0x7fab8b084918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2f9f0_0 name=_ivl_2
v0x600000e2fa80_0 .net *"_ivl_6", 0 0, L_0x600000fb15e0;  1 drivers
o0x7fab8b084978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e2fb10_0 name=_ivl_8
v0x600000e2fba0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2fc30_0 .net "dffOut", 0 0, v0x600000e2f4e0_0;  1 drivers
v0x600000e2fcc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb14a0 .functor MUXZ 1, v0x600000e2f4e0_0, L_0x600000fb2bc0, L_0x600000fb6b20, C4<>;
L_0x600000fb1540 .functor MUXZ 1, o0x7fab8b084918, L_0x600000fb14a0, L_0x600000fb7520, C4<>;
L_0x600000fb15e0 .functor MUXZ 1, v0x600000e2f4e0_0, L_0x600000fb2bc0, L_0x600000fb6b20, C4<>;
L_0x600000fb1680 .functor MUXZ 1, o0x7fab8b084978, L_0x600000fb15e0, L_0x600000fb7f20, C4<>;
S_0x7fab8b5b4c90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b4fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e2f2a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2f330_0 .net "d", 0 0, L_0x600000fb2bc0;  alias, 1 drivers
v0x600000e2f3c0_0 .net "q", 0 0, v0x600000e2f4e0_0;  alias, 1 drivers
v0x600000e2f450_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e2f4e0_0 .var "state", 0 0;
v0x600000e2f570_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b4850 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e1c120_0 .net8 "Bitline1", 0 0, p0x7fab8b084ca8;  1 drivers, strength-aware
v0x600000e1c1b0_0 .net8 "Bitline2", 0 0, p0x7fab8b084cd8;  1 drivers, strength-aware
v0x600000e1c240_0 .net "D", 0 0, L_0x600000fb2c60;  1 drivers
v0x600000e1c2d0_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e1c360_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e1c3f0_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e1c480_0 .net *"_ivl_0", 0 0, L_0x600000fb1720;  1 drivers
o0x7fab8b084d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1c510_0 name=_ivl_2
v0x600000e1c5a0_0 .net *"_ivl_6", 0 0, L_0x600000fb1860;  1 drivers
o0x7fab8b084d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1c630_0 name=_ivl_8
v0x600000e1c6c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1c750_0 .net "dffOut", 0 0, v0x600000e1c000_0;  1 drivers
v0x600000e1c7e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb1720 .functor MUXZ 1, v0x600000e1c000_0, L_0x600000fb2c60, L_0x600000fb6b20, C4<>;
L_0x600000fb17c0 .functor MUXZ 1, o0x7fab8b084d38, L_0x600000fb1720, L_0x600000fb7520, C4<>;
L_0x600000fb1860 .functor MUXZ 1, v0x600000e1c000_0, L_0x600000fb2c60, L_0x600000fb6b20, C4<>;
L_0x600000fb1900 .functor MUXZ 1, o0x7fab8b084d98, L_0x600000fb1860, L_0x600000fb7f20, C4<>;
S_0x7fab8b5b4520 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b4850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e2fd50_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e2fde0_0 .net "d", 0 0, L_0x600000fb2c60;  alias, 1 drivers
v0x600000e2fe70_0 .net "q", 0 0, v0x600000e1c000_0;  alias, 1 drivers
v0x600000e2ff00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e1c000_0 .var "state", 0 0;
v0x600000e1c090_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b40e0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e1cbd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0850c8;  1 drivers, strength-aware
v0x600000e1cc60_0 .net8 "Bitline2", 0 0, p0x7fab8b0850f8;  1 drivers, strength-aware
v0x600000e1ccf0_0 .net "D", 0 0, L_0x600000fb2d00;  1 drivers
v0x600000e1cd80_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e1ce10_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e1cea0_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e1cf30_0 .net *"_ivl_0", 0 0, L_0x600000fb19a0;  1 drivers
o0x7fab8b085158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1cfc0_0 name=_ivl_2
v0x600000e1d050_0 .net *"_ivl_6", 0 0, L_0x600000fb1ae0;  1 drivers
o0x7fab8b0851b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1d0e0_0 name=_ivl_8
v0x600000e1d170_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1d200_0 .net "dffOut", 0 0, v0x600000e1cab0_0;  1 drivers
v0x600000e1d290_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb19a0 .functor MUXZ 1, v0x600000e1cab0_0, L_0x600000fb2d00, L_0x600000fb6b20, C4<>;
L_0x600000fb1a40 .functor MUXZ 1, o0x7fab8b085158, L_0x600000fb19a0, L_0x600000fb7520, C4<>;
L_0x600000fb1ae0 .functor MUXZ 1, v0x600000e1cab0_0, L_0x600000fb2d00, L_0x600000fb6b20, C4<>;
L_0x600000fb1b80 .functor MUXZ 1, o0x7fab8b0851b8, L_0x600000fb1ae0, L_0x600000fb7f20, C4<>;
S_0x7fab8b5b3db0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b40e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e1c870_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1c900_0 .net "d", 0 0, L_0x600000fb2d00;  alias, 1 drivers
v0x600000e1c990_0 .net "q", 0 0, v0x600000e1cab0_0;  alias, 1 drivers
v0x600000e1ca20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e1cab0_0 .var "state", 0 0;
v0x600000e1cb40_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b3970 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e1d680_0 .net8 "Bitline1", 0 0, p0x7fab8b0854e8;  1 drivers, strength-aware
v0x600000e1d710_0 .net8 "Bitline2", 0 0, p0x7fab8b085518;  1 drivers, strength-aware
v0x600000e1d7a0_0 .net "D", 0 0, L_0x600000fb2da0;  1 drivers
v0x600000e1d830_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e1d8c0_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e1d950_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e1d9e0_0 .net *"_ivl_0", 0 0, L_0x600000fb1c20;  1 drivers
o0x7fab8b085578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1da70_0 name=_ivl_2
v0x600000e1db00_0 .net *"_ivl_6", 0 0, L_0x600000fb1d60;  1 drivers
o0x7fab8b0855d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1db90_0 name=_ivl_8
v0x600000e1dc20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1dcb0_0 .net "dffOut", 0 0, v0x600000e1d560_0;  1 drivers
v0x600000e1dd40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb1c20 .functor MUXZ 1, v0x600000e1d560_0, L_0x600000fb2da0, L_0x600000fb6b20, C4<>;
L_0x600000fb1cc0 .functor MUXZ 1, o0x7fab8b085578, L_0x600000fb1c20, L_0x600000fb7520, C4<>;
L_0x600000fb1d60 .functor MUXZ 1, v0x600000e1d560_0, L_0x600000fb2da0, L_0x600000fb6b20, C4<>;
L_0x600000fb1e00 .functor MUXZ 1, o0x7fab8b0855d8, L_0x600000fb1d60, L_0x600000fb7f20, C4<>;
S_0x7fab8b5b3640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b3970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e1d320_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1d3b0_0 .net "d", 0 0, L_0x600000fb2da0;  alias, 1 drivers
v0x600000e1d440_0 .net "q", 0 0, v0x600000e1d560_0;  alias, 1 drivers
v0x600000e1d4d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e1d560_0 .var "state", 0 0;
v0x600000e1d5f0_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b3200 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e1e130_0 .net8 "Bitline1", 0 0, p0x7fab8b085908;  1 drivers, strength-aware
v0x600000e1e1c0_0 .net8 "Bitline2", 0 0, p0x7fab8b085938;  1 drivers, strength-aware
v0x600000e1e250_0 .net "D", 0 0, L_0x600000fb2e40;  1 drivers
v0x600000e1e2e0_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e1e370_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e1e400_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e1e490_0 .net *"_ivl_0", 0 0, L_0x600000fb1ea0;  1 drivers
o0x7fab8b085998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1e520_0 name=_ivl_2
v0x600000e1e5b0_0 .net *"_ivl_6", 0 0, L_0x600000fb1fe0;  1 drivers
o0x7fab8b0859f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1e640_0 name=_ivl_8
v0x600000e1e6d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1e760_0 .net "dffOut", 0 0, v0x600000e1e010_0;  1 drivers
v0x600000e1e7f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb1ea0 .functor MUXZ 1, v0x600000e1e010_0, L_0x600000fb2e40, L_0x600000fb6b20, C4<>;
L_0x600000fb1f40 .functor MUXZ 1, o0x7fab8b085998, L_0x600000fb1ea0, L_0x600000fb7520, C4<>;
L_0x600000fb1fe0 .functor MUXZ 1, v0x600000e1e010_0, L_0x600000fb2e40, L_0x600000fb6b20, C4<>;
L_0x600000fb2080 .functor MUXZ 1, o0x7fab8b0859f8, L_0x600000fb1fe0, L_0x600000fb7f20, C4<>;
S_0x7fab8b5b2ed0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b3200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e1ddd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1de60_0 .net "d", 0 0, L_0x600000fb2e40;  alias, 1 drivers
v0x600000e1def0_0 .net "q", 0 0, v0x600000e1e010_0;  alias, 1 drivers
v0x600000e1df80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e1e010_0 .var "state", 0 0;
v0x600000e1e0a0_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b2a90 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e1ebe0_0 .net8 "Bitline1", 0 0, p0x7fab8b085d28;  1 drivers, strength-aware
v0x600000e1ec70_0 .net8 "Bitline2", 0 0, p0x7fab8b085d58;  1 drivers, strength-aware
v0x600000e1ed00_0 .net "D", 0 0, L_0x600000fb2ee0;  1 drivers
v0x600000e1ed90_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e1ee20_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e1eeb0_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e1ef40_0 .net *"_ivl_0", 0 0, L_0x600000fb2120;  1 drivers
o0x7fab8b085db8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1efd0_0 name=_ivl_2
v0x600000e1f060_0 .net *"_ivl_6", 0 0, L_0x600000fb2260;  1 drivers
o0x7fab8b085e18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1f0f0_0 name=_ivl_8
v0x600000e1f180_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1f210_0 .net "dffOut", 0 0, v0x600000e1eac0_0;  1 drivers
v0x600000e1f2a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb2120 .functor MUXZ 1, v0x600000e1eac0_0, L_0x600000fb2ee0, L_0x600000fb6b20, C4<>;
L_0x600000fb21c0 .functor MUXZ 1, o0x7fab8b085db8, L_0x600000fb2120, L_0x600000fb7520, C4<>;
L_0x600000fb2260 .functor MUXZ 1, v0x600000e1eac0_0, L_0x600000fb2ee0, L_0x600000fb6b20, C4<>;
L_0x600000fb2300 .functor MUXZ 1, o0x7fab8b085e18, L_0x600000fb2260, L_0x600000fb7f20, C4<>;
S_0x7fab8b5b2760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b2a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e1e880_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1e910_0 .net "d", 0 0, L_0x600000fb2ee0;  alias, 1 drivers
v0x600000e1e9a0_0 .net "q", 0 0, v0x600000e1eac0_0;  alias, 1 drivers
v0x600000e1ea30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e1eac0_0 .var "state", 0 0;
v0x600000e1eb50_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b2320 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab897628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e1f690_0 .net8 "Bitline1", 0 0, p0x7fab8b086148;  1 drivers, strength-aware
v0x600000e1f720_0 .net8 "Bitline2", 0 0, p0x7fab8b086178;  1 drivers, strength-aware
v0x600000e1f7b0_0 .net "D", 0 0, L_0x600000fb2f80;  1 drivers
v0x600000e1f840_0 .net "ReadEnable1", 0 0, L_0x600000fb7520;  alias, 1 drivers
v0x600000e1f8d0_0 .net "ReadEnable2", 0 0, L_0x600000fb7f20;  alias, 1 drivers
v0x600000e1f960_0 .net "WriteEnable", 0 0, L_0x600000fb6b20;  alias, 1 drivers
v0x600000e1f9f0_0 .net *"_ivl_0", 0 0, L_0x600000fb23a0;  1 drivers
o0x7fab8b0861d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1fa80_0 name=_ivl_2
v0x600000e1fb10_0 .net *"_ivl_6", 0 0, L_0x600000fb24e0;  1 drivers
o0x7fab8b086238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e1fba0_0 name=_ivl_8
v0x600000e1fc30_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1fcc0_0 .net "dffOut", 0 0, v0x600000e1f570_0;  1 drivers
v0x600000e1fd50_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb23a0 .functor MUXZ 1, v0x600000e1f570_0, L_0x600000fb2f80, L_0x600000fb6b20, C4<>;
L_0x600000fb2440 .functor MUXZ 1, o0x7fab8b0861d8, L_0x600000fb23a0, L_0x600000fb7520, C4<>;
L_0x600000fb24e0 .functor MUXZ 1, v0x600000e1f570_0, L_0x600000fb2f80, L_0x600000fb6b20, C4<>;
L_0x600000fb2580 .functor MUXZ 1, o0x7fab8b086238, L_0x600000fb24e0, L_0x600000fb7f20, C4<>;
S_0x7fab8b5b1ff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b2320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e1f330_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e1f3c0_0 .net "d", 0 0, L_0x600000fb2f80;  alias, 1 drivers
v0x600000e1f450_0 .net "q", 0 0, v0x600000e1f570_0;  alias, 1 drivers
v0x600000e1f4e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e1f570_0 .var "state", 0 0;
v0x600000e1f600_0 .net "wen", 0 0, L_0x600000fb6b20;  alias, 1 drivers
S_0x7fab8b5b5400 .scope module, "regArray[15]" "Register" 4 24, 5 100 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e6aeb0_0 .net8 "Bitline1", 15 0, p0x7fab8b049a78;  alias, 0 drivers, strength-aware
v0x600000e6af40_0 .net8 "Bitline2", 15 0, p0x7fab8b049aa8;  alias, 0 drivers, strength-aware
v0x600000e6afd0_0 .net "D", 15 0, v0x600000e719e0_0;  alias, 1 drivers
v0x600000e6b060_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  1 drivers
v0x600000e6b0f0_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  1 drivers
v0x600000e6b180_0 .net "WriteReg", 0 0, L_0x600000fb6bc0;  1 drivers
v0x600000e6b210_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e6b2a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb5860 .part v0x600000e719e0_0, 0, 1;
L_0x600000fb5900 .part v0x600000e719e0_0, 1, 1;
L_0x600000fb59a0 .part v0x600000e719e0_0, 2, 1;
L_0x600000fb5a40 .part v0x600000e719e0_0, 3, 1;
L_0x600000fb5ae0 .part v0x600000e719e0_0, 4, 1;
L_0x600000fb5b80 .part v0x600000e719e0_0, 5, 1;
L_0x600000fb5c20 .part v0x600000e719e0_0, 6, 1;
L_0x600000fb5cc0 .part v0x600000e719e0_0, 7, 1;
L_0x600000fb5d60 .part v0x600000e719e0_0, 8, 1;
L_0x600000fb5e00 .part v0x600000e719e0_0, 9, 1;
L_0x600000fb5ea0 .part v0x600000e719e0_0, 10, 1;
L_0x600000fb5f40 .part v0x600000e719e0_0, 11, 1;
L_0x600000fb5fe0 .part v0x600000e719e0_0, 12, 1;
L_0x600000fb6080 .part v0x600000e719e0_0, 13, 1;
L_0x600000fb6120 .part v0x600000e719e0_0, 14, 1;
L_0x600000fb61c0 .part v0x600000e719e0_0, 15, 1;
p0x7fab8b086718 .port I0x600003e1fe80, L_0x600000fb30c0;
 .tranvp 16 1 0, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b086718;
p0x7fab8b086b98 .port I0x600003e1fe80, L_0x600000fb3340;
 .tranvp 16 1 1, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b086b98;
p0x7fab8b086fb8 .port I0x600003e1fe80, L_0x600000fb35c0;
 .tranvp 16 1 2, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b086fb8;
p0x7fab8b0873d8 .port I0x600003e1fe80, L_0x600000fb3840;
 .tranvp 16 1 3, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0873d8;
p0x7fab8b0877f8 .port I0x600003e1fe80, L_0x600000fb3ac0;
 .tranvp 16 1 4, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0877f8;
p0x7fab8b087c18 .port I0x600003e1fe80, L_0x600000fb3d40;
 .tranvp 16 1 5, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b087c18;
p0x7fab8b088038 .port I0x600003e1fe80, L_0x600000fb4000;
 .tranvp 16 1 6, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b088038;
p0x7fab8b088458 .port I0x600003e1fe80, L_0x600000fb4280;
 .tranvp 16 1 7, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b088458;
p0x7fab8b088878 .port I0x600003e1fe80, L_0x600000fb4500;
 .tranvp 16 1 8, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b088878;
p0x7fab8b088c98 .port I0x600003e1fe80, L_0x600000fb4780;
 .tranvp 16 1 9, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b088c98;
p0x7fab8b0890b8 .port I0x600003e1fe80, L_0x600000fb4a00;
 .tranvp 16 1 10, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0890b8;
p0x7fab8b0894d8 .port I0x600003e1fe80, L_0x600000fb4c80;
 .tranvp 16 1 11, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0894d8;
p0x7fab8b0898f8 .port I0x600003e1fe80, L_0x600000fb4f00;
 .tranvp 16 1 12, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b0898f8;
p0x7fab8b089d18 .port I0x600003e1fe80, L_0x600000fb5180;
 .tranvp 16 1 13, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b089d18;
p0x7fab8b08a138 .port I0x600003e1fe80, L_0x600000fb5400;
 .tranvp 16 1 14, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b08a138;
p0x7fab8b08a558 .port I0x600003e1fe80, L_0x600000fb5680;
 .tranvp 16 1 15, I0x600003e1fe80, p0x7fab8b049a78 p0x7fab8b08a558;
p0x7fab8b086748 .port I0x600003f55fe0, L_0x600000fb3200;
 .tranvp 16 1 0, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b086748;
p0x7fab8b086bc8 .port I0x600003f55fe0, L_0x600000fb3480;
 .tranvp 16 1 1, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b086bc8;
p0x7fab8b086fe8 .port I0x600003f55fe0, L_0x600000fb3700;
 .tranvp 16 1 2, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b086fe8;
p0x7fab8b087408 .port I0x600003f55fe0, L_0x600000fb3980;
 .tranvp 16 1 3, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b087408;
p0x7fab8b087828 .port I0x600003f55fe0, L_0x600000fb3c00;
 .tranvp 16 1 4, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b087828;
p0x7fab8b087c48 .port I0x600003f55fe0, L_0x600000fb3e80;
 .tranvp 16 1 5, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b087c48;
p0x7fab8b088068 .port I0x600003f55fe0, L_0x600000fb4140;
 .tranvp 16 1 6, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b088068;
p0x7fab8b088488 .port I0x600003f55fe0, L_0x600000fb43c0;
 .tranvp 16 1 7, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b088488;
p0x7fab8b0888a8 .port I0x600003f55fe0, L_0x600000fb4640;
 .tranvp 16 1 8, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0888a8;
p0x7fab8b088cc8 .port I0x600003f55fe0, L_0x600000fb48c0;
 .tranvp 16 1 9, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b088cc8;
p0x7fab8b0890e8 .port I0x600003f55fe0, L_0x600000fb4b40;
 .tranvp 16 1 10, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b0890e8;
p0x7fab8b089508 .port I0x600003f55fe0, L_0x600000fb4dc0;
 .tranvp 16 1 11, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b089508;
p0x7fab8b089928 .port I0x600003f55fe0, L_0x600000fb5040;
 .tranvp 16 1 12, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b089928;
p0x7fab8b089d48 .port I0x600003f55fe0, L_0x600000fb52c0;
 .tranvp 16 1 13, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b089d48;
p0x7fab8b08a168 .port I0x600003f55fe0, L_0x600000fb5540;
 .tranvp 16 1 14, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b08a168;
p0x7fab8b08a588 .port I0x600003f55fe0, L_0x600000fb57c0;
 .tranvp 16 1 15, I0x600003f55fe0, p0x7fab8b049aa8 p0x7fab8b08a588;
S_0x7fab8b5b1440 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e60630_0 .net8 "Bitline1", 0 0, p0x7fab8b086718;  1 drivers, strength-aware
v0x600000e606c0_0 .net8 "Bitline2", 0 0, p0x7fab8b086748;  1 drivers, strength-aware
v0x600000e60750_0 .net "D", 0 0, L_0x600000fb5860;  1 drivers
v0x600000e607e0_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e60870_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e60900_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e60990_0 .net *"_ivl_0", 0 0, L_0x600000fb3020;  1 drivers
o0x7fab8b086808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e60a20_0 name=_ivl_2
v0x600000e60ab0_0 .net *"_ivl_6", 0 0, L_0x600000fb3160;  1 drivers
o0x7fab8b086868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e60b40_0 name=_ivl_8
v0x600000e60bd0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e60c60_0 .net "dffOut", 0 0, v0x600000e60510_0;  1 drivers
v0x600000e60cf0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb3020 .functor MUXZ 1, v0x600000e60510_0, L_0x600000fb5860, L_0x600000fb6bc0, C4<>;
L_0x600000fb30c0 .functor MUXZ 1, o0x7fab8b086808, L_0x600000fb3020, L_0x600000fb75c0, C4<>;
L_0x600000fb3160 .functor MUXZ 1, v0x600000e60510_0, L_0x600000fb5860, L_0x600000fb6bc0, C4<>;
L_0x600000fb3200 .functor MUXZ 1, o0x7fab8b086868, L_0x600000fb3160, L_0x600000fb8000, C4<>;
S_0x7fab8b5b1110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b1440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e602d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e60360_0 .net "d", 0 0, L_0x600000fb5860;  alias, 1 drivers
v0x600000e603f0_0 .net "q", 0 0, v0x600000e60510_0;  alias, 1 drivers
v0x600000e60480_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e60510_0 .var "state", 0 0;
v0x600000e605a0_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5b0cd0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e610e0_0 .net8 "Bitline1", 0 0, p0x7fab8b086b98;  1 drivers, strength-aware
v0x600000e61170_0 .net8 "Bitline2", 0 0, p0x7fab8b086bc8;  1 drivers, strength-aware
v0x600000e61200_0 .net "D", 0 0, L_0x600000fb5900;  1 drivers
v0x600000e61290_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e61320_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e613b0_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e61440_0 .net *"_ivl_0", 0 0, L_0x600000fb32a0;  1 drivers
o0x7fab8b086c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e614d0_0 name=_ivl_2
v0x600000e61560_0 .net *"_ivl_6", 0 0, L_0x600000fb33e0;  1 drivers
o0x7fab8b086c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e615f0_0 name=_ivl_8
v0x600000e61680_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e61710_0 .net "dffOut", 0 0, v0x600000e60fc0_0;  1 drivers
v0x600000e617a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb32a0 .functor MUXZ 1, v0x600000e60fc0_0, L_0x600000fb5900, L_0x600000fb6bc0, C4<>;
L_0x600000fb3340 .functor MUXZ 1, o0x7fab8b086c28, L_0x600000fb32a0, L_0x600000fb75c0, C4<>;
L_0x600000fb33e0 .functor MUXZ 1, v0x600000e60fc0_0, L_0x600000fb5900, L_0x600000fb6bc0, C4<>;
L_0x600000fb3480 .functor MUXZ 1, o0x7fab8b086c88, L_0x600000fb33e0, L_0x600000fb8000, C4<>;
S_0x7fab8b5b09a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b0cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e60d80_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e60e10_0 .net "d", 0 0, L_0x600000fb5900;  alias, 1 drivers
v0x600000e60ea0_0 .net "q", 0 0, v0x600000e60fc0_0;  alias, 1 drivers
v0x600000e60f30_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e60fc0_0 .var "state", 0 0;
v0x600000e61050_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5b0560 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e61b90_0 .net8 "Bitline1", 0 0, p0x7fab8b086fb8;  1 drivers, strength-aware
v0x600000e61c20_0 .net8 "Bitline2", 0 0, p0x7fab8b086fe8;  1 drivers, strength-aware
v0x600000e61cb0_0 .net "D", 0 0, L_0x600000fb59a0;  1 drivers
v0x600000e61d40_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e61dd0_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e61e60_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e61ef0_0 .net *"_ivl_0", 0 0, L_0x600000fb3520;  1 drivers
o0x7fab8b087048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e61f80_0 name=_ivl_2
v0x600000e62010_0 .net *"_ivl_6", 0 0, L_0x600000fb3660;  1 drivers
o0x7fab8b0870a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e620a0_0 name=_ivl_8
v0x600000e62130_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e621c0_0 .net "dffOut", 0 0, v0x600000e61a70_0;  1 drivers
v0x600000e62250_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb3520 .functor MUXZ 1, v0x600000e61a70_0, L_0x600000fb59a0, L_0x600000fb6bc0, C4<>;
L_0x600000fb35c0 .functor MUXZ 1, o0x7fab8b087048, L_0x600000fb3520, L_0x600000fb75c0, C4<>;
L_0x600000fb3660 .functor MUXZ 1, v0x600000e61a70_0, L_0x600000fb59a0, L_0x600000fb6bc0, C4<>;
L_0x600000fb3700 .functor MUXZ 1, o0x7fab8b0870a8, L_0x600000fb3660, L_0x600000fb8000, C4<>;
S_0x7fab8b5bee10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b0560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e61830_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e618c0_0 .net "d", 0 0, L_0x600000fb59a0;  alias, 1 drivers
v0x600000e61950_0 .net "q", 0 0, v0x600000e61a70_0;  alias, 1 drivers
v0x600000e619e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e61a70_0 .var "state", 0 0;
v0x600000e61b00_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5beae0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e62640_0 .net8 "Bitline1", 0 0, p0x7fab8b0873d8;  1 drivers, strength-aware
v0x600000e626d0_0 .net8 "Bitline2", 0 0, p0x7fab8b087408;  1 drivers, strength-aware
v0x600000e62760_0 .net "D", 0 0, L_0x600000fb5a40;  1 drivers
v0x600000e627f0_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e62880_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e62910_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e629a0_0 .net *"_ivl_0", 0 0, L_0x600000fb37a0;  1 drivers
o0x7fab8b087468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e62a30_0 name=_ivl_2
v0x600000e62ac0_0 .net *"_ivl_6", 0 0, L_0x600000fb38e0;  1 drivers
o0x7fab8b0874c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e62b50_0 name=_ivl_8
v0x600000e62be0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e62c70_0 .net "dffOut", 0 0, v0x600000e62520_0;  1 drivers
v0x600000e62d00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb37a0 .functor MUXZ 1, v0x600000e62520_0, L_0x600000fb5a40, L_0x600000fb6bc0, C4<>;
L_0x600000fb3840 .functor MUXZ 1, o0x7fab8b087468, L_0x600000fb37a0, L_0x600000fb75c0, C4<>;
L_0x600000fb38e0 .functor MUXZ 1, v0x600000e62520_0, L_0x600000fb5a40, L_0x600000fb6bc0, C4<>;
L_0x600000fb3980 .functor MUXZ 1, o0x7fab8b0874c8, L_0x600000fb38e0, L_0x600000fb8000, C4<>;
S_0x7fab8b5be6a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5beae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e622e0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e62370_0 .net "d", 0 0, L_0x600000fb5a40;  alias, 1 drivers
v0x600000e62400_0 .net "q", 0 0, v0x600000e62520_0;  alias, 1 drivers
v0x600000e62490_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e62520_0 .var "state", 0 0;
v0x600000e625b0_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5be370 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e630f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0877f8;  1 drivers, strength-aware
v0x600000e63180_0 .net8 "Bitline2", 0 0, p0x7fab8b087828;  1 drivers, strength-aware
v0x600000e63210_0 .net "D", 0 0, L_0x600000fb5ae0;  1 drivers
v0x600000e632a0_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e63330_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e633c0_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e63450_0 .net *"_ivl_0", 0 0, L_0x600000fb3a20;  1 drivers
o0x7fab8b087888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e634e0_0 name=_ivl_2
v0x600000e63570_0 .net *"_ivl_6", 0 0, L_0x600000fb3b60;  1 drivers
o0x7fab8b0878e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e63600_0 name=_ivl_8
v0x600000e63690_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e63720_0 .net "dffOut", 0 0, v0x600000e62fd0_0;  1 drivers
v0x600000e637b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb3a20 .functor MUXZ 1, v0x600000e62fd0_0, L_0x600000fb5ae0, L_0x600000fb6bc0, C4<>;
L_0x600000fb3ac0 .functor MUXZ 1, o0x7fab8b087888, L_0x600000fb3a20, L_0x600000fb75c0, C4<>;
L_0x600000fb3b60 .functor MUXZ 1, v0x600000e62fd0_0, L_0x600000fb5ae0, L_0x600000fb6bc0, C4<>;
L_0x600000fb3c00 .functor MUXZ 1, o0x7fab8b0878e8, L_0x600000fb3b60, L_0x600000fb8000, C4<>;
S_0x7fab8b5bdf30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5be370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e62d90_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e62e20_0 .net "d", 0 0, L_0x600000fb5ae0;  alias, 1 drivers
v0x600000e62eb0_0 .net "q", 0 0, v0x600000e62fd0_0;  alias, 1 drivers
v0x600000e62f40_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e62fd0_0 .var "state", 0 0;
v0x600000e63060_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5bdc00 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e63ba0_0 .net8 "Bitline1", 0 0, p0x7fab8b087c18;  1 drivers, strength-aware
v0x600000e63c30_0 .net8 "Bitline2", 0 0, p0x7fab8b087c48;  1 drivers, strength-aware
v0x600000e63cc0_0 .net "D", 0 0, L_0x600000fb5b80;  1 drivers
v0x600000e63d50_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e63de0_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e63e70_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e63f00_0 .net *"_ivl_0", 0 0, L_0x600000fb3ca0;  1 drivers
o0x7fab8b087ca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e64000_0 name=_ivl_2
v0x600000e64090_0 .net *"_ivl_6", 0 0, L_0x600000fb3de0;  1 drivers
o0x7fab8b087d08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e64120_0 name=_ivl_8
v0x600000e641b0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e64240_0 .net "dffOut", 0 0, v0x600000e63a80_0;  1 drivers
v0x600000e642d0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb3ca0 .functor MUXZ 1, v0x600000e63a80_0, L_0x600000fb5b80, L_0x600000fb6bc0, C4<>;
L_0x600000fb3d40 .functor MUXZ 1, o0x7fab8b087ca8, L_0x600000fb3ca0, L_0x600000fb75c0, C4<>;
L_0x600000fb3de0 .functor MUXZ 1, v0x600000e63a80_0, L_0x600000fb5b80, L_0x600000fb6bc0, C4<>;
L_0x600000fb3e80 .functor MUXZ 1, o0x7fab8b087d08, L_0x600000fb3de0, L_0x600000fb8000, C4<>;
S_0x7fab8b5bd7c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5bdc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e63840_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e638d0_0 .net "d", 0 0, L_0x600000fb5b80;  alias, 1 drivers
v0x600000e63960_0 .net "q", 0 0, v0x600000e63a80_0;  alias, 1 drivers
v0x600000e639f0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e63a80_0 .var "state", 0 0;
v0x600000e63b10_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5bd490 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e646c0_0 .net8 "Bitline1", 0 0, p0x7fab8b088038;  1 drivers, strength-aware
v0x600000e64750_0 .net8 "Bitline2", 0 0, p0x7fab8b088068;  1 drivers, strength-aware
v0x600000e647e0_0 .net "D", 0 0, L_0x600000fb5c20;  1 drivers
v0x600000e64870_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e64900_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e64990_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e64a20_0 .net *"_ivl_0", 0 0, L_0x600000fb3f20;  1 drivers
o0x7fab8b0880c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e64ab0_0 name=_ivl_2
v0x600000e64b40_0 .net *"_ivl_6", 0 0, L_0x600000fb40a0;  1 drivers
o0x7fab8b088128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e64bd0_0 name=_ivl_8
v0x600000e64c60_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e64cf0_0 .net "dffOut", 0 0, v0x600000e645a0_0;  1 drivers
v0x600000e64d80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb3f20 .functor MUXZ 1, v0x600000e645a0_0, L_0x600000fb5c20, L_0x600000fb6bc0, C4<>;
L_0x600000fb4000 .functor MUXZ 1, o0x7fab8b0880c8, L_0x600000fb3f20, L_0x600000fb75c0, C4<>;
L_0x600000fb40a0 .functor MUXZ 1, v0x600000e645a0_0, L_0x600000fb5c20, L_0x600000fb6bc0, C4<>;
L_0x600000fb4140 .functor MUXZ 1, o0x7fab8b088128, L_0x600000fb40a0, L_0x600000fb8000, C4<>;
S_0x7fab8b5bd050 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5bd490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e64360_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e643f0_0 .net "d", 0 0, L_0x600000fb5c20;  alias, 1 drivers
v0x600000e64480_0 .net "q", 0 0, v0x600000e645a0_0;  alias, 1 drivers
v0x600000e64510_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e645a0_0 .var "state", 0 0;
v0x600000e64630_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5bcd20 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e65170_0 .net8 "Bitline1", 0 0, p0x7fab8b088458;  1 drivers, strength-aware
v0x600000e65200_0 .net8 "Bitline2", 0 0, p0x7fab8b088488;  1 drivers, strength-aware
v0x600000e65290_0 .net "D", 0 0, L_0x600000fb5cc0;  1 drivers
v0x600000e65320_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e653b0_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e65440_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e654d0_0 .net *"_ivl_0", 0 0, L_0x600000fb41e0;  1 drivers
o0x7fab8b0884e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e65560_0 name=_ivl_2
v0x600000e655f0_0 .net *"_ivl_6", 0 0, L_0x600000fb4320;  1 drivers
o0x7fab8b088548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e65680_0 name=_ivl_8
v0x600000e65710_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e657a0_0 .net "dffOut", 0 0, v0x600000e65050_0;  1 drivers
v0x600000e65830_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb41e0 .functor MUXZ 1, v0x600000e65050_0, L_0x600000fb5cc0, L_0x600000fb6bc0, C4<>;
L_0x600000fb4280 .functor MUXZ 1, o0x7fab8b0884e8, L_0x600000fb41e0, L_0x600000fb75c0, C4<>;
L_0x600000fb4320 .functor MUXZ 1, v0x600000e65050_0, L_0x600000fb5cc0, L_0x600000fb6bc0, C4<>;
L_0x600000fb43c0 .functor MUXZ 1, o0x7fab8b088548, L_0x600000fb4320, L_0x600000fb8000, C4<>;
S_0x7fab8b5bc8e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5bcd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e64e10_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e64ea0_0 .net "d", 0 0, L_0x600000fb5cc0;  alias, 1 drivers
v0x600000e64f30_0 .net "q", 0 0, v0x600000e65050_0;  alias, 1 drivers
v0x600000e64fc0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e65050_0 .var "state", 0 0;
v0x600000e650e0_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5bc5b0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e65c20_0 .net8 "Bitline1", 0 0, p0x7fab8b088878;  1 drivers, strength-aware
v0x600000e65cb0_0 .net8 "Bitline2", 0 0, p0x7fab8b0888a8;  1 drivers, strength-aware
v0x600000e65d40_0 .net "D", 0 0, L_0x600000fb5d60;  1 drivers
v0x600000e65dd0_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e65e60_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e65ef0_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e65f80_0 .net *"_ivl_0", 0 0, L_0x600000fb4460;  1 drivers
o0x7fab8b088908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e66010_0 name=_ivl_2
v0x600000e660a0_0 .net *"_ivl_6", 0 0, L_0x600000fb45a0;  1 drivers
o0x7fab8b088968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e66130_0 name=_ivl_8
v0x600000e661c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e66250_0 .net "dffOut", 0 0, v0x600000e65b00_0;  1 drivers
v0x600000e662e0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb4460 .functor MUXZ 1, v0x600000e65b00_0, L_0x600000fb5d60, L_0x600000fb6bc0, C4<>;
L_0x600000fb4500 .functor MUXZ 1, o0x7fab8b088908, L_0x600000fb4460, L_0x600000fb75c0, C4<>;
L_0x600000fb45a0 .functor MUXZ 1, v0x600000e65b00_0, L_0x600000fb5d60, L_0x600000fb6bc0, C4<>;
L_0x600000fb4640 .functor MUXZ 1, o0x7fab8b088968, L_0x600000fb45a0, L_0x600000fb8000, C4<>;
S_0x7fab8b5bc170 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5bc5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e658c0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e65950_0 .net "d", 0 0, L_0x600000fb5d60;  alias, 1 drivers
v0x600000e659e0_0 .net "q", 0 0, v0x600000e65b00_0;  alias, 1 drivers
v0x600000e65a70_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e65b00_0 .var "state", 0 0;
v0x600000e65b90_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5bba00 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e666d0_0 .net8 "Bitline1", 0 0, p0x7fab8b088c98;  1 drivers, strength-aware
v0x600000e66760_0 .net8 "Bitline2", 0 0, p0x7fab8b088cc8;  1 drivers, strength-aware
v0x600000e667f0_0 .net "D", 0 0, L_0x600000fb5e00;  1 drivers
v0x600000e66880_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e66910_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e669a0_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e66a30_0 .net *"_ivl_0", 0 0, L_0x600000fb46e0;  1 drivers
o0x7fab8b088d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e66ac0_0 name=_ivl_2
v0x600000e66b50_0 .net *"_ivl_6", 0 0, L_0x600000fb4820;  1 drivers
o0x7fab8b088d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e66be0_0 name=_ivl_8
v0x600000e66c70_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e66d00_0 .net "dffOut", 0 0, v0x600000e665b0_0;  1 drivers
v0x600000e66d90_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb46e0 .functor MUXZ 1, v0x600000e665b0_0, L_0x600000fb5e00, L_0x600000fb6bc0, C4<>;
L_0x600000fb4780 .functor MUXZ 1, o0x7fab8b088d28, L_0x600000fb46e0, L_0x600000fb75c0, C4<>;
L_0x600000fb4820 .functor MUXZ 1, v0x600000e665b0_0, L_0x600000fb5e00, L_0x600000fb6bc0, C4<>;
L_0x600000fb48c0 .functor MUXZ 1, o0x7fab8b088d88, L_0x600000fb4820, L_0x600000fb8000, C4<>;
S_0x7fab8b5bb6d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5bba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e66370_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e66400_0 .net "d", 0 0, L_0x600000fb5e00;  alias, 1 drivers
v0x600000e66490_0 .net "q", 0 0, v0x600000e665b0_0;  alias, 1 drivers
v0x600000e66520_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e665b0_0 .var "state", 0 0;
v0x600000e66640_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5bb290 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e67180_0 .net8 "Bitline1", 0 0, p0x7fab8b0890b8;  1 drivers, strength-aware
v0x600000e67210_0 .net8 "Bitline2", 0 0, p0x7fab8b0890e8;  1 drivers, strength-aware
v0x600000e672a0_0 .net "D", 0 0, L_0x600000fb5ea0;  1 drivers
v0x600000e67330_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e673c0_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e67450_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e674e0_0 .net *"_ivl_0", 0 0, L_0x600000fb4960;  1 drivers
o0x7fab8b089148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e67570_0 name=_ivl_2
v0x600000e67600_0 .net *"_ivl_6", 0 0, L_0x600000fb4aa0;  1 drivers
o0x7fab8b0891a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e67690_0 name=_ivl_8
v0x600000e67720_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e677b0_0 .net "dffOut", 0 0, v0x600000e67060_0;  1 drivers
v0x600000e67840_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb4960 .functor MUXZ 1, v0x600000e67060_0, L_0x600000fb5ea0, L_0x600000fb6bc0, C4<>;
L_0x600000fb4a00 .functor MUXZ 1, o0x7fab8b089148, L_0x600000fb4960, L_0x600000fb75c0, C4<>;
L_0x600000fb4aa0 .functor MUXZ 1, v0x600000e67060_0, L_0x600000fb5ea0, L_0x600000fb6bc0, C4<>;
L_0x600000fb4b40 .functor MUXZ 1, o0x7fab8b0891a8, L_0x600000fb4aa0, L_0x600000fb8000, C4<>;
S_0x7fab8b5baf60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5bb290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e66e20_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e66eb0_0 .net "d", 0 0, L_0x600000fb5ea0;  alias, 1 drivers
v0x600000e66f40_0 .net "q", 0 0, v0x600000e67060_0;  alias, 1 drivers
v0x600000e66fd0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e67060_0 .var "state", 0 0;
v0x600000e670f0_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5bab20 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e67c30_0 .net8 "Bitline1", 0 0, p0x7fab8b0894d8;  1 drivers, strength-aware
v0x600000e67cc0_0 .net8 "Bitline2", 0 0, p0x7fab8b089508;  1 drivers, strength-aware
v0x600000e67d50_0 .net "D", 0 0, L_0x600000fb5f40;  1 drivers
v0x600000e67de0_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e67e70_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e67f00_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e68000_0 .net *"_ivl_0", 0 0, L_0x600000fb4be0;  1 drivers
o0x7fab8b089568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e68090_0 name=_ivl_2
v0x600000e68120_0 .net *"_ivl_6", 0 0, L_0x600000fb4d20;  1 drivers
o0x7fab8b0895c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e681b0_0 name=_ivl_8
v0x600000e68240_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e682d0_0 .net "dffOut", 0 0, v0x600000e67b10_0;  1 drivers
v0x600000e68360_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb4be0 .functor MUXZ 1, v0x600000e67b10_0, L_0x600000fb5f40, L_0x600000fb6bc0, C4<>;
L_0x600000fb4c80 .functor MUXZ 1, o0x7fab8b089568, L_0x600000fb4be0, L_0x600000fb75c0, C4<>;
L_0x600000fb4d20 .functor MUXZ 1, v0x600000e67b10_0, L_0x600000fb5f40, L_0x600000fb6bc0, C4<>;
L_0x600000fb4dc0 .functor MUXZ 1, o0x7fab8b0895c8, L_0x600000fb4d20, L_0x600000fb8000, C4<>;
S_0x7fab8b5ba7f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5bab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e678d0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e67960_0 .net "d", 0 0, L_0x600000fb5f40;  alias, 1 drivers
v0x600000e679f0_0 .net "q", 0 0, v0x600000e67b10_0;  alias, 1 drivers
v0x600000e67a80_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e67b10_0 .var "state", 0 0;
v0x600000e67ba0_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5ba3b0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e68750_0 .net8 "Bitline1", 0 0, p0x7fab8b0898f8;  1 drivers, strength-aware
v0x600000e687e0_0 .net8 "Bitline2", 0 0, p0x7fab8b089928;  1 drivers, strength-aware
v0x600000e68870_0 .net "D", 0 0, L_0x600000fb5fe0;  1 drivers
v0x600000e68900_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e68990_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e68a20_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e68ab0_0 .net *"_ivl_0", 0 0, L_0x600000fb4e60;  1 drivers
o0x7fab8b089988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e68b40_0 name=_ivl_2
v0x600000e68bd0_0 .net *"_ivl_6", 0 0, L_0x600000fb4fa0;  1 drivers
o0x7fab8b0899e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e68c60_0 name=_ivl_8
v0x600000e68cf0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e68d80_0 .net "dffOut", 0 0, v0x600000e68630_0;  1 drivers
v0x600000e68e10_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb4e60 .functor MUXZ 1, v0x600000e68630_0, L_0x600000fb5fe0, L_0x600000fb6bc0, C4<>;
L_0x600000fb4f00 .functor MUXZ 1, o0x7fab8b089988, L_0x600000fb4e60, L_0x600000fb75c0, C4<>;
L_0x600000fb4fa0 .functor MUXZ 1, v0x600000e68630_0, L_0x600000fb5fe0, L_0x600000fb6bc0, C4<>;
L_0x600000fb5040 .functor MUXZ 1, o0x7fab8b0899e8, L_0x600000fb4fa0, L_0x600000fb8000, C4<>;
S_0x7fab8b5ba080 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5ba3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e683f0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e68480_0 .net "d", 0 0, L_0x600000fb5fe0;  alias, 1 drivers
v0x600000e68510_0 .net "q", 0 0, v0x600000e68630_0;  alias, 1 drivers
v0x600000e685a0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e68630_0 .var "state", 0 0;
v0x600000e686c0_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5b9c40 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e69200_0 .net8 "Bitline1", 0 0, p0x7fab8b089d18;  1 drivers, strength-aware
v0x600000e69290_0 .net8 "Bitline2", 0 0, p0x7fab8b089d48;  1 drivers, strength-aware
v0x600000e69320_0 .net "D", 0 0, L_0x600000fb6080;  1 drivers
v0x600000e693b0_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e69440_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e694d0_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e69560_0 .net *"_ivl_0", 0 0, L_0x600000fb50e0;  1 drivers
o0x7fab8b089da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e695f0_0 name=_ivl_2
v0x600000e69680_0 .net *"_ivl_6", 0 0, L_0x600000fb5220;  1 drivers
o0x7fab8b089e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e69710_0 name=_ivl_8
v0x600000e697a0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e69830_0 .net "dffOut", 0 0, v0x600000e690e0_0;  1 drivers
v0x600000e698c0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb50e0 .functor MUXZ 1, v0x600000e690e0_0, L_0x600000fb6080, L_0x600000fb6bc0, C4<>;
L_0x600000fb5180 .functor MUXZ 1, o0x7fab8b089da8, L_0x600000fb50e0, L_0x600000fb75c0, C4<>;
L_0x600000fb5220 .functor MUXZ 1, v0x600000e690e0_0, L_0x600000fb6080, L_0x600000fb6bc0, C4<>;
L_0x600000fb52c0 .functor MUXZ 1, o0x7fab8b089e08, L_0x600000fb5220, L_0x600000fb8000, C4<>;
S_0x7fab8b5b9910 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b9c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e68ea0_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e68f30_0 .net "d", 0 0, L_0x600000fb6080;  alias, 1 drivers
v0x600000e68fc0_0 .net "q", 0 0, v0x600000e690e0_0;  alias, 1 drivers
v0x600000e69050_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e690e0_0 .var "state", 0 0;
v0x600000e69170_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5b94d0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e69cb0_0 .net8 "Bitline1", 0 0, p0x7fab8b08a138;  1 drivers, strength-aware
v0x600000e69d40_0 .net8 "Bitline2", 0 0, p0x7fab8b08a168;  1 drivers, strength-aware
v0x600000e69dd0_0 .net "D", 0 0, L_0x600000fb6120;  1 drivers
v0x600000e69e60_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e69ef0_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e69f80_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e6a010_0 .net *"_ivl_0", 0 0, L_0x600000fb5360;  1 drivers
o0x7fab8b08a1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e6a0a0_0 name=_ivl_2
v0x600000e6a130_0 .net *"_ivl_6", 0 0, L_0x600000fb54a0;  1 drivers
o0x7fab8b08a228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e6a1c0_0 name=_ivl_8
v0x600000e6a250_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e6a2e0_0 .net "dffOut", 0 0, v0x600000e69b90_0;  1 drivers
v0x600000e6a370_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb5360 .functor MUXZ 1, v0x600000e69b90_0, L_0x600000fb6120, L_0x600000fb6bc0, C4<>;
L_0x600000fb5400 .functor MUXZ 1, o0x7fab8b08a1c8, L_0x600000fb5360, L_0x600000fb75c0, C4<>;
L_0x600000fb54a0 .functor MUXZ 1, v0x600000e69b90_0, L_0x600000fb6120, L_0x600000fb6bc0, C4<>;
L_0x600000fb5540 .functor MUXZ 1, o0x7fab8b08a228, L_0x600000fb54a0, L_0x600000fb8000, C4<>;
S_0x7fab8b5b91a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b94d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e69950_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e699e0_0 .net "d", 0 0, L_0x600000fb6120;  alias, 1 drivers
v0x600000e69a70_0 .net "q", 0 0, v0x600000e69b90_0;  alias, 1 drivers
v0x600000e69b00_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e69b90_0 .var "state", 0 0;
v0x600000e69c20_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5b8d60 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e6a760_0 .net8 "Bitline1", 0 0, p0x7fab8b08a558;  1 drivers, strength-aware
v0x600000e6a7f0_0 .net8 "Bitline2", 0 0, p0x7fab8b08a588;  1 drivers, strength-aware
v0x600000e6a880_0 .net "D", 0 0, L_0x600000fb61c0;  1 drivers
v0x600000e6a910_0 .net "ReadEnable1", 0 0, L_0x600000fb75c0;  alias, 1 drivers
v0x600000e6a9a0_0 .net "ReadEnable2", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600000e6aa30_0 .net "WriteEnable", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
v0x600000e6aac0_0 .net *"_ivl_0", 0 0, L_0x600000fb55e0;  1 drivers
o0x7fab8b08a5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e6ab50_0 name=_ivl_2
v0x600000e6abe0_0 .net *"_ivl_6", 0 0, L_0x600000fb5720;  1 drivers
o0x7fab8b08a648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e6ac70_0 name=_ivl_8
v0x600000e6ad00_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e6ad90_0 .net "dffOut", 0 0, v0x600000e6a640_0;  1 drivers
v0x600000e6ae20_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
L_0x600000fb55e0 .functor MUXZ 1, v0x600000e6a640_0, L_0x600000fb61c0, L_0x600000fb6bc0, C4<>;
L_0x600000fb5680 .functor MUXZ 1, o0x7fab8b08a5e8, L_0x600000fb55e0, L_0x600000fb75c0, C4<>;
L_0x600000fb5720 .functor MUXZ 1, v0x600000e6a640_0, L_0x600000fb61c0, L_0x600000fb6bc0, C4<>;
L_0x600000fb57c0 .functor MUXZ 1, o0x7fab8b08a648, L_0x600000fb5720, L_0x600000fb8000, C4<>;
S_0x7fab8b5b8a30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5b8d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e6a400_0 .net "clk", 0 0, v0x600000e71ef0_0;  alias, 1 drivers
v0x600000e6a490_0 .net "d", 0 0, L_0x600000fb61c0;  alias, 1 drivers
v0x600000e6a520_0 .net "q", 0 0, v0x600000e6a640_0;  alias, 1 drivers
v0x600000e6a5b0_0 .net "rst", 0 0, v0x600000e71f80_0;  alias, 1 drivers
v0x600000e6a640_0 .var "state", 0 0;
v0x600000e6a6d0_0 .net "wen", 0 0, L_0x600000fb6bc0;  alias, 1 drivers
S_0x7fab8b5bbe40 .scope module, "writeDecoder2" "WriteDecoder_4_16" 4 20, 5 76 0, S_0x7fab8b8fe950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /INPUT 1 "WriteReg";
    .port_info 2 /OUTPUT 16 "Wordline";
L_0x60000156f480 .functor AND 1, L_0x600000f7df40, L_0x600000f7dea0, C4<1>, C4<1>;
L_0x60000156f4f0 .functor AND 1, L_0x60000156f480, L_0x600000f7de00, C4<1>, C4<1>;
L_0x60000156f560 .functor AND 1, L_0x60000156f4f0, L_0x600000f7dd60, C4<1>, C4<1>;
L_0x60000156f5d0 .functor AND 1, L_0x60000156f560, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000156f640 .functor AND 1, L_0x600000f7dcc0, L_0x600000f7c820, C4<1>, C4<1>;
L_0x60000156f6b0 .functor AND 1, L_0x60000156f640, L_0x600000f7c780, C4<1>, C4<1>;
L_0x60000156f720 .functor AND 1, L_0x60000156f6b0, L_0x600000f7c640, C4<1>, C4<1>;
L_0x60000156f790 .functor AND 1, L_0x60000156f720, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000156f800 .functor AND 1, L_0x600000f7c5a0, L_0x600000f7c500, C4<1>, C4<1>;
L_0x60000156f8e0 .functor AND 1, L_0x60000156f800, L_0x600000f7c3c0, C4<1>, C4<1>;
L_0x60000156f950 .functor AND 1, L_0x60000156f8e0, L_0x600000f7c320, C4<1>, C4<1>;
L_0x60000156f9c0 .functor AND 1, L_0x60000156f950, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000156f870 .functor AND 1, L_0x600000f7c280, L_0x600000f7c1e0, C4<1>, C4<1>;
L_0x60000156faa0 .functor AND 1, L_0x60000156f870, L_0x600000f7c0a0, C4<1>, C4<1>;
L_0x60000156fb10 .functor AND 1, L_0x60000156faa0, L_0x600000f7ac60, C4<1>, C4<1>;
L_0x60000156fa30 .functor AND 1, L_0x60000156fb10, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000156fb80 .functor AND 1, L_0x600000f7abc0, L_0x600000f7ab20, C4<1>, C4<1>;
L_0x60000156fbf0 .functor AND 1, L_0x60000156fb80, L_0x600000f7aa80, C4<1>, C4<1>;
L_0x60000156fc60 .functor AND 1, L_0x60000156fbf0, L_0x600000f7a9e0, C4<1>, C4<1>;
L_0x60000156fcd0 .functor AND 1, L_0x60000156fc60, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000156fd40 .functor AND 1, L_0x600000f7a8a0, L_0x600000f7a760, C4<1>, C4<1>;
L_0x60000156fdb0 .functor AND 1, L_0x60000156fd40, L_0x600000f7a940, C4<1>, C4<1>;
L_0x60000156fe20 .functor AND 1, L_0x60000156fdb0, L_0x600000f79220, C4<1>, C4<1>;
L_0x60000156fe90 .functor AND 1, L_0x60000156fe20, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000156ff00 .functor AND 1, L_0x600000f79180, L_0x600000f79040, C4<1>, C4<1>;
L_0x60000156ff70 .functor AND 1, L_0x60000156ff00, L_0x600000f78f00, C4<1>, C4<1>;
L_0x60000151d180 .functor AND 1, L_0x60000156ff70, L_0x600000f78e60, C4<1>, C4<1>;
L_0x60000151d110 .functor AND 1, L_0x60000151d180, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151d0a0 .functor AND 1, L_0x600000f78dc0, L_0x600000f7aee0, C4<1>, C4<1>;
L_0x60000151d030 .functor AND 1, L_0x60000151d0a0, L_0x600000f7ada0, C4<1>, C4<1>;
L_0x60000151cfc0 .functor AND 1, L_0x60000151d030, L_0x600000f777a0, C4<1>, C4<1>;
L_0x60000151cf50 .functor AND 1, L_0x60000151cfc0, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151cee0 .functor AND 1, L_0x600000f77660, L_0x600000f775c0, C4<1>, C4<1>;
L_0x60000151ce70 .functor AND 1, L_0x60000151cee0, L_0x600000f77520, C4<1>, C4<1>;
L_0x60000151ce00 .functor AND 1, L_0x60000151ce70, L_0x600000f77480, C4<1>, C4<1>;
L_0x60000151cd90 .functor AND 1, L_0x60000151ce00, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151cd20 .functor AND 1, L_0x600000f77340, L_0x600000f772a0, C4<1>, C4<1>;
L_0x60000151ccb0 .functor AND 1, L_0x60000151cd20, L_0x600000f77200, C4<1>, C4<1>;
L_0x60000151cc40 .functor AND 1, L_0x60000151ccb0, L_0x600000f770c0, C4<1>, C4<1>;
L_0x60000151cbd0 .functor AND 1, L_0x60000151cc40, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151cb60 .functor AND 1, L_0x600000f76f80, L_0x600000f76ee0, C4<1>, C4<1>;
L_0x60000151caf0 .functor AND 1, L_0x60000151cb60, L_0x600000f759a0, C4<1>, C4<1>;
L_0x60000151ca80 .functor AND 1, L_0x60000151caf0, L_0x600000f75900, C4<1>, C4<1>;
L_0x60000151ca10 .functor AND 1, L_0x60000151ca80, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151c9a0 .functor AND 1, L_0x600000f757c0, L_0x600000f75720, C4<1>, C4<1>;
L_0x60000151c930 .functor AND 1, L_0x60000151c9a0, L_0x600000f755e0, C4<1>, C4<1>;
L_0x60000151c8c0 .functor AND 1, L_0x60000151c930, L_0x600000f754a0, C4<1>, C4<1>;
L_0x60000151c850 .functor AND 1, L_0x60000151c8c0, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151c7e0 .functor AND 1, L_0x600000f75360, L_0x600000f75220, C4<1>, C4<1>;
L_0x60000151c770 .functor AND 1, L_0x60000151c7e0, L_0x600000f75180, C4<1>, C4<1>;
L_0x60000151c700 .functor AND 1, L_0x60000151c770, L_0x600000f750e0, C4<1>, C4<1>;
L_0x60000151c690 .functor AND 1, L_0x60000151c700, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151c620 .functor AND 1, L_0x600000f71900, L_0x600000f717c0, C4<1>, C4<1>;
L_0x60000151c5b0 .functor AND 1, L_0x60000151c620, L_0x600000f71720, C4<1>, C4<1>;
L_0x60000151c540 .functor AND 1, L_0x60000151c5b0, L_0x600000f715e0, C4<1>, C4<1>;
L_0x60000151c4d0 .functor AND 1, L_0x60000151c540, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151c460 .functor AND 1, L_0x600000f714a0, L_0x600000f71360, C4<1>, C4<1>;
L_0x60000151c3f0 .functor AND 1, L_0x60000151c460, L_0x600000f71220, C4<1>, C4<1>;
L_0x60000151c380 .functor AND 1, L_0x60000151c3f0, L_0x600000f71180, C4<1>, C4<1>;
L_0x60000151c310 .functor AND 1, L_0x60000151c380, v0x600000e71e60_0, C4<1>, C4<1>;
L_0x60000151c2a0 .functor AND 1, L_0x600000f70fa0, L_0x600000f70e60, C4<1>, C4<1>;
L_0x60000151c230 .functor AND 1, L_0x60000151c2a0, L_0x600000f70d20, C4<1>, C4<1>;
L_0x60000151c1c0 .functor AND 1, L_0x60000151c230, L_0x600000f70be0, C4<1>, C4<1>;
L_0x60000151c150 .functor AND 1, L_0x60000151c1c0, v0x600000e71e60_0, C4<1>, C4<1>;
v0x600000e6b330_0 .net "RegId", 3 0, v0x600000e71a70_0;  alias, 1 drivers
v0x600000e6b3c0_0 .net "Wordline", 15 0, L_0x600000f710e0;  alias, 1 drivers
v0x600000e6b450_0 .net "WriteReg", 0 0, v0x600000e71e60_0;  alias, 1 drivers
v0x600000e6b4e0_0 .net *"_ivl_103", 0 0, L_0x600000f7a8a0;  1 drivers
v0x600000e6b570_0 .net *"_ivl_105", 0 0, L_0x600000f7a800;  1 drivers
v0x600000e6b600_0 .net *"_ivl_107", 0 0, L_0x600000f7a760;  1 drivers
v0x600000e6b690_0 .net *"_ivl_109", 0 0, L_0x60000156fd40;  1 drivers
v0x600000e6b720_0 .net *"_ivl_11", 0 0, L_0x60000156f4f0;  1 drivers
v0x600000e6b7b0_0 .net *"_ivl_111", 0 0, L_0x600000f7a940;  1 drivers
v0x600000e6b840_0 .net *"_ivl_113", 0 0, L_0x60000156fdb0;  1 drivers
v0x600000e6b8d0_0 .net *"_ivl_115", 0 0, L_0x600000f792c0;  1 drivers
v0x600000e6b960_0 .net *"_ivl_117", 0 0, L_0x600000f79220;  1 drivers
v0x600000e6b9f0_0 .net *"_ivl_119", 0 0, L_0x60000156fe20;  1 drivers
v0x600000e6ba80_0 .net *"_ivl_121", 0 0, L_0x60000156fe90;  1 drivers
v0x600000e6bb10_0 .net *"_ivl_125", 0 0, L_0x600000f79180;  1 drivers
v0x600000e6bba0_0 .net *"_ivl_127", 0 0, L_0x600000f790e0;  1 drivers
v0x600000e6bc30_0 .net *"_ivl_129", 0 0, L_0x600000f79040;  1 drivers
v0x600000e6bcc0_0 .net *"_ivl_13", 0 0, L_0x600000f7dd60;  1 drivers
v0x600000e6bd50_0 .net *"_ivl_131", 0 0, L_0x60000156ff00;  1 drivers
v0x600000e6bde0_0 .net *"_ivl_133", 0 0, L_0x600000f78fa0;  1 drivers
v0x600000e6be70_0 .net *"_ivl_135", 0 0, L_0x600000f78f00;  1 drivers
v0x600000e6bf00_0 .net *"_ivl_137", 0 0, L_0x60000156ff70;  1 drivers
v0x600000e6c000_0 .net *"_ivl_139", 0 0, L_0x600000f78e60;  1 drivers
v0x600000e6c090_0 .net *"_ivl_141", 0 0, L_0x60000151d180;  1 drivers
v0x600000e6c120_0 .net *"_ivl_143", 0 0, L_0x60000151d110;  1 drivers
v0x600000e6c1b0_0 .net *"_ivl_147", 0 0, L_0x600000f78dc0;  1 drivers
v0x600000e6c240_0 .net *"_ivl_149", 0 0, L_0x600000f78d20;  1 drivers
v0x600000e6c2d0_0 .net *"_ivl_15", 0 0, L_0x60000156f560;  1 drivers
v0x600000e6c360_0 .net *"_ivl_151", 0 0, L_0x600000f7aee0;  1 drivers
v0x600000e6c3f0_0 .net *"_ivl_153", 0 0, L_0x60000151d0a0;  1 drivers
v0x600000e6c480_0 .net *"_ivl_155", 0 0, L_0x600000f7ae40;  1 drivers
v0x600000e6c510_0 .net *"_ivl_157", 0 0, L_0x600000f7ada0;  1 drivers
v0x600000e6c5a0_0 .net *"_ivl_159", 0 0, L_0x60000151d030;  1 drivers
v0x600000e6c630_0 .net *"_ivl_161", 0 0, L_0x600000f77840;  1 drivers
v0x600000e6c6c0_0 .net *"_ivl_163", 0 0, L_0x600000f777a0;  1 drivers
v0x600000e6c750_0 .net *"_ivl_165", 0 0, L_0x60000151cfc0;  1 drivers
v0x600000e6c7e0_0 .net *"_ivl_167", 0 0, L_0x60000151cf50;  1 drivers
v0x600000e6c870_0 .net *"_ivl_17", 0 0, L_0x60000156f5d0;  1 drivers
v0x600000e6c900_0 .net *"_ivl_171", 0 0, L_0x600000f77700;  1 drivers
v0x600000e6c990_0 .net *"_ivl_173", 0 0, L_0x600000f77660;  1 drivers
v0x600000e6ca20_0 .net *"_ivl_175", 0 0, L_0x600000f775c0;  1 drivers
v0x600000e6cab0_0 .net *"_ivl_177", 0 0, L_0x60000151cee0;  1 drivers
v0x600000e6cb40_0 .net *"_ivl_179", 0 0, L_0x600000f77520;  1 drivers
v0x600000e6cbd0_0 .net *"_ivl_181", 0 0, L_0x60000151ce70;  1 drivers
v0x600000e6cc60_0 .net *"_ivl_183", 0 0, L_0x600000f77480;  1 drivers
v0x600000e6ccf0_0 .net *"_ivl_185", 0 0, L_0x60000151ce00;  1 drivers
v0x600000e6cd80_0 .net *"_ivl_187", 0 0, L_0x60000151cd90;  1 drivers
v0x600000e6ce10_0 .net *"_ivl_191", 0 0, L_0x600000f773e0;  1 drivers
v0x600000e6cea0_0 .net *"_ivl_193", 0 0, L_0x600000f77340;  1 drivers
v0x600000e6cf30_0 .net *"_ivl_195", 0 0, L_0x600000f772a0;  1 drivers
v0x600000e6cfc0_0 .net *"_ivl_197", 0 0, L_0x60000151cd20;  1 drivers
v0x600000e6d050_0 .net *"_ivl_199", 0 0, L_0x600000f77200;  1 drivers
v0x600000e6d0e0_0 .net *"_ivl_201", 0 0, L_0x60000151ccb0;  1 drivers
v0x600000e6d170_0 .net *"_ivl_203", 0 0, L_0x600000f77160;  1 drivers
v0x600000e6d200_0 .net *"_ivl_205", 0 0, L_0x600000f770c0;  1 drivers
v0x600000e6d290_0 .net *"_ivl_207", 0 0, L_0x60000151cc40;  1 drivers
v0x600000e6d320_0 .net *"_ivl_209", 0 0, L_0x60000151cbd0;  1 drivers
v0x600000e6d3b0_0 .net *"_ivl_21", 0 0, L_0x600000f7dcc0;  1 drivers
v0x600000e6d440_0 .net *"_ivl_213", 0 0, L_0x600000f77020;  1 drivers
v0x600000e6d4d0_0 .net *"_ivl_215", 0 0, L_0x600000f76f80;  1 drivers
v0x600000e6d560_0 .net *"_ivl_217", 0 0, L_0x600000f76ee0;  1 drivers
v0x600000e6d5f0_0 .net *"_ivl_219", 0 0, L_0x60000151cb60;  1 drivers
v0x600000e6d680_0 .net *"_ivl_221", 0 0, L_0x600000f75a40;  1 drivers
v0x600000e6d710_0 .net *"_ivl_223", 0 0, L_0x600000f759a0;  1 drivers
v0x600000e6d7a0_0 .net *"_ivl_225", 0 0, L_0x60000151caf0;  1 drivers
v0x600000e6d830_0 .net *"_ivl_227", 0 0, L_0x600000f75900;  1 drivers
v0x600000e6d8c0_0 .net *"_ivl_229", 0 0, L_0x60000151ca80;  1 drivers
v0x600000e6d950_0 .net *"_ivl_23", 0 0, L_0x600000f7c820;  1 drivers
v0x600000e6d9e0_0 .net *"_ivl_231", 0 0, L_0x60000151ca10;  1 drivers
v0x600000e6da70_0 .net *"_ivl_235", 0 0, L_0x600000f75860;  1 drivers
v0x600000e6db00_0 .net *"_ivl_237", 0 0, L_0x600000f757c0;  1 drivers
v0x600000e6db90_0 .net *"_ivl_239", 0 0, L_0x600000f75720;  1 drivers
v0x600000e6dc20_0 .net *"_ivl_241", 0 0, L_0x60000151c9a0;  1 drivers
v0x600000e6dcb0_0 .net *"_ivl_243", 0 0, L_0x600000f75680;  1 drivers
v0x600000e6dd40_0 .net *"_ivl_245", 0 0, L_0x600000f755e0;  1 drivers
v0x600000e6ddd0_0 .net *"_ivl_247", 0 0, L_0x60000151c930;  1 drivers
v0x600000e6de60_0 .net *"_ivl_249", 0 0, L_0x600000f75540;  1 drivers
v0x600000e6def0_0 .net *"_ivl_25", 0 0, L_0x60000156f640;  1 drivers
v0x600000e6df80_0 .net *"_ivl_251", 0 0, L_0x600000f754a0;  1 drivers
v0x600000e6e010_0 .net *"_ivl_253", 0 0, L_0x60000151c8c0;  1 drivers
v0x600000e6e0a0_0 .net *"_ivl_255", 0 0, L_0x60000151c850;  1 drivers
v0x600000e6e130_0 .net *"_ivl_259", 0 0, L_0x600000f75400;  1 drivers
v0x600000e6e1c0_0 .net *"_ivl_261", 0 0, L_0x600000f75360;  1 drivers
v0x600000e6e250_0 .net *"_ivl_263", 0 0, L_0x600000f752c0;  1 drivers
v0x600000e6e2e0_0 .net *"_ivl_265", 0 0, L_0x600000f75220;  1 drivers
v0x600000e6e370_0 .net *"_ivl_267", 0 0, L_0x60000151c7e0;  1 drivers
v0x600000e6e400_0 .net *"_ivl_269", 0 0, L_0x600000f75180;  1 drivers
v0x600000e6e490_0 .net *"_ivl_27", 0 0, L_0x600000f7c780;  1 drivers
v0x600000e6e520_0 .net *"_ivl_271", 0 0, L_0x60000151c770;  1 drivers
v0x600000e6e5b0_0 .net *"_ivl_273", 0 0, L_0x600000f750e0;  1 drivers
v0x600000e6e640_0 .net *"_ivl_275", 0 0, L_0x60000151c700;  1 drivers
v0x600000e6e6d0_0 .net *"_ivl_277", 0 0, L_0x60000151c690;  1 drivers
v0x600000e6e760_0 .net *"_ivl_281", 0 0, L_0x600000f719a0;  1 drivers
v0x600000e6e7f0_0 .net *"_ivl_283", 0 0, L_0x600000f71900;  1 drivers
v0x600000e6e880_0 .net *"_ivl_285", 0 0, L_0x600000f71860;  1 drivers
v0x600000e6e910_0 .net *"_ivl_287", 0 0, L_0x600000f717c0;  1 drivers
v0x600000e6e9a0_0 .net *"_ivl_289", 0 0, L_0x60000151c620;  1 drivers
v0x600000e6ea30_0 .net *"_ivl_29", 0 0, L_0x60000156f6b0;  1 drivers
v0x600000e6eac0_0 .net *"_ivl_291", 0 0, L_0x600000f71720;  1 drivers
v0x600000e6eb50_0 .net *"_ivl_293", 0 0, L_0x60000151c5b0;  1 drivers
v0x600000e6ebe0_0 .net *"_ivl_295", 0 0, L_0x600000f71680;  1 drivers
v0x600000e6ec70_0 .net *"_ivl_297", 0 0, L_0x600000f715e0;  1 drivers
v0x600000e6ed00_0 .net *"_ivl_299", 0 0, L_0x60000151c540;  1 drivers
v0x600000e6ed90_0 .net *"_ivl_3", 0 0, L_0x600000f7df40;  1 drivers
v0x600000e6ee20_0 .net *"_ivl_301", 0 0, L_0x60000151c4d0;  1 drivers
v0x600000e6eeb0_0 .net *"_ivl_305", 0 0, L_0x600000f71540;  1 drivers
v0x600000e6ef40_0 .net *"_ivl_307", 0 0, L_0x600000f714a0;  1 drivers
v0x600000e6efd0_0 .net *"_ivl_309", 0 0, L_0x600000f71400;  1 drivers
v0x600000e6f060_0 .net *"_ivl_31", 0 0, L_0x600000f7c6e0;  1 drivers
v0x600000e6f0f0_0 .net *"_ivl_311", 0 0, L_0x600000f71360;  1 drivers
v0x600000e6f180_0 .net *"_ivl_313", 0 0, L_0x60000151c460;  1 drivers
v0x600000e6f210_0 .net *"_ivl_315", 0 0, L_0x600000f712c0;  1 drivers
v0x600000e6f2a0_0 .net *"_ivl_317", 0 0, L_0x600000f71220;  1 drivers
v0x600000e6f330_0 .net *"_ivl_319", 0 0, L_0x60000151c3f0;  1 drivers
v0x600000e6f3c0_0 .net *"_ivl_321", 0 0, L_0x600000f71180;  1 drivers
v0x600000e6f450_0 .net *"_ivl_323", 0 0, L_0x60000151c380;  1 drivers
v0x600000e6f4e0_0 .net *"_ivl_325", 0 0, L_0x60000151c310;  1 drivers
v0x600000e6f570_0 .net *"_ivl_33", 0 0, L_0x600000f7c640;  1 drivers
v0x600000e6f600_0 .net *"_ivl_330", 0 0, L_0x600000f71040;  1 drivers
v0x600000e6f690_0 .net *"_ivl_332", 0 0, L_0x600000f70fa0;  1 drivers
v0x600000e6f720_0 .net *"_ivl_334", 0 0, L_0x600000f70f00;  1 drivers
v0x600000e6f7b0_0 .net *"_ivl_336", 0 0, L_0x600000f70e60;  1 drivers
v0x600000e6f840_0 .net *"_ivl_338", 0 0, L_0x60000151c2a0;  1 drivers
v0x600000e6f8d0_0 .net *"_ivl_340", 0 0, L_0x600000f70dc0;  1 drivers
v0x600000e6f960_0 .net *"_ivl_342", 0 0, L_0x600000f70d20;  1 drivers
v0x600000e6f9f0_0 .net *"_ivl_344", 0 0, L_0x60000151c230;  1 drivers
v0x600000e6fa80_0 .net *"_ivl_346", 0 0, L_0x600000f70c80;  1 drivers
v0x600000e6fb10_0 .net *"_ivl_348", 0 0, L_0x600000f70be0;  1 drivers
v0x600000e6fba0_0 .net *"_ivl_35", 0 0, L_0x60000156f720;  1 drivers
v0x600000e6fc30_0 .net *"_ivl_350", 0 0, L_0x60000151c1c0;  1 drivers
v0x600000e6fcc0_0 .net *"_ivl_352", 0 0, L_0x60000151c150;  1 drivers
v0x600000e6fd50_0 .net *"_ivl_37", 0 0, L_0x60000156f790;  1 drivers
v0x600000e6fde0_0 .net *"_ivl_41", 0 0, L_0x600000f7c5a0;  1 drivers
v0x600000e6fe70_0 .net *"_ivl_43", 0 0, L_0x600000f7c500;  1 drivers
v0x600000e6ff00_0 .net *"_ivl_45", 0 0, L_0x60000156f800;  1 drivers
v0x600000e70000_0 .net *"_ivl_47", 0 0, L_0x600000f7c460;  1 drivers
v0x600000e70090_0 .net *"_ivl_49", 0 0, L_0x600000f7c3c0;  1 drivers
v0x600000e70120_0 .net *"_ivl_5", 0 0, L_0x600000f7dea0;  1 drivers
v0x600000e701b0_0 .net *"_ivl_51", 0 0, L_0x60000156f8e0;  1 drivers
v0x600000e70240_0 .net *"_ivl_53", 0 0, L_0x600000f7c320;  1 drivers
v0x600000e702d0_0 .net *"_ivl_55", 0 0, L_0x60000156f950;  1 drivers
v0x600000e70360_0 .net *"_ivl_57", 0 0, L_0x60000156f9c0;  1 drivers
v0x600000e703f0_0 .net *"_ivl_61", 0 0, L_0x600000f7c280;  1 drivers
v0x600000e70480_0 .net *"_ivl_63", 0 0, L_0x600000f7c1e0;  1 drivers
v0x600000e70510_0 .net *"_ivl_65", 0 0, L_0x60000156f870;  1 drivers
v0x600000e705a0_0 .net *"_ivl_67", 0 0, L_0x600000f7c140;  1 drivers
v0x600000e70630_0 .net *"_ivl_69", 0 0, L_0x600000f7c0a0;  1 drivers
v0x600000e706c0_0 .net *"_ivl_7", 0 0, L_0x60000156f480;  1 drivers
v0x600000e70750_0 .net *"_ivl_71", 0 0, L_0x60000156faa0;  1 drivers
v0x600000e707e0_0 .net *"_ivl_73", 0 0, L_0x600000f7c000;  1 drivers
v0x600000e70870_0 .net *"_ivl_75", 0 0, L_0x600000f7ac60;  1 drivers
v0x600000e70900_0 .net *"_ivl_77", 0 0, L_0x60000156fb10;  1 drivers
v0x600000e70990_0 .net *"_ivl_79", 0 0, L_0x60000156fa30;  1 drivers
v0x600000e70a20_0 .net *"_ivl_83", 0 0, L_0x600000f7abc0;  1 drivers
v0x600000e70ab0_0 .net *"_ivl_85", 0 0, L_0x600000f7ad00;  1 drivers
v0x600000e70b40_0 .net *"_ivl_87", 0 0, L_0x600000f7ab20;  1 drivers
v0x600000e70bd0_0 .net *"_ivl_89", 0 0, L_0x60000156fb80;  1 drivers
v0x600000e70c60_0 .net *"_ivl_9", 0 0, L_0x600000f7de00;  1 drivers
v0x600000e70cf0_0 .net *"_ivl_91", 0 0, L_0x600000f7aa80;  1 drivers
v0x600000e70d80_0 .net *"_ivl_93", 0 0, L_0x60000156fbf0;  1 drivers
v0x600000e70e10_0 .net *"_ivl_95", 0 0, L_0x600000f7a9e0;  1 drivers
v0x600000e70ea0_0 .net *"_ivl_97", 0 0, L_0x60000156fc60;  1 drivers
v0x600000e70f30_0 .net *"_ivl_99", 0 0, L_0x60000156fcd0;  1 drivers
L_0x600000f7df40 .part v0x600000e71a70_0, 3, 1;
L_0x600000f7dea0 .part v0x600000e71a70_0, 2, 1;
L_0x600000f7de00 .part v0x600000e71a70_0, 1, 1;
L_0x600000f7dd60 .part v0x600000e71a70_0, 0, 1;
L_0x600000f7dcc0 .part v0x600000e71a70_0, 3, 1;
L_0x600000f7c820 .part v0x600000e71a70_0, 2, 1;
L_0x600000f7c780 .part v0x600000e71a70_0, 1, 1;
L_0x600000f7c6e0 .part v0x600000e71a70_0, 0, 1;
L_0x600000f7c640 .reduce/nor L_0x600000f7c6e0;
L_0x600000f7c5a0 .part v0x600000e71a70_0, 3, 1;
L_0x600000f7c500 .part v0x600000e71a70_0, 2, 1;
L_0x600000f7c460 .part v0x600000e71a70_0, 1, 1;
L_0x600000f7c3c0 .reduce/nor L_0x600000f7c460;
L_0x600000f7c320 .part v0x600000e71a70_0, 0, 1;
L_0x600000f7c280 .part v0x600000e71a70_0, 3, 1;
L_0x600000f7c1e0 .part v0x600000e71a70_0, 2, 1;
L_0x600000f7c140 .part v0x600000e71a70_0, 1, 1;
L_0x600000f7c0a0 .reduce/nor L_0x600000f7c140;
L_0x600000f7c000 .part v0x600000e71a70_0, 0, 1;
L_0x600000f7ac60 .reduce/nor L_0x600000f7c000;
L_0x600000f7abc0 .part v0x600000e71a70_0, 3, 1;
L_0x600000f7ad00 .part v0x600000e71a70_0, 2, 1;
L_0x600000f7ab20 .reduce/nor L_0x600000f7ad00;
L_0x600000f7aa80 .part v0x600000e71a70_0, 1, 1;
L_0x600000f7a9e0 .part v0x600000e71a70_0, 0, 1;
L_0x600000f7a8a0 .part v0x600000e71a70_0, 3, 1;
L_0x600000f7a800 .part v0x600000e71a70_0, 2, 1;
L_0x600000f7a760 .reduce/nor L_0x600000f7a800;
L_0x600000f7a940 .part v0x600000e71a70_0, 1, 1;
L_0x600000f792c0 .part v0x600000e71a70_0, 0, 1;
L_0x600000f79220 .reduce/nor L_0x600000f792c0;
L_0x600000f79180 .part v0x600000e71a70_0, 3, 1;
L_0x600000f790e0 .part v0x600000e71a70_0, 2, 1;
L_0x600000f79040 .reduce/nor L_0x600000f790e0;
L_0x600000f78fa0 .part v0x600000e71a70_0, 1, 1;
L_0x600000f78f00 .reduce/nor L_0x600000f78fa0;
L_0x600000f78e60 .part v0x600000e71a70_0, 0, 1;
L_0x600000f78dc0 .part v0x600000e71a70_0, 3, 1;
L_0x600000f78d20 .part v0x600000e71a70_0, 2, 1;
L_0x600000f7aee0 .reduce/nor L_0x600000f78d20;
L_0x600000f7ae40 .part v0x600000e71a70_0, 1, 1;
L_0x600000f7ada0 .reduce/nor L_0x600000f7ae40;
L_0x600000f77840 .part v0x600000e71a70_0, 0, 1;
L_0x600000f777a0 .reduce/nor L_0x600000f77840;
L_0x600000f77700 .part v0x600000e71a70_0, 3, 1;
L_0x600000f77660 .reduce/nor L_0x600000f77700;
L_0x600000f775c0 .part v0x600000e71a70_0, 2, 1;
L_0x600000f77520 .part v0x600000e71a70_0, 1, 1;
L_0x600000f77480 .part v0x600000e71a70_0, 0, 1;
L_0x600000f773e0 .part v0x600000e71a70_0, 3, 1;
L_0x600000f77340 .reduce/nor L_0x600000f773e0;
L_0x600000f772a0 .part v0x600000e71a70_0, 2, 1;
L_0x600000f77200 .part v0x600000e71a70_0, 1, 1;
L_0x600000f77160 .part v0x600000e71a70_0, 0, 1;
L_0x600000f770c0 .reduce/nor L_0x600000f77160;
L_0x600000f77020 .part v0x600000e71a70_0, 3, 1;
L_0x600000f76f80 .reduce/nor L_0x600000f77020;
L_0x600000f76ee0 .part v0x600000e71a70_0, 2, 1;
L_0x600000f75a40 .part v0x600000e71a70_0, 1, 1;
L_0x600000f759a0 .reduce/nor L_0x600000f75a40;
L_0x600000f75900 .part v0x600000e71a70_0, 0, 1;
L_0x600000f75860 .part v0x600000e71a70_0, 3, 1;
L_0x600000f757c0 .reduce/nor L_0x600000f75860;
L_0x600000f75720 .part v0x600000e71a70_0, 2, 1;
L_0x600000f75680 .part v0x600000e71a70_0, 1, 1;
L_0x600000f755e0 .reduce/nor L_0x600000f75680;
L_0x600000f75540 .part v0x600000e71a70_0, 0, 1;
L_0x600000f754a0 .reduce/nor L_0x600000f75540;
L_0x600000f75400 .part v0x600000e71a70_0, 3, 1;
L_0x600000f75360 .reduce/nor L_0x600000f75400;
L_0x600000f752c0 .part v0x600000e71a70_0, 2, 1;
L_0x600000f75220 .reduce/nor L_0x600000f752c0;
L_0x600000f75180 .part v0x600000e71a70_0, 1, 1;
L_0x600000f750e0 .part v0x600000e71a70_0, 0, 1;
L_0x600000f719a0 .part v0x600000e71a70_0, 3, 1;
L_0x600000f71900 .reduce/nor L_0x600000f719a0;
L_0x600000f71860 .part v0x600000e71a70_0, 2, 1;
L_0x600000f717c0 .reduce/nor L_0x600000f71860;
L_0x600000f71720 .part v0x600000e71a70_0, 1, 1;
L_0x600000f71680 .part v0x600000e71a70_0, 0, 1;
L_0x600000f715e0 .reduce/nor L_0x600000f71680;
L_0x600000f71540 .part v0x600000e71a70_0, 3, 1;
L_0x600000f714a0 .reduce/nor L_0x600000f71540;
L_0x600000f71400 .part v0x600000e71a70_0, 2, 1;
L_0x600000f71360 .reduce/nor L_0x600000f71400;
L_0x600000f712c0 .part v0x600000e71a70_0, 1, 1;
L_0x600000f71220 .reduce/nor L_0x600000f712c0;
L_0x600000f71180 .part v0x600000e71a70_0, 0, 1;
LS_0x600000f710e0_0_0 .concat8 [ 1 1 1 1], L_0x60000151c150, L_0x60000151c310, L_0x60000151c4d0, L_0x60000151c690;
LS_0x600000f710e0_0_4 .concat8 [ 1 1 1 1], L_0x60000151c850, L_0x60000151ca10, L_0x60000151cbd0, L_0x60000151cd90;
LS_0x600000f710e0_0_8 .concat8 [ 1 1 1 1], L_0x60000151cf50, L_0x60000151d110, L_0x60000156fe90, L_0x60000156fcd0;
LS_0x600000f710e0_0_12 .concat8 [ 1 1 1 1], L_0x60000156fa30, L_0x60000156f9c0, L_0x60000156f790, L_0x60000156f5d0;
L_0x600000f710e0 .concat8 [ 4 4 4 4], LS_0x600000f710e0_0_0, LS_0x600000f710e0_0_4, LS_0x600000f710e0_0_8, LS_0x600000f710e0_0_12;
L_0x600000f71040 .part v0x600000e71a70_0, 3, 1;
L_0x600000f70fa0 .reduce/nor L_0x600000f71040;
L_0x600000f70f00 .part v0x600000e71a70_0, 2, 1;
L_0x600000f70e60 .reduce/nor L_0x600000f70f00;
L_0x600000f70dc0 .part v0x600000e71a70_0, 1, 1;
L_0x600000f70d20 .reduce/nor L_0x600000f70dc0;
L_0x600000f70c80 .part v0x600000e71a70_0, 0, 1;
L_0x600000f70be0 .reduce/nor L_0x600000f70c80;
S_0x7fab8b8ff0c0 .scope module, "cpu_ptb" "cpu_ptb" 6 1;
 .timescale 0 0;
o0x7fab8b0c0a18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb01e0 .island tran;
p0x7fab8b0c0a18 .port I0x600003eb01e0, o0x7fab8b0c0a18;
L_0x60000155afb0 .functor BUFZ 16, p0x7fab8b0c0a18, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000155b020 .functor BUFZ 1, v0x600004c29170_0, C4<0>, C4<0>, C4<0>;
L_0x60000155b090 .functor BUFZ 4, L_0x600000fd2800, C4<0000>, C4<0000>, C4<0000>;
L_0x60000155b100 .functor BUFZ 16, L_0x60000082c6e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000155b170 .functor BUFZ 1, v0x600004c28750_0, C4<0>, C4<0>, C4<0>;
L_0x60000155b1e0 .functor BUFZ 1, v0x600004c28ab0_0, C4<0>, C4<0>, C4<0>;
L_0x60000155b250 .functor BUFZ 16, L_0x60000155ad80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000155b2c0 .functor BUFZ 16, L_0x60000082c280, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000155b330 .functor BUFZ 16, L_0x60000082c5a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x600004d72880_0 .net "Halt", 0 0, L_0x60000150df10;  1 drivers
v0x600004d72910_0 .net "Inst", 15 0, L_0x60000155afb0;  1 drivers
v0x600004d729a0_0 .net "MemAddress", 15 0, L_0x60000155b250;  1 drivers
v0x600004d72a30_0 .net "MemDataIn", 15 0, L_0x60000155b2c0;  1 drivers
v0x600004d72ac0_0 .net "MemDataOut", 15 0, L_0x60000155b330;  1 drivers
v0x600004d72b50_0 .net "MemRead", 0 0, L_0x60000155b170;  1 drivers
v0x600004d72be0_0 .net "MemWrite", 0 0, L_0x60000155b1e0;  1 drivers
v0x600004d72c70_0 .net "PC", 15 0, L_0x60000150df80;  1 drivers
v0x600004d72d00_0 .net "RegWrite", 0 0, L_0x60000155b020;  1 drivers
v0x600004d72d90_0 .net "WriteData", 15 0, L_0x60000155b100;  1 drivers
v0x600004d72e20_0 .net "WriteRegister", 3 0, L_0x60000155b090;  1 drivers
v0x600004d72eb0_0 .var "clk", 0 0;
v0x600004d72f40_0 .var/i "cycle_count", 31 0;
v0x600004d72fd0_0 .var/i "inst_count", 31 0;
v0x600004d73060_0 .var "rst_n", 0 0;
v0x600004d730f0_0 .var/i "sim_log_file", 31 0;
v0x600004d73180_0 .var/i "trace_file", 31 0;
S_0x7fab8b5ebcf0 .scope module, "DUT" "cpu" 6 30, 7 1 0, S_0x7fab8b8ff0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "hlt";
    .port_info 3 /OUTPUT 16 "pc";
o0x7fab8b0cce08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0f20 .island tran;
p0x7fab8b0cce08 .port I0x600003eb0f20, o0x7fab8b0cce08;
L_0x60000150df80 .functor BUFZ 16, p0x7fab8b0cce08, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000150df10 .functor BUFZ 1, v0x600000eed9e0_0, C4<0>, C4<0>, C4<0>;
L_0x60000153b4f0 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x60000153b480 .functor OR 1, L_0x60000153b4f0, L_0x600001532d80, C4<0>, C4<0>;
o0x7fab8bb7c1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000153b410 .functor NOT 1, o0x7fab8bb7c1c8, C4<0>, C4<0>, C4<0>;
RS_0x7fab8bb18ae8 .resolv tri, v0x600000ef9050_0, L_0x600000f5b980;
L_0x600001569110 .functor NOT 1, RS_0x7fab8bb18ae8, C4<0>, C4<0>, C4<0>;
L_0x6000015690a0 .functor NOT 1, L_0x600001510930, C4<0>, C4<0>, C4<0>;
L_0x600001569030 .functor AND 1, L_0x600001569110, L_0x6000015690a0, C4<1>, C4<1>;
L_0x60000157a3e0 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x60000157a450 .functor NOT 1, L_0x600001532d10, C4<0>, C4<0>, C4<0>;
L_0x60000157a4c0 .functor OR 1, L_0x600000fd17c0, L_0x600000fd19a0, C4<0>, C4<0>;
L_0x60000157a530 .functor OR 1, L_0x600000fd17c0, L_0x600000fd19a0, C4<0>, C4<0>;
L_0x600001533870 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x600001532e60 .functor NOT 1, L_0x600000fd0640, C4<0>, C4<0>, C4<0>;
L_0x600001532d80 .functor BUFZ 1, L_0x600001510930, C4<0>, C4<0>, C4<0>;
L_0x600001533800 .functor BUFZ 1, L_0x600001532df0, C4<0>, C4<0>, C4<0>;
L_0x600001532d10 .functor BUFZ 1, L_0x600001532df0, C4<0>, C4<0>, C4<0>;
L_0x600001545260 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x6000015452d0 .functor AND 1, v0x600000dd7180_0, L_0x600000fd6080, C4<1>, C4<1>;
L_0x7fab8bb94e68 .functor BUFT 1, C4<1111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x600001545340 .functor AND 16, L_0x600000828b40, L_0x7fab8bb94e68, C4<1111111111111111>, C4<1111111111111111>;
L_0x6000015453b0 .functor NOT 1, L_0x600000fd61c0, C4<0>, C4<0>, C4<0>;
L_0x600001545420 .functor AND 1, v0x600000dd7180_0, L_0x6000015453b0, C4<1>, C4<1>;
L_0x7fab8bb94eb0 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
L_0x600001545490 .functor AND 16, L_0x600000828b40, L_0x7fab8bb94eb0, C4<1111111111111111>, C4<1111111111111111>;
L_0x60000155ad10 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bc2a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0820 .island tran;
p0x7fab8b0bc2a8 .port I0x600003eb0820, o0x7fab8b0bc2a8;
L_0x60000155ad80 .functor BUFZ 16, p0x7fab8b0bc2a8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000155aed0 .functor OR 1, v0x600004c28750_0, v0x600004c28ab0_0, C4<0>, C4<0>;
L_0x60000155af40 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
v0x600004d6cf30_0 .net "D_ALUsrc", 0 0, L_0x600000fd26c0;  1 drivers
v0x600004d6cfc0_0 .net "D_LoadPartial", 0 0, L_0x600000fd1b80;  1 drivers
v0x600004d6d050_0 .net "D_MemRead", 0 0, L_0x600000fd17c0;  1 drivers
v0x600004d6d0e0_0 .net "D_MemWrite", 0 0, L_0x600000fd19a0;  1 drivers
v0x600004d6d170_0 .net "D_MemtoReg", 0 0, L_0x600000fd1860;  1 drivers
v0x600004d6d200_0 .net "D_RegDst", 0 0, L_0x600000fd15e0;  1 drivers
v0x600004d6d290_0 .net "D_RegWrite", 0 0, L_0x600001532990;  1 drivers
v0x600004d6d320_0 .net "D_SavePC", 0 0, L_0x600000fd1cc0;  1 drivers
v0x600004d6d3b0_0 .net "D_X_ALUsrc", 0 0, v0x600000dd6e20_0;  1 drivers
v0x600004d6d440_0 .net "D_X_LoadPartial", 0 0, v0x600000dd7180_0;  1 drivers
v0x600004d6d4d0_0 .net "D_X_MemRead", 0 0, L_0x600001510770;  1 drivers
v0x600004d6d560_0 .net "D_X_MemWrite", 0 0, L_0x600001510700;  1 drivers
v0x600004d6d5f0_0 .net "D_X_MemtoReg", 0 0, L_0x600001510850;  1 drivers
v0x600004d6d680_0 .net "D_X_RegDst", 0 0, L_0x6000015105b0;  1 drivers
v0x600004d6d710_0 .net "D_X_RegWrite", 0 0, L_0x6000015107e0;  1 drivers
v0x600004d6d7a0_0 .net "D_X_SavePC", 0 0, L_0x600001510540;  1 drivers
v0x600004d6d830_0 .net "D_X_branch_inst", 0 0, L_0x600001510690;  1 drivers
v0x600004d6d8c0_0 .net "D_X_branch_src", 0 0, L_0x600001510620;  1 drivers
v0x600004d6d950_0 .net "D_X_halt", 0 0, L_0x6000015104d0;  1 drivers
o0x7fab8b0aacf8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14f40 .island tran;
p0x7fab8b0aacf8 .port I0x600003f14f40, o0x7fab8b0aacf8;
v0x600004d6d9e0_0 .net8 "D_X_imm", 15 0, p0x7fab8b0aacf8;  0 drivers, strength-aware
o0x7fab8b0aee68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14dc0 .island tran;
p0x7fab8b0aee68 .port I0x600003f14dc0, o0x7fab8b0aee68;
v0x600004d6da70_0 .net8 "D_X_instruction", 15 0, p0x7fab8b0aee68;  0 drivers, strength-aware
o0x7fab8b0b2fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f143e0 .island tran;
p0x7fab8b0b2fd8 .port I0x600003f143e0, o0x7fab8b0b2fd8;
v0x600004d6db00_0 .net8 "D_X_newPC", 15 0, p0x7fab8b0b2fd8;  0 drivers, strength-aware
o0x7fab8b0b7148 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14f80 .island tran;
p0x7fab8b0b7148 .port I0x600003f14f80, o0x7fab8b0b7148;
v0x600004d6db90_0 .net8 "D_X_oldPC", 15 0, p0x7fab8b0b7148;  0 drivers, strength-aware
o0x7fab8b0a1598 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14ea0 .island tran;
p0x7fab8b0a1598 .port I0x600003f14ea0, o0x7fab8b0a1598;
v0x600004d6dc20_0 .net8 "D_X_reg1", 15 0, p0x7fab8b0a1598;  0 drivers, strength-aware
o0x7fab8b0a6708 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14f00 .island tran;
p0x7fab8b0a6708 .port I0x600003f14f00, o0x7fab8b0a6708;
v0x600004d6dcb0_0 .net8 "D_X_reg2", 15 0, p0x7fab8b0a6708;  0 drivers, strength-aware
v0x600004d6dd40_0 .net "D_X_reg_dest", 3 0, L_0x600000f87160;  1 drivers
v0x600004d6ddd0_0 .net "D_X_reg_source1", 3 0, L_0x600000f87480;  1 drivers
v0x600004d6de60_0 .net "D_X_reg_source2", 3 0, L_0x600000f877a0;  1 drivers
v0x600004d6def0_0 .net "D_branch_inst", 0 0, L_0x600000fd0dc0;  1 drivers
v0x600004d6df80_0 .net "D_branch_src", 0 0, L_0x600000fd0e60;  1 drivers
v0x600004d6e010_0 .net "D_imm", 15 0, L_0x600000f93e80;  1 drivers
v0x600004d6e0a0_0 .net "D_reg1", 15 0, L_0x600000fcfb60;  1 drivers
v0x600004d6e130_0 .net "D_reg2", 15 0, L_0x600000fcfca0;  1 drivers
v0x600004d6e1c0_0 .net "D_stall", 0 0, L_0x600001532d10;  1 drivers
o0x7fab8b0a6c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x600004d6e250_0 .net "F_D_halt", 0 0, o0x7fab8b0a6c18;  0 drivers
o0x7fab8b0aeec8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f141e0 .island tran;
p0x7fab8b0aeec8 .port I0x600003f141e0, o0x7fab8b0aeec8;
v0x600004d6e2e0_0 .net8 "F_D_instruction", 15 0, p0x7fab8b0aeec8;  0 drivers, strength-aware
o0x7fab8b0b3038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14820 .island tran;
p0x7fab8b0b3038 .port I0x600003f14820, o0x7fab8b0b3038;
v0x600004d6e370_0 .net8 "F_D_newPC", 15 0, p0x7fab8b0b3038;  0 drivers, strength-aware
o0x7fab8b0b71a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14540 .island tran;
p0x7fab8b0b71a8 .port I0x600003f14540, o0x7fab8b0b71a8;
v0x600004d6e400_0 .net8 "F_D_oldPC", 15 0, p0x7fab8b0b71a8;  0 drivers, strength-aware
v0x600004d6e490_0 .net "F_stall", 0 0, L_0x600001533800;  1 drivers
v0x600004d6e520_0 .net "M_M_B_en", 0 0, L_0x600001557f70;  1 drivers
o0x7fab8b0bc248 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0ee0 .island tran;
p0x7fab8b0bc248 .port I0x600003eb0ee0, o0x7fab8b0bc248;
v0x600004d6e5b0_0 .net8 "M_W_ALUOut", 15 0, p0x7fab8b0bc248;  0 drivers, strength-aware
v0x600004d6e640_0 .net "M_W_MemtoReg", 0 0, v0x600000eecfc0_0;  1 drivers
v0x600004d6e6d0_0 .net "M_W_RegWrite", 0 0, v0x600000eed320_0;  1 drivers
v0x600004d6e760_0 .net "M_W_SavePC", 0 0, v0x600000eed680_0;  1 drivers
v0x600004d6e7f0_0 .net "M_W_halt", 0 0, v0x600000eed9e0_0;  1 drivers
o0x7fab8b0c09b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0d20 .island tran;
p0x7fab8b0c09b8 .port I0x600003eb0d20, o0x7fab8b0c09b8;
v0x600004d6e880_0 .net8 "M_W_instruction", 15 0, p0x7fab8b0c09b8;  0 drivers, strength-aware
o0x7fab8b0c4b28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0e40 .island tran;
p0x7fab8b0c4b28 .port I0x600003eb0e40, o0x7fab8b0c4b28;
v0x600004d6e910_0 .net8 "M_W_mem", 15 0, p0x7fab8b0c4b28;  0 drivers, strength-aware
o0x7fab8b0c8c98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f581e0 .island tran;
p0x7fab8b0c8c98 .port I0x600003f581e0, o0x7fab8b0c8c98;
v0x600004d6e9a0_0 .net8 "M_W_newPC", 15 0, p0x7fab8b0c8c98;  0 drivers, strength-aware
v0x600004d6ea30_0 .net8 "M_W_oldPC", 15 0, p0x7fab8b0cce08;  0 drivers, strength-aware
v0x600004d6eac0_0 .net "M_W_reg_dest", 3 0, L_0x600000828d20;  1 drivers
v0x600004d6eb50_0 .net "M_X_A_en", 0 0, L_0x6000015582a0;  1 drivers
v0x600004d6ebe0_0 .net "M_X_B_en", 0 0, L_0x600001558620;  1 drivers
v0x600004d6ec70_0 .net "M_mem", 15 0, L_0x60000082c5a0;  1 drivers
v0x600004d6ed00_0 .net "NVZ_out", 2 0, L_0x600000fd0780;  1 drivers
v0x600004d6ed90_0 .net "NVZflag", 2 0, L_0x6000008280a0;  1 drivers
v0x600004d6ee20_0 .net "X_ALUOut", 15 0, L_0x600000826940;  1 drivers
v0x600004d6eeb0_0 .net8 "X_M_ALUOut", 15 0, p0x7fab8b0bc2a8;  0 drivers, strength-aware
v0x600004d6ef40_0 .net "X_M_MemRead", 0 0, v0x600004c28750_0;  1 drivers
v0x600004d6efd0_0 .net "X_M_MemWrite", 0 0, v0x600004c28ab0_0;  1 drivers
v0x600004d6f060_0 .net "X_M_MemtoReg", 0 0, L_0x6000015324c0;  1 drivers
v0x600004d6f0f0_0 .net "X_M_RegWrite", 0 0, v0x600004c29170_0;  1 drivers
v0x600004d6f180_0 .net "X_M_SavePC", 0 0, L_0x600001532450;  1 drivers
o0x7fab8bb02798 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0540 .island tran;
p0x7fab8bb02798 .port I0x600003eb0540, o0x7fab8bb02798;
v0x600004d6f210_0 .net8 "X_M_aluB", 15 0, p0x7fab8bb02798;  0 drivers, strength-aware
v0x600004d6f2a0_0 .net "X_M_halt", 0 0, L_0x6000015323e0;  1 drivers
v0x600004d6f330_0 .net8 "X_M_instruction", 15 0, p0x7fab8b0c0a18;  0 drivers, strength-aware
o0x7fab8b0c8cf8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x600004d6f3c0_0 .net "X_M_newPC", 15 0, o0x7fab8b0c8cf8;  0 drivers
o0x7fab8b0cce68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0a80 .island tran;
p0x7fab8b0cce68 .port I0x600003eb0a80, o0x7fab8b0cce68;
v0x600004d6f450_0 .net8 "X_M_oldPC", 15 0, p0x7fab8b0cce68;  0 drivers, strength-aware
v0x600004d6f4e0_0 .net "X_M_reg_dest", 3 0, L_0x600000fd2800;  1 drivers
v0x600004d6f570_0 .net "X_M_reg_source2", 3 0, L_0x600000fd2b20;  1 drivers
v0x600004d6f600_0 .net "X_X_A_en", 0 0, L_0x600001557c60;  1 drivers
v0x600004d6f690_0 .net "X_X_B_en", 0 0, L_0x600001557db0;  1 drivers
v0x600004d6f720_0 .net *"_ivl_10", 0 0, L_0x600001569110;  1 drivers
v0x600004d6f7b0_0 .net *"_ivl_100", 15 0, L_0x600000f93980;  1 drivers
v0x600004d6f840_0 .net *"_ivl_102", 16 0, L_0x600000f93a20;  1 drivers
L_0x7fab8bb93e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004d6f8d0_0 .net *"_ivl_105", 0 0, L_0x7fab8bb93e60;  1 drivers
L_0x7fab8bb93ea8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600004d6f960_0 .net/2u *"_ivl_106", 11 0, L_0x7fab8bb93ea8;  1 drivers
v0x600004d6f9f0_0 .net *"_ivl_109", 3 0, L_0x600000f93ac0;  1 drivers
v0x600004d6fa80_0 .net *"_ivl_110", 15 0, L_0x600000f93b60;  1 drivers
v0x600004d6fb10_0 .net *"_ivl_112", 16 0, L_0x600000f93c00;  1 drivers
L_0x7fab8bb93ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004d6fba0_0 .net *"_ivl_115", 0 0, L_0x7fab8bb93ef0;  1 drivers
v0x600004d6fc30_0 .net *"_ivl_116", 16 0, L_0x600000f93ca0;  1 drivers
v0x600004d6fcc0_0 .net *"_ivl_118", 16 0, L_0x600000f93d40;  1 drivers
v0x600004d6fd50_0 .net *"_ivl_12", 0 0, L_0x6000015690a0;  1 drivers
v0x600004d6fde0_0 .net *"_ivl_120", 16 0, L_0x600000f93de0;  1 drivers
v0x600004d6fe70_0 .net *"_ivl_125", 3 0, L_0x600000f93f20;  1 drivers
v0x600004d6ff00_0 .net *"_ivl_131", 0 0, L_0x600000fd0640;  1 drivers
v0x600004d70000_0 .net *"_ivl_160", 0 0, L_0x600000fd6080;  1 drivers
v0x600004d70090_0 .net *"_ivl_161", 0 0, L_0x6000015452d0;  1 drivers
v0x600004d70120_0 .net/2u *"_ivl_163", 15 0, L_0x7fab8bb94e68;  1 drivers
v0x600004d701b0_0 .net *"_ivl_165", 15 0, L_0x600001545340;  1 drivers
v0x600004d70240_0 .net *"_ivl_168", 0 0, L_0x600000fd61c0;  1 drivers
v0x600004d702d0_0 .net *"_ivl_169", 0 0, L_0x6000015453b0;  1 drivers
v0x600004d70360_0 .net *"_ivl_171", 0 0, L_0x600001545420;  1 drivers
v0x600004d703f0_0 .net/2u *"_ivl_173", 15 0, L_0x7fab8bb94eb0;  1 drivers
v0x600004d70480_0 .net *"_ivl_175", 15 0, L_0x600001545490;  1 drivers
v0x600004d70510_0 .net *"_ivl_177", 15 0, L_0x600000fd6120;  1 drivers
v0x600004d705a0_0 .net *"_ivl_185", 15 0, L_0x600000828aa0;  1 drivers
v0x600004d70630_0 .net *"_ivl_189", 15 0, L_0x600000828be0;  1 drivers
v0x600004d706c0_0 .net *"_ivl_205", 15 0, L_0x60000082c640;  1 drivers
v0x600004d70750_0 .net *"_ivl_25", 3 0, L_0x600000f5b8e0;  1 drivers
L_0x7fab8bb935f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600004d707e0_0 .net/2u *"_ivl_26", 3 0, L_0x7fab8bb935f0;  1 drivers
v0x600004d70870_0 .net *"_ivl_35", 0 0, L_0x600000f82e40;  1 drivers
v0x600004d70900_0 .net *"_ivl_36", 5 0, L_0x600000f82ee0;  1 drivers
v0x600004d70990_0 .net *"_ivl_39", 8 0, L_0x600000f82f80;  1 drivers
v0x600004d70a20_0 .net *"_ivl_4", 0 0, L_0x60000153b4f0;  1 drivers
L_0x7fab8bb936c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004d70ab0_0 .net/2u *"_ivl_40", 0 0, L_0x7fab8bb936c8;  1 drivers
v0x600004d70b40_0 .net *"_ivl_51", 3 0, L_0x600000f92f80;  1 drivers
v0x600004d70bd0_0 .net *"_ivl_53", 3 0, L_0x600000f93020;  1 drivers
v0x600004d70c60_0 .net *"_ivl_56", 0 0, L_0x60000157a4c0;  1 drivers
v0x600004d70cf0_0 .net *"_ivl_59", 3 0, L_0x600000f93160;  1 drivers
v0x600004d70d80_0 .net *"_ivl_61", 3 0, L_0x600000f93200;  1 drivers
v0x600004d70e10_0 .net *"_ivl_64", 0 0, L_0x60000157a530;  1 drivers
L_0x7fab8bb93c68 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600004d70ea0_0 .net/2u *"_ivl_66", 11 0, L_0x7fab8bb93c68;  1 drivers
v0x600004d70f30_0 .net *"_ivl_69", 3 0, L_0x600000f93340;  1 drivers
L_0x7fab8bb93cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004d70fc0_0 .net/2u *"_ivl_70", 0 0, L_0x7fab8bb93cb0;  1 drivers
v0x600004d71050_0 .net *"_ivl_72", 16 0, L_0x600000f933e0;  1 drivers
v0x600004d710e0_0 .net *"_ivl_75", 3 0, L_0x600000f93480;  1 drivers
L_0x7fab8bb93cf8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x600004d71170_0 .net/2u *"_ivl_76", 3 0, L_0x7fab8bb93cf8;  1 drivers
v0x600004d71200_0 .net *"_ivl_78", 0 0, L_0x600000f93520;  1 drivers
L_0x7fab8bb93d40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600004d71290_0 .net/2u *"_ivl_80", 7 0, L_0x7fab8bb93d40;  1 drivers
v0x600004d71320_0 .net *"_ivl_83", 7 0, L_0x600000f935c0;  1 drivers
v0x600004d713b0_0 .net *"_ivl_84", 15 0, L_0x600000f93660;  1 drivers
v0x600004d71440_0 .net *"_ivl_86", 16 0, L_0x600000f93700;  1 drivers
L_0x7fab8bb93d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004d714d0_0 .net *"_ivl_89", 0 0, L_0x7fab8bb93d88;  1 drivers
v0x600004d71560_0 .net *"_ivl_91", 3 0, L_0x600000f93840;  1 drivers
L_0x7fab8bb93dd0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600004d715f0_0 .net/2u *"_ivl_92", 3 0, L_0x7fab8bb93dd0;  1 drivers
v0x600004d71680_0 .net *"_ivl_94", 0 0, L_0x600000f938e0;  1 drivers
v0x600004d71710_0 .net *"_ivl_97", 7 0, L_0x600000f937a0;  1 drivers
L_0x7fab8bb93e18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600004d717a0_0 .net/2u *"_ivl_98", 7 0, L_0x7fab8bb93e18;  1 drivers
v0x600004d71830_0 .net "addr", 15 0, L_0x60000155ad80;  1 drivers
v0x600004d718c0_0 .net "aluA", 15 0, L_0x600000fd6260;  1 drivers
v0x600004d71950_0 .net "aluB", 15 0, L_0x600000fd6300;  1 drivers
v0x600004d719e0_0 .net "branchAdd", 15 0, L_0x600000f83020;  1 drivers
o0x7fab8bb10298 .functor BUFZ 1, C4<z>; HiZ drive
v0x600004d71a70_0 .net "branch_inst", 0 0, o0x7fab8bb10298;  0 drivers
v0x600004d71b00_0 .net "clk", 0 0, v0x600004d72eb0_0;  1 drivers
v0x600004d71b90_0 .net "cond", 2 0, L_0x600000fd0820;  1 drivers
v0x600004d71c20_0 .net "do_branch", 0 0, L_0x600001510930;  1 drivers
v0x600004d71cb0_0 .net "flagNV", 0 0, L_0x600000fd1ea0;  1 drivers
v0x600004d71d40_0 .net "flagZ", 0 0, L_0x600000fd2120;  1 drivers
v0x600004d71dd0_0 .net "flush", 0 0, L_0x600001532d80;  1 drivers
v0x600004d71e60_0 .net8 "halt", 0 0, RS_0x7fab8bb18ae8;  2 drivers
v0x600004d71ef0_0 .net "hlt", 0 0, L_0x60000150df10;  alias, 1 drivers
v0x600004d71f80_0 .net "instruction", 15 0, L_0x600000f5b840;  1 drivers
v0x600004d72010_0 .net "memData_In", 15 0, L_0x60000082c280;  1 drivers
o0x7fab8bb2b5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x600004d720a0_0 .net "nextPC", 15 0, o0x7fab8bb2b5f8;  0 drivers
v0x600004d72130_0 .net "pc", 15 0, L_0x60000150df80;  alias, 1 drivers
v0x600004d721c0_0 .net "pcBranch", 15 0, L_0x600000f86440;  1 drivers
v0x600004d72250_0 .net "pcInc", 15 0, L_0x600000f82da0;  1 drivers
v0x600004d722e0_0 .net "programCount", 15 0, L_0x600000f5b520;  1 drivers
v0x600004d72370_0 .net "reg1Forward", 15 0, L_0x600000828b40;  1 drivers
v0x600004d72400_0 .net "reg2Forward", 15 0, L_0x600000828c80;  1 drivers
v0x600004d72490_0 .net "reg_dest", 3 0, L_0x600000f94000;  1 drivers
v0x600004d72520_0 .net "reg_source1", 3 0, L_0x600000f930c0;  1 drivers
v0x600004d725b0_0 .net "reg_source2", 3 0, L_0x600000f932a0;  1 drivers
v0x600004d72640_0 .net "rst_n", 0 0, v0x600004d73060_0;  1 drivers
v0x600004d726d0_0 .net "stall", 0 0, L_0x600001532df0;  1 drivers
v0x600004d72760_0 .net "stall_if_id", 0 0, o0x7fab8bb7c1c8;  0 drivers
v0x600004d727f0_0 .net "writeback_data", 15 0, L_0x60000082c6e0;  1 drivers
L_0x600000f5b8e0 .part L_0x600000f5b840, 12, 4;
L_0x600000f5b980 .cmp/eq 4, L_0x600000f5b8e0, L_0x7fab8bb935f0;
L_0x600000f82e40 .part L_0x600000f5b840, 8, 1;
LS_0x600000f82ee0_0_0 .concat [ 1 1 1 1], L_0x600000f82e40, L_0x600000f82e40, L_0x600000f82e40, L_0x600000f82e40;
LS_0x600000f82ee0_0_4 .concat [ 1 1 0 0], L_0x600000f82e40, L_0x600000f82e40;
L_0x600000f82ee0 .concat [ 4 2 0 0], LS_0x600000f82ee0_0_0, LS_0x600000f82ee0_0_4;
L_0x600000f82f80 .part L_0x600000f5b840, 0, 9;
L_0x600000f83020 .concat [ 1 9 6 0], L_0x7fab8bb936c8, L_0x600000f82f80, L_0x600000f82ee0;
L_0x600000f92f80 .part p0x7fab8b0aeec8, 8, 4;
L_0x600000f93020 .part p0x7fab8b0aeec8, 4, 4;
L_0x600000f930c0 .functor MUXZ 4, L_0x600000f93020, L_0x600000f92f80, L_0x600000fd1b80, C4<>;
L_0x600000f93160 .part p0x7fab8b0aeec8, 8, 4;
L_0x600000f93200 .part p0x7fab8b0aeec8, 0, 4;
L_0x600000f932a0 .functor MUXZ 4, L_0x600000f93200, L_0x600000f93160, L_0x60000157a4c0, C4<>;
L_0x600000f93340 .part p0x7fab8b0aeec8, 0, 4;
L_0x600000f933e0 .concat [ 1 4 12 0], L_0x7fab8bb93cb0, L_0x600000f93340, L_0x7fab8bb93c68;
L_0x600000f93480 .part p0x7fab8b0aeec8, 12, 4;
L_0x600000f93520 .cmp/eq 4, L_0x600000f93480, L_0x7fab8bb93cf8;
L_0x600000f935c0 .part p0x7fab8b0aeec8, 0, 8;
L_0x600000f93660 .concat [ 8 8 0 0], L_0x600000f935c0, L_0x7fab8bb93d40;
L_0x600000f93700 .concat [ 16 1 0 0], L_0x600000f93660, L_0x7fab8bb93d88;
L_0x600000f93840 .part p0x7fab8b0aeec8, 12, 4;
L_0x600000f938e0 .cmp/eq 4, L_0x600000f93840, L_0x7fab8bb93dd0;
L_0x600000f937a0 .part p0x7fab8b0aeec8, 0, 8;
L_0x600000f93980 .concat [ 8 8 0 0], L_0x7fab8bb93e18, L_0x600000f937a0;
L_0x600000f93a20 .concat [ 16 1 0 0], L_0x600000f93980, L_0x7fab8bb93e60;
L_0x600000f93ac0 .part p0x7fab8b0aeec8, 0, 4;
L_0x600000f93b60 .concat [ 4 12 0 0], L_0x600000f93ac0, L_0x7fab8bb93ea8;
L_0x600000f93c00 .concat [ 16 1 0 0], L_0x600000f93b60, L_0x7fab8bb93ef0;
L_0x600000f93ca0 .functor MUXZ 17, L_0x600000f93c00, L_0x600000f93a20, L_0x600000f938e0, C4<>;
L_0x600000f93d40 .functor MUXZ 17, L_0x600000f93ca0, L_0x600000f93700, L_0x600000f93520, C4<>;
L_0x600000f93de0 .functor MUXZ 17, L_0x600000f93d40, L_0x600000f933e0, L_0x60000157a530, C4<>;
L_0x600000f93e80 .part L_0x600000f93de0, 0, 16;
L_0x600000f93f20 .part p0x7fab8b0aeec8, 8, 4;
L_0x600000f94000 .functor MUXZ 4, L_0x600000f932a0, L_0x600000f93f20, L_0x600000fd15e0, C4<>;
L_0x600000fd0640 .part p0x7fab8b0aeec8, 15, 1;
L_0x600000fd06e0 .part p0x7fab8b0aeec8, 12, 3;
L_0x600000fd0780 .concat8 [ 1 1 1 0], L_0x600000fd05a0, L_0x600000fd0460, L_0x600000fd0320;
L_0x600000fd0820 .part p0x7fab8b0aeec8, 9, 3;
L_0x600000fd0a00 .part p0x7fab8b0aeec8, 12, 4;
L_0x600000fd2760 .part p0x7fab8b0aeec8, 12, 4;
L_0x600000fd6080 .part p0x7fab8b0aee68, 12, 1;
L_0x600000fd61c0 .part p0x7fab8b0aee68, 12, 1;
L_0x600000fd6120 .functor MUXZ 16, L_0x600000828b40, L_0x600001545490, L_0x600001545420, C4<>;
L_0x600000fd6260 .functor MUXZ 16, L_0x600000fd6120, L_0x600001545340, L_0x6000015452d0, C4<>;
L_0x600000fd6300 .functor MUXZ 16, L_0x600000828c80, p0x7fab8b0aacf8, v0x600000dd6e20_0, C4<>;
L_0x600000828140 .part p0x7fab8b0aee68, 12, 3;
L_0x600000828aa0 .functor MUXZ 16, p0x7fab8b0a1598, L_0x60000082c6e0, L_0x6000015582a0, C4<>;
L_0x600000828b40 .functor MUXZ 16, L_0x600000828aa0, p0x7fab8b0bc2a8, L_0x600001557c60, C4<>;
L_0x600000828be0 .functor MUXZ 16, p0x7fab8b0a6708, L_0x60000082c6e0, L_0x600001558620, C4<>;
L_0x600000828c80 .functor MUXZ 16, L_0x600000828be0, p0x7fab8b0bc2a8, L_0x600001557db0, C4<>;
L_0x60000082c280 .functor MUXZ 16, p0x7fab8bb02798, L_0x60000082c6e0, L_0x600001557f70, C4<>;
L_0x60000082c640 .functor MUXZ 16, p0x7fab8b0bc248, p0x7fab8b0c8c98, v0x600000eed680_0, C4<>;
L_0x60000082c6e0 .functor MUXZ 16, L_0x60000082c640, p0x7fab8b0c4b28, v0x600000eecfc0_0, C4<>;
S_0x7fab8b5eb9c0 .scope module, "ALU0" "ALU" 7 295, 8 10 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /INPUT 1 "flagNV";
    .port_info 5 /INPUT 1 "flagZ";
    .port_info 6 /OUTPUT 3 "nvz_flags";
L_0x60000154a3e0 .functor XOR 16, L_0x600000fd6260, L_0x600000fd6300, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001556f40 .functor BUFZ 16, L_0x6000008250e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001557020 .functor NOT 1, L_0x600000826080, C4<0>, C4<0>, C4<0>;
L_0x600001557090 .functor NOT 1, L_0x600000826120, C4<0>, C4<0>, C4<0>;
L_0x600001557100 .functor AND 1, L_0x600001557020, L_0x600001557090, C4<1>, C4<1>;
L_0x600001557170 .functor NOT 1, L_0x6000008261c0, C4<0>, C4<0>, C4<0>;
L_0x6000015571e0 .functor NOT 1, L_0x600000826260, C4<0>, C4<0>, C4<0>;
L_0x600001557250 .functor AND 1, L_0x600001557170, L_0x6000015571e0, C4<1>, C4<1>;
L_0x600001557330 .functor NOT 1, L_0x600000826300, C4<0>, C4<0>, C4<0>;
L_0x6000015573a0 .functor NOT 1, L_0x6000008263a0, C4<0>, C4<0>, C4<0>;
L_0x6000015572c0 .functor NOT 1, L_0x600000826440, C4<0>, C4<0>, C4<0>;
L_0x600001557410 .functor AND 1, L_0x6000015573a0, L_0x6000015572c0, C4<1>, C4<1>;
L_0x600001557480 .functor NOT 1, L_0x6000008264e0, C4<0>, C4<0>, C4<0>;
L_0x600001557560 .functor NOT 1, L_0x600000826580, C4<0>, C4<0>, C4<0>;
L_0x6000015575d0 .functor NOT 1, L_0x600000826a80, C4<0>, C4<0>, C4<0>;
L_0x6000015574f0 .functor NOT 1, L_0x600000826b20, C4<0>, C4<0>, C4<0>;
L_0x600001557640 .functor AND 1, L_0x6000015575d0, L_0x6000015574f0, C4<1>, C4<1>;
L_0x6000015576b0 .functor OR 1, L_0x60000154a290, L_0x60000154a370, C4<0>, C4<0>;
L_0x600001557720 .functor NOT 1, L_0x600000826d00, C4<0>, C4<0>, C4<0>;
L_0x600001557790 .functor NOT 1, L_0x600000826e40, C4<0>, C4<0>, C4<0>;
L_0x600001557800 .functor AND 1, L_0x600001557720, L_0x600001557790, C4<1>, C4<1>;
L_0x7fab8bb956d8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x600001557870 .functor XNOR 1, L_0x600000826da0, L_0x7fab8bb956d8, C4<0>, C4<0>;
L_0x6000015578e0 .functor NOT 1, L_0x6000008270c0, C4<0>, C4<0>, C4<0>;
L_0x600001557950 .functor NOT 1, L_0x6000008272a0, C4<0>, C4<0>, C4<0>;
L_0x6000015579c0 .functor NOT 1, L_0x600000827340, C4<0>, C4<0>, C4<0>;
L_0x600001557a30 .functor AND 1, L_0x600001557950, L_0x6000015579c0, C4<1>, C4<1>;
L_0x600001557aa0 .functor NOT 1, L_0x600000827520, C4<0>, C4<0>, C4<0>;
L_0x600001557b10 .functor NOT 1, L_0x600000827700, C4<0>, C4<0>, C4<0>;
v0x600000e598c0_0 .net "A", 15 0, L_0x600000fd6260;  alias, 1 drivers
v0x600000e59950_0 .net "ADDSUB_result", 15 0, L_0x600000fd9900;  1 drivers
v0x600000e599e0_0 .net "B", 15 0, L_0x600000fd6300;  alias, 1 drivers
v0x600000e59a70_0 .net "PADDSB_result", 15 0, L_0x600000fde6c0;  1 drivers
v0x600000e59b00_0 .net "RED_result", 15 0, L_0x600000823520;  1 drivers
v0x600000e59b90_0 .net "ROR_result", 15 0, L_0x600001556fb0;  1 drivers
v0x600000e59c20_0 .net "SLL_result", 15 0, L_0x6000008250e0;  1 drivers
v0x600000e59cb0_0 .net "SRA_result", 15 0, L_0x600001556f40;  1 drivers
v0x600000e59d40_0 .net "XOR_result", 15 0, L_0x60000154a3e0;  1 drivers
v0x600000e59dd0_0 .net *"_ivl_100", 0 0, L_0x600001557800;  1 drivers
L_0x7fab8bb95648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e59e60_0 .net/2u *"_ivl_102", 0 0, L_0x7fab8bb95648;  1 drivers
L_0x7fab8bb95690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e59ef0_0 .net/2u *"_ivl_104", 0 0, L_0x7fab8bb95690;  1 drivers
v0x600000e59f80_0 .net *"_ivl_107", 0 0, L_0x600000826da0;  1 drivers
v0x600000e5a010_0 .net *"_ivl_108", 0 0, L_0x7fab8bb956d8;  1 drivers
v0x600000e5a0a0_0 .net *"_ivl_110", 0 0, L_0x600001557870;  1 drivers
L_0x7fab8bb95720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5a130_0 .net/2u *"_ivl_112", 0 0, L_0x7fab8bb95720;  1 drivers
L_0x7fab8bb95768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e5a1c0_0 .net/2u *"_ivl_114", 15 0, L_0x7fab8bb95768;  1 drivers
v0x600000e5a250_0 .net *"_ivl_116", 0 0, L_0x600000826ee0;  1 drivers
v0x600000e5a2e0_0 .net *"_ivl_118", 0 0, L_0x600000826f80;  1 drivers
v0x600000e5a370_0 .net *"_ivl_120", 2 0, L_0x600000827020;  1 drivers
v0x600000e5a400_0 .net *"_ivl_123", 0 0, L_0x6000008270c0;  1 drivers
v0x600000e5a490_0 .net *"_ivl_124", 0 0, L_0x6000015578e0;  1 drivers
L_0x7fab8bb957b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5a520_0 .net/2u *"_ivl_126", 0 0, L_0x7fab8bb957b0;  1 drivers
L_0x7fab8bb957f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5a5b0_0 .net/2u *"_ivl_128", 0 0, L_0x7fab8bb957f8;  1 drivers
L_0x7fab8bb95840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e5a640_0 .net/2u *"_ivl_130", 15 0, L_0x7fab8bb95840;  1 drivers
v0x600000e5a6d0_0 .net *"_ivl_132", 0 0, L_0x600000827160;  1 drivers
v0x600000e5a760_0 .net *"_ivl_134", 2 0, L_0x600000827200;  1 drivers
v0x600000e5a7f0_0 .net *"_ivl_137", 0 0, L_0x6000008272a0;  1 drivers
v0x600000e5a880_0 .net *"_ivl_138", 0 0, L_0x600001557950;  1 drivers
v0x600000e5a910_0 .net *"_ivl_141", 0 0, L_0x600000827340;  1 drivers
v0x600000e5a9a0_0 .net *"_ivl_142", 0 0, L_0x6000015579c0;  1 drivers
v0x600000e5aa30_0 .net *"_ivl_144", 0 0, L_0x600001557a30;  1 drivers
L_0x7fab8bb95888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5aac0_0 .net/2u *"_ivl_146", 0 0, L_0x7fab8bb95888;  1 drivers
L_0x7fab8bb958d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5ab50_0 .net/2u *"_ivl_148", 0 0, L_0x7fab8bb958d0;  1 drivers
L_0x7fab8bb95918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e5abe0_0 .net/2u *"_ivl_150", 15 0, L_0x7fab8bb95918;  1 drivers
v0x600000e5ac70_0 .net *"_ivl_152", 0 0, L_0x6000008273e0;  1 drivers
v0x600000e5ad00_0 .net *"_ivl_154", 2 0, L_0x600000827480;  1 drivers
v0x600000e5ad90_0 .net *"_ivl_157", 0 0, L_0x600000827520;  1 drivers
v0x600000e5ae20_0 .net *"_ivl_158", 0 0, L_0x600001557aa0;  1 drivers
L_0x7fab8bb95960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5aeb0_0 .net/2u *"_ivl_160", 0 0, L_0x7fab8bb95960;  1 drivers
L_0x7fab8bb959a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5af40_0 .net/2u *"_ivl_162", 0 0, L_0x7fab8bb959a8;  1 drivers
L_0x7fab8bb959f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e5afd0_0 .net/2u *"_ivl_164", 15 0, L_0x7fab8bb959f0;  1 drivers
v0x600000e5b060_0 .net *"_ivl_166", 0 0, L_0x6000008275c0;  1 drivers
v0x600000e5b0f0_0 .net *"_ivl_168", 2 0, L_0x600000827660;  1 drivers
v0x600000e5b180_0 .net *"_ivl_171", 0 0, L_0x600000827700;  1 drivers
v0x600000e5b210_0 .net *"_ivl_172", 0 0, L_0x600001557b10;  1 drivers
L_0x7fab8bb95a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5b2a0_0 .net/2u *"_ivl_174", 0 0, L_0x7fab8bb95a38;  1 drivers
L_0x7fab8bb95a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5b330_0 .net/2u *"_ivl_176", 0 0, L_0x7fab8bb95a80;  1 drivers
L_0x7fab8bb95ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e5b3c0_0 .net/2u *"_ivl_178", 15 0, L_0x7fab8bb95ac8;  1 drivers
v0x600000e5b450_0 .net *"_ivl_180", 0 0, L_0x6000008277a0;  1 drivers
v0x600000e5b4e0_0 .net *"_ivl_182", 2 0, L_0x600000827840;  1 drivers
L_0x7fab8bb95b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5b570_0 .net/2u *"_ivl_184", 0 0, L_0x7fab8bb95b10;  1 drivers
L_0x7fab8bb95b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e5b600_0 .net/2u *"_ivl_186", 0 0, L_0x7fab8bb95b58;  1 drivers
L_0x7fab8bb95ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e5b690_0 .net/2u *"_ivl_188", 15 0, L_0x7fab8bb95ba0;  1 drivers
v0x600000e5b720_0 .net *"_ivl_190", 0 0, L_0x6000008278e0;  1 drivers
v0x600000e5b7b0_0 .net *"_ivl_192", 2 0, L_0x600000827980;  1 drivers
v0x600000e5b840_0 .net *"_ivl_194", 2 0, L_0x600000827a20;  1 drivers
v0x600000e5b8d0_0 .net *"_ivl_196", 2 0, L_0x600000827ac0;  1 drivers
v0x600000e5b960_0 .net *"_ivl_198", 2 0, L_0x600000827b60;  1 drivers
v0x600000e5b9f0_0 .net *"_ivl_200", 2 0, L_0x600000827c00;  1 drivers
v0x600000e5ba80_0 .net *"_ivl_202", 2 0, L_0x600000827ca0;  1 drivers
v0x600000e5bb10_0 .net *"_ivl_207", 1 0, L_0x600000827de0;  1 drivers
v0x600000e5bba0_0 .net *"_ivl_209", 0 0, L_0x600000827e80;  1 drivers
v0x600000e5bc30_0 .net *"_ivl_21", 0 0, L_0x600000826080;  1 drivers
v0x600000e5bcc0_0 .net *"_ivl_210", 2 0, L_0x600000827f20;  1 drivers
v0x600000e5bd50_0 .net *"_ivl_212", 2 0, L_0x600000828000;  1 drivers
v0x600000e5bde0_0 .net *"_ivl_22", 0 0, L_0x600001557020;  1 drivers
v0x600000e5be70_0 .net *"_ivl_25", 0 0, L_0x600000826120;  1 drivers
v0x600000e5bf00_0 .net *"_ivl_26", 0 0, L_0x600001557090;  1 drivers
v0x600000e5c000_0 .net *"_ivl_28", 0 0, L_0x600001557100;  1 drivers
v0x600000e5c090_0 .net *"_ivl_31", 0 0, L_0x6000008261c0;  1 drivers
v0x600000e5c120_0 .net *"_ivl_32", 0 0, L_0x600001557170;  1 drivers
v0x600000e5c1b0_0 .net *"_ivl_35", 0 0, L_0x600000826260;  1 drivers
v0x600000e5c240_0 .net *"_ivl_36", 0 0, L_0x6000015571e0;  1 drivers
v0x600000e5c2d0_0 .net *"_ivl_38", 0 0, L_0x600001557250;  1 drivers
v0x600000e5c360_0 .net *"_ivl_41", 0 0, L_0x600000826300;  1 drivers
v0x600000e5c3f0_0 .net *"_ivl_42", 0 0, L_0x600001557330;  1 drivers
v0x600000e5c480_0 .net *"_ivl_45", 0 0, L_0x6000008263a0;  1 drivers
v0x600000e5c510_0 .net *"_ivl_46", 0 0, L_0x6000015573a0;  1 drivers
v0x600000e5c5a0_0 .net *"_ivl_49", 0 0, L_0x600000826440;  1 drivers
v0x600000e5c630_0 .net *"_ivl_50", 0 0, L_0x6000015572c0;  1 drivers
v0x600000e5c6c0_0 .net *"_ivl_52", 0 0, L_0x600001557410;  1 drivers
v0x600000e5c750_0 .net *"_ivl_55", 0 0, L_0x6000008264e0;  1 drivers
v0x600000e5c7e0_0 .net *"_ivl_56", 0 0, L_0x600001557480;  1 drivers
v0x600000e5c870_0 .net *"_ivl_59", 0 0, L_0x600000826580;  1 drivers
v0x600000e5c900_0 .net *"_ivl_60", 0 0, L_0x600001557560;  1 drivers
v0x600000e5c990_0 .net *"_ivl_62", 15 0, L_0x600000826620;  1 drivers
v0x600000e5ca20_0 .net *"_ivl_64", 15 0, L_0x6000008266c0;  1 drivers
v0x600000e5cab0_0 .net *"_ivl_66", 15 0, L_0x600000826800;  1 drivers
v0x600000e5cb40_0 .net *"_ivl_68", 15 0, L_0x6000008268a0;  1 drivers
v0x600000e5cbd0_0 .net *"_ivl_70", 15 0, L_0x600000826760;  1 drivers
v0x600000e5cc60_0 .net *"_ivl_77", 0 0, L_0x600000826a80;  1 drivers
v0x600000e5ccf0_0 .net *"_ivl_78", 0 0, L_0x6000015575d0;  1 drivers
v0x600000e5cd80_0 .net *"_ivl_81", 0 0, L_0x600000826b20;  1 drivers
v0x600000e5ce10_0 .net *"_ivl_82", 0 0, L_0x6000015574f0;  1 drivers
v0x600000e5cea0_0 .net *"_ivl_84", 0 0, L_0x600001557640;  1 drivers
v0x600000e5cf30_0 .net *"_ivl_87", 0 0, L_0x600000826bc0;  1 drivers
v0x600000e5cfc0_0 .net *"_ivl_88", 0 0, L_0x6000015576b0;  1 drivers
v0x600000e5d050_0 .net *"_ivl_90", 2 0, L_0x600000826c60;  1 drivers
v0x600000e5d0e0_0 .net *"_ivl_93", 0 0, L_0x600000826d00;  1 drivers
v0x600000e5d170_0 .net *"_ivl_94", 0 0, L_0x600001557720;  1 drivers
v0x600000e5d200_0 .net *"_ivl_97", 0 0, L_0x600000826e40;  1 drivers
v0x600000e5d290_0 .net *"_ivl_98", 0 0, L_0x600001557790;  1 drivers
v0x600000e5d320_0 .net "flagNV", 0 0, L_0x600000fd1ea0;  alias, 1 drivers
v0x600000e5d3b0_0 .net "flagZ", 0 0, L_0x600000fd2120;  alias, 1 drivers
v0x600000e5d440_0 .net "ifZero", 0 0, L_0x600000fd99a0;  1 drivers
v0x600000e5d4d0_0 .net "negOvfl", 0 0, L_0x60000154a370;  1 drivers
v0x600000e5d560_0 .net "nvz_flags", 2 0, L_0x6000008280a0;  alias, 1 drivers
v0x600000e5d5f0_0 .net "opcode", 2 0, L_0x600000828140;  1 drivers
v0x600000e5d680_0 .net "posOvfl", 0 0, L_0x60000154a290;  1 drivers
v0x600000e5d710_0 .net "result", 15 0, L_0x600000826940;  alias, 1 drivers
v0x600000e5d7a0_0 .net "temp", 0 0, L_0x6000008269e0;  1 drivers
v0x600000e5d830_0 .net "tempNVZ", 2 0, L_0x600000827d40;  1 drivers
L_0x600000fd9ae0 .part L_0x600000828140, 0, 1;
L_0x6000008235c0 .part L_0x600000fd6260, 8, 8;
L_0x600000823660 .part L_0x600000fd6260, 0, 8;
L_0x600000823700 .part L_0x600000fd6300, 8, 8;
L_0x6000008237a0 .part L_0x600000fd6300, 0, 8;
L_0x600000825180 .part L_0x600000fd6300, 0, 4;
L_0x600000825220 .part L_0x600000828140, 0, 1;
L_0x600000825fe0 .part L_0x600000fd6300, 0, 4;
L_0x600000826080 .part L_0x600000828140, 2, 1;
L_0x600000826120 .part L_0x600000828140, 1, 1;
L_0x6000008261c0 .part L_0x600000828140, 2, 1;
L_0x600000826260 .part L_0x600000828140, 0, 1;
L_0x600000826300 .part L_0x600000828140, 2, 1;
L_0x6000008263a0 .part L_0x600000828140, 1, 1;
L_0x600000826440 .part L_0x600000828140, 0, 1;
L_0x6000008264e0 .part L_0x600000828140, 1, 1;
L_0x600000826580 .part L_0x600000828140, 0, 1;
L_0x600000826620 .functor MUXZ 16, L_0x600000fde6c0, L_0x600001556fb0, L_0x600001557560, C4<>;
L_0x6000008266c0 .functor MUXZ 16, L_0x600000826620, L_0x600001556f40, L_0x600001557480, C4<>;
L_0x600000826800 .functor MUXZ 16, L_0x6000008266c0, L_0x6000008250e0, L_0x600001557410, C4<>;
L_0x6000008268a0 .functor MUXZ 16, L_0x600000826800, L_0x600000823520, L_0x600001557330, C4<>;
L_0x600000826760 .functor MUXZ 16, L_0x6000008268a0, L_0x60000154a3e0, L_0x600001557250, C4<>;
L_0x600000826940 .functor MUXZ 16, L_0x600000826760, L_0x600000fd9900, L_0x600001557100, C4<>;
L_0x6000008269e0 .reduce/xor L_0x60000154a3e0;
L_0x600000826a80 .part L_0x600000828140, 2, 1;
L_0x600000826b20 .part L_0x600000828140, 1, 1;
L_0x600000826bc0 .part L_0x600000fd9900, 15, 1;
L_0x600000826c60 .concat [ 1 1 1 0], L_0x600000fd99a0, L_0x6000015576b0, L_0x600000826bc0;
L_0x600000826d00 .part L_0x600000828140, 2, 1;
L_0x600000826e40 .part L_0x600000828140, 0, 1;
L_0x600000826da0 .reduce/xor L_0x60000154a3e0;
L_0x600000826ee0 .cmp/eq 16, L_0x60000154a3e0, L_0x7fab8bb95768;
L_0x600000826f80 .functor MUXZ 1, L_0x600000826ee0, L_0x7fab8bb95720, L_0x600001557870, C4<>;
L_0x600000827020 .concat [ 1 1 1 0], L_0x600000826f80, L_0x7fab8bb95690, L_0x7fab8bb95648;
L_0x6000008270c0 .part L_0x600000828140, 2, 1;
L_0x600000827160 .cmp/eq 16, L_0x600000823520, L_0x7fab8bb95840;
L_0x600000827200 .concat [ 1 1 1 0], L_0x600000827160, L_0x7fab8bb957f8, L_0x7fab8bb957b0;
L_0x6000008272a0 .part L_0x600000828140, 1, 1;
L_0x600000827340 .part L_0x600000828140, 0, 1;
L_0x6000008273e0 .cmp/eq 16, L_0x6000008250e0, L_0x7fab8bb95918;
L_0x600000827480 .concat [ 1 1 1 0], L_0x6000008273e0, L_0x7fab8bb958d0, L_0x7fab8bb95888;
L_0x600000827520 .part L_0x600000828140, 1, 1;
L_0x6000008275c0 .cmp/eq 16, L_0x600001556f40, L_0x7fab8bb959f0;
L_0x600000827660 .concat [ 1 1 1 0], L_0x6000008275c0, L_0x7fab8bb959a8, L_0x7fab8bb95960;
L_0x600000827700 .part L_0x600000828140, 0, 1;
L_0x6000008277a0 .cmp/eq 16, L_0x600001556fb0, L_0x7fab8bb95ac8;
L_0x600000827840 .concat [ 1 1 1 0], L_0x6000008277a0, L_0x7fab8bb95a80, L_0x7fab8bb95a38;
L_0x6000008278e0 .cmp/eq 16, L_0x600000fde6c0, L_0x7fab8bb95ba0;
L_0x600000827980 .concat [ 1 1 1 0], L_0x6000008278e0, L_0x7fab8bb95b58, L_0x7fab8bb95b10;
L_0x600000827a20 .functor MUXZ 3, L_0x600000827980, L_0x600000827840, L_0x600001557b10, C4<>;
L_0x600000827ac0 .functor MUXZ 3, L_0x600000827a20, L_0x600000827660, L_0x600001557aa0, C4<>;
L_0x600000827b60 .functor MUXZ 3, L_0x600000827ac0, L_0x600000827480, L_0x600001557a30, C4<>;
L_0x600000827c00 .functor MUXZ 3, L_0x600000827b60, L_0x600000827200, L_0x6000015578e0, C4<>;
L_0x600000827ca0 .functor MUXZ 3, L_0x600000827c00, L_0x600000827020, L_0x600001557800, C4<>;
L_0x600000827d40 .functor MUXZ 3, L_0x600000827ca0, L_0x600000826c60, L_0x600001557640, C4<>;
L_0x600000827de0 .part L_0x6000008280a0, 1, 2;
L_0x600000827e80 .part L_0x600000827d40, 0, 1;
L_0x600000827f20 .concat [ 1 2 0 0], L_0x600000827e80, L_0x600000827de0;
L_0x600000828000 .functor MUXZ 3, L_0x6000008280a0, L_0x600000827f20, L_0x600000fd2120, C4<>;
L_0x6000008280a0 .functor MUXZ 3, L_0x600000828000, L_0x600000827d40, L_0x600000fd1ea0, C4<>;
S_0x7fab8b5eb580 .scope module, "iPA_0" "PADDSB" 8 34, 9 1 0, S_0x7fab8b5eb9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "Sum";
L_0x60000154efb0 .functor NOT 1, L_0x600000fdcb40, C4<0>, C4<0>, C4<0>;
L_0x60000154f020 .functor NOT 1, L_0x600000fdcbe0, C4<0>, C4<0>, C4<0>;
L_0x60000154f090 .functor AND 1, L_0x60000154efb0, L_0x60000154f020, C4<1>, C4<1>;
L_0x60000154f100 .functor AND 1, L_0x60000154f090, L_0x600000fdcc80, C4<1>, C4<1>;
L_0x60000154f1e0 .functor AND 1, L_0x600000fdcd20, L_0x600000fdcdc0, C4<1>, C4<1>;
L_0x60000154f250 .functor NOT 1, L_0x600000fdce60, C4<0>, C4<0>, C4<0>;
L_0x60000154f2c0 .functor AND 1, L_0x60000154f1e0, L_0x60000154f250, C4<1>, C4<1>;
L_0x60000154f170 .functor NOT 1, L_0x600000fdcf00, C4<0>, C4<0>, C4<0>;
L_0x60000154f330 .functor NOT 1, L_0x600000fdcfa0, C4<0>, C4<0>, C4<0>;
L_0x60000154f3a0 .functor AND 1, L_0x60000154f170, L_0x60000154f330, C4<1>, C4<1>;
L_0x60000154f410 .functor AND 1, L_0x60000154f3a0, L_0x600000fdd040, C4<1>, C4<1>;
L_0x60000154f480 .functor AND 1, L_0x600000fdd0e0, L_0x600000fdd180, C4<1>, C4<1>;
L_0x60000154f4f0 .functor NOT 1, L_0x600000fdd2c0, C4<0>, C4<0>, C4<0>;
L_0x60000154f5d0 .functor AND 1, L_0x60000154f480, L_0x60000154f4f0, C4<1>, C4<1>;
L_0x60000154f640 .functor NOT 1, L_0x600000fdd360, C4<0>, C4<0>, C4<0>;
L_0x60000154f560 .functor NOT 1, L_0x600000fdd220, C4<0>, C4<0>, C4<0>;
L_0x60000154f6b0 .functor AND 1, L_0x60000154f640, L_0x60000154f560, C4<1>, C4<1>;
L_0x60000154f720 .functor AND 1, L_0x60000154f6b0, L_0x600000fdd400, C4<1>, C4<1>;
L_0x60000154f790 .functor AND 1, L_0x600000fdd4a0, L_0x600000fdd540, C4<1>, C4<1>;
L_0x60000154f800 .functor NOT 1, L_0x600000fdd680, C4<0>, C4<0>, C4<0>;
L_0x60000154f870 .functor AND 1, L_0x60000154f790, L_0x60000154f800, C4<1>, C4<1>;
L_0x60000154f8e0 .functor NOT 1, L_0x600000fdd720, C4<0>, C4<0>, C4<0>;
L_0x60000154f950 .functor NOT 1, L_0x600000fdd7c0, C4<0>, C4<0>, C4<0>;
L_0x60000154f9c0 .functor AND 1, L_0x60000154f8e0, L_0x60000154f950, C4<1>, C4<1>;
L_0x60000154fa30 .functor AND 1, L_0x60000154f9c0, L_0x600000fdd860, C4<1>, C4<1>;
L_0x60000154faa0 .functor AND 1, L_0x600000fdd9a0, L_0x600000fdda40, C4<1>, C4<1>;
L_0x60000154fb10 .functor NOT 1, L_0x600000fddae0, C4<0>, C4<0>, C4<0>;
L_0x60000154fb80 .functor AND 1, L_0x60000154faa0, L_0x60000154fb10, C4<1>, C4<1>;
v0x600000e7aeb0_0 .net "A", 15 0, L_0x600000fd6260;  alias, 1 drivers
v0x600000e7af40_0 .net "B", 15 0, L_0x600000fd6300;  alias, 1 drivers
v0x600000e7afd0_0 .net "Cout0", 0 0, L_0x60000154b4f0;  1 drivers
v0x600000e7b060_0 .net "Cout1", 0 0, L_0x60000154c7e0;  1 drivers
v0x600000e7b0f0_0 .net "Cout2", 0 0, L_0x60000154dab0;  1 drivers
v0x600000e7b180_0 .net "Cout3", 0 0, L_0x60000154ed80;  1 drivers
v0x600000e7b210_0 .net "Sum", 15 0, L_0x600000fde6c0;  alias, 1 drivers
v0x600000e7b2a0_0 .net *"_ivl_103", 0 0, L_0x600000fdd4a0;  1 drivers
v0x600000e7b330_0 .net *"_ivl_105", 0 0, L_0x600000fdd540;  1 drivers
v0x600000e7b3c0_0 .net *"_ivl_106", 0 0, L_0x60000154f790;  1 drivers
v0x600000e7b450_0 .net *"_ivl_109", 0 0, L_0x600000fdd680;  1 drivers
v0x600000e7b4e0_0 .net *"_ivl_110", 0 0, L_0x60000154f800;  1 drivers
v0x600000e7b570_0 .net *"_ivl_112", 0 0, L_0x60000154f870;  1 drivers
v0x600000e7b600_0 .net *"_ivl_118", 0 0, L_0x600000fdd720;  1 drivers
v0x600000e7b690_0 .net *"_ivl_119", 0 0, L_0x60000154f8e0;  1 drivers
v0x600000e7b720_0 .net *"_ivl_122", 0 0, L_0x600000fdd7c0;  1 drivers
v0x600000e7b7b0_0 .net *"_ivl_123", 0 0, L_0x60000154f950;  1 drivers
v0x600000e7b840_0 .net *"_ivl_125", 0 0, L_0x60000154f9c0;  1 drivers
v0x600000e7b8d0_0 .net *"_ivl_128", 0 0, L_0x600000fdd860;  1 drivers
v0x600000e7b960_0 .net *"_ivl_129", 0 0, L_0x60000154fa30;  1 drivers
v0x600000e7b9f0_0 .net *"_ivl_135", 0 0, L_0x600000fdd9a0;  1 drivers
v0x600000e7ba80_0 .net *"_ivl_137", 0 0, L_0x600000fdda40;  1 drivers
v0x600000e7bb10_0 .net *"_ivl_138", 0 0, L_0x60000154faa0;  1 drivers
v0x600000e7bba0_0 .net *"_ivl_141", 0 0, L_0x600000fddae0;  1 drivers
v0x600000e7bc30_0 .net *"_ivl_142", 0 0, L_0x60000154fb10;  1 drivers
v0x600000e7bcc0_0 .net *"_ivl_144", 0 0, L_0x60000154fb80;  1 drivers
v0x600000e7bd50_0 .net *"_ivl_149", 0 0, L_0x600000fddb80;  1 drivers
L_0x7fab8bb950f0 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000e7bde0_0 .net/2u *"_ivl_150", 15 0, L_0x7fab8bb950f0;  1 drivers
v0x600000e7be70_0 .net *"_ivl_153", 0 0, L_0x600000fddc20;  1 drivers
L_0x7fab8bb95138 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000e7bf00_0 .net/2u *"_ivl_154", 15 0, L_0x7fab8bb95138;  1 drivers
v0x600000e7c000_0 .net *"_ivl_156", 15 0, L_0x600000fddcc0;  1 drivers
L_0x7fab8bb95180 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c090_0 .net *"_ivl_159", 11 0, L_0x7fab8bb95180;  1 drivers
v0x600000e7c120_0 .net *"_ivl_160", 15 0, L_0x600000fddd60;  1 drivers
v0x600000e7c1b0_0 .net *"_ivl_162", 15 0, L_0x600000fdde00;  1 drivers
v0x600000e7c240_0 .net *"_ivl_165", 3 0, L_0x600000fddea0;  1 drivers
v0x600000e7c2d0_0 .net *"_ivl_169", 0 0, L_0x600000fddf40;  1 drivers
L_0x7fab8bb951c8 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000e7c360_0 .net/2u *"_ivl_170", 15 0, L_0x7fab8bb951c8;  1 drivers
v0x600000e7c3f0_0 .net *"_ivl_173", 0 0, L_0x600000fddfe0;  1 drivers
L_0x7fab8bb95210 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c480_0 .net/2u *"_ivl_174", 15 0, L_0x7fab8bb95210;  1 drivers
v0x600000e7c510_0 .net *"_ivl_176", 15 0, L_0x600000fde080;  1 drivers
L_0x7fab8bb95258 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c5a0_0 .net *"_ivl_179", 11 0, L_0x7fab8bb95258;  1 drivers
v0x600000e7c630_0 .net *"_ivl_180", 15 0, L_0x600000fde120;  1 drivers
v0x600000e7c6c0_0 .net *"_ivl_182", 15 0, L_0x600000fde1c0;  1 drivers
v0x600000e7c750_0 .net *"_ivl_185", 3 0, L_0x600000fde260;  1 drivers
v0x600000e7c7e0_0 .net *"_ivl_189", 0 0, L_0x600000fde300;  1 drivers
L_0x7fab8bb952a0 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000e7c870_0 .net/2u *"_ivl_190", 15 0, L_0x7fab8bb952a0;  1 drivers
v0x600000e7c900_0 .net *"_ivl_193", 0 0, L_0x600000fde3a0;  1 drivers
L_0x7fab8bb952e8 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c990_0 .net/2u *"_ivl_194", 15 0, L_0x7fab8bb952e8;  1 drivers
v0x600000e7ca20_0 .net *"_ivl_196", 15 0, L_0x600000fde440;  1 drivers
L_0x7fab8bb95330 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7cab0_0 .net *"_ivl_199", 11 0, L_0x7fab8bb95330;  1 drivers
v0x600000e7cb40_0 .net *"_ivl_200", 15 0, L_0x600000fde4e0;  1 drivers
v0x600000e7cbd0_0 .net *"_ivl_202", 15 0, L_0x600000fde580;  1 drivers
v0x600000e7cc60_0 .net *"_ivl_205", 3 0, L_0x600000fde620;  1 drivers
v0x600000e7ccf0_0 .net *"_ivl_210", 0 0, L_0x600000fde760;  1 drivers
L_0x7fab8bb95378 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000e7cd80_0 .net/2u *"_ivl_211", 15 0, L_0x7fab8bb95378;  1 drivers
v0x600000e7ce10_0 .net *"_ivl_214", 0 0, L_0x600000fde800;  1 drivers
L_0x7fab8bb953c0 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000e7cea0_0 .net/2u *"_ivl_215", 15 0, L_0x7fab8bb953c0;  1 drivers
v0x600000e7cf30_0 .net *"_ivl_217", 15 0, L_0x600000fde8a0;  1 drivers
L_0x7fab8bb95408 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7cfc0_0 .net *"_ivl_220", 11 0, L_0x7fab8bb95408;  1 drivers
v0x600000e7d050_0 .net *"_ivl_221", 15 0, L_0x600000fde940;  1 drivers
v0x600000e7d0e0_0 .net *"_ivl_223", 15 0, L_0x600000fde9e0;  1 drivers
v0x600000e7d170_0 .net *"_ivl_226", 3 0, L_0x600000fdea80;  1 drivers
v0x600000e7d200_0 .net *"_ivl_27", 0 0, L_0x600000fdcb40;  1 drivers
v0x600000e7d290_0 .net *"_ivl_28", 0 0, L_0x60000154efb0;  1 drivers
v0x600000e7d320_0 .net *"_ivl_31", 0 0, L_0x600000fdcbe0;  1 drivers
v0x600000e7d3b0_0 .net *"_ivl_32", 0 0, L_0x60000154f020;  1 drivers
v0x600000e7d440_0 .net *"_ivl_34", 0 0, L_0x60000154f090;  1 drivers
v0x600000e7d4d0_0 .net *"_ivl_37", 0 0, L_0x600000fdcc80;  1 drivers
v0x600000e7d560_0 .net *"_ivl_38", 0 0, L_0x60000154f100;  1 drivers
v0x600000e7d5f0_0 .net *"_ivl_43", 0 0, L_0x600000fdcd20;  1 drivers
v0x600000e7d680_0 .net *"_ivl_45", 0 0, L_0x600000fdcdc0;  1 drivers
v0x600000e7d710_0 .net *"_ivl_46", 0 0, L_0x60000154f1e0;  1 drivers
v0x600000e7d7a0_0 .net *"_ivl_49", 0 0, L_0x600000fdce60;  1 drivers
v0x600000e7d830_0 .net *"_ivl_50", 0 0, L_0x60000154f250;  1 drivers
v0x600000e7d8c0_0 .net *"_ivl_52", 0 0, L_0x60000154f2c0;  1 drivers
v0x600000e7d950_0 .net *"_ivl_57", 0 0, L_0x600000fdcf00;  1 drivers
v0x600000e7d9e0_0 .net *"_ivl_58", 0 0, L_0x60000154f170;  1 drivers
v0x600000e7da70_0 .net *"_ivl_61", 0 0, L_0x600000fdcfa0;  1 drivers
v0x600000e7db00_0 .net *"_ivl_62", 0 0, L_0x60000154f330;  1 drivers
v0x600000e7db90_0 .net *"_ivl_64", 0 0, L_0x60000154f3a0;  1 drivers
v0x600000e7dc20_0 .net *"_ivl_67", 0 0, L_0x600000fdd040;  1 drivers
v0x600000e7dcb0_0 .net *"_ivl_68", 0 0, L_0x60000154f410;  1 drivers
v0x600000e7dd40_0 .net *"_ivl_73", 0 0, L_0x600000fdd0e0;  1 drivers
v0x600000e7ddd0_0 .net *"_ivl_75", 0 0, L_0x600000fdd180;  1 drivers
v0x600000e7de60_0 .net *"_ivl_76", 0 0, L_0x60000154f480;  1 drivers
v0x600000e7def0_0 .net *"_ivl_79", 0 0, L_0x600000fdd2c0;  1 drivers
v0x600000e7df80_0 .net *"_ivl_80", 0 0, L_0x60000154f4f0;  1 drivers
v0x600000e7e010_0 .net *"_ivl_82", 0 0, L_0x60000154f5d0;  1 drivers
v0x600000e7e0a0_0 .net *"_ivl_87", 0 0, L_0x600000fdd360;  1 drivers
v0x600000e7e130_0 .net *"_ivl_88", 0 0, L_0x60000154f640;  1 drivers
v0x600000e7e1c0_0 .net *"_ivl_91", 0 0, L_0x600000fdd220;  1 drivers
v0x600000e7e250_0 .net *"_ivl_92", 0 0, L_0x60000154f560;  1 drivers
v0x600000e7e2e0_0 .net *"_ivl_94", 0 0, L_0x60000154f6b0;  1 drivers
v0x600000e7e370_0 .net *"_ivl_97", 0 0, L_0x600000fdd400;  1 drivers
v0x600000e7e400_0 .net *"_ivl_98", 0 0, L_0x60000154f720;  1 drivers
v0x600000e7e490_0 .net "negOvfl", 3 0, L_0x600000fdd900;  1 drivers
v0x600000e7e520_0 .net "posOvfl", 3 0, L_0x600000fdd5e0;  1 drivers
v0x600000e7e5b0_0 .net "tempHalfByte0", 3 0, L_0x600000fda580;  1 drivers
v0x600000e7e640_0 .net "tempHalfByte1", 3 0, L_0x600000fdb160;  1 drivers
v0x600000e7e6d0_0 .net "tempHalfByte2", 3 0, L_0x600000fdbd40;  1 drivers
v0x600000e7e760_0 .net "tempHalfByte3", 3 0, L_0x600000fdc960;  1 drivers
L_0x600000fda620 .part L_0x600000fd6260, 0, 4;
L_0x600000fda6c0 .part L_0x600000fd6300, 0, 4;
L_0x600000fdb200 .part L_0x600000fd6260, 4, 4;
L_0x600000fdb2a0 .part L_0x600000fd6300, 4, 4;
L_0x600000fdbde0 .part L_0x600000fd6260, 8, 4;
L_0x600000fdbe80 .part L_0x600000fd6300, 8, 4;
L_0x600000fdca00 .part L_0x600000fd6260, 12, 4;
L_0x600000fdcaa0 .part L_0x600000fd6300, 12, 4;
L_0x600000fdcb40 .part L_0x600000fd6260, 3, 1;
L_0x600000fdcbe0 .part L_0x600000fd6300, 3, 1;
L_0x600000fdcc80 .part L_0x600000fda580, 3, 1;
L_0x600000fdcd20 .part L_0x600000fd6260, 3, 1;
L_0x600000fdcdc0 .part L_0x600000fd6300, 3, 1;
L_0x600000fdce60 .part L_0x600000fda580, 3, 1;
L_0x600000fdcf00 .part L_0x600000fd6260, 7, 1;
L_0x600000fdcfa0 .part L_0x600000fd6300, 7, 1;
L_0x600000fdd040 .part L_0x600000fdb160, 3, 1;
L_0x600000fdd0e0 .part L_0x600000fd6260, 7, 1;
L_0x600000fdd180 .part L_0x600000fd6300, 7, 1;
L_0x600000fdd2c0 .part L_0x600000fdb160, 3, 1;
L_0x600000fdd360 .part L_0x600000fd6260, 11, 1;
L_0x600000fdd220 .part L_0x600000fd6300, 11, 1;
L_0x600000fdd400 .part L_0x600000fdbd40, 3, 1;
L_0x600000fdd4a0 .part L_0x600000fd6260, 11, 1;
L_0x600000fdd540 .part L_0x600000fd6300, 11, 1;
L_0x600000fdd680 .part L_0x600000fdbd40, 3, 1;
L_0x600000fdd5e0 .concat8 [ 1 1 1 1], L_0x60000154f100, L_0x60000154f410, L_0x60000154f720, L_0x60000154fa30;
L_0x600000fdd720 .part L_0x600000fd6260, 15, 1;
L_0x600000fdd7c0 .part L_0x600000fd6300, 15, 1;
L_0x600000fdd860 .part L_0x600000fdc960, 3, 1;
L_0x600000fdd900 .concat8 [ 1 1 1 1], L_0x60000154f2c0, L_0x60000154f5d0, L_0x60000154f870, L_0x60000154fb80;
L_0x600000fdd9a0 .part L_0x600000fd6260, 15, 1;
L_0x600000fdda40 .part L_0x600000fd6300, 15, 1;
L_0x600000fddae0 .part L_0x600000fdc960, 3, 1;
L_0x600000fddb80 .part L_0x600000fdd5e0, 0, 1;
L_0x600000fddc20 .part L_0x600000fdd900, 0, 1;
L_0x600000fddcc0 .concat [ 4 12 0 0], L_0x600000fda580, L_0x7fab8bb95180;
L_0x600000fddd60 .functor MUXZ 16, L_0x600000fddcc0, L_0x7fab8bb95138, L_0x600000fddc20, C4<>;
L_0x600000fdde00 .functor MUXZ 16, L_0x600000fddd60, L_0x7fab8bb950f0, L_0x600000fddb80, C4<>;
L_0x600000fddea0 .part L_0x600000fdde00, 0, 4;
L_0x600000fddf40 .part L_0x600000fdd5e0, 1, 1;
L_0x600000fddfe0 .part L_0x600000fdd900, 1, 1;
L_0x600000fde080 .concat [ 4 12 0 0], L_0x600000fdb160, L_0x7fab8bb95258;
L_0x600000fde120 .functor MUXZ 16, L_0x600000fde080, L_0x7fab8bb95210, L_0x600000fddfe0, C4<>;
L_0x600000fde1c0 .functor MUXZ 16, L_0x600000fde120, L_0x7fab8bb951c8, L_0x600000fddf40, C4<>;
L_0x600000fde260 .part L_0x600000fde1c0, 0, 4;
L_0x600000fde300 .part L_0x600000fdd5e0, 2, 1;
L_0x600000fde3a0 .part L_0x600000fdd900, 2, 1;
L_0x600000fde440 .concat [ 4 12 0 0], L_0x600000fdbd40, L_0x7fab8bb95330;
L_0x600000fde4e0 .functor MUXZ 16, L_0x600000fde440, L_0x7fab8bb952e8, L_0x600000fde3a0, C4<>;
L_0x600000fde580 .functor MUXZ 16, L_0x600000fde4e0, L_0x7fab8bb952a0, L_0x600000fde300, C4<>;
L_0x600000fde620 .part L_0x600000fde580, 0, 4;
L_0x600000fde6c0 .concat8 [ 4 4 4 4], L_0x600000fddea0, L_0x600000fde260, L_0x600000fde620, L_0x600000fdea80;
L_0x600000fde760 .part L_0x600000fdd5e0, 3, 1;
L_0x600000fde800 .part L_0x600000fdd900, 3, 1;
L_0x600000fde8a0 .concat [ 4 12 0 0], L_0x600000fdc960, L_0x7fab8bb95408;
L_0x600000fde940 .functor MUXZ 16, L_0x600000fde8a0, L_0x7fab8bb953c0, L_0x600000fde800, C4<>;
L_0x600000fde9e0 .functor MUXZ 16, L_0x600000fde940, L_0x7fab8bb95378, L_0x600000fde760, C4<>;
L_0x600000fdea80 .part L_0x600000fde9e0, 0, 4;
S_0x7fab8b5eb250 .scope module, "CLA4_0" "CLA_4bit" 9 13, 10 1 0, S_0x7fab8b5eb580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000154a450 .functor XOR 1, L_0x600000fd9b80, L_0x600000fd9c20, C4<0>, C4<0>;
L_0x60000154a4c0 .functor XOR 1, L_0x600000fd9cc0, L_0x600000fd9d60, C4<0>, C4<0>;
L_0x60000154a530 .functor XOR 1, L_0x600000fd9e00, L_0x600000fd9ea0, C4<0>, C4<0>;
L_0x60000154a5a0 .functor XOR 1, L_0x600000fd9f40, L_0x600000fd9fe0, C4<0>, C4<0>;
L_0x60000154a610 .functor AND 1, L_0x600000fda080, L_0x600000fda120, C4<1>, C4<1>;
L_0x60000154a680 .functor AND 1, L_0x600000fda1c0, L_0x600000fda260, C4<1>, C4<1>;
L_0x60000154a760 .functor AND 1, L_0x600000fda300, L_0x600000fda3a0, C4<1>, C4<1>;
L_0x60000154a6f0 .functor AND 1, L_0x600000fda440, L_0x600000fda4e0, C4<1>, C4<1>;
L_0x7fab8bb94fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60000154a7d0 .functor AND 1, L_0x7fab8bb94fd0, L_0x60000154a450, C4<1>, C4<1>;
L_0x60000154a840 .functor OR 1, L_0x60000154a610, L_0x60000154a7d0, C4<0>, C4<0>;
L_0x60000154a8b0 .functor AND 1, L_0x60000154a610, L_0x60000154a4c0, C4<1>, C4<1>;
L_0x60000154a920 .functor OR 1, L_0x60000154a680, L_0x60000154a8b0, C4<0>, C4<0>;
L_0x60000154a990 .functor AND 1, L_0x7fab8bb94fd0, L_0x60000154a450, C4<1>, C4<1>;
L_0x60000154aa70 .functor AND 1, L_0x60000154a990, L_0x60000154a4c0, C4<1>, C4<1>;
L_0x60000154aae0 .functor OR 1, L_0x60000154a920, L_0x60000154aa70, C4<0>, C4<0>;
L_0x60000154aa00 .functor AND 1, L_0x60000154a680, L_0x60000154a530, C4<1>, C4<1>;
L_0x60000154ab50 .functor OR 1, L_0x60000154a760, L_0x60000154aa00, C4<0>, C4<0>;
L_0x60000154abc0 .functor AND 1, L_0x60000154a610, L_0x60000154a4c0, C4<1>, C4<1>;
L_0x60000154ac30 .functor AND 1, L_0x60000154abc0, L_0x60000154a530, C4<1>, C4<1>;
L_0x60000154aca0 .functor OR 1, L_0x60000154ab50, L_0x60000154ac30, C4<0>, C4<0>;
L_0x60000154ad10 .functor AND 1, L_0x7fab8bb94fd0, L_0x60000154a450, C4<1>, C4<1>;
L_0x60000154ad80 .functor AND 1, L_0x60000154ad10, L_0x60000154a4c0, C4<1>, C4<1>;
L_0x60000154adf0 .functor AND 1, L_0x60000154ad80, L_0x60000154a530, C4<1>, C4<1>;
L_0x60000154ae60 .functor OR 1, L_0x60000154aca0, L_0x60000154adf0, C4<0>, C4<0>;
L_0x60000154aed0 .functor AND 1, L_0x60000154a760, L_0x60000154a5a0, C4<1>, C4<1>;
L_0x60000154af40 .functor OR 1, L_0x60000154a6f0, L_0x60000154aed0, C4<0>, C4<0>;
L_0x60000154afb0 .functor AND 1, L_0x60000154a680, L_0x60000154a530, C4<1>, C4<1>;
L_0x60000154b020 .functor AND 1, L_0x60000154afb0, L_0x60000154a5a0, C4<1>, C4<1>;
L_0x60000154b090 .functor OR 1, L_0x60000154af40, L_0x60000154b020, C4<0>, C4<0>;
L_0x60000154b100 .functor AND 1, L_0x60000154a610, L_0x60000154a4c0, C4<1>, C4<1>;
L_0x60000154b170 .functor AND 1, L_0x60000154b100, L_0x60000154a530, C4<1>, C4<1>;
L_0x60000154b1e0 .functor AND 1, L_0x60000154b170, L_0x60000154a5a0, C4<1>, C4<1>;
L_0x60000154b250 .functor OR 1, L_0x60000154b090, L_0x60000154b1e0, C4<0>, C4<0>;
L_0x60000154b2c0 .functor AND 1, L_0x7fab8bb94fd0, L_0x60000154a450, C4<1>, C4<1>;
L_0x60000154b330 .functor AND 1, L_0x60000154b2c0, L_0x60000154a4c0, C4<1>, C4<1>;
L_0x60000154b3a0 .functor AND 1, L_0x60000154b330, L_0x60000154a530, C4<1>, C4<1>;
L_0x60000154b410 .functor AND 1, L_0x60000154b3a0, L_0x60000154a5a0, C4<1>, C4<1>;
L_0x60000154b480 .functor OR 1, L_0x60000154b250, L_0x60000154b410, C4<0>, C4<0>;
L_0x60000154b4f0 .functor BUFZ 1, L_0x60000154b480, C4<0>, C4<0>, C4<0>;
L_0x60000154b560 .functor XOR 1, L_0x60000154a450, L_0x7fab8bb94fd0, C4<0>, C4<0>;
L_0x60000154b5d0 .functor XOR 1, L_0x60000154a4c0, L_0x60000154a840, C4<0>, C4<0>;
L_0x60000154b640 .functor XOR 1, L_0x60000154a530, L_0x60000154aae0, C4<0>, C4<0>;
L_0x60000154b6b0 .functor XOR 1, L_0x60000154a5a0, L_0x60000154ae60, C4<0>, C4<0>;
v0x600000e72010_0 .net "A", 3 0, L_0x600000fda620;  1 drivers
v0x600000e720a0_0 .net "B", 3 0, L_0x600000fda6c0;  1 drivers
v0x600000e72130_0 .net "C0", 0 0, L_0x60000154a840;  1 drivers
v0x600000e721c0_0 .net "C1", 0 0, L_0x60000154aae0;  1 drivers
v0x600000e72250_0 .net "C2", 0 0, L_0x60000154ae60;  1 drivers
v0x600000e722e0_0 .net "C3", 0 0, L_0x60000154b480;  1 drivers
v0x600000e72370_0 .net "Cin", 0 0, L_0x7fab8bb94fd0;  1 drivers
v0x600000e72400_0 .net "Cout", 0 0, L_0x60000154b4f0;  alias, 1 drivers
v0x600000e72490_0 .net "G0", 0 0, L_0x60000154a610;  1 drivers
v0x600000e72520_0 .net "G1", 0 0, L_0x60000154a680;  1 drivers
v0x600000e725b0_0 .net "G2", 0 0, L_0x60000154a760;  1 drivers
v0x600000e72640_0 .net "G3", 0 0, L_0x60000154a6f0;  1 drivers
v0x600000e726d0_0 .net "P0", 0 0, L_0x60000154a450;  1 drivers
v0x600000e72760_0 .net "P1", 0 0, L_0x60000154a4c0;  1 drivers
v0x600000e727f0_0 .net "P2", 0 0, L_0x60000154a530;  1 drivers
v0x600000e72880_0 .net "P3", 0 0, L_0x60000154a5a0;  1 drivers
v0x600000e72910_0 .net "Sum", 3 0, L_0x600000fda580;  alias, 1 drivers
v0x600000e729a0_0 .net *"_ivl_1", 0 0, L_0x600000fd9b80;  1 drivers
v0x600000e72a30_0 .net *"_ivl_100", 0 0, L_0x60000154b330;  1 drivers
v0x600000e72ac0_0 .net *"_ivl_102", 0 0, L_0x60000154b3a0;  1 drivers
v0x600000e72b50_0 .net *"_ivl_104", 0 0, L_0x60000154b410;  1 drivers
v0x600000e72be0_0 .net *"_ivl_112", 0 0, L_0x60000154b560;  1 drivers
v0x600000e72c70_0 .net *"_ivl_116", 0 0, L_0x60000154b5d0;  1 drivers
v0x600000e72d00_0 .net *"_ivl_120", 0 0, L_0x60000154b640;  1 drivers
v0x600000e72d90_0 .net *"_ivl_125", 0 0, L_0x60000154b6b0;  1 drivers
v0x600000e72e20_0 .net *"_ivl_13", 0 0, L_0x600000fd9e00;  1 drivers
v0x600000e72eb0_0 .net *"_ivl_15", 0 0, L_0x600000fd9ea0;  1 drivers
v0x600000e72f40_0 .net *"_ivl_19", 0 0, L_0x600000fd9f40;  1 drivers
v0x600000e72fd0_0 .net *"_ivl_21", 0 0, L_0x600000fd9fe0;  1 drivers
v0x600000e73060_0 .net *"_ivl_25", 0 0, L_0x600000fda080;  1 drivers
v0x600000e730f0_0 .net *"_ivl_27", 0 0, L_0x600000fda120;  1 drivers
v0x600000e73180_0 .net *"_ivl_3", 0 0, L_0x600000fd9c20;  1 drivers
v0x600000e73210_0 .net *"_ivl_31", 0 0, L_0x600000fda1c0;  1 drivers
v0x600000e732a0_0 .net *"_ivl_33", 0 0, L_0x600000fda260;  1 drivers
v0x600000e73330_0 .net *"_ivl_37", 0 0, L_0x600000fda300;  1 drivers
v0x600000e733c0_0 .net *"_ivl_39", 0 0, L_0x600000fda3a0;  1 drivers
v0x600000e73450_0 .net *"_ivl_43", 0 0, L_0x600000fda440;  1 drivers
v0x600000e734e0_0 .net *"_ivl_45", 0 0, L_0x600000fda4e0;  1 drivers
v0x600000e73570_0 .net *"_ivl_48", 0 0, L_0x60000154a7d0;  1 drivers
v0x600000e73600_0 .net *"_ivl_52", 0 0, L_0x60000154a8b0;  1 drivers
v0x600000e73690_0 .net *"_ivl_54", 0 0, L_0x60000154a920;  1 drivers
v0x600000e73720_0 .net *"_ivl_56", 0 0, L_0x60000154a990;  1 drivers
v0x600000e737b0_0 .net *"_ivl_58", 0 0, L_0x60000154aa70;  1 drivers
v0x600000e73840_0 .net *"_ivl_62", 0 0, L_0x60000154aa00;  1 drivers
v0x600000e738d0_0 .net *"_ivl_64", 0 0, L_0x60000154ab50;  1 drivers
v0x600000e73960_0 .net *"_ivl_66", 0 0, L_0x60000154abc0;  1 drivers
v0x600000e739f0_0 .net *"_ivl_68", 0 0, L_0x60000154ac30;  1 drivers
v0x600000e73a80_0 .net *"_ivl_7", 0 0, L_0x600000fd9cc0;  1 drivers
v0x600000e73b10_0 .net *"_ivl_70", 0 0, L_0x60000154aca0;  1 drivers
v0x600000e73ba0_0 .net *"_ivl_72", 0 0, L_0x60000154ad10;  1 drivers
v0x600000e73c30_0 .net *"_ivl_74", 0 0, L_0x60000154ad80;  1 drivers
v0x600000e73cc0_0 .net *"_ivl_76", 0 0, L_0x60000154adf0;  1 drivers
v0x600000e73d50_0 .net *"_ivl_80", 0 0, L_0x60000154aed0;  1 drivers
v0x600000e73de0_0 .net *"_ivl_82", 0 0, L_0x60000154af40;  1 drivers
v0x600000e73e70_0 .net *"_ivl_84", 0 0, L_0x60000154afb0;  1 drivers
v0x600000e73f00_0 .net *"_ivl_86", 0 0, L_0x60000154b020;  1 drivers
v0x600000e74000_0 .net *"_ivl_88", 0 0, L_0x60000154b090;  1 drivers
v0x600000e74090_0 .net *"_ivl_9", 0 0, L_0x600000fd9d60;  1 drivers
v0x600000e74120_0 .net *"_ivl_90", 0 0, L_0x60000154b100;  1 drivers
v0x600000e741b0_0 .net *"_ivl_92", 0 0, L_0x60000154b170;  1 drivers
v0x600000e74240_0 .net *"_ivl_94", 0 0, L_0x60000154b1e0;  1 drivers
v0x600000e742d0_0 .net *"_ivl_96", 0 0, L_0x60000154b250;  1 drivers
v0x600000e74360_0 .net *"_ivl_98", 0 0, L_0x60000154b2c0;  1 drivers
L_0x600000fd9b80 .part L_0x600000fda620, 0, 1;
L_0x600000fd9c20 .part L_0x600000fda6c0, 0, 1;
L_0x600000fd9cc0 .part L_0x600000fda620, 1, 1;
L_0x600000fd9d60 .part L_0x600000fda6c0, 1, 1;
L_0x600000fd9e00 .part L_0x600000fda620, 2, 1;
L_0x600000fd9ea0 .part L_0x600000fda6c0, 2, 1;
L_0x600000fd9f40 .part L_0x600000fda620, 3, 1;
L_0x600000fd9fe0 .part L_0x600000fda6c0, 3, 1;
L_0x600000fda080 .part L_0x600000fda620, 0, 1;
L_0x600000fda120 .part L_0x600000fda6c0, 0, 1;
L_0x600000fda1c0 .part L_0x600000fda620, 1, 1;
L_0x600000fda260 .part L_0x600000fda6c0, 1, 1;
L_0x600000fda300 .part L_0x600000fda620, 2, 1;
L_0x600000fda3a0 .part L_0x600000fda6c0, 2, 1;
L_0x600000fda440 .part L_0x600000fda620, 3, 1;
L_0x600000fda4e0 .part L_0x600000fda6c0, 3, 1;
L_0x600000fda580 .concat8 [ 1 1 1 1], L_0x60000154b560, L_0x60000154b5d0, L_0x60000154b640, L_0x60000154b6b0;
S_0x7fab8b5eaae0 .scope module, "CLA4_1" "CLA_4bit" 9 14, 10 1 0, S_0x7fab8b5eb580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000154b720 .functor XOR 1, L_0x600000fda760, L_0x600000fda800, C4<0>, C4<0>;
L_0x60000154b790 .functor XOR 1, L_0x600000fda8a0, L_0x600000fda940, C4<0>, C4<0>;
L_0x60000154b800 .functor XOR 1, L_0x600000fda9e0, L_0x600000fdaa80, C4<0>, C4<0>;
L_0x60000154b870 .functor XOR 1, L_0x600000fdab20, L_0x600000fdabc0, C4<0>, C4<0>;
L_0x60000154b8e0 .functor AND 1, L_0x600000fdac60, L_0x600000fdad00, C4<1>, C4<1>;
L_0x60000154b950 .functor AND 1, L_0x600000fdada0, L_0x600000fdae40, C4<1>, C4<1>;
L_0x60000154ba30 .functor AND 1, L_0x600000fdaee0, L_0x600000fdaf80, C4<1>, C4<1>;
L_0x60000154b9c0 .functor AND 1, L_0x600000fdb020, L_0x600000fdb0c0, C4<1>, C4<1>;
L_0x7fab8bb95018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60000154baa0 .functor AND 1, L_0x7fab8bb95018, L_0x60000154b720, C4<1>, C4<1>;
L_0x60000154bb10 .functor OR 1, L_0x60000154b8e0, L_0x60000154baa0, C4<0>, C4<0>;
L_0x60000154bb80 .functor AND 1, L_0x60000154b8e0, L_0x60000154b790, C4<1>, C4<1>;
L_0x60000154bbf0 .functor OR 1, L_0x60000154b950, L_0x60000154bb80, C4<0>, C4<0>;
L_0x60000154bc60 .functor AND 1, L_0x7fab8bb95018, L_0x60000154b720, C4<1>, C4<1>;
L_0x60000154bd40 .functor AND 1, L_0x60000154bc60, L_0x60000154b790, C4<1>, C4<1>;
L_0x60000154bdb0 .functor OR 1, L_0x60000154bbf0, L_0x60000154bd40, C4<0>, C4<0>;
L_0x60000154bcd0 .functor AND 1, L_0x60000154b950, L_0x60000154b800, C4<1>, C4<1>;
L_0x60000154be20 .functor OR 1, L_0x60000154ba30, L_0x60000154bcd0, C4<0>, C4<0>;
L_0x60000154be90 .functor AND 1, L_0x60000154b8e0, L_0x60000154b790, C4<1>, C4<1>;
L_0x60000154bf00 .functor AND 1, L_0x60000154be90, L_0x60000154b800, C4<1>, C4<1>;
L_0x60000154bf70 .functor OR 1, L_0x60000154be20, L_0x60000154bf00, C4<0>, C4<0>;
L_0x60000154c000 .functor AND 1, L_0x7fab8bb95018, L_0x60000154b720, C4<1>, C4<1>;
L_0x60000154c070 .functor AND 1, L_0x60000154c000, L_0x60000154b790, C4<1>, C4<1>;
L_0x60000154c0e0 .functor AND 1, L_0x60000154c070, L_0x60000154b800, C4<1>, C4<1>;
L_0x60000154c150 .functor OR 1, L_0x60000154bf70, L_0x60000154c0e0, C4<0>, C4<0>;
L_0x60000154c1c0 .functor AND 1, L_0x60000154ba30, L_0x60000154b870, C4<1>, C4<1>;
L_0x60000154c230 .functor OR 1, L_0x60000154b9c0, L_0x60000154c1c0, C4<0>, C4<0>;
L_0x60000154c2a0 .functor AND 1, L_0x60000154b950, L_0x60000154b800, C4<1>, C4<1>;
L_0x60000154c310 .functor AND 1, L_0x60000154c2a0, L_0x60000154b870, C4<1>, C4<1>;
L_0x60000154c380 .functor OR 1, L_0x60000154c230, L_0x60000154c310, C4<0>, C4<0>;
L_0x60000154c3f0 .functor AND 1, L_0x60000154b8e0, L_0x60000154b790, C4<1>, C4<1>;
L_0x60000154c460 .functor AND 1, L_0x60000154c3f0, L_0x60000154b800, C4<1>, C4<1>;
L_0x60000154c4d0 .functor AND 1, L_0x60000154c460, L_0x60000154b870, C4<1>, C4<1>;
L_0x60000154c540 .functor OR 1, L_0x60000154c380, L_0x60000154c4d0, C4<0>, C4<0>;
L_0x60000154c5b0 .functor AND 1, L_0x7fab8bb95018, L_0x60000154b720, C4<1>, C4<1>;
L_0x60000154c620 .functor AND 1, L_0x60000154c5b0, L_0x60000154b790, C4<1>, C4<1>;
L_0x60000154c690 .functor AND 1, L_0x60000154c620, L_0x60000154b800, C4<1>, C4<1>;
L_0x60000154c700 .functor AND 1, L_0x60000154c690, L_0x60000154b870, C4<1>, C4<1>;
L_0x60000154c770 .functor OR 1, L_0x60000154c540, L_0x60000154c700, C4<0>, C4<0>;
L_0x60000154c7e0 .functor BUFZ 1, L_0x60000154c770, C4<0>, C4<0>, C4<0>;
L_0x60000154c850 .functor XOR 1, L_0x60000154b720, L_0x7fab8bb95018, C4<0>, C4<0>;
L_0x60000154c8c0 .functor XOR 1, L_0x60000154b790, L_0x60000154bb10, C4<0>, C4<0>;
L_0x60000154c930 .functor XOR 1, L_0x60000154b800, L_0x60000154bdb0, C4<0>, C4<0>;
L_0x60000154c9a0 .functor XOR 1, L_0x60000154b870, L_0x60000154c150, C4<0>, C4<0>;
v0x600000e743f0_0 .net "A", 3 0, L_0x600000fdb200;  1 drivers
v0x600000e74480_0 .net "B", 3 0, L_0x600000fdb2a0;  1 drivers
v0x600000e74510_0 .net "C0", 0 0, L_0x60000154bb10;  1 drivers
v0x600000e745a0_0 .net "C1", 0 0, L_0x60000154bdb0;  1 drivers
v0x600000e74630_0 .net "C2", 0 0, L_0x60000154c150;  1 drivers
v0x600000e746c0_0 .net "C3", 0 0, L_0x60000154c770;  1 drivers
v0x600000e74750_0 .net "Cin", 0 0, L_0x7fab8bb95018;  1 drivers
v0x600000e747e0_0 .net "Cout", 0 0, L_0x60000154c7e0;  alias, 1 drivers
v0x600000e74870_0 .net "G0", 0 0, L_0x60000154b8e0;  1 drivers
v0x600000e74900_0 .net "G1", 0 0, L_0x60000154b950;  1 drivers
v0x600000e74990_0 .net "G2", 0 0, L_0x60000154ba30;  1 drivers
v0x600000e74a20_0 .net "G3", 0 0, L_0x60000154b9c0;  1 drivers
v0x600000e74ab0_0 .net "P0", 0 0, L_0x60000154b720;  1 drivers
v0x600000e74b40_0 .net "P1", 0 0, L_0x60000154b790;  1 drivers
v0x600000e74bd0_0 .net "P2", 0 0, L_0x60000154b800;  1 drivers
v0x600000e74c60_0 .net "P3", 0 0, L_0x60000154b870;  1 drivers
v0x600000e74cf0_0 .net "Sum", 3 0, L_0x600000fdb160;  alias, 1 drivers
v0x600000e74d80_0 .net *"_ivl_1", 0 0, L_0x600000fda760;  1 drivers
v0x600000e74e10_0 .net *"_ivl_100", 0 0, L_0x60000154c620;  1 drivers
v0x600000e74ea0_0 .net *"_ivl_102", 0 0, L_0x60000154c690;  1 drivers
v0x600000e74f30_0 .net *"_ivl_104", 0 0, L_0x60000154c700;  1 drivers
v0x600000e74fc0_0 .net *"_ivl_112", 0 0, L_0x60000154c850;  1 drivers
v0x600000e75050_0 .net *"_ivl_116", 0 0, L_0x60000154c8c0;  1 drivers
v0x600000e750e0_0 .net *"_ivl_120", 0 0, L_0x60000154c930;  1 drivers
v0x600000e75170_0 .net *"_ivl_125", 0 0, L_0x60000154c9a0;  1 drivers
v0x600000e75200_0 .net *"_ivl_13", 0 0, L_0x600000fda9e0;  1 drivers
v0x600000e75290_0 .net *"_ivl_15", 0 0, L_0x600000fdaa80;  1 drivers
v0x600000e75320_0 .net *"_ivl_19", 0 0, L_0x600000fdab20;  1 drivers
v0x600000e753b0_0 .net *"_ivl_21", 0 0, L_0x600000fdabc0;  1 drivers
v0x600000e75440_0 .net *"_ivl_25", 0 0, L_0x600000fdac60;  1 drivers
v0x600000e754d0_0 .net *"_ivl_27", 0 0, L_0x600000fdad00;  1 drivers
v0x600000e75560_0 .net *"_ivl_3", 0 0, L_0x600000fda800;  1 drivers
v0x600000e755f0_0 .net *"_ivl_31", 0 0, L_0x600000fdada0;  1 drivers
v0x600000e75680_0 .net *"_ivl_33", 0 0, L_0x600000fdae40;  1 drivers
v0x600000e75710_0 .net *"_ivl_37", 0 0, L_0x600000fdaee0;  1 drivers
v0x600000e757a0_0 .net *"_ivl_39", 0 0, L_0x600000fdaf80;  1 drivers
v0x600000e75830_0 .net *"_ivl_43", 0 0, L_0x600000fdb020;  1 drivers
v0x600000e758c0_0 .net *"_ivl_45", 0 0, L_0x600000fdb0c0;  1 drivers
v0x600000e75950_0 .net *"_ivl_48", 0 0, L_0x60000154baa0;  1 drivers
v0x600000e759e0_0 .net *"_ivl_52", 0 0, L_0x60000154bb80;  1 drivers
v0x600000e75a70_0 .net *"_ivl_54", 0 0, L_0x60000154bbf0;  1 drivers
v0x600000e75b00_0 .net *"_ivl_56", 0 0, L_0x60000154bc60;  1 drivers
v0x600000e75b90_0 .net *"_ivl_58", 0 0, L_0x60000154bd40;  1 drivers
v0x600000e75c20_0 .net *"_ivl_62", 0 0, L_0x60000154bcd0;  1 drivers
v0x600000e75cb0_0 .net *"_ivl_64", 0 0, L_0x60000154be20;  1 drivers
v0x600000e75d40_0 .net *"_ivl_66", 0 0, L_0x60000154be90;  1 drivers
v0x600000e75dd0_0 .net *"_ivl_68", 0 0, L_0x60000154bf00;  1 drivers
v0x600000e75e60_0 .net *"_ivl_7", 0 0, L_0x600000fda8a0;  1 drivers
v0x600000e75ef0_0 .net *"_ivl_70", 0 0, L_0x60000154bf70;  1 drivers
v0x600000e75f80_0 .net *"_ivl_72", 0 0, L_0x60000154c000;  1 drivers
v0x600000e76010_0 .net *"_ivl_74", 0 0, L_0x60000154c070;  1 drivers
v0x600000e760a0_0 .net *"_ivl_76", 0 0, L_0x60000154c0e0;  1 drivers
v0x600000e76130_0 .net *"_ivl_80", 0 0, L_0x60000154c1c0;  1 drivers
v0x600000e761c0_0 .net *"_ivl_82", 0 0, L_0x60000154c230;  1 drivers
v0x600000e76250_0 .net *"_ivl_84", 0 0, L_0x60000154c2a0;  1 drivers
v0x600000e762e0_0 .net *"_ivl_86", 0 0, L_0x60000154c310;  1 drivers
v0x600000e76370_0 .net *"_ivl_88", 0 0, L_0x60000154c380;  1 drivers
v0x600000e76400_0 .net *"_ivl_9", 0 0, L_0x600000fda940;  1 drivers
v0x600000e76490_0 .net *"_ivl_90", 0 0, L_0x60000154c3f0;  1 drivers
v0x600000e76520_0 .net *"_ivl_92", 0 0, L_0x60000154c460;  1 drivers
v0x600000e765b0_0 .net *"_ivl_94", 0 0, L_0x60000154c4d0;  1 drivers
v0x600000e76640_0 .net *"_ivl_96", 0 0, L_0x60000154c540;  1 drivers
v0x600000e766d0_0 .net *"_ivl_98", 0 0, L_0x60000154c5b0;  1 drivers
L_0x600000fda760 .part L_0x600000fdb200, 0, 1;
L_0x600000fda800 .part L_0x600000fdb2a0, 0, 1;
L_0x600000fda8a0 .part L_0x600000fdb200, 1, 1;
L_0x600000fda940 .part L_0x600000fdb2a0, 1, 1;
L_0x600000fda9e0 .part L_0x600000fdb200, 2, 1;
L_0x600000fdaa80 .part L_0x600000fdb2a0, 2, 1;
L_0x600000fdab20 .part L_0x600000fdb200, 3, 1;
L_0x600000fdabc0 .part L_0x600000fdb2a0, 3, 1;
L_0x600000fdac60 .part L_0x600000fdb200, 0, 1;
L_0x600000fdad00 .part L_0x600000fdb2a0, 0, 1;
L_0x600000fdada0 .part L_0x600000fdb200, 1, 1;
L_0x600000fdae40 .part L_0x600000fdb2a0, 1, 1;
L_0x600000fdaee0 .part L_0x600000fdb200, 2, 1;
L_0x600000fdaf80 .part L_0x600000fdb2a0, 2, 1;
L_0x600000fdb020 .part L_0x600000fdb200, 3, 1;
L_0x600000fdb0c0 .part L_0x600000fdb2a0, 3, 1;
L_0x600000fdb160 .concat8 [ 1 1 1 1], L_0x60000154c850, L_0x60000154c8c0, L_0x60000154c930, L_0x60000154c9a0;
S_0x7fab8b5ea370 .scope module, "CLA4_2" "CLA_4bit" 9 15, 10 1 0, S_0x7fab8b5eb580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000154ca10 .functor XOR 1, L_0x600000fdb340, L_0x600000fdb3e0, C4<0>, C4<0>;
L_0x60000154ca80 .functor XOR 1, L_0x600000fdb480, L_0x600000fdb520, C4<0>, C4<0>;
L_0x60000154caf0 .functor XOR 1, L_0x600000fdb5c0, L_0x600000fdb660, C4<0>, C4<0>;
L_0x60000154cb60 .functor XOR 1, L_0x600000fdb700, L_0x600000fdb7a0, C4<0>, C4<0>;
L_0x60000154cbd0 .functor AND 1, L_0x600000fdb840, L_0x600000fdb8e0, C4<1>, C4<1>;
L_0x60000154cc40 .functor AND 1, L_0x600000fdb980, L_0x600000fdba20, C4<1>, C4<1>;
L_0x60000154cd20 .functor AND 1, L_0x600000fdbac0, L_0x600000fdbb60, C4<1>, C4<1>;
L_0x60000154ccb0 .functor AND 1, L_0x600000fdbc00, L_0x600000fdbca0, C4<1>, C4<1>;
L_0x7fab8bb95060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60000154cd90 .functor AND 1, L_0x7fab8bb95060, L_0x60000154ca10, C4<1>, C4<1>;
L_0x60000154ce00 .functor OR 1, L_0x60000154cbd0, L_0x60000154cd90, C4<0>, C4<0>;
L_0x60000154ce70 .functor AND 1, L_0x60000154cbd0, L_0x60000154ca80, C4<1>, C4<1>;
L_0x60000154cee0 .functor OR 1, L_0x60000154cc40, L_0x60000154ce70, C4<0>, C4<0>;
L_0x60000154cf50 .functor AND 1, L_0x7fab8bb95060, L_0x60000154ca10, C4<1>, C4<1>;
L_0x60000154d030 .functor AND 1, L_0x60000154cf50, L_0x60000154ca80, C4<1>, C4<1>;
L_0x60000154d0a0 .functor OR 1, L_0x60000154cee0, L_0x60000154d030, C4<0>, C4<0>;
L_0x60000154cfc0 .functor AND 1, L_0x60000154cc40, L_0x60000154caf0, C4<1>, C4<1>;
L_0x60000154d110 .functor OR 1, L_0x60000154cd20, L_0x60000154cfc0, C4<0>, C4<0>;
L_0x60000154d180 .functor AND 1, L_0x60000154cbd0, L_0x60000154ca80, C4<1>, C4<1>;
L_0x60000154d1f0 .functor AND 1, L_0x60000154d180, L_0x60000154caf0, C4<1>, C4<1>;
L_0x60000154d260 .functor OR 1, L_0x60000154d110, L_0x60000154d1f0, C4<0>, C4<0>;
L_0x60000154d2d0 .functor AND 1, L_0x7fab8bb95060, L_0x60000154ca10, C4<1>, C4<1>;
L_0x60000154d340 .functor AND 1, L_0x60000154d2d0, L_0x60000154ca80, C4<1>, C4<1>;
L_0x60000154d3b0 .functor AND 1, L_0x60000154d340, L_0x60000154caf0, C4<1>, C4<1>;
L_0x60000154d420 .functor OR 1, L_0x60000154d260, L_0x60000154d3b0, C4<0>, C4<0>;
L_0x60000154d490 .functor AND 1, L_0x60000154cd20, L_0x60000154cb60, C4<1>, C4<1>;
L_0x60000154d500 .functor OR 1, L_0x60000154ccb0, L_0x60000154d490, C4<0>, C4<0>;
L_0x60000154d570 .functor AND 1, L_0x60000154cc40, L_0x60000154caf0, C4<1>, C4<1>;
L_0x60000154d5e0 .functor AND 1, L_0x60000154d570, L_0x60000154cb60, C4<1>, C4<1>;
L_0x60000154d650 .functor OR 1, L_0x60000154d500, L_0x60000154d5e0, C4<0>, C4<0>;
L_0x60000154d6c0 .functor AND 1, L_0x60000154cbd0, L_0x60000154ca80, C4<1>, C4<1>;
L_0x60000154d730 .functor AND 1, L_0x60000154d6c0, L_0x60000154caf0, C4<1>, C4<1>;
L_0x60000154d7a0 .functor AND 1, L_0x60000154d730, L_0x60000154cb60, C4<1>, C4<1>;
L_0x60000154d810 .functor OR 1, L_0x60000154d650, L_0x60000154d7a0, C4<0>, C4<0>;
L_0x60000154d880 .functor AND 1, L_0x7fab8bb95060, L_0x60000154ca10, C4<1>, C4<1>;
L_0x60000154d8f0 .functor AND 1, L_0x60000154d880, L_0x60000154ca80, C4<1>, C4<1>;
L_0x60000154d960 .functor AND 1, L_0x60000154d8f0, L_0x60000154caf0, C4<1>, C4<1>;
L_0x60000154d9d0 .functor AND 1, L_0x60000154d960, L_0x60000154cb60, C4<1>, C4<1>;
L_0x60000154da40 .functor OR 1, L_0x60000154d810, L_0x60000154d9d0, C4<0>, C4<0>;
L_0x60000154dab0 .functor BUFZ 1, L_0x60000154da40, C4<0>, C4<0>, C4<0>;
L_0x60000154db20 .functor XOR 1, L_0x60000154ca10, L_0x7fab8bb95060, C4<0>, C4<0>;
L_0x60000154db90 .functor XOR 1, L_0x60000154ca80, L_0x60000154ce00, C4<0>, C4<0>;
L_0x60000154dc00 .functor XOR 1, L_0x60000154caf0, L_0x60000154d0a0, C4<0>, C4<0>;
L_0x60000154dc70 .functor XOR 1, L_0x60000154cb60, L_0x60000154d420, C4<0>, C4<0>;
v0x600000e76760_0 .net "A", 3 0, L_0x600000fdbde0;  1 drivers
v0x600000e767f0_0 .net "B", 3 0, L_0x600000fdbe80;  1 drivers
v0x600000e76880_0 .net "C0", 0 0, L_0x60000154ce00;  1 drivers
v0x600000e76910_0 .net "C1", 0 0, L_0x60000154d0a0;  1 drivers
v0x600000e769a0_0 .net "C2", 0 0, L_0x60000154d420;  1 drivers
v0x600000e76a30_0 .net "C3", 0 0, L_0x60000154da40;  1 drivers
v0x600000e76ac0_0 .net "Cin", 0 0, L_0x7fab8bb95060;  1 drivers
v0x600000e76b50_0 .net "Cout", 0 0, L_0x60000154dab0;  alias, 1 drivers
v0x600000e76be0_0 .net "G0", 0 0, L_0x60000154cbd0;  1 drivers
v0x600000e76c70_0 .net "G1", 0 0, L_0x60000154cc40;  1 drivers
v0x600000e76d00_0 .net "G2", 0 0, L_0x60000154cd20;  1 drivers
v0x600000e76d90_0 .net "G3", 0 0, L_0x60000154ccb0;  1 drivers
v0x600000e76e20_0 .net "P0", 0 0, L_0x60000154ca10;  1 drivers
v0x600000e76eb0_0 .net "P1", 0 0, L_0x60000154ca80;  1 drivers
v0x600000e76f40_0 .net "P2", 0 0, L_0x60000154caf0;  1 drivers
v0x600000e76fd0_0 .net "P3", 0 0, L_0x60000154cb60;  1 drivers
v0x600000e77060_0 .net "Sum", 3 0, L_0x600000fdbd40;  alias, 1 drivers
v0x600000e770f0_0 .net *"_ivl_1", 0 0, L_0x600000fdb340;  1 drivers
v0x600000e77180_0 .net *"_ivl_100", 0 0, L_0x60000154d8f0;  1 drivers
v0x600000e77210_0 .net *"_ivl_102", 0 0, L_0x60000154d960;  1 drivers
v0x600000e772a0_0 .net *"_ivl_104", 0 0, L_0x60000154d9d0;  1 drivers
v0x600000e77330_0 .net *"_ivl_112", 0 0, L_0x60000154db20;  1 drivers
v0x600000e773c0_0 .net *"_ivl_116", 0 0, L_0x60000154db90;  1 drivers
v0x600000e77450_0 .net *"_ivl_120", 0 0, L_0x60000154dc00;  1 drivers
v0x600000e774e0_0 .net *"_ivl_125", 0 0, L_0x60000154dc70;  1 drivers
v0x600000e77570_0 .net *"_ivl_13", 0 0, L_0x600000fdb5c0;  1 drivers
v0x600000e77600_0 .net *"_ivl_15", 0 0, L_0x600000fdb660;  1 drivers
v0x600000e77690_0 .net *"_ivl_19", 0 0, L_0x600000fdb700;  1 drivers
v0x600000e77720_0 .net *"_ivl_21", 0 0, L_0x600000fdb7a0;  1 drivers
v0x600000e777b0_0 .net *"_ivl_25", 0 0, L_0x600000fdb840;  1 drivers
v0x600000e77840_0 .net *"_ivl_27", 0 0, L_0x600000fdb8e0;  1 drivers
v0x600000e778d0_0 .net *"_ivl_3", 0 0, L_0x600000fdb3e0;  1 drivers
v0x600000e77960_0 .net *"_ivl_31", 0 0, L_0x600000fdb980;  1 drivers
v0x600000e779f0_0 .net *"_ivl_33", 0 0, L_0x600000fdba20;  1 drivers
v0x600000e77a80_0 .net *"_ivl_37", 0 0, L_0x600000fdbac0;  1 drivers
v0x600000e77b10_0 .net *"_ivl_39", 0 0, L_0x600000fdbb60;  1 drivers
v0x600000e77ba0_0 .net *"_ivl_43", 0 0, L_0x600000fdbc00;  1 drivers
v0x600000e77c30_0 .net *"_ivl_45", 0 0, L_0x600000fdbca0;  1 drivers
v0x600000e77cc0_0 .net *"_ivl_48", 0 0, L_0x60000154cd90;  1 drivers
v0x600000e77d50_0 .net *"_ivl_52", 0 0, L_0x60000154ce70;  1 drivers
v0x600000e77de0_0 .net *"_ivl_54", 0 0, L_0x60000154cee0;  1 drivers
v0x600000e77e70_0 .net *"_ivl_56", 0 0, L_0x60000154cf50;  1 drivers
v0x600000e77f00_0 .net *"_ivl_58", 0 0, L_0x60000154d030;  1 drivers
v0x600000e78000_0 .net *"_ivl_62", 0 0, L_0x60000154cfc0;  1 drivers
v0x600000e78090_0 .net *"_ivl_64", 0 0, L_0x60000154d110;  1 drivers
v0x600000e78120_0 .net *"_ivl_66", 0 0, L_0x60000154d180;  1 drivers
v0x600000e781b0_0 .net *"_ivl_68", 0 0, L_0x60000154d1f0;  1 drivers
v0x600000e78240_0 .net *"_ivl_7", 0 0, L_0x600000fdb480;  1 drivers
v0x600000e782d0_0 .net *"_ivl_70", 0 0, L_0x60000154d260;  1 drivers
v0x600000e78360_0 .net *"_ivl_72", 0 0, L_0x60000154d2d0;  1 drivers
v0x600000e783f0_0 .net *"_ivl_74", 0 0, L_0x60000154d340;  1 drivers
v0x600000e78480_0 .net *"_ivl_76", 0 0, L_0x60000154d3b0;  1 drivers
v0x600000e78510_0 .net *"_ivl_80", 0 0, L_0x60000154d490;  1 drivers
v0x600000e785a0_0 .net *"_ivl_82", 0 0, L_0x60000154d500;  1 drivers
v0x600000e78630_0 .net *"_ivl_84", 0 0, L_0x60000154d570;  1 drivers
v0x600000e786c0_0 .net *"_ivl_86", 0 0, L_0x60000154d5e0;  1 drivers
v0x600000e78750_0 .net *"_ivl_88", 0 0, L_0x60000154d650;  1 drivers
v0x600000e787e0_0 .net *"_ivl_9", 0 0, L_0x600000fdb520;  1 drivers
v0x600000e78870_0 .net *"_ivl_90", 0 0, L_0x60000154d6c0;  1 drivers
v0x600000e78900_0 .net *"_ivl_92", 0 0, L_0x60000154d730;  1 drivers
v0x600000e78990_0 .net *"_ivl_94", 0 0, L_0x60000154d7a0;  1 drivers
v0x600000e78a20_0 .net *"_ivl_96", 0 0, L_0x60000154d810;  1 drivers
v0x600000e78ab0_0 .net *"_ivl_98", 0 0, L_0x60000154d880;  1 drivers
L_0x600000fdb340 .part L_0x600000fdbde0, 0, 1;
L_0x600000fdb3e0 .part L_0x600000fdbe80, 0, 1;
L_0x600000fdb480 .part L_0x600000fdbde0, 1, 1;
L_0x600000fdb520 .part L_0x600000fdbe80, 1, 1;
L_0x600000fdb5c0 .part L_0x600000fdbde0, 2, 1;
L_0x600000fdb660 .part L_0x600000fdbe80, 2, 1;
L_0x600000fdb700 .part L_0x600000fdbde0, 3, 1;
L_0x600000fdb7a0 .part L_0x600000fdbe80, 3, 1;
L_0x600000fdb840 .part L_0x600000fdbde0, 0, 1;
L_0x600000fdb8e0 .part L_0x600000fdbe80, 0, 1;
L_0x600000fdb980 .part L_0x600000fdbde0, 1, 1;
L_0x600000fdba20 .part L_0x600000fdbe80, 1, 1;
L_0x600000fdbac0 .part L_0x600000fdbde0, 2, 1;
L_0x600000fdbb60 .part L_0x600000fdbe80, 2, 1;
L_0x600000fdbc00 .part L_0x600000fdbde0, 3, 1;
L_0x600000fdbca0 .part L_0x600000fdbe80, 3, 1;
L_0x600000fdbd40 .concat8 [ 1 1 1 1], L_0x60000154db20, L_0x60000154db90, L_0x60000154dc00, L_0x60000154dc70;
S_0x7fab8b5e9c00 .scope module, "CLA4_3" "CLA_4bit" 9 16, 10 1 0, S_0x7fab8b5eb580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000154dce0 .functor XOR 1, L_0x600000fdbf20, L_0x600000fdc000, C4<0>, C4<0>;
L_0x60000154dd50 .functor XOR 1, L_0x600000fdc0a0, L_0x600000fdc140, C4<0>, C4<0>;
L_0x60000154ddc0 .functor XOR 1, L_0x600000fdc1e0, L_0x600000fdc280, C4<0>, C4<0>;
L_0x60000154de30 .functor XOR 1, L_0x600000fdc320, L_0x600000fdc3c0, C4<0>, C4<0>;
L_0x60000154dea0 .functor AND 1, L_0x600000fdc460, L_0x600000fdc500, C4<1>, C4<1>;
L_0x60000154df10 .functor AND 1, L_0x600000fdc5a0, L_0x600000fdc640, C4<1>, C4<1>;
L_0x60000154dff0 .functor AND 1, L_0x600000fdc6e0, L_0x600000fdc780, C4<1>, C4<1>;
L_0x60000154df80 .functor AND 1, L_0x600000fdc820, L_0x600000fdc8c0, C4<1>, C4<1>;
L_0x7fab8bb950a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60000154e060 .functor AND 1, L_0x7fab8bb950a8, L_0x60000154dce0, C4<1>, C4<1>;
L_0x60000154e0d0 .functor OR 1, L_0x60000154dea0, L_0x60000154e060, C4<0>, C4<0>;
L_0x60000154e140 .functor AND 1, L_0x60000154dea0, L_0x60000154dd50, C4<1>, C4<1>;
L_0x60000154e1b0 .functor OR 1, L_0x60000154df10, L_0x60000154e140, C4<0>, C4<0>;
L_0x60000154e220 .functor AND 1, L_0x7fab8bb950a8, L_0x60000154dce0, C4<1>, C4<1>;
L_0x60000154e300 .functor AND 1, L_0x60000154e220, L_0x60000154dd50, C4<1>, C4<1>;
L_0x60000154e370 .functor OR 1, L_0x60000154e1b0, L_0x60000154e300, C4<0>, C4<0>;
L_0x60000154e290 .functor AND 1, L_0x60000154df10, L_0x60000154ddc0, C4<1>, C4<1>;
L_0x60000154e3e0 .functor OR 1, L_0x60000154dff0, L_0x60000154e290, C4<0>, C4<0>;
L_0x60000154e450 .functor AND 1, L_0x60000154dea0, L_0x60000154dd50, C4<1>, C4<1>;
L_0x60000154e4c0 .functor AND 1, L_0x60000154e450, L_0x60000154ddc0, C4<1>, C4<1>;
L_0x60000154e530 .functor OR 1, L_0x60000154e3e0, L_0x60000154e4c0, C4<0>, C4<0>;
L_0x60000154e5a0 .functor AND 1, L_0x7fab8bb950a8, L_0x60000154dce0, C4<1>, C4<1>;
L_0x60000154e610 .functor AND 1, L_0x60000154e5a0, L_0x60000154dd50, C4<1>, C4<1>;
L_0x60000154e680 .functor AND 1, L_0x60000154e610, L_0x60000154ddc0, C4<1>, C4<1>;
L_0x60000154e6f0 .functor OR 1, L_0x60000154e530, L_0x60000154e680, C4<0>, C4<0>;
L_0x60000154e760 .functor AND 1, L_0x60000154dff0, L_0x60000154de30, C4<1>, C4<1>;
L_0x60000154e7d0 .functor OR 1, L_0x60000154df80, L_0x60000154e760, C4<0>, C4<0>;
L_0x60000154e840 .functor AND 1, L_0x60000154df10, L_0x60000154ddc0, C4<1>, C4<1>;
L_0x60000154e8b0 .functor AND 1, L_0x60000154e840, L_0x60000154de30, C4<1>, C4<1>;
L_0x60000154e920 .functor OR 1, L_0x60000154e7d0, L_0x60000154e8b0, C4<0>, C4<0>;
L_0x60000154e990 .functor AND 1, L_0x60000154dea0, L_0x60000154dd50, C4<1>, C4<1>;
L_0x60000154ea00 .functor AND 1, L_0x60000154e990, L_0x60000154ddc0, C4<1>, C4<1>;
L_0x60000154ea70 .functor AND 1, L_0x60000154ea00, L_0x60000154de30, C4<1>, C4<1>;
L_0x60000154eae0 .functor OR 1, L_0x60000154e920, L_0x60000154ea70, C4<0>, C4<0>;
L_0x60000154eb50 .functor AND 1, L_0x7fab8bb950a8, L_0x60000154dce0, C4<1>, C4<1>;
L_0x60000154ebc0 .functor AND 1, L_0x60000154eb50, L_0x60000154dd50, C4<1>, C4<1>;
L_0x60000154ec30 .functor AND 1, L_0x60000154ebc0, L_0x60000154ddc0, C4<1>, C4<1>;
L_0x60000154eca0 .functor AND 1, L_0x60000154ec30, L_0x60000154de30, C4<1>, C4<1>;
L_0x60000154ed10 .functor OR 1, L_0x60000154eae0, L_0x60000154eca0, C4<0>, C4<0>;
L_0x60000154ed80 .functor BUFZ 1, L_0x60000154ed10, C4<0>, C4<0>, C4<0>;
L_0x60000154edf0 .functor XOR 1, L_0x60000154dce0, L_0x7fab8bb950a8, C4<0>, C4<0>;
L_0x60000154ee60 .functor XOR 1, L_0x60000154dd50, L_0x60000154e0d0, C4<0>, C4<0>;
L_0x60000154eed0 .functor XOR 1, L_0x60000154ddc0, L_0x60000154e370, C4<0>, C4<0>;
L_0x60000154ef40 .functor XOR 1, L_0x60000154de30, L_0x60000154e6f0, C4<0>, C4<0>;
v0x600000e78b40_0 .net "A", 3 0, L_0x600000fdca00;  1 drivers
v0x600000e78bd0_0 .net "B", 3 0, L_0x600000fdcaa0;  1 drivers
v0x600000e78c60_0 .net "C0", 0 0, L_0x60000154e0d0;  1 drivers
v0x600000e78cf0_0 .net "C1", 0 0, L_0x60000154e370;  1 drivers
v0x600000e78d80_0 .net "C2", 0 0, L_0x60000154e6f0;  1 drivers
v0x600000e78e10_0 .net "C3", 0 0, L_0x60000154ed10;  1 drivers
v0x600000e78ea0_0 .net "Cin", 0 0, L_0x7fab8bb950a8;  1 drivers
v0x600000e78f30_0 .net "Cout", 0 0, L_0x60000154ed80;  alias, 1 drivers
v0x600000e78fc0_0 .net "G0", 0 0, L_0x60000154dea0;  1 drivers
v0x600000e79050_0 .net "G1", 0 0, L_0x60000154df10;  1 drivers
v0x600000e790e0_0 .net "G2", 0 0, L_0x60000154dff0;  1 drivers
v0x600000e79170_0 .net "G3", 0 0, L_0x60000154df80;  1 drivers
v0x600000e79200_0 .net "P0", 0 0, L_0x60000154dce0;  1 drivers
v0x600000e79290_0 .net "P1", 0 0, L_0x60000154dd50;  1 drivers
v0x600000e79320_0 .net "P2", 0 0, L_0x60000154ddc0;  1 drivers
v0x600000e793b0_0 .net "P3", 0 0, L_0x60000154de30;  1 drivers
v0x600000e79440_0 .net "Sum", 3 0, L_0x600000fdc960;  alias, 1 drivers
v0x600000e794d0_0 .net *"_ivl_1", 0 0, L_0x600000fdbf20;  1 drivers
v0x600000e79560_0 .net *"_ivl_100", 0 0, L_0x60000154ebc0;  1 drivers
v0x600000e795f0_0 .net *"_ivl_102", 0 0, L_0x60000154ec30;  1 drivers
v0x600000e79680_0 .net *"_ivl_104", 0 0, L_0x60000154eca0;  1 drivers
v0x600000e79710_0 .net *"_ivl_112", 0 0, L_0x60000154edf0;  1 drivers
v0x600000e797a0_0 .net *"_ivl_116", 0 0, L_0x60000154ee60;  1 drivers
v0x600000e79830_0 .net *"_ivl_120", 0 0, L_0x60000154eed0;  1 drivers
v0x600000e798c0_0 .net *"_ivl_125", 0 0, L_0x60000154ef40;  1 drivers
v0x600000e79950_0 .net *"_ivl_13", 0 0, L_0x600000fdc1e0;  1 drivers
v0x600000e799e0_0 .net *"_ivl_15", 0 0, L_0x600000fdc280;  1 drivers
v0x600000e79a70_0 .net *"_ivl_19", 0 0, L_0x600000fdc320;  1 drivers
v0x600000e79b00_0 .net *"_ivl_21", 0 0, L_0x600000fdc3c0;  1 drivers
v0x600000e79b90_0 .net *"_ivl_25", 0 0, L_0x600000fdc460;  1 drivers
v0x600000e79c20_0 .net *"_ivl_27", 0 0, L_0x600000fdc500;  1 drivers
v0x600000e79cb0_0 .net *"_ivl_3", 0 0, L_0x600000fdc000;  1 drivers
v0x600000e79d40_0 .net *"_ivl_31", 0 0, L_0x600000fdc5a0;  1 drivers
v0x600000e79dd0_0 .net *"_ivl_33", 0 0, L_0x600000fdc640;  1 drivers
v0x600000e79e60_0 .net *"_ivl_37", 0 0, L_0x600000fdc6e0;  1 drivers
v0x600000e79ef0_0 .net *"_ivl_39", 0 0, L_0x600000fdc780;  1 drivers
v0x600000e79f80_0 .net *"_ivl_43", 0 0, L_0x600000fdc820;  1 drivers
v0x600000e7a010_0 .net *"_ivl_45", 0 0, L_0x600000fdc8c0;  1 drivers
v0x600000e7a0a0_0 .net *"_ivl_48", 0 0, L_0x60000154e060;  1 drivers
v0x600000e7a130_0 .net *"_ivl_52", 0 0, L_0x60000154e140;  1 drivers
v0x600000e7a1c0_0 .net *"_ivl_54", 0 0, L_0x60000154e1b0;  1 drivers
v0x600000e7a250_0 .net *"_ivl_56", 0 0, L_0x60000154e220;  1 drivers
v0x600000e7a2e0_0 .net *"_ivl_58", 0 0, L_0x60000154e300;  1 drivers
v0x600000e7a370_0 .net *"_ivl_62", 0 0, L_0x60000154e290;  1 drivers
v0x600000e7a400_0 .net *"_ivl_64", 0 0, L_0x60000154e3e0;  1 drivers
v0x600000e7a490_0 .net *"_ivl_66", 0 0, L_0x60000154e450;  1 drivers
v0x600000e7a520_0 .net *"_ivl_68", 0 0, L_0x60000154e4c0;  1 drivers
v0x600000e7a5b0_0 .net *"_ivl_7", 0 0, L_0x600000fdc0a0;  1 drivers
v0x600000e7a640_0 .net *"_ivl_70", 0 0, L_0x60000154e530;  1 drivers
v0x600000e7a6d0_0 .net *"_ivl_72", 0 0, L_0x60000154e5a0;  1 drivers
v0x600000e7a760_0 .net *"_ivl_74", 0 0, L_0x60000154e610;  1 drivers
v0x600000e7a7f0_0 .net *"_ivl_76", 0 0, L_0x60000154e680;  1 drivers
v0x600000e7a880_0 .net *"_ivl_80", 0 0, L_0x60000154e760;  1 drivers
v0x600000e7a910_0 .net *"_ivl_82", 0 0, L_0x60000154e7d0;  1 drivers
v0x600000e7a9a0_0 .net *"_ivl_84", 0 0, L_0x60000154e840;  1 drivers
v0x600000e7aa30_0 .net *"_ivl_86", 0 0, L_0x60000154e8b0;  1 drivers
v0x600000e7aac0_0 .net *"_ivl_88", 0 0, L_0x60000154e920;  1 drivers
v0x600000e7ab50_0 .net *"_ivl_9", 0 0, L_0x600000fdc140;  1 drivers
v0x600000e7abe0_0 .net *"_ivl_90", 0 0, L_0x60000154e990;  1 drivers
v0x600000e7ac70_0 .net *"_ivl_92", 0 0, L_0x60000154ea00;  1 drivers
v0x600000e7ad00_0 .net *"_ivl_94", 0 0, L_0x60000154ea70;  1 drivers
v0x600000e7ad90_0 .net *"_ivl_96", 0 0, L_0x60000154eae0;  1 drivers
v0x600000e7ae20_0 .net *"_ivl_98", 0 0, L_0x60000154eb50;  1 drivers
L_0x600000fdbf20 .part L_0x600000fdca00, 0, 1;
L_0x600000fdc000 .part L_0x600000fdcaa0, 0, 1;
L_0x600000fdc0a0 .part L_0x600000fdca00, 1, 1;
L_0x600000fdc140 .part L_0x600000fdcaa0, 1, 1;
L_0x600000fdc1e0 .part L_0x600000fdca00, 2, 1;
L_0x600000fdc280 .part L_0x600000fdcaa0, 2, 1;
L_0x600000fdc320 .part L_0x600000fdca00, 3, 1;
L_0x600000fdc3c0 .part L_0x600000fdcaa0, 3, 1;
L_0x600000fdc460 .part L_0x600000fdca00, 0, 1;
L_0x600000fdc500 .part L_0x600000fdcaa0, 0, 1;
L_0x600000fdc5a0 .part L_0x600000fdca00, 1, 1;
L_0x600000fdc640 .part L_0x600000fdcaa0, 1, 1;
L_0x600000fdc6e0 .part L_0x600000fdca00, 2, 1;
L_0x600000fdc780 .part L_0x600000fdcaa0, 2, 1;
L_0x600000fdc820 .part L_0x600000fdca00, 3, 1;
L_0x600000fdc8c0 .part L_0x600000fdcaa0, 3, 1;
L_0x600000fdc960 .concat8 [ 1 1 1 1], L_0x60000154edf0, L_0x60000154ee60, L_0x60000154eed0, L_0x60000154ef40;
S_0x7fab8b5e9490 .scope module, "iRED_0" "RED" 8 37, 11 9 0, S_0x7fab8b5eb9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "C";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 16 "Sum_ABCD";
L_0x600001556d10 .functor XOR 1, L_0x600001551f80, L_0x600001554540, C4<0>, C4<0>;
L_0x600001556d80 .functor AND 1, L_0x600001551f80, L_0x600001554540, C4<1>, C4<1>;
L_0x600001556df0 .functor XOR 1, L_0x600001556d10, L_0x600001556ae0, C4<0>, C4<0>;
L_0x600001556e60 .functor AND 1, L_0x600001556d10, L_0x600001556ae0, C4<1>, C4<1>;
L_0x600001556ed0 .functor OR 1, L_0x600001556d80, L_0x600001556e60, C4<0>, C4<0>;
v0x600000e4c870_0 .net "A", 7 0, L_0x6000008235c0;  1 drivers
v0x600000e4c900_0 .net "B", 7 0, L_0x600000823660;  1 drivers
v0x600000e4c990_0 .net "C", 7 0, L_0x600000823700;  1 drivers
v0x600000e4ca20_0 .net "Cout0", 0 0, L_0x600001551f80;  1 drivers
v0x600000e4cab0_0 .net "Cout1", 0 0, L_0x600001554540;  1 drivers
v0x600000e4cb40_0 .net "Cout2", 0 0, L_0x600001556ae0;  1 drivers
v0x600000e4cbd0_0 .net "D", 7 0, L_0x6000008237a0;  1 drivers
v0x600000e4cc60_0 .net "Sum_ABCD", 15 0, L_0x600000823520;  alias, 1 drivers
v0x600000e4ccf0_0 .net *"_ivl_12", 0 0, L_0x600001556e60;  1 drivers
v0x600000e4cd80_0 .net "bit8C", 0 0, L_0x600001556d80;  1 drivers
v0x600000e4ce10_0 .net "bit8Layer1", 0 0, L_0x600001556d10;  1 drivers
v0x600000e4cea0_0 .net "bit8Layer2", 0 0, L_0x600001556df0;  1 drivers
v0x600000e4cf30_0 .net "header", 6 0, L_0x600000823480;  1 drivers
v0x600000e4cfc0_0 .net "ms", 0 0, L_0x600001556ed0;  1 drivers
v0x600000e4d050_0 .net "sumAB", 7 0, L_0x600000820320;  1 drivers
v0x600000e4d0e0_0 .net "sumABCD", 7 0, L_0x6000008233e0;  1 drivers
v0x600000e4d170_0 .net "sumCD", 7 0, L_0x600000821b80;  1 drivers
LS_0x600000823480_0_0 .concat [ 1 1 1 1], L_0x600001556ed0, L_0x600001556ed0, L_0x600001556ed0, L_0x600001556ed0;
LS_0x600000823480_0_4 .concat [ 1 1 1 0], L_0x600001556ed0, L_0x600001556ed0, L_0x600001556ed0;
L_0x600000823480 .concat [ 4 3 0 0], LS_0x600000823480_0_0, LS_0x600000823480_0_4;
L_0x600000823520 .concat [ 8 1 7 0], L_0x6000008233e0, L_0x600001556df0, L_0x600000823480;
S_0x7fab8b5e9050 .scope module, "CLA8_0" "CLA_8bit" 11 29, 12 1 0, S_0x7fab8b5e9490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600000e42f40_0 .net "A", 7 0, L_0x6000008235c0;  alias, 1 drivers
v0x600000e42fd0_0 .net "B", 7 0, L_0x600000823660;  alias, 1 drivers
v0x600000e43060_0 .net "C0", 0 0, L_0x600001550cb0;  1 drivers
L_0x7fab8bb95450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e430f0_0 .net "Cin", 0 0, L_0x7fab8bb95450;  1 drivers
v0x600000e43180_0 .net "Cout", 0 0, L_0x600001551f80;  alias, 1 drivers
v0x600000e43210_0 .net "Sum", 7 0, L_0x600000820320;  alias, 1 drivers
L_0x600000fdf5c0 .part L_0x6000008235c0, 0, 4;
L_0x600000fdf660 .part L_0x600000823660, 0, 4;
L_0x6000008201e0 .part L_0x6000008235c0, 4, 4;
L_0x600000820280 .part L_0x600000823660, 4, 4;
L_0x600000820320 .concat8 [ 4 4 0 0], L_0x600000fdf520, L_0x600000820140;
S_0x7fab8b5e8d20 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fab8b5e9050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000154fbf0 .functor XOR 1, L_0x600000fdeb20, L_0x600000fdebc0, C4<0>, C4<0>;
L_0x60000154fc60 .functor XOR 1, L_0x600000fdec60, L_0x600000fded00, C4<0>, C4<0>;
L_0x60000154fcd0 .functor XOR 1, L_0x600000fdeda0, L_0x600000fdee40, C4<0>, C4<0>;
L_0x60000154fd40 .functor XOR 1, L_0x600000fdeee0, L_0x600000fdef80, C4<0>, C4<0>;
L_0x60000154fdb0 .functor AND 1, L_0x600000fdf020, L_0x600000fdf0c0, C4<1>, C4<1>;
L_0x60000154fe20 .functor AND 1, L_0x600000fdf160, L_0x600000fdf200, C4<1>, C4<1>;
L_0x60000154ff00 .functor AND 1, L_0x600000fdf2a0, L_0x600000fdf340, C4<1>, C4<1>;
L_0x60000154fe90 .functor AND 1, L_0x600000fdf3e0, L_0x600000fdf480, C4<1>, C4<1>;
L_0x60000154ff70 .functor AND 1, L_0x7fab8bb95450, L_0x60000154fbf0, C4<1>, C4<1>;
L_0x600001550000 .functor OR 1, L_0x60000154fdb0, L_0x60000154ff70, C4<0>, C4<0>;
L_0x600001550070 .functor AND 1, L_0x60000154fdb0, L_0x60000154fc60, C4<1>, C4<1>;
L_0x6000015500e0 .functor OR 1, L_0x60000154fe20, L_0x600001550070, C4<0>, C4<0>;
L_0x600001550150 .functor AND 1, L_0x7fab8bb95450, L_0x60000154fbf0, C4<1>, C4<1>;
L_0x600001550230 .functor AND 1, L_0x600001550150, L_0x60000154fc60, C4<1>, C4<1>;
L_0x6000015502a0 .functor OR 1, L_0x6000015500e0, L_0x600001550230, C4<0>, C4<0>;
L_0x6000015501c0 .functor AND 1, L_0x60000154fe20, L_0x60000154fcd0, C4<1>, C4<1>;
L_0x600001550310 .functor OR 1, L_0x60000154ff00, L_0x6000015501c0, C4<0>, C4<0>;
L_0x600001550380 .functor AND 1, L_0x60000154fdb0, L_0x60000154fc60, C4<1>, C4<1>;
L_0x6000015503f0 .functor AND 1, L_0x600001550380, L_0x60000154fcd0, C4<1>, C4<1>;
L_0x600001550460 .functor OR 1, L_0x600001550310, L_0x6000015503f0, C4<0>, C4<0>;
L_0x6000015504d0 .functor AND 1, L_0x7fab8bb95450, L_0x60000154fbf0, C4<1>, C4<1>;
L_0x600001550540 .functor AND 1, L_0x6000015504d0, L_0x60000154fc60, C4<1>, C4<1>;
L_0x6000015505b0 .functor AND 1, L_0x600001550540, L_0x60000154fcd0, C4<1>, C4<1>;
L_0x600001550620 .functor OR 1, L_0x600001550460, L_0x6000015505b0, C4<0>, C4<0>;
L_0x600001550690 .functor AND 1, L_0x60000154ff00, L_0x60000154fd40, C4<1>, C4<1>;
L_0x600001550700 .functor OR 1, L_0x60000154fe90, L_0x600001550690, C4<0>, C4<0>;
L_0x600001550770 .functor AND 1, L_0x60000154fe20, L_0x60000154fcd0, C4<1>, C4<1>;
L_0x6000015507e0 .functor AND 1, L_0x600001550770, L_0x60000154fd40, C4<1>, C4<1>;
L_0x600001550850 .functor OR 1, L_0x600001550700, L_0x6000015507e0, C4<0>, C4<0>;
L_0x6000015508c0 .functor AND 1, L_0x60000154fdb0, L_0x60000154fc60, C4<1>, C4<1>;
L_0x600001550930 .functor AND 1, L_0x6000015508c0, L_0x60000154fcd0, C4<1>, C4<1>;
L_0x6000015509a0 .functor AND 1, L_0x600001550930, L_0x60000154fd40, C4<1>, C4<1>;
L_0x600001550a10 .functor OR 1, L_0x600001550850, L_0x6000015509a0, C4<0>, C4<0>;
L_0x600001550a80 .functor AND 1, L_0x7fab8bb95450, L_0x60000154fbf0, C4<1>, C4<1>;
L_0x600001550af0 .functor AND 1, L_0x600001550a80, L_0x60000154fc60, C4<1>, C4<1>;
L_0x600001550b60 .functor AND 1, L_0x600001550af0, L_0x60000154fcd0, C4<1>, C4<1>;
L_0x600001550bd0 .functor AND 1, L_0x600001550b60, L_0x60000154fd40, C4<1>, C4<1>;
L_0x600001550c40 .functor OR 1, L_0x600001550a10, L_0x600001550bd0, C4<0>, C4<0>;
L_0x600001550cb0 .functor BUFZ 1, L_0x600001550c40, C4<0>, C4<0>, C4<0>;
L_0x600001550d20 .functor XOR 1, L_0x60000154fbf0, L_0x7fab8bb95450, C4<0>, C4<0>;
L_0x600001550d90 .functor XOR 1, L_0x60000154fc60, L_0x600001550000, C4<0>, C4<0>;
L_0x600001550e00 .functor XOR 1, L_0x60000154fcd0, L_0x6000015502a0, C4<0>, C4<0>;
L_0x600001550e70 .functor XOR 1, L_0x60000154fd40, L_0x600001550620, C4<0>, C4<0>;
v0x600000e7e7f0_0 .net "A", 3 0, L_0x600000fdf5c0;  1 drivers
v0x600000e7e880_0 .net "B", 3 0, L_0x600000fdf660;  1 drivers
v0x600000e7e910_0 .net "C0", 0 0, L_0x600001550000;  1 drivers
v0x600000e7e9a0_0 .net "C1", 0 0, L_0x6000015502a0;  1 drivers
v0x600000e7ea30_0 .net "C2", 0 0, L_0x600001550620;  1 drivers
v0x600000e7eac0_0 .net "C3", 0 0, L_0x600001550c40;  1 drivers
v0x600000e7eb50_0 .net "Cin", 0 0, L_0x7fab8bb95450;  alias, 1 drivers
v0x600000e7ebe0_0 .net "Cout", 0 0, L_0x600001550cb0;  alias, 1 drivers
v0x600000e7ec70_0 .net "G0", 0 0, L_0x60000154fdb0;  1 drivers
v0x600000e7ed00_0 .net "G1", 0 0, L_0x60000154fe20;  1 drivers
v0x600000e7ed90_0 .net "G2", 0 0, L_0x60000154ff00;  1 drivers
v0x600000e7ee20_0 .net "G3", 0 0, L_0x60000154fe90;  1 drivers
v0x600000e7eeb0_0 .net "P0", 0 0, L_0x60000154fbf0;  1 drivers
v0x600000e7ef40_0 .net "P1", 0 0, L_0x60000154fc60;  1 drivers
v0x600000e7efd0_0 .net "P2", 0 0, L_0x60000154fcd0;  1 drivers
v0x600000e7f060_0 .net "P3", 0 0, L_0x60000154fd40;  1 drivers
v0x600000e7f0f0_0 .net "Sum", 3 0, L_0x600000fdf520;  1 drivers
v0x600000e7f180_0 .net *"_ivl_1", 0 0, L_0x600000fdeb20;  1 drivers
v0x600000e7f210_0 .net *"_ivl_100", 0 0, L_0x600001550af0;  1 drivers
v0x600000e7f2a0_0 .net *"_ivl_102", 0 0, L_0x600001550b60;  1 drivers
v0x600000e7f330_0 .net *"_ivl_104", 0 0, L_0x600001550bd0;  1 drivers
v0x600000e7f3c0_0 .net *"_ivl_112", 0 0, L_0x600001550d20;  1 drivers
v0x600000e7f450_0 .net *"_ivl_116", 0 0, L_0x600001550d90;  1 drivers
v0x600000e7f4e0_0 .net *"_ivl_120", 0 0, L_0x600001550e00;  1 drivers
v0x600000e7f570_0 .net *"_ivl_125", 0 0, L_0x600001550e70;  1 drivers
v0x600000e7f600_0 .net *"_ivl_13", 0 0, L_0x600000fdeda0;  1 drivers
v0x600000e7f690_0 .net *"_ivl_15", 0 0, L_0x600000fdee40;  1 drivers
v0x600000e7f720_0 .net *"_ivl_19", 0 0, L_0x600000fdeee0;  1 drivers
v0x600000e7f7b0_0 .net *"_ivl_21", 0 0, L_0x600000fdef80;  1 drivers
v0x600000e7f840_0 .net *"_ivl_25", 0 0, L_0x600000fdf020;  1 drivers
v0x600000e7f8d0_0 .net *"_ivl_27", 0 0, L_0x600000fdf0c0;  1 drivers
v0x600000e7f960_0 .net *"_ivl_3", 0 0, L_0x600000fdebc0;  1 drivers
v0x600000e7f9f0_0 .net *"_ivl_31", 0 0, L_0x600000fdf160;  1 drivers
v0x600000e7fa80_0 .net *"_ivl_33", 0 0, L_0x600000fdf200;  1 drivers
v0x600000e7fb10_0 .net *"_ivl_37", 0 0, L_0x600000fdf2a0;  1 drivers
v0x600000e7fba0_0 .net *"_ivl_39", 0 0, L_0x600000fdf340;  1 drivers
v0x600000e7fc30_0 .net *"_ivl_43", 0 0, L_0x600000fdf3e0;  1 drivers
v0x600000e7fcc0_0 .net *"_ivl_45", 0 0, L_0x600000fdf480;  1 drivers
v0x600000e7fd50_0 .net *"_ivl_48", 0 0, L_0x60000154ff70;  1 drivers
v0x600000e7fde0_0 .net *"_ivl_52", 0 0, L_0x600001550070;  1 drivers
v0x600000e7fe70_0 .net *"_ivl_54", 0 0, L_0x6000015500e0;  1 drivers
v0x600000e7ff00_0 .net *"_ivl_56", 0 0, L_0x600001550150;  1 drivers
v0x600000e40000_0 .net *"_ivl_58", 0 0, L_0x600001550230;  1 drivers
v0x600000e40090_0 .net *"_ivl_62", 0 0, L_0x6000015501c0;  1 drivers
v0x600000e40120_0 .net *"_ivl_64", 0 0, L_0x600001550310;  1 drivers
v0x600000e401b0_0 .net *"_ivl_66", 0 0, L_0x600001550380;  1 drivers
v0x600000e40240_0 .net *"_ivl_68", 0 0, L_0x6000015503f0;  1 drivers
v0x600000e402d0_0 .net *"_ivl_7", 0 0, L_0x600000fdec60;  1 drivers
v0x600000e40360_0 .net *"_ivl_70", 0 0, L_0x600001550460;  1 drivers
v0x600000e403f0_0 .net *"_ivl_72", 0 0, L_0x6000015504d0;  1 drivers
v0x600000e40480_0 .net *"_ivl_74", 0 0, L_0x600001550540;  1 drivers
v0x600000e40510_0 .net *"_ivl_76", 0 0, L_0x6000015505b0;  1 drivers
v0x600000e405a0_0 .net *"_ivl_80", 0 0, L_0x600001550690;  1 drivers
v0x600000e40630_0 .net *"_ivl_82", 0 0, L_0x600001550700;  1 drivers
v0x600000e406c0_0 .net *"_ivl_84", 0 0, L_0x600001550770;  1 drivers
v0x600000e40750_0 .net *"_ivl_86", 0 0, L_0x6000015507e0;  1 drivers
v0x600000e407e0_0 .net *"_ivl_88", 0 0, L_0x600001550850;  1 drivers
v0x600000e40870_0 .net *"_ivl_9", 0 0, L_0x600000fded00;  1 drivers
v0x600000e40900_0 .net *"_ivl_90", 0 0, L_0x6000015508c0;  1 drivers
v0x600000e40990_0 .net *"_ivl_92", 0 0, L_0x600001550930;  1 drivers
v0x600000e40a20_0 .net *"_ivl_94", 0 0, L_0x6000015509a0;  1 drivers
v0x600000e40ab0_0 .net *"_ivl_96", 0 0, L_0x600001550a10;  1 drivers
v0x600000e40b40_0 .net *"_ivl_98", 0 0, L_0x600001550a80;  1 drivers
L_0x600000fdeb20 .part L_0x600000fdf5c0, 0, 1;
L_0x600000fdebc0 .part L_0x600000fdf660, 0, 1;
L_0x600000fdec60 .part L_0x600000fdf5c0, 1, 1;
L_0x600000fded00 .part L_0x600000fdf660, 1, 1;
L_0x600000fdeda0 .part L_0x600000fdf5c0, 2, 1;
L_0x600000fdee40 .part L_0x600000fdf660, 2, 1;
L_0x600000fdeee0 .part L_0x600000fdf5c0, 3, 1;
L_0x600000fdef80 .part L_0x600000fdf660, 3, 1;
L_0x600000fdf020 .part L_0x600000fdf5c0, 0, 1;
L_0x600000fdf0c0 .part L_0x600000fdf660, 0, 1;
L_0x600000fdf160 .part L_0x600000fdf5c0, 1, 1;
L_0x600000fdf200 .part L_0x600000fdf660, 1, 1;
L_0x600000fdf2a0 .part L_0x600000fdf5c0, 2, 1;
L_0x600000fdf340 .part L_0x600000fdf660, 2, 1;
L_0x600000fdf3e0 .part L_0x600000fdf5c0, 3, 1;
L_0x600000fdf480 .part L_0x600000fdf660, 3, 1;
L_0x600000fdf520 .concat8 [ 1 1 1 1], L_0x600001550d20, L_0x600001550d90, L_0x600001550e00, L_0x600001550e70;
S_0x7fab8b5e85b0 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fab8b5e9050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001550ee0 .functor XOR 1, L_0x600000fdf700, L_0x600000fdf7a0, C4<0>, C4<0>;
L_0x600001550f50 .functor XOR 1, L_0x600000fdf840, L_0x600000fdf8e0, C4<0>, C4<0>;
L_0x600001550fc0 .functor XOR 1, L_0x600000fdf980, L_0x600000fdfa20, C4<0>, C4<0>;
L_0x600001551030 .functor XOR 1, L_0x600000fdfac0, L_0x600000fdfb60, C4<0>, C4<0>;
L_0x6000015510a0 .functor AND 1, L_0x600000fdfc00, L_0x600000fdfca0, C4<1>, C4<1>;
L_0x600001551110 .functor AND 1, L_0x600000fdfd40, L_0x600000fdfde0, C4<1>, C4<1>;
L_0x6000015511f0 .functor AND 1, L_0x600000fdfe80, L_0x600000fdff20, C4<1>, C4<1>;
L_0x600001551180 .functor AND 1, L_0x600000820000, L_0x6000008200a0, C4<1>, C4<1>;
L_0x600001551260 .functor AND 1, L_0x600001550cb0, L_0x600001550ee0, C4<1>, C4<1>;
L_0x6000015512d0 .functor OR 1, L_0x6000015510a0, L_0x600001551260, C4<0>, C4<0>;
L_0x600001551340 .functor AND 1, L_0x6000015510a0, L_0x600001550f50, C4<1>, C4<1>;
L_0x6000015513b0 .functor OR 1, L_0x600001551110, L_0x600001551340, C4<0>, C4<0>;
L_0x600001551420 .functor AND 1, L_0x600001550cb0, L_0x600001550ee0, C4<1>, C4<1>;
L_0x600001551500 .functor AND 1, L_0x600001551420, L_0x600001550f50, C4<1>, C4<1>;
L_0x600001551570 .functor OR 1, L_0x6000015513b0, L_0x600001551500, C4<0>, C4<0>;
L_0x600001551490 .functor AND 1, L_0x600001551110, L_0x600001550fc0, C4<1>, C4<1>;
L_0x6000015515e0 .functor OR 1, L_0x6000015511f0, L_0x600001551490, C4<0>, C4<0>;
L_0x600001551650 .functor AND 1, L_0x6000015510a0, L_0x600001550f50, C4<1>, C4<1>;
L_0x6000015516c0 .functor AND 1, L_0x600001551650, L_0x600001550fc0, C4<1>, C4<1>;
L_0x600001551730 .functor OR 1, L_0x6000015515e0, L_0x6000015516c0, C4<0>, C4<0>;
L_0x6000015517a0 .functor AND 1, L_0x600001550cb0, L_0x600001550ee0, C4<1>, C4<1>;
L_0x600001551810 .functor AND 1, L_0x6000015517a0, L_0x600001550f50, C4<1>, C4<1>;
L_0x600001551880 .functor AND 1, L_0x600001551810, L_0x600001550fc0, C4<1>, C4<1>;
L_0x6000015518f0 .functor OR 1, L_0x600001551730, L_0x600001551880, C4<0>, C4<0>;
L_0x600001551960 .functor AND 1, L_0x6000015511f0, L_0x600001551030, C4<1>, C4<1>;
L_0x6000015519d0 .functor OR 1, L_0x600001551180, L_0x600001551960, C4<0>, C4<0>;
L_0x600001551a40 .functor AND 1, L_0x600001551110, L_0x600001550fc0, C4<1>, C4<1>;
L_0x600001551ab0 .functor AND 1, L_0x600001551a40, L_0x600001551030, C4<1>, C4<1>;
L_0x600001551b20 .functor OR 1, L_0x6000015519d0, L_0x600001551ab0, C4<0>, C4<0>;
L_0x600001551b90 .functor AND 1, L_0x6000015510a0, L_0x600001550f50, C4<1>, C4<1>;
L_0x600001551c00 .functor AND 1, L_0x600001551b90, L_0x600001550fc0, C4<1>, C4<1>;
L_0x600001551c70 .functor AND 1, L_0x600001551c00, L_0x600001551030, C4<1>, C4<1>;
L_0x600001551ce0 .functor OR 1, L_0x600001551b20, L_0x600001551c70, C4<0>, C4<0>;
L_0x600001551d50 .functor AND 1, L_0x600001550cb0, L_0x600001550ee0, C4<1>, C4<1>;
L_0x600001551dc0 .functor AND 1, L_0x600001551d50, L_0x600001550f50, C4<1>, C4<1>;
L_0x600001551e30 .functor AND 1, L_0x600001551dc0, L_0x600001550fc0, C4<1>, C4<1>;
L_0x600001551ea0 .functor AND 1, L_0x600001551e30, L_0x600001551030, C4<1>, C4<1>;
L_0x600001551f10 .functor OR 1, L_0x600001551ce0, L_0x600001551ea0, C4<0>, C4<0>;
L_0x600001551f80 .functor BUFZ 1, L_0x600001551f10, C4<0>, C4<0>, C4<0>;
L_0x600001551ff0 .functor XOR 1, L_0x600001550ee0, L_0x600001550cb0, C4<0>, C4<0>;
L_0x600001552060 .functor XOR 1, L_0x600001550f50, L_0x6000015512d0, C4<0>, C4<0>;
L_0x6000015520d0 .functor XOR 1, L_0x600001550fc0, L_0x600001551570, C4<0>, C4<0>;
L_0x600001552140 .functor XOR 1, L_0x600001551030, L_0x6000015518f0, C4<0>, C4<0>;
v0x600000e40bd0_0 .net "A", 3 0, L_0x6000008201e0;  1 drivers
v0x600000e40c60_0 .net "B", 3 0, L_0x600000820280;  1 drivers
v0x600000e40cf0_0 .net "C0", 0 0, L_0x6000015512d0;  1 drivers
v0x600000e40d80_0 .net "C1", 0 0, L_0x600001551570;  1 drivers
v0x600000e40e10_0 .net "C2", 0 0, L_0x6000015518f0;  1 drivers
v0x600000e40ea0_0 .net "C3", 0 0, L_0x600001551f10;  1 drivers
v0x600000e40f30_0 .net "Cin", 0 0, L_0x600001550cb0;  alias, 1 drivers
v0x600000e40fc0_0 .net "Cout", 0 0, L_0x600001551f80;  alias, 1 drivers
v0x600000e41050_0 .net "G0", 0 0, L_0x6000015510a0;  1 drivers
v0x600000e410e0_0 .net "G1", 0 0, L_0x600001551110;  1 drivers
v0x600000e41170_0 .net "G2", 0 0, L_0x6000015511f0;  1 drivers
v0x600000e41200_0 .net "G3", 0 0, L_0x600001551180;  1 drivers
v0x600000e41290_0 .net "P0", 0 0, L_0x600001550ee0;  1 drivers
v0x600000e41320_0 .net "P1", 0 0, L_0x600001550f50;  1 drivers
v0x600000e413b0_0 .net "P2", 0 0, L_0x600001550fc0;  1 drivers
v0x600000e41440_0 .net "P3", 0 0, L_0x600001551030;  1 drivers
v0x600000e414d0_0 .net "Sum", 3 0, L_0x600000820140;  1 drivers
v0x600000e41560_0 .net *"_ivl_1", 0 0, L_0x600000fdf700;  1 drivers
v0x600000e415f0_0 .net *"_ivl_100", 0 0, L_0x600001551dc0;  1 drivers
v0x600000e41680_0 .net *"_ivl_102", 0 0, L_0x600001551e30;  1 drivers
v0x600000e41710_0 .net *"_ivl_104", 0 0, L_0x600001551ea0;  1 drivers
v0x600000e417a0_0 .net *"_ivl_112", 0 0, L_0x600001551ff0;  1 drivers
v0x600000e41830_0 .net *"_ivl_116", 0 0, L_0x600001552060;  1 drivers
v0x600000e418c0_0 .net *"_ivl_120", 0 0, L_0x6000015520d0;  1 drivers
v0x600000e41950_0 .net *"_ivl_125", 0 0, L_0x600001552140;  1 drivers
v0x600000e419e0_0 .net *"_ivl_13", 0 0, L_0x600000fdf980;  1 drivers
v0x600000e41a70_0 .net *"_ivl_15", 0 0, L_0x600000fdfa20;  1 drivers
v0x600000e41b00_0 .net *"_ivl_19", 0 0, L_0x600000fdfac0;  1 drivers
v0x600000e41b90_0 .net *"_ivl_21", 0 0, L_0x600000fdfb60;  1 drivers
v0x600000e41c20_0 .net *"_ivl_25", 0 0, L_0x600000fdfc00;  1 drivers
v0x600000e41cb0_0 .net *"_ivl_27", 0 0, L_0x600000fdfca0;  1 drivers
v0x600000e41d40_0 .net *"_ivl_3", 0 0, L_0x600000fdf7a0;  1 drivers
v0x600000e41dd0_0 .net *"_ivl_31", 0 0, L_0x600000fdfd40;  1 drivers
v0x600000e41e60_0 .net *"_ivl_33", 0 0, L_0x600000fdfde0;  1 drivers
v0x600000e41ef0_0 .net *"_ivl_37", 0 0, L_0x600000fdfe80;  1 drivers
v0x600000e41f80_0 .net *"_ivl_39", 0 0, L_0x600000fdff20;  1 drivers
v0x600000e42010_0 .net *"_ivl_43", 0 0, L_0x600000820000;  1 drivers
v0x600000e420a0_0 .net *"_ivl_45", 0 0, L_0x6000008200a0;  1 drivers
v0x600000e42130_0 .net *"_ivl_48", 0 0, L_0x600001551260;  1 drivers
v0x600000e421c0_0 .net *"_ivl_52", 0 0, L_0x600001551340;  1 drivers
v0x600000e42250_0 .net *"_ivl_54", 0 0, L_0x6000015513b0;  1 drivers
v0x600000e422e0_0 .net *"_ivl_56", 0 0, L_0x600001551420;  1 drivers
v0x600000e42370_0 .net *"_ivl_58", 0 0, L_0x600001551500;  1 drivers
v0x600000e42400_0 .net *"_ivl_62", 0 0, L_0x600001551490;  1 drivers
v0x600000e42490_0 .net *"_ivl_64", 0 0, L_0x6000015515e0;  1 drivers
v0x600000e42520_0 .net *"_ivl_66", 0 0, L_0x600001551650;  1 drivers
v0x600000e425b0_0 .net *"_ivl_68", 0 0, L_0x6000015516c0;  1 drivers
v0x600000e42640_0 .net *"_ivl_7", 0 0, L_0x600000fdf840;  1 drivers
v0x600000e426d0_0 .net *"_ivl_70", 0 0, L_0x600001551730;  1 drivers
v0x600000e42760_0 .net *"_ivl_72", 0 0, L_0x6000015517a0;  1 drivers
v0x600000e427f0_0 .net *"_ivl_74", 0 0, L_0x600001551810;  1 drivers
v0x600000e42880_0 .net *"_ivl_76", 0 0, L_0x600001551880;  1 drivers
v0x600000e42910_0 .net *"_ivl_80", 0 0, L_0x600001551960;  1 drivers
v0x600000e429a0_0 .net *"_ivl_82", 0 0, L_0x6000015519d0;  1 drivers
v0x600000e42a30_0 .net *"_ivl_84", 0 0, L_0x600001551a40;  1 drivers
v0x600000e42ac0_0 .net *"_ivl_86", 0 0, L_0x600001551ab0;  1 drivers
v0x600000e42b50_0 .net *"_ivl_88", 0 0, L_0x600001551b20;  1 drivers
v0x600000e42be0_0 .net *"_ivl_9", 0 0, L_0x600000fdf8e0;  1 drivers
v0x600000e42c70_0 .net *"_ivl_90", 0 0, L_0x600001551b90;  1 drivers
v0x600000e42d00_0 .net *"_ivl_92", 0 0, L_0x600001551c00;  1 drivers
v0x600000e42d90_0 .net *"_ivl_94", 0 0, L_0x600001551c70;  1 drivers
v0x600000e42e20_0 .net *"_ivl_96", 0 0, L_0x600001551ce0;  1 drivers
v0x600000e42eb0_0 .net *"_ivl_98", 0 0, L_0x600001551d50;  1 drivers
L_0x600000fdf700 .part L_0x6000008201e0, 0, 1;
L_0x600000fdf7a0 .part L_0x600000820280, 0, 1;
L_0x600000fdf840 .part L_0x6000008201e0, 1, 1;
L_0x600000fdf8e0 .part L_0x600000820280, 1, 1;
L_0x600000fdf980 .part L_0x6000008201e0, 2, 1;
L_0x600000fdfa20 .part L_0x600000820280, 2, 1;
L_0x600000fdfac0 .part L_0x6000008201e0, 3, 1;
L_0x600000fdfb60 .part L_0x600000820280, 3, 1;
L_0x600000fdfc00 .part L_0x6000008201e0, 0, 1;
L_0x600000fdfca0 .part L_0x600000820280, 0, 1;
L_0x600000fdfd40 .part L_0x6000008201e0, 1, 1;
L_0x600000fdfde0 .part L_0x600000820280, 1, 1;
L_0x600000fdfe80 .part L_0x6000008201e0, 2, 1;
L_0x600000fdff20 .part L_0x600000820280, 2, 1;
L_0x600000820000 .part L_0x6000008201e0, 3, 1;
L_0x6000008200a0 .part L_0x600000820280, 3, 1;
L_0x600000820140 .concat8 [ 1 1 1 1], L_0x600001551ff0, L_0x600001552060, L_0x6000015520d0, L_0x600001552140;
S_0x7fab8b5e7e40 .scope module, "CLA8_1" "CLA_8bit" 11 30, 12 1 0, S_0x7fab8b5e9490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600000e479f0_0 .net "A", 7 0, L_0x600000823700;  alias, 1 drivers
v0x600000e47a80_0 .net "B", 7 0, L_0x6000008237a0;  alias, 1 drivers
v0x600000e47b10_0 .net "C0", 0 0, L_0x600001553250;  1 drivers
L_0x7fab8bb95498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e47ba0_0 .net "Cin", 0 0, L_0x7fab8bb95498;  1 drivers
v0x600000e47c30_0 .net "Cout", 0 0, L_0x600001554540;  alias, 1 drivers
v0x600000e47cc0_0 .net "Sum", 7 0, L_0x600000821b80;  alias, 1 drivers
L_0x600000820e60 .part L_0x600000823700, 0, 4;
L_0x600000820f00 .part L_0x6000008237a0, 0, 4;
L_0x600000821a40 .part L_0x600000823700, 4, 4;
L_0x600000821ae0 .part L_0x6000008237a0, 4, 4;
L_0x600000821b80 .concat8 [ 4 4 0 0], L_0x600000820dc0, L_0x6000008219a0;
S_0x7fab8b5e7a00 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fab8b5e7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000015521b0 .functor XOR 1, L_0x6000008203c0, L_0x600000820460, C4<0>, C4<0>;
L_0x600001552220 .functor XOR 1, L_0x600000820500, L_0x6000008205a0, C4<0>, C4<0>;
L_0x600001552290 .functor XOR 1, L_0x600000820640, L_0x6000008206e0, C4<0>, C4<0>;
L_0x600001552300 .functor XOR 1, L_0x600000820780, L_0x600000820820, C4<0>, C4<0>;
L_0x600001552370 .functor AND 1, L_0x6000008208c0, L_0x600000820960, C4<1>, C4<1>;
L_0x6000015523e0 .functor AND 1, L_0x600000820a00, L_0x600000820aa0, C4<1>, C4<1>;
L_0x6000015524c0 .functor AND 1, L_0x600000820b40, L_0x600000820be0, C4<1>, C4<1>;
L_0x600001552450 .functor AND 1, L_0x600000820c80, L_0x600000820d20, C4<1>, C4<1>;
L_0x600001552530 .functor AND 1, L_0x7fab8bb95498, L_0x6000015521b0, C4<1>, C4<1>;
L_0x6000015525a0 .functor OR 1, L_0x600001552370, L_0x600001552530, C4<0>, C4<0>;
L_0x600001552610 .functor AND 1, L_0x600001552370, L_0x600001552220, C4<1>, C4<1>;
L_0x600001552680 .functor OR 1, L_0x6000015523e0, L_0x600001552610, C4<0>, C4<0>;
L_0x6000015526f0 .functor AND 1, L_0x7fab8bb95498, L_0x6000015521b0, C4<1>, C4<1>;
L_0x6000015527d0 .functor AND 1, L_0x6000015526f0, L_0x600001552220, C4<1>, C4<1>;
L_0x600001552840 .functor OR 1, L_0x600001552680, L_0x6000015527d0, C4<0>, C4<0>;
L_0x600001552760 .functor AND 1, L_0x6000015523e0, L_0x600001552290, C4<1>, C4<1>;
L_0x6000015528b0 .functor OR 1, L_0x6000015524c0, L_0x600001552760, C4<0>, C4<0>;
L_0x600001552920 .functor AND 1, L_0x600001552370, L_0x600001552220, C4<1>, C4<1>;
L_0x600001552990 .functor AND 1, L_0x600001552920, L_0x600001552290, C4<1>, C4<1>;
L_0x600001552a00 .functor OR 1, L_0x6000015528b0, L_0x600001552990, C4<0>, C4<0>;
L_0x600001552a70 .functor AND 1, L_0x7fab8bb95498, L_0x6000015521b0, C4<1>, C4<1>;
L_0x600001552ae0 .functor AND 1, L_0x600001552a70, L_0x600001552220, C4<1>, C4<1>;
L_0x600001552b50 .functor AND 1, L_0x600001552ae0, L_0x600001552290, C4<1>, C4<1>;
L_0x600001552bc0 .functor OR 1, L_0x600001552a00, L_0x600001552b50, C4<0>, C4<0>;
L_0x600001552c30 .functor AND 1, L_0x6000015524c0, L_0x600001552300, C4<1>, C4<1>;
L_0x600001552ca0 .functor OR 1, L_0x600001552450, L_0x600001552c30, C4<0>, C4<0>;
L_0x600001552d10 .functor AND 1, L_0x6000015523e0, L_0x600001552290, C4<1>, C4<1>;
L_0x600001552d80 .functor AND 1, L_0x600001552d10, L_0x600001552300, C4<1>, C4<1>;
L_0x600001552df0 .functor OR 1, L_0x600001552ca0, L_0x600001552d80, C4<0>, C4<0>;
L_0x600001552e60 .functor AND 1, L_0x600001552370, L_0x600001552220, C4<1>, C4<1>;
L_0x600001552ed0 .functor AND 1, L_0x600001552e60, L_0x600001552290, C4<1>, C4<1>;
L_0x600001552f40 .functor AND 1, L_0x600001552ed0, L_0x600001552300, C4<1>, C4<1>;
L_0x600001552fb0 .functor OR 1, L_0x600001552df0, L_0x600001552f40, C4<0>, C4<0>;
L_0x600001553020 .functor AND 1, L_0x7fab8bb95498, L_0x6000015521b0, C4<1>, C4<1>;
L_0x600001553090 .functor AND 1, L_0x600001553020, L_0x600001552220, C4<1>, C4<1>;
L_0x600001553100 .functor AND 1, L_0x600001553090, L_0x600001552290, C4<1>, C4<1>;
L_0x600001553170 .functor AND 1, L_0x600001553100, L_0x600001552300, C4<1>, C4<1>;
L_0x6000015531e0 .functor OR 1, L_0x600001552fb0, L_0x600001553170, C4<0>, C4<0>;
L_0x600001553250 .functor BUFZ 1, L_0x6000015531e0, C4<0>, C4<0>, C4<0>;
L_0x6000015532c0 .functor XOR 1, L_0x6000015521b0, L_0x7fab8bb95498, C4<0>, C4<0>;
L_0x600001553330 .functor XOR 1, L_0x600001552220, L_0x6000015525a0, C4<0>, C4<0>;
L_0x6000015533a0 .functor XOR 1, L_0x600001552290, L_0x600001552840, C4<0>, C4<0>;
L_0x600001553410 .functor XOR 1, L_0x600001552300, L_0x600001552bc0, C4<0>, C4<0>;
v0x600000e432a0_0 .net "A", 3 0, L_0x600000820e60;  1 drivers
v0x600000e43330_0 .net "B", 3 0, L_0x600000820f00;  1 drivers
v0x600000e433c0_0 .net "C0", 0 0, L_0x6000015525a0;  1 drivers
v0x600000e43450_0 .net "C1", 0 0, L_0x600001552840;  1 drivers
v0x600000e434e0_0 .net "C2", 0 0, L_0x600001552bc0;  1 drivers
v0x600000e43570_0 .net "C3", 0 0, L_0x6000015531e0;  1 drivers
v0x600000e43600_0 .net "Cin", 0 0, L_0x7fab8bb95498;  alias, 1 drivers
v0x600000e43690_0 .net "Cout", 0 0, L_0x600001553250;  alias, 1 drivers
v0x600000e43720_0 .net "G0", 0 0, L_0x600001552370;  1 drivers
v0x600000e437b0_0 .net "G1", 0 0, L_0x6000015523e0;  1 drivers
v0x600000e43840_0 .net "G2", 0 0, L_0x6000015524c0;  1 drivers
v0x600000e438d0_0 .net "G3", 0 0, L_0x600001552450;  1 drivers
v0x600000e43960_0 .net "P0", 0 0, L_0x6000015521b0;  1 drivers
v0x600000e439f0_0 .net "P1", 0 0, L_0x600001552220;  1 drivers
v0x600000e43a80_0 .net "P2", 0 0, L_0x600001552290;  1 drivers
v0x600000e43b10_0 .net "P3", 0 0, L_0x600001552300;  1 drivers
v0x600000e43ba0_0 .net "Sum", 3 0, L_0x600000820dc0;  1 drivers
v0x600000e43c30_0 .net *"_ivl_1", 0 0, L_0x6000008203c0;  1 drivers
v0x600000e43cc0_0 .net *"_ivl_100", 0 0, L_0x600001553090;  1 drivers
v0x600000e43d50_0 .net *"_ivl_102", 0 0, L_0x600001553100;  1 drivers
v0x600000e43de0_0 .net *"_ivl_104", 0 0, L_0x600001553170;  1 drivers
v0x600000e43e70_0 .net *"_ivl_112", 0 0, L_0x6000015532c0;  1 drivers
v0x600000e43f00_0 .net *"_ivl_116", 0 0, L_0x600001553330;  1 drivers
v0x600000e44000_0 .net *"_ivl_120", 0 0, L_0x6000015533a0;  1 drivers
v0x600000e44090_0 .net *"_ivl_125", 0 0, L_0x600001553410;  1 drivers
v0x600000e44120_0 .net *"_ivl_13", 0 0, L_0x600000820640;  1 drivers
v0x600000e441b0_0 .net *"_ivl_15", 0 0, L_0x6000008206e0;  1 drivers
v0x600000e44240_0 .net *"_ivl_19", 0 0, L_0x600000820780;  1 drivers
v0x600000e442d0_0 .net *"_ivl_21", 0 0, L_0x600000820820;  1 drivers
v0x600000e44360_0 .net *"_ivl_25", 0 0, L_0x6000008208c0;  1 drivers
v0x600000e443f0_0 .net *"_ivl_27", 0 0, L_0x600000820960;  1 drivers
v0x600000e44480_0 .net *"_ivl_3", 0 0, L_0x600000820460;  1 drivers
v0x600000e44510_0 .net *"_ivl_31", 0 0, L_0x600000820a00;  1 drivers
v0x600000e445a0_0 .net *"_ivl_33", 0 0, L_0x600000820aa0;  1 drivers
v0x600000e44630_0 .net *"_ivl_37", 0 0, L_0x600000820b40;  1 drivers
v0x600000e446c0_0 .net *"_ivl_39", 0 0, L_0x600000820be0;  1 drivers
v0x600000e44750_0 .net *"_ivl_43", 0 0, L_0x600000820c80;  1 drivers
v0x600000e447e0_0 .net *"_ivl_45", 0 0, L_0x600000820d20;  1 drivers
v0x600000e44870_0 .net *"_ivl_48", 0 0, L_0x600001552530;  1 drivers
v0x600000e44900_0 .net *"_ivl_52", 0 0, L_0x600001552610;  1 drivers
v0x600000e44990_0 .net *"_ivl_54", 0 0, L_0x600001552680;  1 drivers
v0x600000e44a20_0 .net *"_ivl_56", 0 0, L_0x6000015526f0;  1 drivers
v0x600000e44ab0_0 .net *"_ivl_58", 0 0, L_0x6000015527d0;  1 drivers
v0x600000e44b40_0 .net *"_ivl_62", 0 0, L_0x600001552760;  1 drivers
v0x600000e44bd0_0 .net *"_ivl_64", 0 0, L_0x6000015528b0;  1 drivers
v0x600000e44c60_0 .net *"_ivl_66", 0 0, L_0x600001552920;  1 drivers
v0x600000e44cf0_0 .net *"_ivl_68", 0 0, L_0x600001552990;  1 drivers
v0x600000e44d80_0 .net *"_ivl_7", 0 0, L_0x600000820500;  1 drivers
v0x600000e44e10_0 .net *"_ivl_70", 0 0, L_0x600001552a00;  1 drivers
v0x600000e44ea0_0 .net *"_ivl_72", 0 0, L_0x600001552a70;  1 drivers
v0x600000e44f30_0 .net *"_ivl_74", 0 0, L_0x600001552ae0;  1 drivers
v0x600000e44fc0_0 .net *"_ivl_76", 0 0, L_0x600001552b50;  1 drivers
v0x600000e45050_0 .net *"_ivl_80", 0 0, L_0x600001552c30;  1 drivers
v0x600000e450e0_0 .net *"_ivl_82", 0 0, L_0x600001552ca0;  1 drivers
v0x600000e45170_0 .net *"_ivl_84", 0 0, L_0x600001552d10;  1 drivers
v0x600000e45200_0 .net *"_ivl_86", 0 0, L_0x600001552d80;  1 drivers
v0x600000e45290_0 .net *"_ivl_88", 0 0, L_0x600001552df0;  1 drivers
v0x600000e45320_0 .net *"_ivl_9", 0 0, L_0x6000008205a0;  1 drivers
v0x600000e453b0_0 .net *"_ivl_90", 0 0, L_0x600001552e60;  1 drivers
v0x600000e45440_0 .net *"_ivl_92", 0 0, L_0x600001552ed0;  1 drivers
v0x600000e454d0_0 .net *"_ivl_94", 0 0, L_0x600001552f40;  1 drivers
v0x600000e45560_0 .net *"_ivl_96", 0 0, L_0x600001552fb0;  1 drivers
v0x600000e455f0_0 .net *"_ivl_98", 0 0, L_0x600001553020;  1 drivers
L_0x6000008203c0 .part L_0x600000820e60, 0, 1;
L_0x600000820460 .part L_0x600000820f00, 0, 1;
L_0x600000820500 .part L_0x600000820e60, 1, 1;
L_0x6000008205a0 .part L_0x600000820f00, 1, 1;
L_0x600000820640 .part L_0x600000820e60, 2, 1;
L_0x6000008206e0 .part L_0x600000820f00, 2, 1;
L_0x600000820780 .part L_0x600000820e60, 3, 1;
L_0x600000820820 .part L_0x600000820f00, 3, 1;
L_0x6000008208c0 .part L_0x600000820e60, 0, 1;
L_0x600000820960 .part L_0x600000820f00, 0, 1;
L_0x600000820a00 .part L_0x600000820e60, 1, 1;
L_0x600000820aa0 .part L_0x600000820f00, 1, 1;
L_0x600000820b40 .part L_0x600000820e60, 2, 1;
L_0x600000820be0 .part L_0x600000820f00, 2, 1;
L_0x600000820c80 .part L_0x600000820e60, 3, 1;
L_0x600000820d20 .part L_0x600000820f00, 3, 1;
L_0x600000820dc0 .concat8 [ 1 1 1 1], L_0x6000015532c0, L_0x600001553330, L_0x6000015533a0, L_0x600001553410;
S_0x7fab8b5e7290 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fab8b5e7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001553480 .functor XOR 1, L_0x600000820fa0, L_0x600000821040, C4<0>, C4<0>;
L_0x6000015534f0 .functor XOR 1, L_0x6000008210e0, L_0x600000821180, C4<0>, C4<0>;
L_0x600001553560 .functor XOR 1, L_0x600000821220, L_0x6000008212c0, C4<0>, C4<0>;
L_0x6000015535d0 .functor XOR 1, L_0x600000821360, L_0x600000821400, C4<0>, C4<0>;
L_0x600001553640 .functor AND 1, L_0x6000008214a0, L_0x600000821540, C4<1>, C4<1>;
L_0x6000015536b0 .functor AND 1, L_0x6000008215e0, L_0x600000821680, C4<1>, C4<1>;
L_0x600001553790 .functor AND 1, L_0x600000821720, L_0x6000008217c0, C4<1>, C4<1>;
L_0x600001553720 .functor AND 1, L_0x600000821860, L_0x600000821900, C4<1>, C4<1>;
L_0x600001553800 .functor AND 1, L_0x600001553250, L_0x600001553480, C4<1>, C4<1>;
L_0x600001553870 .functor OR 1, L_0x600001553640, L_0x600001553800, C4<0>, C4<0>;
L_0x6000015538e0 .functor AND 1, L_0x600001553640, L_0x6000015534f0, C4<1>, C4<1>;
L_0x600001553950 .functor OR 1, L_0x6000015536b0, L_0x6000015538e0, C4<0>, C4<0>;
L_0x6000015539c0 .functor AND 1, L_0x600001553250, L_0x600001553480, C4<1>, C4<1>;
L_0x600001553aa0 .functor AND 1, L_0x6000015539c0, L_0x6000015534f0, C4<1>, C4<1>;
L_0x600001553b10 .functor OR 1, L_0x600001553950, L_0x600001553aa0, C4<0>, C4<0>;
L_0x600001553a30 .functor AND 1, L_0x6000015536b0, L_0x600001553560, C4<1>, C4<1>;
L_0x600001553b80 .functor OR 1, L_0x600001553790, L_0x600001553a30, C4<0>, C4<0>;
L_0x600001553bf0 .functor AND 1, L_0x600001553640, L_0x6000015534f0, C4<1>, C4<1>;
L_0x600001553c60 .functor AND 1, L_0x600001553bf0, L_0x600001553560, C4<1>, C4<1>;
L_0x600001553cd0 .functor OR 1, L_0x600001553b80, L_0x600001553c60, C4<0>, C4<0>;
L_0x600001553d40 .functor AND 1, L_0x600001553250, L_0x600001553480, C4<1>, C4<1>;
L_0x600001553db0 .functor AND 1, L_0x600001553d40, L_0x6000015534f0, C4<1>, C4<1>;
L_0x600001553e20 .functor AND 1, L_0x600001553db0, L_0x600001553560, C4<1>, C4<1>;
L_0x600001553e90 .functor OR 1, L_0x600001553cd0, L_0x600001553e20, C4<0>, C4<0>;
L_0x600001553f00 .functor AND 1, L_0x600001553790, L_0x6000015535d0, C4<1>, C4<1>;
L_0x600001553f70 .functor OR 1, L_0x600001553720, L_0x600001553f00, C4<0>, C4<0>;
L_0x600001554000 .functor AND 1, L_0x6000015536b0, L_0x600001553560, C4<1>, C4<1>;
L_0x600001554070 .functor AND 1, L_0x600001554000, L_0x6000015535d0, C4<1>, C4<1>;
L_0x6000015540e0 .functor OR 1, L_0x600001553f70, L_0x600001554070, C4<0>, C4<0>;
L_0x600001554150 .functor AND 1, L_0x600001553640, L_0x6000015534f0, C4<1>, C4<1>;
L_0x6000015541c0 .functor AND 1, L_0x600001554150, L_0x600001553560, C4<1>, C4<1>;
L_0x600001554230 .functor AND 1, L_0x6000015541c0, L_0x6000015535d0, C4<1>, C4<1>;
L_0x6000015542a0 .functor OR 1, L_0x6000015540e0, L_0x600001554230, C4<0>, C4<0>;
L_0x600001554310 .functor AND 1, L_0x600001553250, L_0x600001553480, C4<1>, C4<1>;
L_0x600001554380 .functor AND 1, L_0x600001554310, L_0x6000015534f0, C4<1>, C4<1>;
L_0x6000015543f0 .functor AND 1, L_0x600001554380, L_0x600001553560, C4<1>, C4<1>;
L_0x600001554460 .functor AND 1, L_0x6000015543f0, L_0x6000015535d0, C4<1>, C4<1>;
L_0x6000015544d0 .functor OR 1, L_0x6000015542a0, L_0x600001554460, C4<0>, C4<0>;
L_0x600001554540 .functor BUFZ 1, L_0x6000015544d0, C4<0>, C4<0>, C4<0>;
L_0x6000015545b0 .functor XOR 1, L_0x600001553480, L_0x600001553250, C4<0>, C4<0>;
L_0x600001554620 .functor XOR 1, L_0x6000015534f0, L_0x600001553870, C4<0>, C4<0>;
L_0x600001554690 .functor XOR 1, L_0x600001553560, L_0x600001553b10, C4<0>, C4<0>;
L_0x600001554700 .functor XOR 1, L_0x6000015535d0, L_0x600001553e90, C4<0>, C4<0>;
v0x600000e45680_0 .net "A", 3 0, L_0x600000821a40;  1 drivers
v0x600000e45710_0 .net "B", 3 0, L_0x600000821ae0;  1 drivers
v0x600000e457a0_0 .net "C0", 0 0, L_0x600001553870;  1 drivers
v0x600000e45830_0 .net "C1", 0 0, L_0x600001553b10;  1 drivers
v0x600000e458c0_0 .net "C2", 0 0, L_0x600001553e90;  1 drivers
v0x600000e45950_0 .net "C3", 0 0, L_0x6000015544d0;  1 drivers
v0x600000e459e0_0 .net "Cin", 0 0, L_0x600001553250;  alias, 1 drivers
v0x600000e45a70_0 .net "Cout", 0 0, L_0x600001554540;  alias, 1 drivers
v0x600000e45b00_0 .net "G0", 0 0, L_0x600001553640;  1 drivers
v0x600000e45b90_0 .net "G1", 0 0, L_0x6000015536b0;  1 drivers
v0x600000e45c20_0 .net "G2", 0 0, L_0x600001553790;  1 drivers
v0x600000e45cb0_0 .net "G3", 0 0, L_0x600001553720;  1 drivers
v0x600000e45d40_0 .net "P0", 0 0, L_0x600001553480;  1 drivers
v0x600000e45dd0_0 .net "P1", 0 0, L_0x6000015534f0;  1 drivers
v0x600000e45e60_0 .net "P2", 0 0, L_0x600001553560;  1 drivers
v0x600000e45ef0_0 .net "P3", 0 0, L_0x6000015535d0;  1 drivers
v0x600000e45f80_0 .net "Sum", 3 0, L_0x6000008219a0;  1 drivers
v0x600000e46010_0 .net *"_ivl_1", 0 0, L_0x600000820fa0;  1 drivers
v0x600000e460a0_0 .net *"_ivl_100", 0 0, L_0x600001554380;  1 drivers
v0x600000e46130_0 .net *"_ivl_102", 0 0, L_0x6000015543f0;  1 drivers
v0x600000e461c0_0 .net *"_ivl_104", 0 0, L_0x600001554460;  1 drivers
v0x600000e46250_0 .net *"_ivl_112", 0 0, L_0x6000015545b0;  1 drivers
v0x600000e462e0_0 .net *"_ivl_116", 0 0, L_0x600001554620;  1 drivers
v0x600000e46370_0 .net *"_ivl_120", 0 0, L_0x600001554690;  1 drivers
v0x600000e46400_0 .net *"_ivl_125", 0 0, L_0x600001554700;  1 drivers
v0x600000e46490_0 .net *"_ivl_13", 0 0, L_0x600000821220;  1 drivers
v0x600000e46520_0 .net *"_ivl_15", 0 0, L_0x6000008212c0;  1 drivers
v0x600000e465b0_0 .net *"_ivl_19", 0 0, L_0x600000821360;  1 drivers
v0x600000e46640_0 .net *"_ivl_21", 0 0, L_0x600000821400;  1 drivers
v0x600000e466d0_0 .net *"_ivl_25", 0 0, L_0x6000008214a0;  1 drivers
v0x600000e46760_0 .net *"_ivl_27", 0 0, L_0x600000821540;  1 drivers
v0x600000e467f0_0 .net *"_ivl_3", 0 0, L_0x600000821040;  1 drivers
v0x600000e46880_0 .net *"_ivl_31", 0 0, L_0x6000008215e0;  1 drivers
v0x600000e46910_0 .net *"_ivl_33", 0 0, L_0x600000821680;  1 drivers
v0x600000e469a0_0 .net *"_ivl_37", 0 0, L_0x600000821720;  1 drivers
v0x600000e46a30_0 .net *"_ivl_39", 0 0, L_0x6000008217c0;  1 drivers
v0x600000e46ac0_0 .net *"_ivl_43", 0 0, L_0x600000821860;  1 drivers
v0x600000e46b50_0 .net *"_ivl_45", 0 0, L_0x600000821900;  1 drivers
v0x600000e46be0_0 .net *"_ivl_48", 0 0, L_0x600001553800;  1 drivers
v0x600000e46c70_0 .net *"_ivl_52", 0 0, L_0x6000015538e0;  1 drivers
v0x600000e46d00_0 .net *"_ivl_54", 0 0, L_0x600001553950;  1 drivers
v0x600000e46d90_0 .net *"_ivl_56", 0 0, L_0x6000015539c0;  1 drivers
v0x600000e46e20_0 .net *"_ivl_58", 0 0, L_0x600001553aa0;  1 drivers
v0x600000e46eb0_0 .net *"_ivl_62", 0 0, L_0x600001553a30;  1 drivers
v0x600000e46f40_0 .net *"_ivl_64", 0 0, L_0x600001553b80;  1 drivers
v0x600000e46fd0_0 .net *"_ivl_66", 0 0, L_0x600001553bf0;  1 drivers
v0x600000e47060_0 .net *"_ivl_68", 0 0, L_0x600001553c60;  1 drivers
v0x600000e470f0_0 .net *"_ivl_7", 0 0, L_0x6000008210e0;  1 drivers
v0x600000e47180_0 .net *"_ivl_70", 0 0, L_0x600001553cd0;  1 drivers
v0x600000e47210_0 .net *"_ivl_72", 0 0, L_0x600001553d40;  1 drivers
v0x600000e472a0_0 .net *"_ivl_74", 0 0, L_0x600001553db0;  1 drivers
v0x600000e47330_0 .net *"_ivl_76", 0 0, L_0x600001553e20;  1 drivers
v0x600000e473c0_0 .net *"_ivl_80", 0 0, L_0x600001553f00;  1 drivers
v0x600000e47450_0 .net *"_ivl_82", 0 0, L_0x600001553f70;  1 drivers
v0x600000e474e0_0 .net *"_ivl_84", 0 0, L_0x600001554000;  1 drivers
v0x600000e47570_0 .net *"_ivl_86", 0 0, L_0x600001554070;  1 drivers
v0x600000e47600_0 .net *"_ivl_88", 0 0, L_0x6000015540e0;  1 drivers
v0x600000e47690_0 .net *"_ivl_9", 0 0, L_0x600000821180;  1 drivers
v0x600000e47720_0 .net *"_ivl_90", 0 0, L_0x600001554150;  1 drivers
v0x600000e477b0_0 .net *"_ivl_92", 0 0, L_0x6000015541c0;  1 drivers
v0x600000e47840_0 .net *"_ivl_94", 0 0, L_0x600001554230;  1 drivers
v0x600000e478d0_0 .net *"_ivl_96", 0 0, L_0x6000015542a0;  1 drivers
v0x600000e47960_0 .net *"_ivl_98", 0 0, L_0x600001554310;  1 drivers
L_0x600000820fa0 .part L_0x600000821a40, 0, 1;
L_0x600000821040 .part L_0x600000821ae0, 0, 1;
L_0x6000008210e0 .part L_0x600000821a40, 1, 1;
L_0x600000821180 .part L_0x600000821ae0, 1, 1;
L_0x600000821220 .part L_0x600000821a40, 2, 1;
L_0x6000008212c0 .part L_0x600000821ae0, 2, 1;
L_0x600000821360 .part L_0x600000821a40, 3, 1;
L_0x600000821400 .part L_0x600000821ae0, 3, 1;
L_0x6000008214a0 .part L_0x600000821a40, 0, 1;
L_0x600000821540 .part L_0x600000821ae0, 0, 1;
L_0x6000008215e0 .part L_0x600000821a40, 1, 1;
L_0x600000821680 .part L_0x600000821ae0, 1, 1;
L_0x600000821720 .part L_0x600000821a40, 2, 1;
L_0x6000008217c0 .part L_0x600000821ae0, 2, 1;
L_0x600000821860 .part L_0x600000821a40, 3, 1;
L_0x600000821900 .part L_0x600000821ae0, 3, 1;
L_0x6000008219a0 .concat8 [ 1 1 1 1], L_0x6000015545b0, L_0x600001554620, L_0x600001554690, L_0x600001554700;
S_0x7fab8b5e6b20 .scope module, "CLA8_2" "CLA_8bit" 11 33, 12 1 0, S_0x7fab8b5e9490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600000e4c510_0 .net "A", 7 0, L_0x600000820320;  alias, 1 drivers
v0x600000e4c5a0_0 .net "B", 7 0, L_0x600000821b80;  alias, 1 drivers
v0x600000e4c630_0 .net "C0", 0 0, L_0x600001555810;  1 drivers
L_0x7fab8bb954e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e4c6c0_0 .net "Cin", 0 0, L_0x7fab8bb954e0;  1 drivers
v0x600000e4c750_0 .net "Cout", 0 0, L_0x600001556ae0;  alias, 1 drivers
v0x600000e4c7e0_0 .net "Sum", 7 0, L_0x6000008233e0;  alias, 1 drivers
L_0x6000008226c0 .part L_0x600000820320, 0, 4;
L_0x600000822760 .part L_0x600000821b80, 0, 4;
L_0x6000008232a0 .part L_0x600000820320, 4, 4;
L_0x600000823340 .part L_0x600000821b80, 4, 4;
L_0x6000008233e0 .concat8 [ 4 4 0 0], L_0x600000822620, L_0x600000823200;
S_0x7fab8b5e67f0 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fab8b5e6b20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001554770 .functor XOR 1, L_0x600000821c20, L_0x600000821cc0, C4<0>, C4<0>;
L_0x6000015547e0 .functor XOR 1, L_0x600000821d60, L_0x600000821e00, C4<0>, C4<0>;
L_0x600001554850 .functor XOR 1, L_0x600000821ea0, L_0x600000821f40, C4<0>, C4<0>;
L_0x6000015548c0 .functor XOR 1, L_0x600000821fe0, L_0x600000822080, C4<0>, C4<0>;
L_0x600001554930 .functor AND 1, L_0x600000822120, L_0x6000008221c0, C4<1>, C4<1>;
L_0x6000015549a0 .functor AND 1, L_0x600000822260, L_0x600000822300, C4<1>, C4<1>;
L_0x600001554a80 .functor AND 1, L_0x6000008223a0, L_0x600000822440, C4<1>, C4<1>;
L_0x600001554a10 .functor AND 1, L_0x6000008224e0, L_0x600000822580, C4<1>, C4<1>;
L_0x600001554af0 .functor AND 1, L_0x7fab8bb954e0, L_0x600001554770, C4<1>, C4<1>;
L_0x600001554b60 .functor OR 1, L_0x600001554930, L_0x600001554af0, C4<0>, C4<0>;
L_0x600001554bd0 .functor AND 1, L_0x600001554930, L_0x6000015547e0, C4<1>, C4<1>;
L_0x600001554c40 .functor OR 1, L_0x6000015549a0, L_0x600001554bd0, C4<0>, C4<0>;
L_0x600001554cb0 .functor AND 1, L_0x7fab8bb954e0, L_0x600001554770, C4<1>, C4<1>;
L_0x600001554d90 .functor AND 1, L_0x600001554cb0, L_0x6000015547e0, C4<1>, C4<1>;
L_0x600001554e00 .functor OR 1, L_0x600001554c40, L_0x600001554d90, C4<0>, C4<0>;
L_0x600001554d20 .functor AND 1, L_0x6000015549a0, L_0x600001554850, C4<1>, C4<1>;
L_0x600001554e70 .functor OR 1, L_0x600001554a80, L_0x600001554d20, C4<0>, C4<0>;
L_0x600001554ee0 .functor AND 1, L_0x600001554930, L_0x6000015547e0, C4<1>, C4<1>;
L_0x600001554f50 .functor AND 1, L_0x600001554ee0, L_0x600001554850, C4<1>, C4<1>;
L_0x600001554fc0 .functor OR 1, L_0x600001554e70, L_0x600001554f50, C4<0>, C4<0>;
L_0x600001555030 .functor AND 1, L_0x7fab8bb954e0, L_0x600001554770, C4<1>, C4<1>;
L_0x6000015550a0 .functor AND 1, L_0x600001555030, L_0x6000015547e0, C4<1>, C4<1>;
L_0x600001555110 .functor AND 1, L_0x6000015550a0, L_0x600001554850, C4<1>, C4<1>;
L_0x600001555180 .functor OR 1, L_0x600001554fc0, L_0x600001555110, C4<0>, C4<0>;
L_0x6000015551f0 .functor AND 1, L_0x600001554a80, L_0x6000015548c0, C4<1>, C4<1>;
L_0x600001555260 .functor OR 1, L_0x600001554a10, L_0x6000015551f0, C4<0>, C4<0>;
L_0x6000015552d0 .functor AND 1, L_0x6000015549a0, L_0x600001554850, C4<1>, C4<1>;
L_0x600001555340 .functor AND 1, L_0x6000015552d0, L_0x6000015548c0, C4<1>, C4<1>;
L_0x6000015553b0 .functor OR 1, L_0x600001555260, L_0x600001555340, C4<0>, C4<0>;
L_0x600001555420 .functor AND 1, L_0x600001554930, L_0x6000015547e0, C4<1>, C4<1>;
L_0x600001555490 .functor AND 1, L_0x600001555420, L_0x600001554850, C4<1>, C4<1>;
L_0x600001555500 .functor AND 1, L_0x600001555490, L_0x6000015548c0, C4<1>, C4<1>;
L_0x600001555570 .functor OR 1, L_0x6000015553b0, L_0x600001555500, C4<0>, C4<0>;
L_0x6000015555e0 .functor AND 1, L_0x7fab8bb954e0, L_0x600001554770, C4<1>, C4<1>;
L_0x600001555650 .functor AND 1, L_0x6000015555e0, L_0x6000015547e0, C4<1>, C4<1>;
L_0x6000015556c0 .functor AND 1, L_0x600001555650, L_0x600001554850, C4<1>, C4<1>;
L_0x600001555730 .functor AND 1, L_0x6000015556c0, L_0x6000015548c0, C4<1>, C4<1>;
L_0x6000015557a0 .functor OR 1, L_0x600001555570, L_0x600001555730, C4<0>, C4<0>;
L_0x600001555810 .functor BUFZ 1, L_0x6000015557a0, C4<0>, C4<0>, C4<0>;
L_0x600001555880 .functor XOR 1, L_0x600001554770, L_0x7fab8bb954e0, C4<0>, C4<0>;
L_0x6000015558f0 .functor XOR 1, L_0x6000015547e0, L_0x600001554b60, C4<0>, C4<0>;
L_0x600001555960 .functor XOR 1, L_0x600001554850, L_0x600001554e00, C4<0>, C4<0>;
L_0x6000015559d0 .functor XOR 1, L_0x6000015548c0, L_0x600001555180, C4<0>, C4<0>;
v0x600000e47d50_0 .net "A", 3 0, L_0x6000008226c0;  1 drivers
v0x600000e47de0_0 .net "B", 3 0, L_0x600000822760;  1 drivers
v0x600000e47e70_0 .net "C0", 0 0, L_0x600001554b60;  1 drivers
v0x600000e47f00_0 .net "C1", 0 0, L_0x600001554e00;  1 drivers
v0x600000e48000_0 .net "C2", 0 0, L_0x600001555180;  1 drivers
v0x600000e48090_0 .net "C3", 0 0, L_0x6000015557a0;  1 drivers
v0x600000e48120_0 .net "Cin", 0 0, L_0x7fab8bb954e0;  alias, 1 drivers
v0x600000e481b0_0 .net "Cout", 0 0, L_0x600001555810;  alias, 1 drivers
v0x600000e48240_0 .net "G0", 0 0, L_0x600001554930;  1 drivers
v0x600000e482d0_0 .net "G1", 0 0, L_0x6000015549a0;  1 drivers
v0x600000e48360_0 .net "G2", 0 0, L_0x600001554a80;  1 drivers
v0x600000e483f0_0 .net "G3", 0 0, L_0x600001554a10;  1 drivers
v0x600000e48480_0 .net "P0", 0 0, L_0x600001554770;  1 drivers
v0x600000e48510_0 .net "P1", 0 0, L_0x6000015547e0;  1 drivers
v0x600000e485a0_0 .net "P2", 0 0, L_0x600001554850;  1 drivers
v0x600000e48630_0 .net "P3", 0 0, L_0x6000015548c0;  1 drivers
v0x600000e486c0_0 .net "Sum", 3 0, L_0x600000822620;  1 drivers
v0x600000e48750_0 .net *"_ivl_1", 0 0, L_0x600000821c20;  1 drivers
v0x600000e487e0_0 .net *"_ivl_100", 0 0, L_0x600001555650;  1 drivers
v0x600000e48870_0 .net *"_ivl_102", 0 0, L_0x6000015556c0;  1 drivers
v0x600000e48900_0 .net *"_ivl_104", 0 0, L_0x600001555730;  1 drivers
v0x600000e48990_0 .net *"_ivl_112", 0 0, L_0x600001555880;  1 drivers
v0x600000e48a20_0 .net *"_ivl_116", 0 0, L_0x6000015558f0;  1 drivers
v0x600000e48ab0_0 .net *"_ivl_120", 0 0, L_0x600001555960;  1 drivers
v0x600000e48b40_0 .net *"_ivl_125", 0 0, L_0x6000015559d0;  1 drivers
v0x600000e48bd0_0 .net *"_ivl_13", 0 0, L_0x600000821ea0;  1 drivers
v0x600000e48c60_0 .net *"_ivl_15", 0 0, L_0x600000821f40;  1 drivers
v0x600000e48cf0_0 .net *"_ivl_19", 0 0, L_0x600000821fe0;  1 drivers
v0x600000e48d80_0 .net *"_ivl_21", 0 0, L_0x600000822080;  1 drivers
v0x600000e48e10_0 .net *"_ivl_25", 0 0, L_0x600000822120;  1 drivers
v0x600000e48ea0_0 .net *"_ivl_27", 0 0, L_0x6000008221c0;  1 drivers
v0x600000e48f30_0 .net *"_ivl_3", 0 0, L_0x600000821cc0;  1 drivers
v0x600000e48fc0_0 .net *"_ivl_31", 0 0, L_0x600000822260;  1 drivers
v0x600000e49050_0 .net *"_ivl_33", 0 0, L_0x600000822300;  1 drivers
v0x600000e490e0_0 .net *"_ivl_37", 0 0, L_0x6000008223a0;  1 drivers
v0x600000e49170_0 .net *"_ivl_39", 0 0, L_0x600000822440;  1 drivers
v0x600000e49200_0 .net *"_ivl_43", 0 0, L_0x6000008224e0;  1 drivers
v0x600000e49290_0 .net *"_ivl_45", 0 0, L_0x600000822580;  1 drivers
v0x600000e49320_0 .net *"_ivl_48", 0 0, L_0x600001554af0;  1 drivers
v0x600000e493b0_0 .net *"_ivl_52", 0 0, L_0x600001554bd0;  1 drivers
v0x600000e49440_0 .net *"_ivl_54", 0 0, L_0x600001554c40;  1 drivers
v0x600000e494d0_0 .net *"_ivl_56", 0 0, L_0x600001554cb0;  1 drivers
v0x600000e49560_0 .net *"_ivl_58", 0 0, L_0x600001554d90;  1 drivers
v0x600000e495f0_0 .net *"_ivl_62", 0 0, L_0x600001554d20;  1 drivers
v0x600000e49680_0 .net *"_ivl_64", 0 0, L_0x600001554e70;  1 drivers
v0x600000e49710_0 .net *"_ivl_66", 0 0, L_0x600001554ee0;  1 drivers
v0x600000e497a0_0 .net *"_ivl_68", 0 0, L_0x600001554f50;  1 drivers
v0x600000e49830_0 .net *"_ivl_7", 0 0, L_0x600000821d60;  1 drivers
v0x600000e498c0_0 .net *"_ivl_70", 0 0, L_0x600001554fc0;  1 drivers
v0x600000e49950_0 .net *"_ivl_72", 0 0, L_0x600001555030;  1 drivers
v0x600000e499e0_0 .net *"_ivl_74", 0 0, L_0x6000015550a0;  1 drivers
v0x600000e49a70_0 .net *"_ivl_76", 0 0, L_0x600001555110;  1 drivers
v0x600000e49b00_0 .net *"_ivl_80", 0 0, L_0x6000015551f0;  1 drivers
v0x600000e49b90_0 .net *"_ivl_82", 0 0, L_0x600001555260;  1 drivers
v0x600000e49c20_0 .net *"_ivl_84", 0 0, L_0x6000015552d0;  1 drivers
v0x600000e49cb0_0 .net *"_ivl_86", 0 0, L_0x600001555340;  1 drivers
v0x600000e49d40_0 .net *"_ivl_88", 0 0, L_0x6000015553b0;  1 drivers
v0x600000e49dd0_0 .net *"_ivl_9", 0 0, L_0x600000821e00;  1 drivers
v0x600000e49e60_0 .net *"_ivl_90", 0 0, L_0x600001555420;  1 drivers
v0x600000e49ef0_0 .net *"_ivl_92", 0 0, L_0x600001555490;  1 drivers
v0x600000e49f80_0 .net *"_ivl_94", 0 0, L_0x600001555500;  1 drivers
v0x600000e4a010_0 .net *"_ivl_96", 0 0, L_0x600001555570;  1 drivers
v0x600000e4a0a0_0 .net *"_ivl_98", 0 0, L_0x6000015555e0;  1 drivers
L_0x600000821c20 .part L_0x6000008226c0, 0, 1;
L_0x600000821cc0 .part L_0x600000822760, 0, 1;
L_0x600000821d60 .part L_0x6000008226c0, 1, 1;
L_0x600000821e00 .part L_0x600000822760, 1, 1;
L_0x600000821ea0 .part L_0x6000008226c0, 2, 1;
L_0x600000821f40 .part L_0x600000822760, 2, 1;
L_0x600000821fe0 .part L_0x6000008226c0, 3, 1;
L_0x600000822080 .part L_0x600000822760, 3, 1;
L_0x600000822120 .part L_0x6000008226c0, 0, 1;
L_0x6000008221c0 .part L_0x600000822760, 0, 1;
L_0x600000822260 .part L_0x6000008226c0, 1, 1;
L_0x600000822300 .part L_0x600000822760, 1, 1;
L_0x6000008223a0 .part L_0x6000008226c0, 2, 1;
L_0x600000822440 .part L_0x600000822760, 2, 1;
L_0x6000008224e0 .part L_0x6000008226c0, 3, 1;
L_0x600000822580 .part L_0x600000822760, 3, 1;
L_0x600000822620 .concat8 [ 1 1 1 1], L_0x600001555880, L_0x6000015558f0, L_0x600001555960, L_0x6000015559d0;
S_0x7fab8b5e6080 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fab8b5e6b20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001555a40 .functor XOR 1, L_0x600000822800, L_0x6000008228a0, C4<0>, C4<0>;
L_0x600001555ab0 .functor XOR 1, L_0x600000822940, L_0x6000008229e0, C4<0>, C4<0>;
L_0x600001555b20 .functor XOR 1, L_0x600000822a80, L_0x600000822b20, C4<0>, C4<0>;
L_0x600001555b90 .functor XOR 1, L_0x600000822bc0, L_0x600000822c60, C4<0>, C4<0>;
L_0x600001555c00 .functor AND 1, L_0x600000822d00, L_0x600000822da0, C4<1>, C4<1>;
L_0x600001555c70 .functor AND 1, L_0x600000822e40, L_0x600000822ee0, C4<1>, C4<1>;
L_0x600001555d50 .functor AND 1, L_0x600000822f80, L_0x600000823020, C4<1>, C4<1>;
L_0x600001555ce0 .functor AND 1, L_0x6000008230c0, L_0x600000823160, C4<1>, C4<1>;
L_0x600001555dc0 .functor AND 1, L_0x600001555810, L_0x600001555a40, C4<1>, C4<1>;
L_0x600001555e30 .functor OR 1, L_0x600001555c00, L_0x600001555dc0, C4<0>, C4<0>;
L_0x600001555ea0 .functor AND 1, L_0x600001555c00, L_0x600001555ab0, C4<1>, C4<1>;
L_0x600001555f10 .functor OR 1, L_0x600001555c70, L_0x600001555ea0, C4<0>, C4<0>;
L_0x600001555f80 .functor AND 1, L_0x600001555810, L_0x600001555a40, C4<1>, C4<1>;
L_0x600001556060 .functor AND 1, L_0x600001555f80, L_0x600001555ab0, C4<1>, C4<1>;
L_0x6000015560d0 .functor OR 1, L_0x600001555f10, L_0x600001556060, C4<0>, C4<0>;
L_0x600001555ff0 .functor AND 1, L_0x600001555c70, L_0x600001555b20, C4<1>, C4<1>;
L_0x600001556140 .functor OR 1, L_0x600001555d50, L_0x600001555ff0, C4<0>, C4<0>;
L_0x6000015561b0 .functor AND 1, L_0x600001555c00, L_0x600001555ab0, C4<1>, C4<1>;
L_0x600001556220 .functor AND 1, L_0x6000015561b0, L_0x600001555b20, C4<1>, C4<1>;
L_0x600001556290 .functor OR 1, L_0x600001556140, L_0x600001556220, C4<0>, C4<0>;
L_0x600001556300 .functor AND 1, L_0x600001555810, L_0x600001555a40, C4<1>, C4<1>;
L_0x600001556370 .functor AND 1, L_0x600001556300, L_0x600001555ab0, C4<1>, C4<1>;
L_0x6000015563e0 .functor AND 1, L_0x600001556370, L_0x600001555b20, C4<1>, C4<1>;
L_0x600001556450 .functor OR 1, L_0x600001556290, L_0x6000015563e0, C4<0>, C4<0>;
L_0x6000015564c0 .functor AND 1, L_0x600001555d50, L_0x600001555b90, C4<1>, C4<1>;
L_0x600001556530 .functor OR 1, L_0x600001555ce0, L_0x6000015564c0, C4<0>, C4<0>;
L_0x6000015565a0 .functor AND 1, L_0x600001555c70, L_0x600001555b20, C4<1>, C4<1>;
L_0x600001556610 .functor AND 1, L_0x6000015565a0, L_0x600001555b90, C4<1>, C4<1>;
L_0x600001556680 .functor OR 1, L_0x600001556530, L_0x600001556610, C4<0>, C4<0>;
L_0x6000015566f0 .functor AND 1, L_0x600001555c00, L_0x600001555ab0, C4<1>, C4<1>;
L_0x600001556760 .functor AND 1, L_0x6000015566f0, L_0x600001555b20, C4<1>, C4<1>;
L_0x6000015567d0 .functor AND 1, L_0x600001556760, L_0x600001555b90, C4<1>, C4<1>;
L_0x600001556840 .functor OR 1, L_0x600001556680, L_0x6000015567d0, C4<0>, C4<0>;
L_0x6000015568b0 .functor AND 1, L_0x600001555810, L_0x600001555a40, C4<1>, C4<1>;
L_0x600001556920 .functor AND 1, L_0x6000015568b0, L_0x600001555ab0, C4<1>, C4<1>;
L_0x600001556990 .functor AND 1, L_0x600001556920, L_0x600001555b20, C4<1>, C4<1>;
L_0x600001556a00 .functor AND 1, L_0x600001556990, L_0x600001555b90, C4<1>, C4<1>;
L_0x600001556a70 .functor OR 1, L_0x600001556840, L_0x600001556a00, C4<0>, C4<0>;
L_0x600001556ae0 .functor BUFZ 1, L_0x600001556a70, C4<0>, C4<0>, C4<0>;
L_0x600001556b50 .functor XOR 1, L_0x600001555a40, L_0x600001555810, C4<0>, C4<0>;
L_0x600001556bc0 .functor XOR 1, L_0x600001555ab0, L_0x600001555e30, C4<0>, C4<0>;
L_0x600001556c30 .functor XOR 1, L_0x600001555b20, L_0x6000015560d0, C4<0>, C4<0>;
L_0x600001556ca0 .functor XOR 1, L_0x600001555b90, L_0x600001556450, C4<0>, C4<0>;
v0x600000e4a130_0 .net "A", 3 0, L_0x6000008232a0;  1 drivers
v0x600000e4a1c0_0 .net "B", 3 0, L_0x600000823340;  1 drivers
v0x600000e4a250_0 .net "C0", 0 0, L_0x600001555e30;  1 drivers
v0x600000e4a2e0_0 .net "C1", 0 0, L_0x6000015560d0;  1 drivers
v0x600000e4a370_0 .net "C2", 0 0, L_0x600001556450;  1 drivers
v0x600000e4a400_0 .net "C3", 0 0, L_0x600001556a70;  1 drivers
v0x600000e4a490_0 .net "Cin", 0 0, L_0x600001555810;  alias, 1 drivers
v0x600000e4a520_0 .net "Cout", 0 0, L_0x600001556ae0;  alias, 1 drivers
v0x600000e4a5b0_0 .net "G0", 0 0, L_0x600001555c00;  1 drivers
v0x600000e4a640_0 .net "G1", 0 0, L_0x600001555c70;  1 drivers
v0x600000e4a6d0_0 .net "G2", 0 0, L_0x600001555d50;  1 drivers
v0x600000e4a760_0 .net "G3", 0 0, L_0x600001555ce0;  1 drivers
v0x600000e4a7f0_0 .net "P0", 0 0, L_0x600001555a40;  1 drivers
v0x600000e4a880_0 .net "P1", 0 0, L_0x600001555ab0;  1 drivers
v0x600000e4a910_0 .net "P2", 0 0, L_0x600001555b20;  1 drivers
v0x600000e4a9a0_0 .net "P3", 0 0, L_0x600001555b90;  1 drivers
v0x600000e4aa30_0 .net "Sum", 3 0, L_0x600000823200;  1 drivers
v0x600000e4aac0_0 .net *"_ivl_1", 0 0, L_0x600000822800;  1 drivers
v0x600000e4ab50_0 .net *"_ivl_100", 0 0, L_0x600001556920;  1 drivers
v0x600000e4abe0_0 .net *"_ivl_102", 0 0, L_0x600001556990;  1 drivers
v0x600000e4ac70_0 .net *"_ivl_104", 0 0, L_0x600001556a00;  1 drivers
v0x600000e4ad00_0 .net *"_ivl_112", 0 0, L_0x600001556b50;  1 drivers
v0x600000e4ad90_0 .net *"_ivl_116", 0 0, L_0x600001556bc0;  1 drivers
v0x600000e4ae20_0 .net *"_ivl_120", 0 0, L_0x600001556c30;  1 drivers
v0x600000e4aeb0_0 .net *"_ivl_125", 0 0, L_0x600001556ca0;  1 drivers
v0x600000e4af40_0 .net *"_ivl_13", 0 0, L_0x600000822a80;  1 drivers
v0x600000e4afd0_0 .net *"_ivl_15", 0 0, L_0x600000822b20;  1 drivers
v0x600000e4b060_0 .net *"_ivl_19", 0 0, L_0x600000822bc0;  1 drivers
v0x600000e4b0f0_0 .net *"_ivl_21", 0 0, L_0x600000822c60;  1 drivers
v0x600000e4b180_0 .net *"_ivl_25", 0 0, L_0x600000822d00;  1 drivers
v0x600000e4b210_0 .net *"_ivl_27", 0 0, L_0x600000822da0;  1 drivers
v0x600000e4b2a0_0 .net *"_ivl_3", 0 0, L_0x6000008228a0;  1 drivers
v0x600000e4b330_0 .net *"_ivl_31", 0 0, L_0x600000822e40;  1 drivers
v0x600000e4b3c0_0 .net *"_ivl_33", 0 0, L_0x600000822ee0;  1 drivers
v0x600000e4b450_0 .net *"_ivl_37", 0 0, L_0x600000822f80;  1 drivers
v0x600000e4b4e0_0 .net *"_ivl_39", 0 0, L_0x600000823020;  1 drivers
v0x600000e4b570_0 .net *"_ivl_43", 0 0, L_0x6000008230c0;  1 drivers
v0x600000e4b600_0 .net *"_ivl_45", 0 0, L_0x600000823160;  1 drivers
v0x600000e4b690_0 .net *"_ivl_48", 0 0, L_0x600001555dc0;  1 drivers
v0x600000e4b720_0 .net *"_ivl_52", 0 0, L_0x600001555ea0;  1 drivers
v0x600000e4b7b0_0 .net *"_ivl_54", 0 0, L_0x600001555f10;  1 drivers
v0x600000e4b840_0 .net *"_ivl_56", 0 0, L_0x600001555f80;  1 drivers
v0x600000e4b8d0_0 .net *"_ivl_58", 0 0, L_0x600001556060;  1 drivers
v0x600000e4b960_0 .net *"_ivl_62", 0 0, L_0x600001555ff0;  1 drivers
v0x600000e4b9f0_0 .net *"_ivl_64", 0 0, L_0x600001556140;  1 drivers
v0x600000e4ba80_0 .net *"_ivl_66", 0 0, L_0x6000015561b0;  1 drivers
v0x600000e4bb10_0 .net *"_ivl_68", 0 0, L_0x600001556220;  1 drivers
v0x600000e4bba0_0 .net *"_ivl_7", 0 0, L_0x600000822940;  1 drivers
v0x600000e4bc30_0 .net *"_ivl_70", 0 0, L_0x600001556290;  1 drivers
v0x600000e4bcc0_0 .net *"_ivl_72", 0 0, L_0x600001556300;  1 drivers
v0x600000e4bd50_0 .net *"_ivl_74", 0 0, L_0x600001556370;  1 drivers
v0x600000e4bde0_0 .net *"_ivl_76", 0 0, L_0x6000015563e0;  1 drivers
v0x600000e4be70_0 .net *"_ivl_80", 0 0, L_0x6000015564c0;  1 drivers
v0x600000e4bf00_0 .net *"_ivl_82", 0 0, L_0x600001556530;  1 drivers
v0x600000e4c000_0 .net *"_ivl_84", 0 0, L_0x6000015565a0;  1 drivers
v0x600000e4c090_0 .net *"_ivl_86", 0 0, L_0x600001556610;  1 drivers
v0x600000e4c120_0 .net *"_ivl_88", 0 0, L_0x600001556680;  1 drivers
v0x600000e4c1b0_0 .net *"_ivl_9", 0 0, L_0x6000008229e0;  1 drivers
v0x600000e4c240_0 .net *"_ivl_90", 0 0, L_0x6000015566f0;  1 drivers
v0x600000e4c2d0_0 .net *"_ivl_92", 0 0, L_0x600001556760;  1 drivers
v0x600000e4c360_0 .net *"_ivl_94", 0 0, L_0x6000015567d0;  1 drivers
v0x600000e4c3f0_0 .net *"_ivl_96", 0 0, L_0x600001556840;  1 drivers
v0x600000e4c480_0 .net *"_ivl_98", 0 0, L_0x6000015568b0;  1 drivers
L_0x600000822800 .part L_0x6000008232a0, 0, 1;
L_0x6000008228a0 .part L_0x600000823340, 0, 1;
L_0x600000822940 .part L_0x6000008232a0, 1, 1;
L_0x6000008229e0 .part L_0x600000823340, 1, 1;
L_0x600000822a80 .part L_0x6000008232a0, 2, 1;
L_0x600000822b20 .part L_0x600000823340, 2, 1;
L_0x600000822bc0 .part L_0x6000008232a0, 3, 1;
L_0x600000822c60 .part L_0x600000823340, 3, 1;
L_0x600000822d00 .part L_0x6000008232a0, 0, 1;
L_0x600000822da0 .part L_0x600000823340, 0, 1;
L_0x600000822e40 .part L_0x6000008232a0, 1, 1;
L_0x600000822ee0 .part L_0x600000823340, 1, 1;
L_0x600000822f80 .part L_0x6000008232a0, 2, 1;
L_0x600000823020 .part L_0x600000823340, 2, 1;
L_0x6000008230c0 .part L_0x6000008232a0, 3, 1;
L_0x600000823160 .part L_0x600000823340, 3, 1;
L_0x600000823200 .concat8 [ 1 1 1 1], L_0x600001556b50, L_0x600001556bc0, L_0x600001556c30, L_0x600001556ca0;
S_0x7fab8b5e5910 .scope module, "iROR_0" "ROR" 8 46, 13 6 0, S_0x7fab8b5eb9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Shift_In";
    .port_info 1 /INPUT 4 "Shift_Val";
    .port_info 2 /OUTPUT 16 "Shift_Out";
L_0x600001556fb0 .functor BUFZ 16, L_0x600000825f40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x600000e4d200_0 .net "Shift_In", 15 0, L_0x600000fd6260;  alias, 1 drivers
v0x600000e4d290_0 .net "Shift_Out", 15 0, L_0x600001556fb0;  alias, 1 drivers
v0x600000e4d320_0 .net "Shift_Val", 3 0, L_0x600000825fe0;  1 drivers
v0x600000e4d3b0_0 .net *"_ivl_1", 0 0, L_0x6000008252c0;  1 drivers
v0x600000e4d440_0 .net *"_ivl_11", 0 0, L_0x6000008255e0;  1 drivers
v0x600000e4d4d0_0 .net *"_ivl_13", 1 0, L_0x600000825680;  1 drivers
v0x600000e4d560_0 .net *"_ivl_15", 13 0, L_0x600000825720;  1 drivers
v0x600000e4d5f0_0 .net *"_ivl_16", 15 0, L_0x6000008257c0;  1 drivers
v0x600000e4d680_0 .net *"_ivl_21", 0 0, L_0x600000825900;  1 drivers
v0x600000e4d710_0 .net *"_ivl_23", 3 0, L_0x6000008259a0;  1 drivers
v0x600000e4d7a0_0 .net *"_ivl_25", 11 0, L_0x600000825a40;  1 drivers
v0x600000e4d830_0 .net *"_ivl_26", 15 0, L_0x600000825ae0;  1 drivers
v0x600000e4d8c0_0 .net *"_ivl_3", 0 0, L_0x600000825360;  1 drivers
v0x600000e4d950_0 .net *"_ivl_31", 0 0, L_0x600000825c20;  1 drivers
v0x600000e4d9e0_0 .net *"_ivl_33", 7 0, L_0x600000825cc0;  1 drivers
v0x600000e4da70_0 .net *"_ivl_35", 7 0, L_0x600000825d60;  1 drivers
v0x600000e4db00_0 .net *"_ivl_36", 15 0, L_0x600000825e00;  1 drivers
v0x600000e4db90_0 .net *"_ivl_5", 14 0, L_0x600000825400;  1 drivers
v0x600000e4dc20_0 .net *"_ivl_6", 15 0, L_0x6000008254a0;  1 drivers
v0x600000e4dcb0_0 .net "rorbit0", 15 0, L_0x600000825540;  1 drivers
v0x600000e4dd40_0 .net "rorbit1", 15 0, L_0x600000825860;  1 drivers
v0x600000e4ddd0_0 .net "rorbit2", 15 0, L_0x600000825b80;  1 drivers
v0x600000e4de60_0 .net "rorbit3", 15 0, L_0x600000825f40;  1 drivers
L_0x6000008252c0 .part L_0x600000825fe0, 0, 1;
L_0x600000825360 .part L_0x600000fd6260, 0, 1;
L_0x600000825400 .part L_0x600000fd6260, 1, 15;
L_0x6000008254a0 .concat [ 15 1 0 0], L_0x600000825400, L_0x600000825360;
L_0x600000825540 .functor MUXZ 16, L_0x600000fd6260, L_0x6000008254a0, L_0x6000008252c0, C4<>;
L_0x6000008255e0 .part L_0x600000825fe0, 1, 1;
L_0x600000825680 .part L_0x600000825540, 0, 2;
L_0x600000825720 .part L_0x600000825540, 2, 14;
L_0x6000008257c0 .concat [ 14 2 0 0], L_0x600000825720, L_0x600000825680;
L_0x600000825860 .functor MUXZ 16, L_0x600000825540, L_0x6000008257c0, L_0x6000008255e0, C4<>;
L_0x600000825900 .part L_0x600000825fe0, 2, 1;
L_0x6000008259a0 .part L_0x600000825860, 0, 4;
L_0x600000825a40 .part L_0x600000825860, 4, 12;
L_0x600000825ae0 .concat [ 12 4 0 0], L_0x600000825a40, L_0x6000008259a0;
L_0x600000825b80 .functor MUXZ 16, L_0x600000825860, L_0x600000825ae0, L_0x600000825900, C4<>;
L_0x600000825c20 .part L_0x600000825fe0, 3, 1;
L_0x600000825cc0 .part L_0x600000825b80, 0, 8;
L_0x600000825d60 .part L_0x600000825b80, 8, 8;
L_0x600000825e00 .concat [ 8 8 0 0], L_0x600000825d60, L_0x600000825cc0;
L_0x600000825f40 .functor MUXZ 16, L_0x600000825b80, L_0x600000825e00, L_0x600000825c20, C4<>;
S_0x7fab8b5e54d0 .scope module, "iSAS16_0" "SATADDSUB_16bit" 8 27, 14 7 0, S_0x7fab8b5eb9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "posOvfl";
    .port_info 5 /OUTPUT 1 "negOvfl";
    .port_info 6 /OUTPUT 1 "ifZero";
L_0x600001545500 .functor NOT 16, L_0x600000fd6300, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000154a0d0 .functor NOT 1, L_0x600000fd94a0, C4<0>, C4<0>, C4<0>;
L_0x60000154a140 .functor NOT 1, L_0x600000fd9540, C4<0>, C4<0>, C4<0>;
L_0x60000154a1b0 .functor AND 1, L_0x60000154a0d0, L_0x60000154a140, C4<1>, C4<1>;
L_0x60000154a290 .functor AND 1, L_0x60000154a1b0, L_0x600000fd95e0, C4<1>, C4<1>;
L_0x60000154a220 .functor AND 1, L_0x600000fd9680, L_0x600000fd9720, C4<1>, C4<1>;
L_0x60000154a300 .functor NOT 1, L_0x600000fd97c0, C4<0>, C4<0>, C4<0>;
L_0x60000154a370 .functor AND 1, L_0x60000154a220, L_0x60000154a300, C4<1>, C4<1>;
v0x600000e56d90_0 .net "A", 15 0, L_0x600000fd6260;  alias, 1 drivers
v0x600000e56e20_0 .net "B", 15 0, L_0x600000fd6300;  alias, 1 drivers
v0x600000e56eb0_0 .net "Cout0", 0 0, L_0x600001546610;  1 drivers
v0x600000e56f40_0 .net "Cout1", 0 0, L_0x6000015478e0;  1 drivers
v0x600000e56fd0_0 .net "Cout2", 0 0, L_0x600001548bd0;  1 drivers
v0x600000e57060_0 .net "Cout3", 0 0, L_0x600001549ea0;  1 drivers
v0x600000e570f0_0 .net "Sum", 15 0, L_0x600000fd9900;  alias, 1 drivers
v0x600000e57180_0 .net *"_ivl_30", 0 0, L_0x600000fd94a0;  1 drivers
v0x600000e57210_0 .net *"_ivl_31", 0 0, L_0x60000154a0d0;  1 drivers
v0x600000e572a0_0 .net *"_ivl_34", 0 0, L_0x600000fd9540;  1 drivers
v0x600000e57330_0 .net *"_ivl_35", 0 0, L_0x60000154a140;  1 drivers
v0x600000e573c0_0 .net *"_ivl_37", 0 0, L_0x60000154a1b0;  1 drivers
v0x600000e57450_0 .net *"_ivl_40", 0 0, L_0x600000fd95e0;  1 drivers
v0x600000e574e0_0 .net *"_ivl_44", 0 0, L_0x600000fd9680;  1 drivers
v0x600000e57570_0 .net *"_ivl_46", 0 0, L_0x600000fd9720;  1 drivers
v0x600000e57600_0 .net *"_ivl_47", 0 0, L_0x60000154a220;  1 drivers
v0x600000e57690_0 .net *"_ivl_50", 0 0, L_0x600000fd97c0;  1 drivers
v0x600000e57720_0 .net *"_ivl_51", 0 0, L_0x60000154a300;  1 drivers
L_0x7fab8bb94ef8 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600000e577b0_0 .net/2u *"_ivl_55", 15 0, L_0x7fab8bb94ef8;  1 drivers
L_0x7fab8bb94f40 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e57840_0 .net/2u *"_ivl_57", 15 0, L_0x7fab8bb94f40;  1 drivers
v0x600000e578d0_0 .net *"_ivl_59", 15 0, L_0x600000fd9860;  1 drivers
L_0x7fab8bb94f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e57960_0 .net/2u *"_ivl_63", 15 0, L_0x7fab8bb94f88;  1 drivers
v0x600000e579f0_0 .net "ifZero", 0 0, L_0x600000fd99a0;  alias, 1 drivers
v0x600000e57a80_0 .net "inputB", 15 0, L_0x600000fd63a0;  1 drivers
v0x600000e57b10_0 .net "negOvfl", 0 0, L_0x60000154a370;  alias, 1 drivers
v0x600000e57ba0_0 .net "notB", 15 0, L_0x600001545500;  1 drivers
v0x600000e57c30_0 .net "posOvfl", 0 0, L_0x60000154a290;  alias, 1 drivers
v0x600000e57cc0_0 .net "sub", 0 0, L_0x600000fd9ae0;  1 drivers
v0x600000e57d50_0 .net "tempSum", 15 0, L_0x600000fd9400;  1 drivers
L_0x600000fd63a0 .functor MUXZ 16, L_0x600000fd6300, L_0x600001545500, L_0x600000fd9ae0, C4<>;
L_0x600000fd6ee0 .part L_0x600000fd6260, 0, 4;
L_0x600000fd6f80 .part L_0x600000fd63a0, 0, 4;
L_0x600000fd7ac0 .part L_0x600000fd6260, 4, 4;
L_0x600000fd7b60 .part L_0x600000fd63a0, 4, 4;
L_0x600000fd86e0 .part L_0x600000fd6260, 8, 4;
L_0x600000fd8780 .part L_0x600000fd63a0, 8, 4;
L_0x600000fd92c0 .part L_0x600000fd6260, 12, 4;
L_0x600000fd9360 .part L_0x600000fd63a0, 12, 4;
L_0x600000fd9400 .concat8 [ 4 4 4 4], L_0x600000fd6e40, L_0x600000fd7a20, L_0x600000fd8640, L_0x600000fd9220;
L_0x600000fd94a0 .part L_0x600000fd6260, 15, 1;
L_0x600000fd9540 .part L_0x600000fd6300, 15, 1;
L_0x600000fd95e0 .part L_0x600000fd9400, 15, 1;
L_0x600000fd9680 .part L_0x600000fd6260, 15, 1;
L_0x600000fd9720 .part L_0x600000fd6300, 15, 1;
L_0x600000fd97c0 .part L_0x600000fd9400, 15, 1;
L_0x600000fd9860 .functor MUXZ 16, L_0x600000fd9400, L_0x7fab8bb94f40, L_0x60000154a370, C4<>;
L_0x600000fd9900 .functor MUXZ 16, L_0x600000fd9860, L_0x7fab8bb94ef8, L_0x60000154a290, C4<>;
L_0x600000fd99a0 .cmp/eq 16, L_0x600000fd9900, L_0x7fab8bb94f88;
S_0x7fab8b5f3d80 .scope module, "CLA4_0" "CLA_4bit" 14 23, 10 1 0, S_0x7fab8b5e54d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001545570 .functor XOR 1, L_0x600000fd6440, L_0x600000fd64e0, C4<0>, C4<0>;
L_0x6000015455e0 .functor XOR 1, L_0x600000fd6580, L_0x600000fd6620, C4<0>, C4<0>;
L_0x600001545650 .functor XOR 1, L_0x600000fd66c0, L_0x600000fd6760, C4<0>, C4<0>;
L_0x6000015456c0 .functor XOR 1, L_0x600000fd6800, L_0x600000fd68a0, C4<0>, C4<0>;
L_0x600001545730 .functor AND 1, L_0x600000fd6940, L_0x600000fd69e0, C4<1>, C4<1>;
L_0x6000015457a0 .functor AND 1, L_0x600000fd6a80, L_0x600000fd6b20, C4<1>, C4<1>;
L_0x600001545880 .functor AND 1, L_0x600000fd6bc0, L_0x600000fd6c60, C4<1>, C4<1>;
L_0x600001545810 .functor AND 1, L_0x600000fd6d00, L_0x600000fd6da0, C4<1>, C4<1>;
L_0x6000015458f0 .functor AND 1, L_0x600000fd9ae0, L_0x600001545570, C4<1>, C4<1>;
L_0x600001545960 .functor OR 1, L_0x600001545730, L_0x6000015458f0, C4<0>, C4<0>;
L_0x6000015459d0 .functor AND 1, L_0x600001545730, L_0x6000015455e0, C4<1>, C4<1>;
L_0x600001545a40 .functor OR 1, L_0x6000015457a0, L_0x6000015459d0, C4<0>, C4<0>;
L_0x600001545ab0 .functor AND 1, L_0x600000fd9ae0, L_0x600001545570, C4<1>, C4<1>;
L_0x600001545b90 .functor AND 1, L_0x600001545ab0, L_0x6000015455e0, C4<1>, C4<1>;
L_0x600001545c00 .functor OR 1, L_0x600001545a40, L_0x600001545b90, C4<0>, C4<0>;
L_0x600001545b20 .functor AND 1, L_0x6000015457a0, L_0x600001545650, C4<1>, C4<1>;
L_0x600001545c70 .functor OR 1, L_0x600001545880, L_0x600001545b20, C4<0>, C4<0>;
L_0x600001545ce0 .functor AND 1, L_0x600001545730, L_0x6000015455e0, C4<1>, C4<1>;
L_0x600001545d50 .functor AND 1, L_0x600001545ce0, L_0x600001545650, C4<1>, C4<1>;
L_0x600001545dc0 .functor OR 1, L_0x600001545c70, L_0x600001545d50, C4<0>, C4<0>;
L_0x600001545e30 .functor AND 1, L_0x600000fd9ae0, L_0x600001545570, C4<1>, C4<1>;
L_0x600001545ea0 .functor AND 1, L_0x600001545e30, L_0x6000015455e0, C4<1>, C4<1>;
L_0x600001545f10 .functor AND 1, L_0x600001545ea0, L_0x600001545650, C4<1>, C4<1>;
L_0x600001545f80 .functor OR 1, L_0x600001545dc0, L_0x600001545f10, C4<0>, C4<0>;
L_0x600001545ff0 .functor AND 1, L_0x600001545880, L_0x6000015456c0, C4<1>, C4<1>;
L_0x600001546060 .functor OR 1, L_0x600001545810, L_0x600001545ff0, C4<0>, C4<0>;
L_0x6000015460d0 .functor AND 1, L_0x6000015457a0, L_0x600001545650, C4<1>, C4<1>;
L_0x600001546140 .functor AND 1, L_0x6000015460d0, L_0x6000015456c0, C4<1>, C4<1>;
L_0x6000015461b0 .functor OR 1, L_0x600001546060, L_0x600001546140, C4<0>, C4<0>;
L_0x600001546220 .functor AND 1, L_0x600001545730, L_0x6000015455e0, C4<1>, C4<1>;
L_0x600001546290 .functor AND 1, L_0x600001546220, L_0x600001545650, C4<1>, C4<1>;
L_0x600001546300 .functor AND 1, L_0x600001546290, L_0x6000015456c0, C4<1>, C4<1>;
L_0x600001546370 .functor OR 1, L_0x6000015461b0, L_0x600001546300, C4<0>, C4<0>;
L_0x6000015463e0 .functor AND 1, L_0x600000fd9ae0, L_0x600001545570, C4<1>, C4<1>;
L_0x600001546450 .functor AND 1, L_0x6000015463e0, L_0x6000015455e0, C4<1>, C4<1>;
L_0x6000015464c0 .functor AND 1, L_0x600001546450, L_0x600001545650, C4<1>, C4<1>;
L_0x600001546530 .functor AND 1, L_0x6000015464c0, L_0x6000015456c0, C4<1>, C4<1>;
L_0x6000015465a0 .functor OR 1, L_0x600001546370, L_0x600001546530, C4<0>, C4<0>;
L_0x600001546610 .functor BUFZ 1, L_0x6000015465a0, C4<0>, C4<0>, C4<0>;
L_0x600001546680 .functor XOR 1, L_0x600001545570, L_0x600000fd9ae0, C4<0>, C4<0>;
L_0x6000015466f0 .functor XOR 1, L_0x6000015455e0, L_0x600001545960, C4<0>, C4<0>;
L_0x600001546760 .functor XOR 1, L_0x600001545650, L_0x600001545c00, C4<0>, C4<0>;
L_0x6000015467d0 .functor XOR 1, L_0x6000015456c0, L_0x600001545f80, C4<0>, C4<0>;
v0x600000e4def0_0 .net "A", 3 0, L_0x600000fd6ee0;  1 drivers
v0x600000e4df80_0 .net "B", 3 0, L_0x600000fd6f80;  1 drivers
v0x600000e4e010_0 .net "C0", 0 0, L_0x600001545960;  1 drivers
v0x600000e4e0a0_0 .net "C1", 0 0, L_0x600001545c00;  1 drivers
v0x600000e4e130_0 .net "C2", 0 0, L_0x600001545f80;  1 drivers
v0x600000e4e1c0_0 .net "C3", 0 0, L_0x6000015465a0;  1 drivers
v0x600000e4e250_0 .net "Cin", 0 0, L_0x600000fd9ae0;  alias, 1 drivers
v0x600000e4e2e0_0 .net "Cout", 0 0, L_0x600001546610;  alias, 1 drivers
v0x600000e4e370_0 .net "G0", 0 0, L_0x600001545730;  1 drivers
v0x600000e4e400_0 .net "G1", 0 0, L_0x6000015457a0;  1 drivers
v0x600000e4e490_0 .net "G2", 0 0, L_0x600001545880;  1 drivers
v0x600000e4e520_0 .net "G3", 0 0, L_0x600001545810;  1 drivers
v0x600000e4e5b0_0 .net "P0", 0 0, L_0x600001545570;  1 drivers
v0x600000e4e640_0 .net "P1", 0 0, L_0x6000015455e0;  1 drivers
v0x600000e4e6d0_0 .net "P2", 0 0, L_0x600001545650;  1 drivers
v0x600000e4e760_0 .net "P3", 0 0, L_0x6000015456c0;  1 drivers
v0x600000e4e7f0_0 .net "Sum", 3 0, L_0x600000fd6e40;  1 drivers
v0x600000e4e880_0 .net *"_ivl_1", 0 0, L_0x600000fd6440;  1 drivers
v0x600000e4e910_0 .net *"_ivl_100", 0 0, L_0x600001546450;  1 drivers
v0x600000e4e9a0_0 .net *"_ivl_102", 0 0, L_0x6000015464c0;  1 drivers
v0x600000e4ea30_0 .net *"_ivl_104", 0 0, L_0x600001546530;  1 drivers
v0x600000e4eac0_0 .net *"_ivl_112", 0 0, L_0x600001546680;  1 drivers
v0x600000e4eb50_0 .net *"_ivl_116", 0 0, L_0x6000015466f0;  1 drivers
v0x600000e4ebe0_0 .net *"_ivl_120", 0 0, L_0x600001546760;  1 drivers
v0x600000e4ec70_0 .net *"_ivl_125", 0 0, L_0x6000015467d0;  1 drivers
v0x600000e4ed00_0 .net *"_ivl_13", 0 0, L_0x600000fd66c0;  1 drivers
v0x600000e4ed90_0 .net *"_ivl_15", 0 0, L_0x600000fd6760;  1 drivers
v0x600000e4ee20_0 .net *"_ivl_19", 0 0, L_0x600000fd6800;  1 drivers
v0x600000e4eeb0_0 .net *"_ivl_21", 0 0, L_0x600000fd68a0;  1 drivers
v0x600000e4ef40_0 .net *"_ivl_25", 0 0, L_0x600000fd6940;  1 drivers
v0x600000e4efd0_0 .net *"_ivl_27", 0 0, L_0x600000fd69e0;  1 drivers
v0x600000e4f060_0 .net *"_ivl_3", 0 0, L_0x600000fd64e0;  1 drivers
v0x600000e4f0f0_0 .net *"_ivl_31", 0 0, L_0x600000fd6a80;  1 drivers
v0x600000e4f180_0 .net *"_ivl_33", 0 0, L_0x600000fd6b20;  1 drivers
v0x600000e4f210_0 .net *"_ivl_37", 0 0, L_0x600000fd6bc0;  1 drivers
v0x600000e4f2a0_0 .net *"_ivl_39", 0 0, L_0x600000fd6c60;  1 drivers
v0x600000e4f330_0 .net *"_ivl_43", 0 0, L_0x600000fd6d00;  1 drivers
v0x600000e4f3c0_0 .net *"_ivl_45", 0 0, L_0x600000fd6da0;  1 drivers
v0x600000e4f450_0 .net *"_ivl_48", 0 0, L_0x6000015458f0;  1 drivers
v0x600000e4f4e0_0 .net *"_ivl_52", 0 0, L_0x6000015459d0;  1 drivers
v0x600000e4f570_0 .net *"_ivl_54", 0 0, L_0x600001545a40;  1 drivers
v0x600000e4f600_0 .net *"_ivl_56", 0 0, L_0x600001545ab0;  1 drivers
v0x600000e4f690_0 .net *"_ivl_58", 0 0, L_0x600001545b90;  1 drivers
v0x600000e4f720_0 .net *"_ivl_62", 0 0, L_0x600001545b20;  1 drivers
v0x600000e4f7b0_0 .net *"_ivl_64", 0 0, L_0x600001545c70;  1 drivers
v0x600000e4f840_0 .net *"_ivl_66", 0 0, L_0x600001545ce0;  1 drivers
v0x600000e4f8d0_0 .net *"_ivl_68", 0 0, L_0x600001545d50;  1 drivers
v0x600000e4f960_0 .net *"_ivl_7", 0 0, L_0x600000fd6580;  1 drivers
v0x600000e4f9f0_0 .net *"_ivl_70", 0 0, L_0x600001545dc0;  1 drivers
v0x600000e4fa80_0 .net *"_ivl_72", 0 0, L_0x600001545e30;  1 drivers
v0x600000e4fb10_0 .net *"_ivl_74", 0 0, L_0x600001545ea0;  1 drivers
v0x600000e4fba0_0 .net *"_ivl_76", 0 0, L_0x600001545f10;  1 drivers
v0x600000e4fc30_0 .net *"_ivl_80", 0 0, L_0x600001545ff0;  1 drivers
v0x600000e4fcc0_0 .net *"_ivl_82", 0 0, L_0x600001546060;  1 drivers
v0x600000e4fd50_0 .net *"_ivl_84", 0 0, L_0x6000015460d0;  1 drivers
v0x600000e4fde0_0 .net *"_ivl_86", 0 0, L_0x600001546140;  1 drivers
v0x600000e4fe70_0 .net *"_ivl_88", 0 0, L_0x6000015461b0;  1 drivers
v0x600000e4ff00_0 .net *"_ivl_9", 0 0, L_0x600000fd6620;  1 drivers
v0x600000e50000_0 .net *"_ivl_90", 0 0, L_0x600001546220;  1 drivers
v0x600000e50090_0 .net *"_ivl_92", 0 0, L_0x600001546290;  1 drivers
v0x600000e50120_0 .net *"_ivl_94", 0 0, L_0x600001546300;  1 drivers
v0x600000e501b0_0 .net *"_ivl_96", 0 0, L_0x600001546370;  1 drivers
v0x600000e50240_0 .net *"_ivl_98", 0 0, L_0x6000015463e0;  1 drivers
L_0x600000fd6440 .part L_0x600000fd6ee0, 0, 1;
L_0x600000fd64e0 .part L_0x600000fd6f80, 0, 1;
L_0x600000fd6580 .part L_0x600000fd6ee0, 1, 1;
L_0x600000fd6620 .part L_0x600000fd6f80, 1, 1;
L_0x600000fd66c0 .part L_0x600000fd6ee0, 2, 1;
L_0x600000fd6760 .part L_0x600000fd6f80, 2, 1;
L_0x600000fd6800 .part L_0x600000fd6ee0, 3, 1;
L_0x600000fd68a0 .part L_0x600000fd6f80, 3, 1;
L_0x600000fd6940 .part L_0x600000fd6ee0, 0, 1;
L_0x600000fd69e0 .part L_0x600000fd6f80, 0, 1;
L_0x600000fd6a80 .part L_0x600000fd6ee0, 1, 1;
L_0x600000fd6b20 .part L_0x600000fd6f80, 1, 1;
L_0x600000fd6bc0 .part L_0x600000fd6ee0, 2, 1;
L_0x600000fd6c60 .part L_0x600000fd6f80, 2, 1;
L_0x600000fd6d00 .part L_0x600000fd6ee0, 3, 1;
L_0x600000fd6da0 .part L_0x600000fd6f80, 3, 1;
L_0x600000fd6e40 .concat8 [ 1 1 1 1], L_0x600001546680, L_0x6000015466f0, L_0x600001546760, L_0x6000015467d0;
S_0x7fab8b5f3610 .scope module, "CLA4_1" "CLA_4bit" 14 24, 10 1 0, S_0x7fab8b5e54d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001546840 .functor XOR 1, L_0x600000fd7020, L_0x600000fd70c0, C4<0>, C4<0>;
L_0x6000015468b0 .functor XOR 1, L_0x600000fd7160, L_0x600000fd7200, C4<0>, C4<0>;
L_0x600001546920 .functor XOR 1, L_0x600000fd72a0, L_0x600000fd7340, C4<0>, C4<0>;
L_0x600001546990 .functor XOR 1, L_0x600000fd73e0, L_0x600000fd7480, C4<0>, C4<0>;
L_0x600001546a00 .functor AND 1, L_0x600000fd7520, L_0x600000fd75c0, C4<1>, C4<1>;
L_0x600001546a70 .functor AND 1, L_0x600000fd7660, L_0x600000fd7700, C4<1>, C4<1>;
L_0x600001546b50 .functor AND 1, L_0x600000fd77a0, L_0x600000fd7840, C4<1>, C4<1>;
L_0x600001546ae0 .functor AND 1, L_0x600000fd78e0, L_0x600000fd7980, C4<1>, C4<1>;
L_0x600001546bc0 .functor AND 1, L_0x600001546610, L_0x600001546840, C4<1>, C4<1>;
L_0x600001546c30 .functor OR 1, L_0x600001546a00, L_0x600001546bc0, C4<0>, C4<0>;
L_0x600001546ca0 .functor AND 1, L_0x600001546a00, L_0x6000015468b0, C4<1>, C4<1>;
L_0x600001546d10 .functor OR 1, L_0x600001546a70, L_0x600001546ca0, C4<0>, C4<0>;
L_0x600001546d80 .functor AND 1, L_0x600001546610, L_0x600001546840, C4<1>, C4<1>;
L_0x600001546e60 .functor AND 1, L_0x600001546d80, L_0x6000015468b0, C4<1>, C4<1>;
L_0x600001546ed0 .functor OR 1, L_0x600001546d10, L_0x600001546e60, C4<0>, C4<0>;
L_0x600001546df0 .functor AND 1, L_0x600001546a70, L_0x600001546920, C4<1>, C4<1>;
L_0x600001546f40 .functor OR 1, L_0x600001546b50, L_0x600001546df0, C4<0>, C4<0>;
L_0x600001546fb0 .functor AND 1, L_0x600001546a00, L_0x6000015468b0, C4<1>, C4<1>;
L_0x600001547020 .functor AND 1, L_0x600001546fb0, L_0x600001546920, C4<1>, C4<1>;
L_0x600001547090 .functor OR 1, L_0x600001546f40, L_0x600001547020, C4<0>, C4<0>;
L_0x600001547100 .functor AND 1, L_0x600001546610, L_0x600001546840, C4<1>, C4<1>;
L_0x600001547170 .functor AND 1, L_0x600001547100, L_0x6000015468b0, C4<1>, C4<1>;
L_0x6000015471e0 .functor AND 1, L_0x600001547170, L_0x600001546920, C4<1>, C4<1>;
L_0x600001547250 .functor OR 1, L_0x600001547090, L_0x6000015471e0, C4<0>, C4<0>;
L_0x6000015472c0 .functor AND 1, L_0x600001546b50, L_0x600001546990, C4<1>, C4<1>;
L_0x600001547330 .functor OR 1, L_0x600001546ae0, L_0x6000015472c0, C4<0>, C4<0>;
L_0x6000015473a0 .functor AND 1, L_0x600001546a70, L_0x600001546920, C4<1>, C4<1>;
L_0x600001547410 .functor AND 1, L_0x6000015473a0, L_0x600001546990, C4<1>, C4<1>;
L_0x600001547480 .functor OR 1, L_0x600001547330, L_0x600001547410, C4<0>, C4<0>;
L_0x6000015474f0 .functor AND 1, L_0x600001546a00, L_0x6000015468b0, C4<1>, C4<1>;
L_0x600001547560 .functor AND 1, L_0x6000015474f0, L_0x600001546920, C4<1>, C4<1>;
L_0x6000015475d0 .functor AND 1, L_0x600001547560, L_0x600001546990, C4<1>, C4<1>;
L_0x600001547640 .functor OR 1, L_0x600001547480, L_0x6000015475d0, C4<0>, C4<0>;
L_0x6000015476b0 .functor AND 1, L_0x600001546610, L_0x600001546840, C4<1>, C4<1>;
L_0x600001547720 .functor AND 1, L_0x6000015476b0, L_0x6000015468b0, C4<1>, C4<1>;
L_0x600001547790 .functor AND 1, L_0x600001547720, L_0x600001546920, C4<1>, C4<1>;
L_0x600001547800 .functor AND 1, L_0x600001547790, L_0x600001546990, C4<1>, C4<1>;
L_0x600001547870 .functor OR 1, L_0x600001547640, L_0x600001547800, C4<0>, C4<0>;
L_0x6000015478e0 .functor BUFZ 1, L_0x600001547870, C4<0>, C4<0>, C4<0>;
L_0x600001547950 .functor XOR 1, L_0x600001546840, L_0x600001546610, C4<0>, C4<0>;
L_0x6000015479c0 .functor XOR 1, L_0x6000015468b0, L_0x600001546c30, C4<0>, C4<0>;
L_0x600001547a30 .functor XOR 1, L_0x600001546920, L_0x600001546ed0, C4<0>, C4<0>;
L_0x600001547aa0 .functor XOR 1, L_0x600001546990, L_0x600001547250, C4<0>, C4<0>;
v0x600000e502d0_0 .net "A", 3 0, L_0x600000fd7ac0;  1 drivers
v0x600000e50360_0 .net "B", 3 0, L_0x600000fd7b60;  1 drivers
v0x600000e503f0_0 .net "C0", 0 0, L_0x600001546c30;  1 drivers
v0x600000e50480_0 .net "C1", 0 0, L_0x600001546ed0;  1 drivers
v0x600000e50510_0 .net "C2", 0 0, L_0x600001547250;  1 drivers
v0x600000e505a0_0 .net "C3", 0 0, L_0x600001547870;  1 drivers
v0x600000e50630_0 .net "Cin", 0 0, L_0x600001546610;  alias, 1 drivers
v0x600000e506c0_0 .net "Cout", 0 0, L_0x6000015478e0;  alias, 1 drivers
v0x600000e50750_0 .net "G0", 0 0, L_0x600001546a00;  1 drivers
v0x600000e507e0_0 .net "G1", 0 0, L_0x600001546a70;  1 drivers
v0x600000e50870_0 .net "G2", 0 0, L_0x600001546b50;  1 drivers
v0x600000e50900_0 .net "G3", 0 0, L_0x600001546ae0;  1 drivers
v0x600000e50990_0 .net "P0", 0 0, L_0x600001546840;  1 drivers
v0x600000e50a20_0 .net "P1", 0 0, L_0x6000015468b0;  1 drivers
v0x600000e50ab0_0 .net "P2", 0 0, L_0x600001546920;  1 drivers
v0x600000e50b40_0 .net "P3", 0 0, L_0x600001546990;  1 drivers
v0x600000e50bd0_0 .net "Sum", 3 0, L_0x600000fd7a20;  1 drivers
v0x600000e50c60_0 .net *"_ivl_1", 0 0, L_0x600000fd7020;  1 drivers
v0x600000e50cf0_0 .net *"_ivl_100", 0 0, L_0x600001547720;  1 drivers
v0x600000e50d80_0 .net *"_ivl_102", 0 0, L_0x600001547790;  1 drivers
v0x600000e50e10_0 .net *"_ivl_104", 0 0, L_0x600001547800;  1 drivers
v0x600000e50ea0_0 .net *"_ivl_112", 0 0, L_0x600001547950;  1 drivers
v0x600000e50f30_0 .net *"_ivl_116", 0 0, L_0x6000015479c0;  1 drivers
v0x600000e50fc0_0 .net *"_ivl_120", 0 0, L_0x600001547a30;  1 drivers
v0x600000e51050_0 .net *"_ivl_125", 0 0, L_0x600001547aa0;  1 drivers
v0x600000e510e0_0 .net *"_ivl_13", 0 0, L_0x600000fd72a0;  1 drivers
v0x600000e51170_0 .net *"_ivl_15", 0 0, L_0x600000fd7340;  1 drivers
v0x600000e51200_0 .net *"_ivl_19", 0 0, L_0x600000fd73e0;  1 drivers
v0x600000e51290_0 .net *"_ivl_21", 0 0, L_0x600000fd7480;  1 drivers
v0x600000e51320_0 .net *"_ivl_25", 0 0, L_0x600000fd7520;  1 drivers
v0x600000e513b0_0 .net *"_ivl_27", 0 0, L_0x600000fd75c0;  1 drivers
v0x600000e51440_0 .net *"_ivl_3", 0 0, L_0x600000fd70c0;  1 drivers
v0x600000e514d0_0 .net *"_ivl_31", 0 0, L_0x600000fd7660;  1 drivers
v0x600000e51560_0 .net *"_ivl_33", 0 0, L_0x600000fd7700;  1 drivers
v0x600000e515f0_0 .net *"_ivl_37", 0 0, L_0x600000fd77a0;  1 drivers
v0x600000e51680_0 .net *"_ivl_39", 0 0, L_0x600000fd7840;  1 drivers
v0x600000e51710_0 .net *"_ivl_43", 0 0, L_0x600000fd78e0;  1 drivers
v0x600000e517a0_0 .net *"_ivl_45", 0 0, L_0x600000fd7980;  1 drivers
v0x600000e51830_0 .net *"_ivl_48", 0 0, L_0x600001546bc0;  1 drivers
v0x600000e518c0_0 .net *"_ivl_52", 0 0, L_0x600001546ca0;  1 drivers
v0x600000e51950_0 .net *"_ivl_54", 0 0, L_0x600001546d10;  1 drivers
v0x600000e519e0_0 .net *"_ivl_56", 0 0, L_0x600001546d80;  1 drivers
v0x600000e51a70_0 .net *"_ivl_58", 0 0, L_0x600001546e60;  1 drivers
v0x600000e51b00_0 .net *"_ivl_62", 0 0, L_0x600001546df0;  1 drivers
v0x600000e51b90_0 .net *"_ivl_64", 0 0, L_0x600001546f40;  1 drivers
v0x600000e51c20_0 .net *"_ivl_66", 0 0, L_0x600001546fb0;  1 drivers
v0x600000e51cb0_0 .net *"_ivl_68", 0 0, L_0x600001547020;  1 drivers
v0x600000e51d40_0 .net *"_ivl_7", 0 0, L_0x600000fd7160;  1 drivers
v0x600000e51dd0_0 .net *"_ivl_70", 0 0, L_0x600001547090;  1 drivers
v0x600000e51e60_0 .net *"_ivl_72", 0 0, L_0x600001547100;  1 drivers
v0x600000e51ef0_0 .net *"_ivl_74", 0 0, L_0x600001547170;  1 drivers
v0x600000e51f80_0 .net *"_ivl_76", 0 0, L_0x6000015471e0;  1 drivers
v0x600000e52010_0 .net *"_ivl_80", 0 0, L_0x6000015472c0;  1 drivers
v0x600000e520a0_0 .net *"_ivl_82", 0 0, L_0x600001547330;  1 drivers
v0x600000e52130_0 .net *"_ivl_84", 0 0, L_0x6000015473a0;  1 drivers
v0x600000e521c0_0 .net *"_ivl_86", 0 0, L_0x600001547410;  1 drivers
v0x600000e52250_0 .net *"_ivl_88", 0 0, L_0x600001547480;  1 drivers
v0x600000e522e0_0 .net *"_ivl_9", 0 0, L_0x600000fd7200;  1 drivers
v0x600000e52370_0 .net *"_ivl_90", 0 0, L_0x6000015474f0;  1 drivers
v0x600000e52400_0 .net *"_ivl_92", 0 0, L_0x600001547560;  1 drivers
v0x600000e52490_0 .net *"_ivl_94", 0 0, L_0x6000015475d0;  1 drivers
v0x600000e52520_0 .net *"_ivl_96", 0 0, L_0x600001547640;  1 drivers
v0x600000e525b0_0 .net *"_ivl_98", 0 0, L_0x6000015476b0;  1 drivers
L_0x600000fd7020 .part L_0x600000fd7ac0, 0, 1;
L_0x600000fd70c0 .part L_0x600000fd7b60, 0, 1;
L_0x600000fd7160 .part L_0x600000fd7ac0, 1, 1;
L_0x600000fd7200 .part L_0x600000fd7b60, 1, 1;
L_0x600000fd72a0 .part L_0x600000fd7ac0, 2, 1;
L_0x600000fd7340 .part L_0x600000fd7b60, 2, 1;
L_0x600000fd73e0 .part L_0x600000fd7ac0, 3, 1;
L_0x600000fd7480 .part L_0x600000fd7b60, 3, 1;
L_0x600000fd7520 .part L_0x600000fd7ac0, 0, 1;
L_0x600000fd75c0 .part L_0x600000fd7b60, 0, 1;
L_0x600000fd7660 .part L_0x600000fd7ac0, 1, 1;
L_0x600000fd7700 .part L_0x600000fd7b60, 1, 1;
L_0x600000fd77a0 .part L_0x600000fd7ac0, 2, 1;
L_0x600000fd7840 .part L_0x600000fd7b60, 2, 1;
L_0x600000fd78e0 .part L_0x600000fd7ac0, 3, 1;
L_0x600000fd7980 .part L_0x600000fd7b60, 3, 1;
L_0x600000fd7a20 .concat8 [ 1 1 1 1], L_0x600001547950, L_0x6000015479c0, L_0x600001547a30, L_0x600001547aa0;
S_0x7fab8b5f2ea0 .scope module, "CLA4_2" "CLA_4bit" 14 25, 10 1 0, S_0x7fab8b5e54d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001547b10 .functor XOR 1, L_0x600000fd7c00, L_0x600000fd7ca0, C4<0>, C4<0>;
L_0x600001547b80 .functor XOR 1, L_0x600000fd7d40, L_0x600000fd7de0, C4<0>, C4<0>;
L_0x600001547bf0 .functor XOR 1, L_0x600000fd7e80, L_0x600000fd7f20, C4<0>, C4<0>;
L_0x600001547c60 .functor XOR 1, L_0x600000fd8000, L_0x600000fd80a0, C4<0>, C4<0>;
L_0x600001547cd0 .functor AND 1, L_0x600000fd8140, L_0x600000fd81e0, C4<1>, C4<1>;
L_0x600001547d40 .functor AND 1, L_0x600000fd8280, L_0x600000fd8320, C4<1>, C4<1>;
L_0x600001547e20 .functor AND 1, L_0x600000fd83c0, L_0x600000fd8460, C4<1>, C4<1>;
L_0x600001547db0 .functor AND 1, L_0x600000fd8500, L_0x600000fd85a0, C4<1>, C4<1>;
L_0x600001547e90 .functor AND 1, L_0x6000015478e0, L_0x600001547b10, C4<1>, C4<1>;
L_0x600001547f00 .functor OR 1, L_0x600001547cd0, L_0x600001547e90, C4<0>, C4<0>;
L_0x600001547f70 .functor AND 1, L_0x600001547cd0, L_0x600001547b80, C4<1>, C4<1>;
L_0x600001548000 .functor OR 1, L_0x600001547d40, L_0x600001547f70, C4<0>, C4<0>;
L_0x600001548070 .functor AND 1, L_0x6000015478e0, L_0x600001547b10, C4<1>, C4<1>;
L_0x600001548150 .functor AND 1, L_0x600001548070, L_0x600001547b80, C4<1>, C4<1>;
L_0x6000015481c0 .functor OR 1, L_0x600001548000, L_0x600001548150, C4<0>, C4<0>;
L_0x6000015480e0 .functor AND 1, L_0x600001547d40, L_0x600001547bf0, C4<1>, C4<1>;
L_0x600001548230 .functor OR 1, L_0x600001547e20, L_0x6000015480e0, C4<0>, C4<0>;
L_0x6000015482a0 .functor AND 1, L_0x600001547cd0, L_0x600001547b80, C4<1>, C4<1>;
L_0x600001548310 .functor AND 1, L_0x6000015482a0, L_0x600001547bf0, C4<1>, C4<1>;
L_0x600001548380 .functor OR 1, L_0x600001548230, L_0x600001548310, C4<0>, C4<0>;
L_0x6000015483f0 .functor AND 1, L_0x6000015478e0, L_0x600001547b10, C4<1>, C4<1>;
L_0x600001548460 .functor AND 1, L_0x6000015483f0, L_0x600001547b80, C4<1>, C4<1>;
L_0x6000015484d0 .functor AND 1, L_0x600001548460, L_0x600001547bf0, C4<1>, C4<1>;
L_0x600001548540 .functor OR 1, L_0x600001548380, L_0x6000015484d0, C4<0>, C4<0>;
L_0x6000015485b0 .functor AND 1, L_0x600001547e20, L_0x600001547c60, C4<1>, C4<1>;
L_0x600001548620 .functor OR 1, L_0x600001547db0, L_0x6000015485b0, C4<0>, C4<0>;
L_0x600001548690 .functor AND 1, L_0x600001547d40, L_0x600001547bf0, C4<1>, C4<1>;
L_0x600001548700 .functor AND 1, L_0x600001548690, L_0x600001547c60, C4<1>, C4<1>;
L_0x600001548770 .functor OR 1, L_0x600001548620, L_0x600001548700, C4<0>, C4<0>;
L_0x6000015487e0 .functor AND 1, L_0x600001547cd0, L_0x600001547b80, C4<1>, C4<1>;
L_0x600001548850 .functor AND 1, L_0x6000015487e0, L_0x600001547bf0, C4<1>, C4<1>;
L_0x6000015488c0 .functor AND 1, L_0x600001548850, L_0x600001547c60, C4<1>, C4<1>;
L_0x600001548930 .functor OR 1, L_0x600001548770, L_0x6000015488c0, C4<0>, C4<0>;
L_0x6000015489a0 .functor AND 1, L_0x6000015478e0, L_0x600001547b10, C4<1>, C4<1>;
L_0x600001548a10 .functor AND 1, L_0x6000015489a0, L_0x600001547b80, C4<1>, C4<1>;
L_0x600001548a80 .functor AND 1, L_0x600001548a10, L_0x600001547bf0, C4<1>, C4<1>;
L_0x600001548af0 .functor AND 1, L_0x600001548a80, L_0x600001547c60, C4<1>, C4<1>;
L_0x600001548b60 .functor OR 1, L_0x600001548930, L_0x600001548af0, C4<0>, C4<0>;
L_0x600001548bd0 .functor BUFZ 1, L_0x600001548b60, C4<0>, C4<0>, C4<0>;
L_0x600001548c40 .functor XOR 1, L_0x600001547b10, L_0x6000015478e0, C4<0>, C4<0>;
L_0x600001548cb0 .functor XOR 1, L_0x600001547b80, L_0x600001547f00, C4<0>, C4<0>;
L_0x600001548d20 .functor XOR 1, L_0x600001547bf0, L_0x6000015481c0, C4<0>, C4<0>;
L_0x600001548d90 .functor XOR 1, L_0x600001547c60, L_0x600001548540, C4<0>, C4<0>;
v0x600000e52640_0 .net "A", 3 0, L_0x600000fd86e0;  1 drivers
v0x600000e526d0_0 .net "B", 3 0, L_0x600000fd8780;  1 drivers
v0x600000e52760_0 .net "C0", 0 0, L_0x600001547f00;  1 drivers
v0x600000e527f0_0 .net "C1", 0 0, L_0x6000015481c0;  1 drivers
v0x600000e52880_0 .net "C2", 0 0, L_0x600001548540;  1 drivers
v0x600000e52910_0 .net "C3", 0 0, L_0x600001548b60;  1 drivers
v0x600000e529a0_0 .net "Cin", 0 0, L_0x6000015478e0;  alias, 1 drivers
v0x600000e52a30_0 .net "Cout", 0 0, L_0x600001548bd0;  alias, 1 drivers
v0x600000e52ac0_0 .net "G0", 0 0, L_0x600001547cd0;  1 drivers
v0x600000e52b50_0 .net "G1", 0 0, L_0x600001547d40;  1 drivers
v0x600000e52be0_0 .net "G2", 0 0, L_0x600001547e20;  1 drivers
v0x600000e52c70_0 .net "G3", 0 0, L_0x600001547db0;  1 drivers
v0x600000e52d00_0 .net "P0", 0 0, L_0x600001547b10;  1 drivers
v0x600000e52d90_0 .net "P1", 0 0, L_0x600001547b80;  1 drivers
v0x600000e52e20_0 .net "P2", 0 0, L_0x600001547bf0;  1 drivers
v0x600000e52eb0_0 .net "P3", 0 0, L_0x600001547c60;  1 drivers
v0x600000e52f40_0 .net "Sum", 3 0, L_0x600000fd8640;  1 drivers
v0x600000e52fd0_0 .net *"_ivl_1", 0 0, L_0x600000fd7c00;  1 drivers
v0x600000e53060_0 .net *"_ivl_100", 0 0, L_0x600001548a10;  1 drivers
v0x600000e530f0_0 .net *"_ivl_102", 0 0, L_0x600001548a80;  1 drivers
v0x600000e53180_0 .net *"_ivl_104", 0 0, L_0x600001548af0;  1 drivers
v0x600000e53210_0 .net *"_ivl_112", 0 0, L_0x600001548c40;  1 drivers
v0x600000e532a0_0 .net *"_ivl_116", 0 0, L_0x600001548cb0;  1 drivers
v0x600000e53330_0 .net *"_ivl_120", 0 0, L_0x600001548d20;  1 drivers
v0x600000e533c0_0 .net *"_ivl_125", 0 0, L_0x600001548d90;  1 drivers
v0x600000e53450_0 .net *"_ivl_13", 0 0, L_0x600000fd7e80;  1 drivers
v0x600000e534e0_0 .net *"_ivl_15", 0 0, L_0x600000fd7f20;  1 drivers
v0x600000e53570_0 .net *"_ivl_19", 0 0, L_0x600000fd8000;  1 drivers
v0x600000e53600_0 .net *"_ivl_21", 0 0, L_0x600000fd80a0;  1 drivers
v0x600000e53690_0 .net *"_ivl_25", 0 0, L_0x600000fd8140;  1 drivers
v0x600000e53720_0 .net *"_ivl_27", 0 0, L_0x600000fd81e0;  1 drivers
v0x600000e537b0_0 .net *"_ivl_3", 0 0, L_0x600000fd7ca0;  1 drivers
v0x600000e53840_0 .net *"_ivl_31", 0 0, L_0x600000fd8280;  1 drivers
v0x600000e538d0_0 .net *"_ivl_33", 0 0, L_0x600000fd8320;  1 drivers
v0x600000e53960_0 .net *"_ivl_37", 0 0, L_0x600000fd83c0;  1 drivers
v0x600000e539f0_0 .net *"_ivl_39", 0 0, L_0x600000fd8460;  1 drivers
v0x600000e53a80_0 .net *"_ivl_43", 0 0, L_0x600000fd8500;  1 drivers
v0x600000e53b10_0 .net *"_ivl_45", 0 0, L_0x600000fd85a0;  1 drivers
v0x600000e53ba0_0 .net *"_ivl_48", 0 0, L_0x600001547e90;  1 drivers
v0x600000e53c30_0 .net *"_ivl_52", 0 0, L_0x600001547f70;  1 drivers
v0x600000e53cc0_0 .net *"_ivl_54", 0 0, L_0x600001548000;  1 drivers
v0x600000e53d50_0 .net *"_ivl_56", 0 0, L_0x600001548070;  1 drivers
v0x600000e53de0_0 .net *"_ivl_58", 0 0, L_0x600001548150;  1 drivers
v0x600000e53e70_0 .net *"_ivl_62", 0 0, L_0x6000015480e0;  1 drivers
v0x600000e53f00_0 .net *"_ivl_64", 0 0, L_0x600001548230;  1 drivers
v0x600000e54000_0 .net *"_ivl_66", 0 0, L_0x6000015482a0;  1 drivers
v0x600000e54090_0 .net *"_ivl_68", 0 0, L_0x600001548310;  1 drivers
v0x600000e54120_0 .net *"_ivl_7", 0 0, L_0x600000fd7d40;  1 drivers
v0x600000e541b0_0 .net *"_ivl_70", 0 0, L_0x600001548380;  1 drivers
v0x600000e54240_0 .net *"_ivl_72", 0 0, L_0x6000015483f0;  1 drivers
v0x600000e542d0_0 .net *"_ivl_74", 0 0, L_0x600001548460;  1 drivers
v0x600000e54360_0 .net *"_ivl_76", 0 0, L_0x6000015484d0;  1 drivers
v0x600000e543f0_0 .net *"_ivl_80", 0 0, L_0x6000015485b0;  1 drivers
v0x600000e54480_0 .net *"_ivl_82", 0 0, L_0x600001548620;  1 drivers
v0x600000e54510_0 .net *"_ivl_84", 0 0, L_0x600001548690;  1 drivers
v0x600000e545a0_0 .net *"_ivl_86", 0 0, L_0x600001548700;  1 drivers
v0x600000e54630_0 .net *"_ivl_88", 0 0, L_0x600001548770;  1 drivers
v0x600000e546c0_0 .net *"_ivl_9", 0 0, L_0x600000fd7de0;  1 drivers
v0x600000e54750_0 .net *"_ivl_90", 0 0, L_0x6000015487e0;  1 drivers
v0x600000e547e0_0 .net *"_ivl_92", 0 0, L_0x600001548850;  1 drivers
v0x600000e54870_0 .net *"_ivl_94", 0 0, L_0x6000015488c0;  1 drivers
v0x600000e54900_0 .net *"_ivl_96", 0 0, L_0x600001548930;  1 drivers
v0x600000e54990_0 .net *"_ivl_98", 0 0, L_0x6000015489a0;  1 drivers
L_0x600000fd7c00 .part L_0x600000fd86e0, 0, 1;
L_0x600000fd7ca0 .part L_0x600000fd8780, 0, 1;
L_0x600000fd7d40 .part L_0x600000fd86e0, 1, 1;
L_0x600000fd7de0 .part L_0x600000fd8780, 1, 1;
L_0x600000fd7e80 .part L_0x600000fd86e0, 2, 1;
L_0x600000fd7f20 .part L_0x600000fd8780, 2, 1;
L_0x600000fd8000 .part L_0x600000fd86e0, 3, 1;
L_0x600000fd80a0 .part L_0x600000fd8780, 3, 1;
L_0x600000fd8140 .part L_0x600000fd86e0, 0, 1;
L_0x600000fd81e0 .part L_0x600000fd8780, 0, 1;
L_0x600000fd8280 .part L_0x600000fd86e0, 1, 1;
L_0x600000fd8320 .part L_0x600000fd8780, 1, 1;
L_0x600000fd83c0 .part L_0x600000fd86e0, 2, 1;
L_0x600000fd8460 .part L_0x600000fd8780, 2, 1;
L_0x600000fd8500 .part L_0x600000fd86e0, 3, 1;
L_0x600000fd85a0 .part L_0x600000fd8780, 3, 1;
L_0x600000fd8640 .concat8 [ 1 1 1 1], L_0x600001548c40, L_0x600001548cb0, L_0x600001548d20, L_0x600001548d90;
S_0x7fab8b5f2730 .scope module, "CLA4_3" "CLA_4bit" 14 26, 10 1 0, S_0x7fab8b5e54d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001548e00 .functor XOR 1, L_0x600000fd8820, L_0x600000fd88c0, C4<0>, C4<0>;
L_0x600001548e70 .functor XOR 1, L_0x600000fd8960, L_0x600000fd8a00, C4<0>, C4<0>;
L_0x600001548ee0 .functor XOR 1, L_0x600000fd8aa0, L_0x600000fd8b40, C4<0>, C4<0>;
L_0x600001548f50 .functor XOR 1, L_0x600000fd8be0, L_0x600000fd8c80, C4<0>, C4<0>;
L_0x600001548fc0 .functor AND 1, L_0x600000fd8d20, L_0x600000fd8dc0, C4<1>, C4<1>;
L_0x600001549030 .functor AND 1, L_0x600000fd8e60, L_0x600000fd8f00, C4<1>, C4<1>;
L_0x600001549110 .functor AND 1, L_0x600000fd8fa0, L_0x600000fd9040, C4<1>, C4<1>;
L_0x6000015490a0 .functor AND 1, L_0x600000fd90e0, L_0x600000fd9180, C4<1>, C4<1>;
L_0x600001549180 .functor AND 1, L_0x600001548bd0, L_0x600001548e00, C4<1>, C4<1>;
L_0x6000015491f0 .functor OR 1, L_0x600001548fc0, L_0x600001549180, C4<0>, C4<0>;
L_0x600001549260 .functor AND 1, L_0x600001548fc0, L_0x600001548e70, C4<1>, C4<1>;
L_0x6000015492d0 .functor OR 1, L_0x600001549030, L_0x600001549260, C4<0>, C4<0>;
L_0x600001549340 .functor AND 1, L_0x600001548bd0, L_0x600001548e00, C4<1>, C4<1>;
L_0x600001549420 .functor AND 1, L_0x600001549340, L_0x600001548e70, C4<1>, C4<1>;
L_0x600001549490 .functor OR 1, L_0x6000015492d0, L_0x600001549420, C4<0>, C4<0>;
L_0x6000015493b0 .functor AND 1, L_0x600001549030, L_0x600001548ee0, C4<1>, C4<1>;
L_0x600001549500 .functor OR 1, L_0x600001549110, L_0x6000015493b0, C4<0>, C4<0>;
L_0x600001549570 .functor AND 1, L_0x600001548fc0, L_0x600001548e70, C4<1>, C4<1>;
L_0x6000015495e0 .functor AND 1, L_0x600001549570, L_0x600001548ee0, C4<1>, C4<1>;
L_0x600001549650 .functor OR 1, L_0x600001549500, L_0x6000015495e0, C4<0>, C4<0>;
L_0x6000015496c0 .functor AND 1, L_0x600001548bd0, L_0x600001548e00, C4<1>, C4<1>;
L_0x600001549730 .functor AND 1, L_0x6000015496c0, L_0x600001548e70, C4<1>, C4<1>;
L_0x6000015497a0 .functor AND 1, L_0x600001549730, L_0x600001548ee0, C4<1>, C4<1>;
L_0x600001549810 .functor OR 1, L_0x600001549650, L_0x6000015497a0, C4<0>, C4<0>;
L_0x600001549880 .functor AND 1, L_0x600001549110, L_0x600001548f50, C4<1>, C4<1>;
L_0x6000015498f0 .functor OR 1, L_0x6000015490a0, L_0x600001549880, C4<0>, C4<0>;
L_0x600001549960 .functor AND 1, L_0x600001549030, L_0x600001548ee0, C4<1>, C4<1>;
L_0x6000015499d0 .functor AND 1, L_0x600001549960, L_0x600001548f50, C4<1>, C4<1>;
L_0x600001549a40 .functor OR 1, L_0x6000015498f0, L_0x6000015499d0, C4<0>, C4<0>;
L_0x600001549ab0 .functor AND 1, L_0x600001548fc0, L_0x600001548e70, C4<1>, C4<1>;
L_0x600001549b20 .functor AND 1, L_0x600001549ab0, L_0x600001548ee0, C4<1>, C4<1>;
L_0x600001549b90 .functor AND 1, L_0x600001549b20, L_0x600001548f50, C4<1>, C4<1>;
L_0x600001549c00 .functor OR 1, L_0x600001549a40, L_0x600001549b90, C4<0>, C4<0>;
L_0x600001549c70 .functor AND 1, L_0x600001548bd0, L_0x600001548e00, C4<1>, C4<1>;
L_0x600001549ce0 .functor AND 1, L_0x600001549c70, L_0x600001548e70, C4<1>, C4<1>;
L_0x600001549d50 .functor AND 1, L_0x600001549ce0, L_0x600001548ee0, C4<1>, C4<1>;
L_0x600001549dc0 .functor AND 1, L_0x600001549d50, L_0x600001548f50, C4<1>, C4<1>;
L_0x600001549e30 .functor OR 1, L_0x600001549c00, L_0x600001549dc0, C4<0>, C4<0>;
L_0x600001549ea0 .functor BUFZ 1, L_0x600001549e30, C4<0>, C4<0>, C4<0>;
L_0x600001549f10 .functor XOR 1, L_0x600001548e00, L_0x600001548bd0, C4<0>, C4<0>;
L_0x600001549f80 .functor XOR 1, L_0x600001548e70, L_0x6000015491f0, C4<0>, C4<0>;
L_0x600001549ff0 .functor XOR 1, L_0x600001548ee0, L_0x600001549490, C4<0>, C4<0>;
L_0x60000154a060 .functor XOR 1, L_0x600001548f50, L_0x600001549810, C4<0>, C4<0>;
v0x600000e54a20_0 .net "A", 3 0, L_0x600000fd92c0;  1 drivers
v0x600000e54ab0_0 .net "B", 3 0, L_0x600000fd9360;  1 drivers
v0x600000e54b40_0 .net "C0", 0 0, L_0x6000015491f0;  1 drivers
v0x600000e54bd0_0 .net "C1", 0 0, L_0x600001549490;  1 drivers
v0x600000e54c60_0 .net "C2", 0 0, L_0x600001549810;  1 drivers
v0x600000e54cf0_0 .net "C3", 0 0, L_0x600001549e30;  1 drivers
v0x600000e54d80_0 .net "Cin", 0 0, L_0x600001548bd0;  alias, 1 drivers
v0x600000e54e10_0 .net "Cout", 0 0, L_0x600001549ea0;  alias, 1 drivers
v0x600000e54ea0_0 .net "G0", 0 0, L_0x600001548fc0;  1 drivers
v0x600000e54f30_0 .net "G1", 0 0, L_0x600001549030;  1 drivers
v0x600000e54fc0_0 .net "G2", 0 0, L_0x600001549110;  1 drivers
v0x600000e55050_0 .net "G3", 0 0, L_0x6000015490a0;  1 drivers
v0x600000e550e0_0 .net "P0", 0 0, L_0x600001548e00;  1 drivers
v0x600000e55170_0 .net "P1", 0 0, L_0x600001548e70;  1 drivers
v0x600000e55200_0 .net "P2", 0 0, L_0x600001548ee0;  1 drivers
v0x600000e55290_0 .net "P3", 0 0, L_0x600001548f50;  1 drivers
v0x600000e55320_0 .net "Sum", 3 0, L_0x600000fd9220;  1 drivers
v0x600000e553b0_0 .net *"_ivl_1", 0 0, L_0x600000fd8820;  1 drivers
v0x600000e55440_0 .net *"_ivl_100", 0 0, L_0x600001549ce0;  1 drivers
v0x600000e554d0_0 .net *"_ivl_102", 0 0, L_0x600001549d50;  1 drivers
v0x600000e55560_0 .net *"_ivl_104", 0 0, L_0x600001549dc0;  1 drivers
v0x600000e555f0_0 .net *"_ivl_112", 0 0, L_0x600001549f10;  1 drivers
v0x600000e55680_0 .net *"_ivl_116", 0 0, L_0x600001549f80;  1 drivers
v0x600000e55710_0 .net *"_ivl_120", 0 0, L_0x600001549ff0;  1 drivers
v0x600000e557a0_0 .net *"_ivl_125", 0 0, L_0x60000154a060;  1 drivers
v0x600000e55830_0 .net *"_ivl_13", 0 0, L_0x600000fd8aa0;  1 drivers
v0x600000e558c0_0 .net *"_ivl_15", 0 0, L_0x600000fd8b40;  1 drivers
v0x600000e55950_0 .net *"_ivl_19", 0 0, L_0x600000fd8be0;  1 drivers
v0x600000e559e0_0 .net *"_ivl_21", 0 0, L_0x600000fd8c80;  1 drivers
v0x600000e55a70_0 .net *"_ivl_25", 0 0, L_0x600000fd8d20;  1 drivers
v0x600000e55b00_0 .net *"_ivl_27", 0 0, L_0x600000fd8dc0;  1 drivers
v0x600000e55b90_0 .net *"_ivl_3", 0 0, L_0x600000fd88c0;  1 drivers
v0x600000e55c20_0 .net *"_ivl_31", 0 0, L_0x600000fd8e60;  1 drivers
v0x600000e55cb0_0 .net *"_ivl_33", 0 0, L_0x600000fd8f00;  1 drivers
v0x600000e55d40_0 .net *"_ivl_37", 0 0, L_0x600000fd8fa0;  1 drivers
v0x600000e55dd0_0 .net *"_ivl_39", 0 0, L_0x600000fd9040;  1 drivers
v0x600000e55e60_0 .net *"_ivl_43", 0 0, L_0x600000fd90e0;  1 drivers
v0x600000e55ef0_0 .net *"_ivl_45", 0 0, L_0x600000fd9180;  1 drivers
v0x600000e55f80_0 .net *"_ivl_48", 0 0, L_0x600001549180;  1 drivers
v0x600000e56010_0 .net *"_ivl_52", 0 0, L_0x600001549260;  1 drivers
v0x600000e560a0_0 .net *"_ivl_54", 0 0, L_0x6000015492d0;  1 drivers
v0x600000e56130_0 .net *"_ivl_56", 0 0, L_0x600001549340;  1 drivers
v0x600000e561c0_0 .net *"_ivl_58", 0 0, L_0x600001549420;  1 drivers
v0x600000e56250_0 .net *"_ivl_62", 0 0, L_0x6000015493b0;  1 drivers
v0x600000e562e0_0 .net *"_ivl_64", 0 0, L_0x600001549500;  1 drivers
v0x600000e56370_0 .net *"_ivl_66", 0 0, L_0x600001549570;  1 drivers
v0x600000e56400_0 .net *"_ivl_68", 0 0, L_0x6000015495e0;  1 drivers
v0x600000e56490_0 .net *"_ivl_7", 0 0, L_0x600000fd8960;  1 drivers
v0x600000e56520_0 .net *"_ivl_70", 0 0, L_0x600001549650;  1 drivers
v0x600000e565b0_0 .net *"_ivl_72", 0 0, L_0x6000015496c0;  1 drivers
v0x600000e56640_0 .net *"_ivl_74", 0 0, L_0x600001549730;  1 drivers
v0x600000e566d0_0 .net *"_ivl_76", 0 0, L_0x6000015497a0;  1 drivers
v0x600000e56760_0 .net *"_ivl_80", 0 0, L_0x600001549880;  1 drivers
v0x600000e567f0_0 .net *"_ivl_82", 0 0, L_0x6000015498f0;  1 drivers
v0x600000e56880_0 .net *"_ivl_84", 0 0, L_0x600001549960;  1 drivers
v0x600000e56910_0 .net *"_ivl_86", 0 0, L_0x6000015499d0;  1 drivers
v0x600000e569a0_0 .net *"_ivl_88", 0 0, L_0x600001549a40;  1 drivers
v0x600000e56a30_0 .net *"_ivl_9", 0 0, L_0x600000fd8a00;  1 drivers
v0x600000e56ac0_0 .net *"_ivl_90", 0 0, L_0x600001549ab0;  1 drivers
v0x600000e56b50_0 .net *"_ivl_92", 0 0, L_0x600001549b20;  1 drivers
v0x600000e56be0_0 .net *"_ivl_94", 0 0, L_0x600001549b90;  1 drivers
v0x600000e56c70_0 .net *"_ivl_96", 0 0, L_0x600001549c00;  1 drivers
v0x600000e56d00_0 .net *"_ivl_98", 0 0, L_0x600001549c70;  1 drivers
L_0x600000fd8820 .part L_0x600000fd92c0, 0, 1;
L_0x600000fd88c0 .part L_0x600000fd9360, 0, 1;
L_0x600000fd8960 .part L_0x600000fd92c0, 1, 1;
L_0x600000fd8a00 .part L_0x600000fd9360, 1, 1;
L_0x600000fd8aa0 .part L_0x600000fd92c0, 2, 1;
L_0x600000fd8b40 .part L_0x600000fd9360, 2, 1;
L_0x600000fd8be0 .part L_0x600000fd92c0, 3, 1;
L_0x600000fd8c80 .part L_0x600000fd9360, 3, 1;
L_0x600000fd8d20 .part L_0x600000fd92c0, 0, 1;
L_0x600000fd8dc0 .part L_0x600000fd9360, 0, 1;
L_0x600000fd8e60 .part L_0x600000fd92c0, 1, 1;
L_0x600000fd8f00 .part L_0x600000fd9360, 1, 1;
L_0x600000fd8fa0 .part L_0x600000fd92c0, 2, 1;
L_0x600000fd9040 .part L_0x600000fd9360, 2, 1;
L_0x600000fd90e0 .part L_0x600000fd92c0, 3, 1;
L_0x600000fd9180 .part L_0x600000fd9360, 3, 1;
L_0x600000fd9220 .concat8 [ 1 1 1 1], L_0x600001549f10, L_0x600001549f80, L_0x600001549ff0, L_0x60000154a060;
S_0x7fab8b5f1fc0 .scope module, "ishift_0" "Shifter" 8 42, 15 1 0, S_0x7fab8b5eb9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Shift_Out";
    .port_info 1 /INPUT 16 "Shift_In";
    .port_info 2 /INPUT 4 "Shift_Val";
    .port_info 3 /INPUT 1 "Mode";
v0x600000e57de0_0 .net "Mode", 0 0, L_0x600000825220;  1 drivers
v0x600000e57e70_0 .net "Shift_In", 15 0, L_0x600000fd6260;  alias, 1 drivers
v0x600000e57f00_0 .net "Shift_Out", 15 0, L_0x6000008250e0;  alias, 1 drivers
v0x600000e58000_0 .net "Shift_Val", 3 0, L_0x600000825180;  1 drivers
v0x600000e58090_0 .net *"_ivl_1", 0 0, L_0x600000823840;  1 drivers
v0x600000e58120_0 .net *"_ivl_11", 0 0, L_0x600000823ac0;  1 drivers
v0x600000e581b0_0 .net *"_ivl_12", 15 0, L_0x600000823c00;  1 drivers
v0x600000e58240_0 .net *"_ivl_14", 13 0, L_0x600000823b60;  1 drivers
L_0x7fab8bb95570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e582d0_0 .net *"_ivl_16", 1 0, L_0x7fab8bb95570;  1 drivers
v0x600000e58360_0 .net *"_ivl_2", 15 0, L_0x600000823980;  1 drivers
v0x600000e583f0_0 .net *"_ivl_21", 0 0, L_0x600000823d40;  1 drivers
v0x600000e58480_0 .net *"_ivl_22", 15 0, L_0x600000823e80;  1 drivers
v0x600000e58510_0 .net *"_ivl_24", 11 0, L_0x600000823de0;  1 drivers
L_0x7fab8bb955b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000e585a0_0 .net *"_ivl_26", 3 0, L_0x7fab8bb955b8;  1 drivers
v0x600000e58630_0 .net *"_ivl_31", 0 0, L_0x600000824000;  1 drivers
v0x600000e586c0_0 .net *"_ivl_32", 15 0, L_0x600000824140;  1 drivers
v0x600000e58750_0 .net *"_ivl_34", 7 0, L_0x6000008240a0;  1 drivers
L_0x7fab8bb95600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600000e587e0_0 .net *"_ivl_36", 7 0, L_0x7fab8bb95600;  1 drivers
v0x600000e58870_0 .net *"_ivl_4", 14 0, L_0x6000008238e0;  1 drivers
v0x600000e58900_0 .net *"_ivl_41", 0 0, L_0x600000824280;  1 drivers
v0x600000e58990_0 .net *"_ivl_43", 0 0, L_0x600000824320;  1 drivers
v0x600000e58a20_0 .net *"_ivl_45", 14 0, L_0x6000008243c0;  1 drivers
v0x600000e58ab0_0 .net *"_ivl_46", 15 0, L_0x600000824500;  1 drivers
v0x600000e58b40_0 .net *"_ivl_51", 0 0, L_0x600000824460;  1 drivers
v0x600000e58bd0_0 .net *"_ivl_53", 0 0, L_0x600000824640;  1 drivers
v0x600000e58c60_0 .net *"_ivl_54", 1 0, L_0x6000008246e0;  1 drivers
v0x600000e58cf0_0 .net *"_ivl_57", 13 0, L_0x600000824780;  1 drivers
v0x600000e58d80_0 .net *"_ivl_58", 15 0, L_0x600000824820;  1 drivers
L_0x7fab8bb95528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e58e10_0 .net *"_ivl_6", 0 0, L_0x7fab8bb95528;  1 drivers
v0x600000e58ea0_0 .net *"_ivl_63", 0 0, L_0x600000824960;  1 drivers
v0x600000e58f30_0 .net *"_ivl_65", 0 0, L_0x600000824a00;  1 drivers
v0x600000e58fc0_0 .net *"_ivl_66", 3 0, L_0x600000824aa0;  1 drivers
v0x600000e59050_0 .net *"_ivl_69", 11 0, L_0x600000824b40;  1 drivers
v0x600000e590e0_0 .net *"_ivl_70", 15 0, L_0x600000824be0;  1 drivers
v0x600000e59170_0 .net *"_ivl_75", 0 0, L_0x600000824d20;  1 drivers
v0x600000e59200_0 .net *"_ivl_77", 0 0, L_0x600000824dc0;  1 drivers
v0x600000e59290_0 .net *"_ivl_78", 7 0, L_0x600000824e60;  1 drivers
v0x600000e59320_0 .net *"_ivl_81", 7 0, L_0x600000824f00;  1 drivers
v0x600000e593b0_0 .net *"_ivl_82", 15 0, L_0x600000824fa0;  1 drivers
v0x600000e59440_0 .net "lbit0", 15 0, L_0x600000823a20;  1 drivers
v0x600000e594d0_0 .net "lbit1", 15 0, L_0x600000823ca0;  1 drivers
v0x600000e59560_0 .net "lbit2", 15 0, L_0x600000823f20;  1 drivers
v0x600000e595f0_0 .net "lbit3", 15 0, L_0x6000008241e0;  1 drivers
v0x600000e59680_0 .net "rbit0", 15 0, L_0x6000008245a0;  1 drivers
v0x600000e59710_0 .net "rbit1", 15 0, L_0x6000008248c0;  1 drivers
v0x600000e597a0_0 .net "rbit2", 15 0, L_0x600000824c80;  1 drivers
v0x600000e59830_0 .net "rbit3", 15 0, L_0x600000825040;  1 drivers
L_0x600000823840 .part L_0x600000825180, 0, 1;
L_0x6000008238e0 .part L_0x600000fd6260, 0, 15;
L_0x600000823980 .concat [ 1 15 0 0], L_0x7fab8bb95528, L_0x6000008238e0;
L_0x600000823a20 .functor MUXZ 16, L_0x600000fd6260, L_0x600000823980, L_0x600000823840, C4<>;
L_0x600000823ac0 .part L_0x600000825180, 1, 1;
L_0x600000823b60 .part L_0x600000823a20, 0, 14;
L_0x600000823c00 .concat [ 2 14 0 0], L_0x7fab8bb95570, L_0x600000823b60;
L_0x600000823ca0 .functor MUXZ 16, L_0x600000823a20, L_0x600000823c00, L_0x600000823ac0, C4<>;
L_0x600000823d40 .part L_0x600000825180, 2, 1;
L_0x600000823de0 .part L_0x600000823ca0, 0, 12;
L_0x600000823e80 .concat [ 4 12 0 0], L_0x7fab8bb955b8, L_0x600000823de0;
L_0x600000823f20 .functor MUXZ 16, L_0x600000823ca0, L_0x600000823e80, L_0x600000823d40, C4<>;
L_0x600000824000 .part L_0x600000825180, 3, 1;
L_0x6000008240a0 .part L_0x600000823ca0, 0, 8;
L_0x600000824140 .concat [ 8 8 0 0], L_0x7fab8bb95600, L_0x6000008240a0;
L_0x6000008241e0 .functor MUXZ 16, L_0x600000823f20, L_0x600000824140, L_0x600000824000, C4<>;
L_0x600000824280 .part L_0x600000825180, 0, 1;
L_0x600000824320 .part L_0x600000fd6260, 15, 1;
L_0x6000008243c0 .part L_0x600000fd6260, 1, 15;
L_0x600000824500 .concat [ 15 1 0 0], L_0x6000008243c0, L_0x600000824320;
L_0x6000008245a0 .functor MUXZ 16, L_0x600000fd6260, L_0x600000824500, L_0x600000824280, C4<>;
L_0x600000824460 .part L_0x600000825180, 1, 1;
L_0x600000824640 .part L_0x6000008245a0, 15, 1;
L_0x6000008246e0 .concat [ 1 1 0 0], L_0x600000824640, L_0x600000824640;
L_0x600000824780 .part L_0x6000008245a0, 2, 14;
L_0x600000824820 .concat [ 14 2 0 0], L_0x600000824780, L_0x6000008246e0;
L_0x6000008248c0 .functor MUXZ 16, L_0x6000008245a0, L_0x600000824820, L_0x600000824460, C4<>;
L_0x600000824960 .part L_0x600000825180, 2, 1;
L_0x600000824a00 .part L_0x6000008248c0, 15, 1;
L_0x600000824aa0 .concat [ 1 1 1 1], L_0x600000824a00, L_0x600000824a00, L_0x600000824a00, L_0x600000824a00;
L_0x600000824b40 .part L_0x6000008248c0, 4, 12;
L_0x600000824be0 .concat [ 12 4 0 0], L_0x600000824b40, L_0x600000824aa0;
L_0x600000824c80 .functor MUXZ 16, L_0x6000008248c0, L_0x600000824be0, L_0x600000824960, C4<>;
L_0x600000824d20 .part L_0x600000825180, 3, 1;
L_0x600000824dc0 .part L_0x600000824c80, 15, 1;
LS_0x600000824e60_0_0 .concat [ 1 1 1 1], L_0x600000824dc0, L_0x600000824dc0, L_0x600000824dc0, L_0x600000824dc0;
LS_0x600000824e60_0_4 .concat [ 1 1 1 1], L_0x600000824dc0, L_0x600000824dc0, L_0x600000824dc0, L_0x600000824dc0;
L_0x600000824e60 .concat [ 4 4 0 0], LS_0x600000824e60_0_0, LS_0x600000824e60_0_4;
L_0x600000824f00 .part L_0x600000824c80, 8, 8;
L_0x600000824fa0 .concat [ 8 8 0 0], L_0x600000824f00, L_0x600000824e60;
L_0x600000825040 .functor MUXZ 16, L_0x600000824c80, L_0x600000824fa0, L_0x600000824d20, C4<>;
L_0x6000008250e0 .functor MUXZ 16, L_0x6000008241e0, L_0x600000825040, L_0x600000825220, C4<>;
S_0x7fab8b5f1850 .scope module, "D_X_flops0" "D_X_Flops" 7 144, 16 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "ALUsrc_in";
    .port_info 4 /OUTPUT 1 "ALUsrc_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /OUTPUT 1 "MemRead_out";
    .port_info 11 /INPUT 1 "MemWrite_in";
    .port_info 12 /OUTPUT 1 "MemWrite_out";
    .port_info 13 /INPUT 1 "branch_inst_in";
    .port_info 14 /OUTPUT 1 "branch_inst_out";
    .port_info 15 /INPUT 1 "branch_src_in";
    .port_info 16 /OUTPUT 1 "branch_src_out";
    .port_info 17 /INPUT 1 "RegDst_in";
    .port_info 18 /OUTPUT 1 "RegDst_out";
    .port_info 19 /INPUT 1 "SavePC_in";
    .port_info 20 /OUTPUT 1 "SavePC_out";
    .port_info 21 /INPUT 1 "halt_in";
    .port_info 22 /OUTPUT 1 "halt_out";
    .port_info 23 /INPUT 1 "LoadPartial_in";
    .port_info 24 /OUTPUT 1 "LoadPartial_out";
    .port_info 25 /INPUT 16 "instruction_in";
    .port_info 26 /OUTPUT 16 "instruction_out";
    .port_info 27 /INPUT 16 "a_in";
    .port_info 28 /OUTPUT 16 "a_out";
    .port_info 29 /INPUT 16 "b_in";
    .port_info 30 /OUTPUT 16 "b_out";
    .port_info 31 /INPUT 16 "imm_in";
    .port_info 32 /OUTPUT 16 "imm_out";
    .port_info 33 /INPUT 16 "oldPC_in";
    .port_info 34 /OUTPUT 16 "oldPC_out";
    .port_info 35 /INPUT 16 "newPC_in";
    .port_info 36 /OUTPUT 16 "newPC_out";
    .port_info 37 /INPUT 4 "reg_dest_in";
    .port_info 38 /OUTPUT 4 "reg_dest_out";
    .port_info 39 /INPUT 4 "Source1_in";
    .port_info 40 /OUTPUT 4 "Source1_out";
    .port_info 41 /INPUT 4 "Source2_in";
    .port_info 42 /OUTPUT 4 "Source2_out";
v0x600000ee0d80_0 .net "ALUsrc_in", 0 0, L_0x600000fd26c0;  alias, 1 drivers
v0x600000ee0e10_0 .net "ALUsrc_out", 0 0, v0x600000dd6e20_0;  alias, 1 drivers
v0x600000ee0ea0_0 .net "LoadPartial_in", 0 0, L_0x600000fd1b80;  alias, 1 drivers
v0x600000ee0f30_0 .net "LoadPartial_out", 0 0, v0x600000dd7180_0;  alias, 1 drivers
v0x600000ee0fc0_0 .net "MemRead_in", 0 0, L_0x600000fd17c0;  alias, 1 drivers
v0x600000ee1050_0 .net "MemRead_out", 0 0, L_0x600001510770;  alias, 1 drivers
v0x600000ee10e0_0 .net "MemWrite_in", 0 0, L_0x600000fd19a0;  alias, 1 drivers
v0x600000ee1170_0 .net "MemWrite_out", 0 0, L_0x600001510700;  alias, 1 drivers
v0x600000ee1200_0 .net "MemtoReg_in", 0 0, L_0x600000fd1860;  alias, 1 drivers
v0x600000ee1290_0 .net "MemtoReg_out", 0 0, L_0x600001510850;  alias, 1 drivers
v0x600000ee1320_0 .net "RegDst_in", 0 0, L_0x600000fd15e0;  alias, 1 drivers
v0x600000ee13b0_0 .net "RegDst_out", 0 0, L_0x6000015105b0;  alias, 1 drivers
v0x600000ee1440_0 .net "RegWrite_in", 0 0, L_0x600001532990;  alias, 1 drivers
v0x600000ee14d0_0 .net "RegWrite_out", 0 0, L_0x6000015107e0;  alias, 1 drivers
v0x600000ee1560_0 .net "SavePC_in", 0 0, L_0x600000fd1cc0;  alias, 1 drivers
v0x600000ee15f0_0 .net "SavePC_out", 0 0, L_0x600001510540;  alias, 1 drivers
v0x600000ee1680_0 .net "Source1_in", 3 0, L_0x600000f930c0;  alias, 1 drivers
v0x600000ee1710_0 .net "Source1_out", 3 0, L_0x600000f87480;  alias, 1 drivers
v0x600000ee17a0_0 .net "Source2_in", 3 0, L_0x600000f932a0;  alias, 1 drivers
v0x600000ee1830_0 .net "Source2_out", 3 0, L_0x600000f877a0;  alias, 1 drivers
v0x600000ee18c0_0 .net "a_in", 15 0, L_0x600000fcfb60;  alias, 1 drivers
v0x600000ee1950_0 .net8 "a_out", 15 0, p0x7fab8b0a1598;  alias, 0 drivers, strength-aware
v0x600000ee19e0_0 .net "b_in", 15 0, L_0x600000fcfca0;  alias, 1 drivers
v0x600000ee1a70_0 .net8 "b_out", 15 0, p0x7fab8b0a6708;  alias, 0 drivers, strength-aware
v0x600000ee1b00_0 .net "branch_inst_in", 0 0, L_0x600000fd0dc0;  alias, 1 drivers
v0x600000ee1b90_0 .net "branch_inst_out", 0 0, L_0x600001510690;  alias, 1 drivers
v0x600000ee1c20_0 .net "branch_src_in", 0 0, L_0x600000fd0e60;  alias, 1 drivers
v0x600000ee1cb0_0 .net "branch_src_out", 0 0, L_0x600001510620;  alias, 1 drivers
v0x600000ee1d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee1dd0_0 .net "halt_in", 0 0, o0x7fab8b0a6c18;  alias, 0 drivers
v0x600000ee1e60_0 .net "halt_out", 0 0, L_0x6000015104d0;  alias, 1 drivers
v0x600000ee1ef0_0 .net "imm_in", 15 0, L_0x600000f93e80;  alias, 1 drivers
v0x600000ee1f80_0 .net8 "imm_out", 15 0, p0x7fab8b0aacf8;  alias, 0 drivers, strength-aware
v0x600000ee2010_0 .net8 "instruction_in", 15 0, p0x7fab8b0aeec8;  alias, 0 drivers, strength-aware
v0x600000ee20a0_0 .net8 "instruction_out", 15 0, p0x7fab8b0aee68;  alias, 0 drivers, strength-aware
v0x600000ee2130_0 .net8 "newPC_in", 15 0, p0x7fab8b0b3038;  alias, 0 drivers, strength-aware
v0x600000ee21c0_0 .net8 "newPC_out", 15 0, p0x7fab8b0b2fd8;  alias, 0 drivers, strength-aware
v0x600000ee2250_0 .net8 "oldPC_in", 15 0, p0x7fab8b0b71a8;  alias, 0 drivers, strength-aware
v0x600000ee22e0_0 .net8 "oldPC_out", 15 0, p0x7fab8b0b7148;  alias, 0 drivers, strength-aware
v0x600000ee2370_0 .net "reg_dest_in", 3 0, L_0x600000f94000;  alias, 1 drivers
v0x600000ee2400_0 .net "reg_dest_out", 3 0, L_0x600000f87160;  alias, 1 drivers
v0x600000ee2490_0 .net "rst", 0 0, L_0x60000157a3e0;  1 drivers
v0x600000ee2520_0 .net "wen", 0 0, L_0x60000157a450;  1 drivers
L_0x600000f87160 .concat [ 1 1 1 1], v0x600000ee0240_0, v0x600000ee05a0_0, v0x600000ee0900_0, v0x600000ee0c60_0;
L_0x600000f87200 .part L_0x600000f94000, 0, 1;
L_0x600000f872a0 .part L_0x600000f94000, 1, 1;
L_0x600000f87340 .part L_0x600000f94000, 2, 1;
L_0x600000f873e0 .part L_0x600000f94000, 3, 1;
L_0x600000f87480 .concat [ 1 1 1 1], v0x600000ea0990_0, v0x600000ea0cf0_0, v0x600000ea1050_0, v0x600000ea13b0_0;
L_0x600000f87520 .part L_0x600000f930c0, 0, 1;
L_0x600000f875c0 .part L_0x600000f930c0, 1, 1;
L_0x600000f87660 .part L_0x600000f930c0, 2, 1;
L_0x600000f87700 .part L_0x600000f930c0, 3, 1;
L_0x600000f877a0 .concat [ 1 1 1 1], v0x600000ea1710_0, v0x600000ea1a70_0, v0x600000ea1dd0_0, v0x600000ea2130_0;
L_0x600000f87840 .part L_0x600000f932a0, 0, 1;
L_0x600000f878e0 .part L_0x600000f932a0, 1, 1;
L_0x600000f87980 .part L_0x600000f932a0, 2, 1;
L_0x600000f87a20 .part L_0x600000f932a0, 3, 1;
S_0x7fab8b5f10e0 .scope module, "ALUsrc_dff" "dff" 16 62, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e5d8c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000dd6c70_0 .net "d", 0 0, L_0x600000fd26c0;  alias, 1 drivers
v0x600000dd6d00_0 .net "q", 0 0, v0x600000dd6e20_0;  alias, 1 drivers
v0x600000dd6d90_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000dd6e20_0 .var "state", 0 0;
v0x600000dd6eb0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
E_0x6000024c2940 .event posedge, v0x600000e5d8c0_0;
S_0x7fab8b3f15f0 .scope module, "LoadPartial_dff" "dff" 16 72, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000dd6f40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000dd6fd0_0 .net "d", 0 0, L_0x600000fd1b80;  alias, 1 drivers
v0x600000dd7060_0 .net "q", 0 0, v0x600000dd7180_0;  alias, 1 drivers
v0x600000dd70f0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000dd7180_0 .var "state", 0 0;
v0x600000dd7210_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3f12c0 .scope module, "MemRead_dff" "dff" 16 65, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001510770 .functor BUFZ 1, v0x600000dd74e0_0, C4<0>, C4<0>, C4<0>;
v0x600000dd72a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000dd7330_0 .net "d", 0 0, L_0x600000fd17c0;  alias, 1 drivers
v0x600000dd73c0_0 .net "q", 0 0, L_0x600001510770;  alias, 1 drivers
v0x600000dd7450_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000dd74e0_0 .var "state", 0 0;
v0x600000dd7570_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3f0e80 .scope module, "MemWrite_dff" "dff" 16 66, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001510700 .functor BUFZ 1, v0x600000dd7840_0, C4<0>, C4<0>, C4<0>;
v0x600000dd7600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000dd7690_0 .net "d", 0 0, L_0x600000fd19a0;  alias, 1 drivers
v0x600000dd7720_0 .net "q", 0 0, L_0x600001510700;  alias, 1 drivers
v0x600000dd77b0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000dd7840_0 .var "state", 0 0;
v0x600000dd78d0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3f0b50 .scope module, "MemtoReg_dff" "dff" 16 63, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001510850 .functor BUFZ 1, v0x600000dd7ba0_0, C4<0>, C4<0>, C4<0>;
v0x600000dd7960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000dd79f0_0 .net "d", 0 0, L_0x600000fd1860;  alias, 1 drivers
v0x600000dd7a80_0 .net "q", 0 0, L_0x600001510850;  alias, 1 drivers
v0x600000dd7b10_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000dd7ba0_0 .var "state", 0 0;
v0x600000dd7c30_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3f0710 .scope module, "RegDst_dff" "dff" 16 69, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015105b0 .functor BUFZ 1, v0x600000dd7f00_0, C4<0>, C4<0>, C4<0>;
v0x600000dd7cc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000dd7d50_0 .net "d", 0 0, L_0x600000fd15e0;  alias, 1 drivers
v0x600000dd7de0_0 .net "q", 0 0, L_0x6000015105b0;  alias, 1 drivers
v0x600000dd7e70_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000dd7f00_0 .var "state", 0 0;
v0x600000ea0000_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3f03e0 .scope module, "RegWrite_dff" "dff" 16 64, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015107e0 .functor BUFZ 1, v0x600000ea02d0_0, C4<0>, C4<0>, C4<0>;
v0x600000ea0090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea0120_0 .net "d", 0 0, L_0x600001532990;  alias, 1 drivers
v0x600000ea01b0_0 .net "q", 0 0, L_0x6000015107e0;  alias, 1 drivers
v0x600000ea0240_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea02d0_0 .var "state", 0 0;
v0x600000ea0360_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3effa0 .scope module, "SavePC_dff" "dff" 16 70, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001510540 .functor BUFZ 1, v0x600000ea0630_0, C4<0>, C4<0>, C4<0>;
v0x600000ea03f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea0480_0 .net "d", 0 0, L_0x600000fd1cc0;  alias, 1 drivers
v0x600000ea0510_0 .net "q", 0 0, L_0x600001510540;  alias, 1 drivers
v0x600000ea05a0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea0630_0 .var "state", 0 0;
v0x600000ea06c0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3efc70 .scope module, "Source1_dff[0]" "dff" 16 76, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea0750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea07e0_0 .net "d", 0 0, L_0x600000f87520;  1 drivers
v0x600000ea0870_0 .net "q", 0 0, v0x600000ea0990_0;  1 drivers
v0x600000ea0900_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea0990_0 .var "state", 0 0;
v0x600000ea0a20_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3ef830 .scope module, "Source1_dff[1]" "dff" 16 76, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea0ab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea0b40_0 .net "d", 0 0, L_0x600000f875c0;  1 drivers
v0x600000ea0bd0_0 .net "q", 0 0, v0x600000ea0cf0_0;  1 drivers
v0x600000ea0c60_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea0cf0_0 .var "state", 0 0;
v0x600000ea0d80_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3ef500 .scope module, "Source1_dff[2]" "dff" 16 76, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea0e10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea0ea0_0 .net "d", 0 0, L_0x600000f87660;  1 drivers
v0x600000ea0f30_0 .net "q", 0 0, v0x600000ea1050_0;  1 drivers
v0x600000ea0fc0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea1050_0 .var "state", 0 0;
v0x600000ea10e0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3ef0c0 .scope module, "Source1_dff[3]" "dff" 16 76, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea1170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea1200_0 .net "d", 0 0, L_0x600000f87700;  1 drivers
v0x600000ea1290_0 .net "q", 0 0, v0x600000ea13b0_0;  1 drivers
v0x600000ea1320_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea13b0_0 .var "state", 0 0;
v0x600000ea1440_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3eed90 .scope module, "Source2_dff[0]" "dff" 16 77, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea14d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea1560_0 .net "d", 0 0, L_0x600000f87840;  1 drivers
v0x600000ea15f0_0 .net "q", 0 0, v0x600000ea1710_0;  1 drivers
v0x600000ea1680_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea1710_0 .var "state", 0 0;
v0x600000ea17a0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3ee950 .scope module, "Source2_dff[1]" "dff" 16 77, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea1830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea18c0_0 .net "d", 0 0, L_0x600000f878e0;  1 drivers
v0x600000ea1950_0 .net "q", 0 0, v0x600000ea1a70_0;  1 drivers
v0x600000ea19e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea1a70_0 .var "state", 0 0;
v0x600000ea1b00_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b7ca0 .scope module, "Source2_dff[2]" "dff" 16 77, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea1b90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea1c20_0 .net "d", 0 0, L_0x600000f87980;  1 drivers
v0x600000ea1cb0_0 .net "q", 0 0, v0x600000ea1dd0_0;  1 drivers
v0x600000ea1d40_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea1dd0_0 .var "state", 0 0;
v0x600000ea1e60_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b7970 .scope module, "Source2_dff[3]" "dff" 16 77, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea1ef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea1f80_0 .net "d", 0 0, L_0x600000f87a20;  1 drivers
v0x600000ea2010_0 .net "q", 0 0, v0x600000ea2130_0;  1 drivers
v0x600000ea20a0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea2130_0 .var "state", 0 0;
v0x600000ea21c0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b7530 .scope module, "a_reg" "Register" 16 83, 5 100 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000df6520_0 .net8 "Bitline1", 15 0, p0x7fab8b0a1598;  alias, 0 drivers, strength-aware
o0x7fab8b0a15c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14ee0 .island tran;
p0x7fab8b0a15c8 .port I0x600003f14ee0, o0x7fab8b0a15c8;
v0x600000df65b0_0 .net8 "Bitline2", 15 0, p0x7fab8b0a15c8;  0 drivers, strength-aware
v0x600000df6370_0 .net "D", 15 0, L_0x600000fcfb60;  alias, 1 drivers
L_0x7fab8bb93998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000df6400_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  1 drivers
L_0x7fab8bb939e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000df6250_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  1 drivers
v0x600000df62e0_0 .net "WriteReg", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000df60a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000df6130_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8ad00 .part L_0x600000fcfb60, 0, 1;
L_0x600000f8ada0 .part L_0x600000fcfb60, 1, 1;
L_0x600000f8ae40 .part L_0x600000fcfb60, 2, 1;
L_0x600000f8aee0 .part L_0x600000fcfb60, 3, 1;
L_0x600000f8af80 .part L_0x600000fcfb60, 4, 1;
L_0x600000f8b020 .part L_0x600000fcfb60, 5, 1;
L_0x600000f8b0c0 .part L_0x600000fcfb60, 6, 1;
L_0x600000f8b160 .part L_0x600000fcfb60, 7, 1;
L_0x600000f8b200 .part L_0x600000fcfb60, 8, 1;
L_0x600000f8b2a0 .part L_0x600000fcfb60, 9, 1;
L_0x600000f8b340 .part L_0x600000fcfb60, 10, 1;
L_0x600000f8b3e0 .part L_0x600000fcfb60, 11, 1;
L_0x600000f8b480 .part L_0x600000fcfb60, 12, 1;
L_0x600000f8b520 .part L_0x600000fcfb60, 13, 1;
L_0x600000f8b5c0 .part L_0x600000fcfb60, 14, 1;
L_0x600000f8b660 .part L_0x600000fcfb60, 15, 1;
p0x7fab8b09d7b8 .port I0x600003f14ea0, L_0x6000015a07e0;
 .tranvp 16 1 0, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09d7b8;
p0x7fab8b09dc08 .port I0x600003f14ea0, L_0x6000015a08c0;
 .tranvp 16 1 1, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09dc08;
p0x7fab8b09dff8 .port I0x600003f14ea0, L_0x6000015a09a0;
 .tranvp 16 1 2, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09dff8;
p0x7fab8b09e3e8 .port I0x600003f14ea0, L_0x6000015a0a80;
 .tranvp 16 1 3, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09e3e8;
p0x7fab8b09e7d8 .port I0x600003f14ea0, L_0x6000015a0b60;
 .tranvp 16 1 4, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09e7d8;
p0x7fab8b09ebc8 .port I0x600003f14ea0, L_0x6000015a0c40;
 .tranvp 16 1 5, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09ebc8;
p0x7fab8b09efb8 .port I0x600003f14ea0, L_0x6000015a0d20;
 .tranvp 16 1 6, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09efb8;
p0x7fab8b09f3a8 .port I0x600003f14ea0, L_0x6000015a0e00;
 .tranvp 16 1 7, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09f3a8;
p0x7fab8b09f798 .port I0x600003f14ea0, L_0x6000015a0ee0;
 .tranvp 16 1 8, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09f798;
p0x7fab8b09fb88 .port I0x600003f14ea0, L_0x6000015a0fc0;
 .tranvp 16 1 9, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09fb88;
p0x7fab8b09ff78 .port I0x600003f14ea0, L_0x6000015a10a0;
 .tranvp 16 1 10, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b09ff78;
p0x7fab8b0a0368 .port I0x600003f14ea0, L_0x6000015a1180;
 .tranvp 16 1 11, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b0a0368;
p0x7fab8b0a0758 .port I0x600003f14ea0, L_0x6000015a1260;
 .tranvp 16 1 12, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b0a0758;
p0x7fab8b0a0b48 .port I0x600003f14ea0, L_0x6000015a1340;
 .tranvp 16 1 13, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b0a0b48;
p0x7fab8b0a0f38 .port I0x600003f14ea0, L_0x6000015a1420;
 .tranvp 16 1 14, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b0a0f38;
p0x7fab8b0a1328 .port I0x600003f14ea0, L_0x6000015a1500;
 .tranvp 16 1 15, I0x600003f14ea0, p0x7fab8b0a1598 p0x7fab8b0a1328;
p0x7fab8b09d7e8 .port I0x600003f14ee0, L_0x6000015a0850;
 .tranvp 16 1 0, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09d7e8;
p0x7fab8b09dc38 .port I0x600003f14ee0, L_0x6000015a0930;
 .tranvp 16 1 1, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09dc38;
p0x7fab8b09e028 .port I0x600003f14ee0, L_0x6000015a0a10;
 .tranvp 16 1 2, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09e028;
p0x7fab8b09e418 .port I0x600003f14ee0, L_0x6000015a0af0;
 .tranvp 16 1 3, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09e418;
p0x7fab8b09e808 .port I0x600003f14ee0, L_0x6000015a0bd0;
 .tranvp 16 1 4, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09e808;
p0x7fab8b09ebf8 .port I0x600003f14ee0, L_0x6000015a0cb0;
 .tranvp 16 1 5, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09ebf8;
p0x7fab8b09efe8 .port I0x600003f14ee0, L_0x6000015a0d90;
 .tranvp 16 1 6, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09efe8;
p0x7fab8b09f3d8 .port I0x600003f14ee0, L_0x6000015a0e70;
 .tranvp 16 1 7, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09f3d8;
p0x7fab8b09f7c8 .port I0x600003f14ee0, L_0x6000015a0f50;
 .tranvp 16 1 8, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09f7c8;
p0x7fab8b09fbb8 .port I0x600003f14ee0, L_0x6000015a1030;
 .tranvp 16 1 9, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09fbb8;
p0x7fab8b09ffa8 .port I0x600003f14ee0, L_0x6000015a1110;
 .tranvp 16 1 10, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b09ffa8;
p0x7fab8b0a0398 .port I0x600003f14ee0, L_0x6000015a11f0;
 .tranvp 16 1 11, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b0a0398;
p0x7fab8b0a0788 .port I0x600003f14ee0, L_0x6000015a12d0;
 .tranvp 16 1 12, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b0a0788;
p0x7fab8b0a0b78 .port I0x600003f14ee0, L_0x6000015a13b0;
 .tranvp 16 1 13, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b0a0b78;
p0x7fab8b0a0f68 .port I0x600003f14ee0, L_0x6000015a1490;
 .tranvp 16 1 14, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b0a0f68;
p0x7fab8b0a1358 .port I0x600003f14ee0, L_0x6000015a1570;
 .tranvp 16 1 15, I0x600003f14ee0, p0x7fab8b0a15c8 p0x7fab8b0a1358;
S_0x7fab8b3b7200 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a07e0 .functor BUFT 1, L_0x600000f89900, C4<0>, C4<0>, C4<0>;
o0x7fab8b09d8d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0850 .functor BUFT 1, o0x7fab8b09d8d8, C4<0>, C4<0>, C4<0>;
v0x600000ea25b0_0 .net8 "Bitline1", 0 0, p0x7fab8b09d7b8;  1 drivers, strength-aware
v0x600000ea2640_0 .net8 "Bitline2", 0 0, p0x7fab8b09d7e8;  1 drivers, strength-aware
v0x600000ea26d0_0 .net "D", 0 0, L_0x600000f8ad00;  1 drivers
v0x600000ea2760_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea27f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea2880_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea2910_0 .net *"_ivl_0", 0 0, L_0x600000f89900;  1 drivers
v0x600000ea29a0_0 .net *"_ivl_6", 0 0, L_0x600000f899a0;  1 drivers
; Elide local net with no drivers, v0x600000ea2a30_0 name=_ivl_8
v0x600000ea2ac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea2b50_0 .net "dffOut", 0 0, v0x600000ea2490_0;  1 drivers
v0x600000ea2be0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f89900 .functor MUXZ 1, v0x600000ea2490_0, L_0x600000f8ad00, L_0x60000157a450, C4<>;
L_0x600000f899a0 .functor MUXZ 1, v0x600000ea2490_0, L_0x600000f8ad00, L_0x60000157a450, C4<>;
S_0x7fab8b3b6dc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b7200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea2250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea22e0_0 .net "d", 0 0, L_0x600000f8ad00;  alias, 1 drivers
v0x600000ea2370_0 .net "q", 0 0, v0x600000ea2490_0;  alias, 1 drivers
v0x600000ea2400_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea2490_0 .var "state", 0 0;
v0x600000ea2520_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b5ee0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a08c0 .functor BUFT 1, L_0x600000f89a40, C4<0>, C4<0>, C4<0>;
o0x7fab8b09dcc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0930 .functor BUFT 1, o0x7fab8b09dcc8, C4<0>, C4<0>, C4<0>;
v0x600000ea2fd0_0 .net8 "Bitline1", 0 0, p0x7fab8b09dc08;  1 drivers, strength-aware
v0x600000ea3060_0 .net8 "Bitline2", 0 0, p0x7fab8b09dc38;  1 drivers, strength-aware
v0x600000ea30f0_0 .net "D", 0 0, L_0x600000f8ada0;  1 drivers
v0x600000ea3180_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea3210_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea32a0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea3330_0 .net *"_ivl_0", 0 0, L_0x600000f89a40;  1 drivers
v0x600000ea33c0_0 .net *"_ivl_6", 0 0, L_0x600000f89ae0;  1 drivers
; Elide local net with no drivers, v0x600000ea3450_0 name=_ivl_8
v0x600000ea34e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea3570_0 .net "dffOut", 0 0, v0x600000ea2eb0_0;  1 drivers
v0x600000ea3600_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f89a40 .functor MUXZ 1, v0x600000ea2eb0_0, L_0x600000f8ada0, L_0x60000157a450, C4<>;
L_0x600000f89ae0 .functor MUXZ 1, v0x600000ea2eb0_0, L_0x600000f8ada0, L_0x60000157a450, C4<>;
S_0x7fab8b3b5bb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b5ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea2c70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea2d00_0 .net "d", 0 0, L_0x600000f8ada0;  alias, 1 drivers
v0x600000ea2d90_0 .net "q", 0 0, v0x600000ea2eb0_0;  alias, 1 drivers
v0x600000ea2e20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea2eb0_0 .var "state", 0 0;
v0x600000ea2f40_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b5770 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a09a0 .functor BUFT 1, L_0x600000f89b80, C4<0>, C4<0>, C4<0>;
o0x7fab8b09e0b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0a10 .functor BUFT 1, o0x7fab8b09e0b8, C4<0>, C4<0>, C4<0>;
v0x600000ea39f0_0 .net8 "Bitline1", 0 0, p0x7fab8b09dff8;  1 drivers, strength-aware
v0x600000ea3a80_0 .net8 "Bitline2", 0 0, p0x7fab8b09e028;  1 drivers, strength-aware
v0x600000ea3b10_0 .net "D", 0 0, L_0x600000f8ae40;  1 drivers
v0x600000ea3ba0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea3c30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea3cc0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea3d50_0 .net *"_ivl_0", 0 0, L_0x600000f89b80;  1 drivers
v0x600000ea3de0_0 .net *"_ivl_6", 0 0, L_0x600000f89c20;  1 drivers
; Elide local net with no drivers, v0x600000ea3e70_0 name=_ivl_8
v0x600000ea3f00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea4000_0 .net "dffOut", 0 0, v0x600000ea38d0_0;  1 drivers
v0x600000ea4090_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f89b80 .functor MUXZ 1, v0x600000ea38d0_0, L_0x600000f8ae40, L_0x60000157a450, C4<>;
L_0x600000f89c20 .functor MUXZ 1, v0x600000ea38d0_0, L_0x600000f8ae40, L_0x60000157a450, C4<>;
S_0x7fab8b3b5440 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b5770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea3690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea3720_0 .net "d", 0 0, L_0x600000f8ae40;  alias, 1 drivers
v0x600000ea37b0_0 .net "q", 0 0, v0x600000ea38d0_0;  alias, 1 drivers
v0x600000ea3840_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea38d0_0 .var "state", 0 0;
v0x600000ea3960_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b5000 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0a80 .functor BUFT 1, L_0x600000f89cc0, C4<0>, C4<0>, C4<0>;
o0x7fab8b09e4a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0af0 .functor BUFT 1, o0x7fab8b09e4a8, C4<0>, C4<0>, C4<0>;
v0x600000ea4480_0 .net8 "Bitline1", 0 0, p0x7fab8b09e3e8;  1 drivers, strength-aware
v0x600000ea4510_0 .net8 "Bitline2", 0 0, p0x7fab8b09e418;  1 drivers, strength-aware
v0x600000ea45a0_0 .net "D", 0 0, L_0x600000f8aee0;  1 drivers
v0x600000ea4630_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea46c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea4750_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea47e0_0 .net *"_ivl_0", 0 0, L_0x600000f89cc0;  1 drivers
v0x600000ea4870_0 .net *"_ivl_6", 0 0, L_0x600000f89d60;  1 drivers
; Elide local net with no drivers, v0x600000ea4900_0 name=_ivl_8
v0x600000ea4990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea4a20_0 .net "dffOut", 0 0, v0x600000ea4360_0;  1 drivers
v0x600000ea4ab0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f89cc0 .functor MUXZ 1, v0x600000ea4360_0, L_0x600000f8aee0, L_0x60000157a450, C4<>;
L_0x600000f89d60 .functor MUXZ 1, v0x600000ea4360_0, L_0x600000f8aee0, L_0x60000157a450, C4<>;
S_0x7fab8b3bbd70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b5000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea4120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea41b0_0 .net "d", 0 0, L_0x600000f8aee0;  alias, 1 drivers
v0x600000ea4240_0 .net "q", 0 0, v0x600000ea4360_0;  alias, 1 drivers
v0x600000ea42d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea4360_0 .var "state", 0 0;
v0x600000ea43f0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3bb930 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0b60 .functor BUFT 1, L_0x600000f89e00, C4<0>, C4<0>, C4<0>;
o0x7fab8b09e898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0bd0 .functor BUFT 1, o0x7fab8b09e898, C4<0>, C4<0>, C4<0>;
v0x600000ea4ea0_0 .net8 "Bitline1", 0 0, p0x7fab8b09e7d8;  1 drivers, strength-aware
v0x600000ea4f30_0 .net8 "Bitline2", 0 0, p0x7fab8b09e808;  1 drivers, strength-aware
v0x600000ea4fc0_0 .net "D", 0 0, L_0x600000f8af80;  1 drivers
v0x600000ea5050_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea50e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea5170_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea5200_0 .net *"_ivl_0", 0 0, L_0x600000f89e00;  1 drivers
v0x600000ea5290_0 .net *"_ivl_6", 0 0, L_0x600000f89ea0;  1 drivers
; Elide local net with no drivers, v0x600000ea5320_0 name=_ivl_8
v0x600000ea53b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea5440_0 .net "dffOut", 0 0, v0x600000ea4d80_0;  1 drivers
v0x600000ea54d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f89e00 .functor MUXZ 1, v0x600000ea4d80_0, L_0x600000f8af80, L_0x60000157a450, C4<>;
L_0x600000f89ea0 .functor MUXZ 1, v0x600000ea4d80_0, L_0x600000f8af80, L_0x60000157a450, C4<>;
S_0x7fab8b3bb600 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3bb930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea4b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea4bd0_0 .net "d", 0 0, L_0x600000f8af80;  alias, 1 drivers
v0x600000ea4c60_0 .net "q", 0 0, v0x600000ea4d80_0;  alias, 1 drivers
v0x600000ea4cf0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea4d80_0 .var "state", 0 0;
v0x600000ea4e10_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3bb1c0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0c40 .functor BUFT 1, L_0x600000f89f40, C4<0>, C4<0>, C4<0>;
o0x7fab8b09ec88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0cb0 .functor BUFT 1, o0x7fab8b09ec88, C4<0>, C4<0>, C4<0>;
v0x600000ea58c0_0 .net8 "Bitline1", 0 0, p0x7fab8b09ebc8;  1 drivers, strength-aware
v0x600000ea5950_0 .net8 "Bitline2", 0 0, p0x7fab8b09ebf8;  1 drivers, strength-aware
v0x600000ea59e0_0 .net "D", 0 0, L_0x600000f8b020;  1 drivers
v0x600000ea5a70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea5b00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea5b90_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea5c20_0 .net *"_ivl_0", 0 0, L_0x600000f89f40;  1 drivers
v0x600000ea5cb0_0 .net *"_ivl_6", 0 0, L_0x600000f89fe0;  1 drivers
; Elide local net with no drivers, v0x600000ea5d40_0 name=_ivl_8
v0x600000ea5dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea5e60_0 .net "dffOut", 0 0, v0x600000ea57a0_0;  1 drivers
v0x600000ea5ef0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f89f40 .functor MUXZ 1, v0x600000ea57a0_0, L_0x600000f8b020, L_0x60000157a450, C4<>;
L_0x600000f89fe0 .functor MUXZ 1, v0x600000ea57a0_0, L_0x600000f8b020, L_0x60000157a450, C4<>;
S_0x7fab8b3ba830 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3bb1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea5560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea55f0_0 .net "d", 0 0, L_0x600000f8b020;  alias, 1 drivers
v0x600000ea5680_0 .net "q", 0 0, v0x600000ea57a0_0;  alias, 1 drivers
v0x600000ea5710_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea57a0_0 .var "state", 0 0;
v0x600000ea5830_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3ba500 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0d20 .functor BUFT 1, L_0x600000f8a080, C4<0>, C4<0>, C4<0>;
o0x7fab8b09f078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0d90 .functor BUFT 1, o0x7fab8b09f078, C4<0>, C4<0>, C4<0>;
v0x600000ea62e0_0 .net8 "Bitline1", 0 0, p0x7fab8b09efb8;  1 drivers, strength-aware
v0x600000ea6370_0 .net8 "Bitline2", 0 0, p0x7fab8b09efe8;  1 drivers, strength-aware
v0x600000ea6400_0 .net "D", 0 0, L_0x600000f8b0c0;  1 drivers
v0x600000ea6490_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea6520_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea65b0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea6640_0 .net *"_ivl_0", 0 0, L_0x600000f8a080;  1 drivers
v0x600000ea66d0_0 .net *"_ivl_6", 0 0, L_0x600000f8a120;  1 drivers
; Elide local net with no drivers, v0x600000ea6760_0 name=_ivl_8
v0x600000ea67f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea6880_0 .net "dffOut", 0 0, v0x600000ea61c0_0;  1 drivers
v0x600000ea6910_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8a080 .functor MUXZ 1, v0x600000ea61c0_0, L_0x600000f8b0c0, L_0x60000157a450, C4<>;
L_0x600000f8a120 .functor MUXZ 1, v0x600000ea61c0_0, L_0x600000f8b0c0, L_0x60000157a450, C4<>;
S_0x7fab8b3ba0c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ba500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea5f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea6010_0 .net "d", 0 0, L_0x600000f8b0c0;  alias, 1 drivers
v0x600000ea60a0_0 .net "q", 0 0, v0x600000ea61c0_0;  alias, 1 drivers
v0x600000ea6130_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea61c0_0 .var "state", 0 0;
v0x600000ea6250_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b9d90 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0e00 .functor BUFT 1, L_0x600000f8a1c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b09f468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0e70 .functor BUFT 1, o0x7fab8b09f468, C4<0>, C4<0>, C4<0>;
v0x600000ea6d00_0 .net8 "Bitline1", 0 0, p0x7fab8b09f3a8;  1 drivers, strength-aware
v0x600000ea6d90_0 .net8 "Bitline2", 0 0, p0x7fab8b09f3d8;  1 drivers, strength-aware
v0x600000ea6e20_0 .net "D", 0 0, L_0x600000f8b160;  1 drivers
v0x600000ea6eb0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea6f40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea6fd0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea7060_0 .net *"_ivl_0", 0 0, L_0x600000f8a1c0;  1 drivers
v0x600000ea70f0_0 .net *"_ivl_6", 0 0, L_0x600000f8a260;  1 drivers
; Elide local net with no drivers, v0x600000ea7180_0 name=_ivl_8
v0x600000ea7210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea72a0_0 .net "dffOut", 0 0, v0x600000ea6be0_0;  1 drivers
v0x600000ea7330_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8a1c0 .functor MUXZ 1, v0x600000ea6be0_0, L_0x600000f8b160, L_0x60000157a450, C4<>;
L_0x600000f8a260 .functor MUXZ 1, v0x600000ea6be0_0, L_0x600000f8b160, L_0x60000157a450, C4<>;
S_0x7fab8b3b9950 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b9d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea69a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea6a30_0 .net "d", 0 0, L_0x600000f8b160;  alias, 1 drivers
v0x600000ea6ac0_0 .net "q", 0 0, v0x600000ea6be0_0;  alias, 1 drivers
v0x600000ea6b50_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea6be0_0 .var "state", 0 0;
v0x600000ea6c70_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b9620 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0ee0 .functor BUFT 1, L_0x600000f8a300, C4<0>, C4<0>, C4<0>;
o0x7fab8b09f858 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0f50 .functor BUFT 1, o0x7fab8b09f858, C4<0>, C4<0>, C4<0>;
v0x600000ea7720_0 .net8 "Bitline1", 0 0, p0x7fab8b09f798;  1 drivers, strength-aware
v0x600000ea77b0_0 .net8 "Bitline2", 0 0, p0x7fab8b09f7c8;  1 drivers, strength-aware
v0x600000ea7840_0 .net "D", 0 0, L_0x600000f8b200;  1 drivers
v0x600000ea78d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea7960_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea79f0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea7a80_0 .net *"_ivl_0", 0 0, L_0x600000f8a300;  1 drivers
v0x600000ea7b10_0 .net *"_ivl_6", 0 0, L_0x600000f8a3a0;  1 drivers
; Elide local net with no drivers, v0x600000ea7ba0_0 name=_ivl_8
v0x600000ea7c30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea7cc0_0 .net "dffOut", 0 0, v0x600000ea7600_0;  1 drivers
v0x600000ea7d50_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8a300 .functor MUXZ 1, v0x600000ea7600_0, L_0x600000f8b200, L_0x60000157a450, C4<>;
L_0x600000f8a3a0 .functor MUXZ 1, v0x600000ea7600_0, L_0x600000f8b200, L_0x60000157a450, C4<>;
S_0x7fab8b3b91e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b9620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea73c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea7450_0 .net "d", 0 0, L_0x600000f8b200;  alias, 1 drivers
v0x600000ea74e0_0 .net "q", 0 0, v0x600000ea7600_0;  alias, 1 drivers
v0x600000ea7570_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea7600_0 .var "state", 0 0;
v0x600000ea7690_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b6320 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0fc0 .functor BUFT 1, L_0x600000f8a440, C4<0>, C4<0>, C4<0>;
o0x7fab8b09fc48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1030 .functor BUFT 1, o0x7fab8b09fc48, C4<0>, C4<0>, C4<0>;
v0x600000ea81b0_0 .net8 "Bitline1", 0 0, p0x7fab8b09fb88;  1 drivers, strength-aware
v0x600000ea8240_0 .net8 "Bitline2", 0 0, p0x7fab8b09fbb8;  1 drivers, strength-aware
v0x600000ea82d0_0 .net "D", 0 0, L_0x600000f8b2a0;  1 drivers
v0x600000ea8360_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea83f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea8480_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea8510_0 .net *"_ivl_0", 0 0, L_0x600000f8a440;  1 drivers
v0x600000ea85a0_0 .net *"_ivl_6", 0 0, L_0x600000f8a4e0;  1 drivers
; Elide local net with no drivers, v0x600000ea8630_0 name=_ivl_8
v0x600000ea86c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea8750_0 .net "dffOut", 0 0, v0x600000ea8090_0;  1 drivers
v0x600000ea87e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8a440 .functor MUXZ 1, v0x600000ea8090_0, L_0x600000f8b2a0, L_0x60000157a450, C4<>;
L_0x600000f8a4e0 .functor MUXZ 1, v0x600000ea8090_0, L_0x600000f8b2a0, L_0x60000157a450, C4<>;
S_0x7fab8b3b6650 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b6320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea7de0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea7e70_0 .net "d", 0 0, L_0x600000f8b2a0;  alias, 1 drivers
v0x600000ea7f00_0 .net "q", 0 0, v0x600000ea8090_0;  alias, 1 drivers
v0x600000ea8000_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea8090_0 .var "state", 0 0;
v0x600000ea8120_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b6a90 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a10a0 .functor BUFT 1, L_0x600000f8a580, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a0038 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1110 .functor BUFT 1, o0x7fab8b0a0038, C4<0>, C4<0>, C4<0>;
v0x600000ea8bd0_0 .net8 "Bitline1", 0 0, p0x7fab8b09ff78;  1 drivers, strength-aware
v0x600000ea8c60_0 .net8 "Bitline2", 0 0, p0x7fab8b09ffa8;  1 drivers, strength-aware
v0x600000ea8cf0_0 .net "D", 0 0, L_0x600000f8b340;  1 drivers
v0x600000ea8d80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea8e10_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea8ea0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea8f30_0 .net *"_ivl_0", 0 0, L_0x600000f8a580;  1 drivers
v0x600000ea8fc0_0 .net *"_ivl_6", 0 0, L_0x600000f8a620;  1 drivers
; Elide local net with no drivers, v0x600000ea9050_0 name=_ivl_8
v0x600000ea90e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea9170_0 .net "dffOut", 0 0, v0x600000ea8ab0_0;  1 drivers
v0x600000ea9200_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8a580 .functor MUXZ 1, v0x600000ea8ab0_0, L_0x600000f8b340, L_0x60000157a450, C4<>;
L_0x600000f8a620 .functor MUXZ 1, v0x600000ea8ab0_0, L_0x600000f8b340, L_0x60000157a450, C4<>;
S_0x7fab8b3b8eb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b6a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea8870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea8900_0 .net "d", 0 0, L_0x600000f8b340;  alias, 1 drivers
v0x600000ea8990_0 .net "q", 0 0, v0x600000ea8ab0_0;  alias, 1 drivers
v0x600000ea8a20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea8ab0_0 .var "state", 0 0;
v0x600000ea8b40_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3b8a70 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1180 .functor BUFT 1, L_0x600000f8a6c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a0428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a11f0 .functor BUFT 1, o0x7fab8b0a0428, C4<0>, C4<0>, C4<0>;
v0x600000ea95f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a0368;  1 drivers, strength-aware
v0x600000ea9680_0 .net8 "Bitline2", 0 0, p0x7fab8b0a0398;  1 drivers, strength-aware
v0x600000ea9710_0 .net "D", 0 0, L_0x600000f8b3e0;  1 drivers
v0x600000ea97a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000ea9830_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000ea98c0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ea9950_0 .net *"_ivl_0", 0 0, L_0x600000f8a6c0;  1 drivers
v0x600000ea99e0_0 .net *"_ivl_6", 0 0, L_0x600000f8a760;  1 drivers
; Elide local net with no drivers, v0x600000ea9a70_0 name=_ivl_8
v0x600000ea9b00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea9b90_0 .net "dffOut", 0 0, v0x600000ea94d0_0;  1 drivers
v0x600000ea9c20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8a6c0 .functor MUXZ 1, v0x600000ea94d0_0, L_0x600000f8b3e0, L_0x60000157a450, C4<>;
L_0x600000f8a760 .functor MUXZ 1, v0x600000ea94d0_0, L_0x600000f8b3e0, L_0x60000157a450, C4<>;
S_0x7fab8b3b8740 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b8a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea9290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea9320_0 .net "d", 0 0, L_0x600000f8b3e0;  alias, 1 drivers
v0x600000ea93b0_0 .net "q", 0 0, v0x600000ea94d0_0;  alias, 1 drivers
v0x600000ea9440_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea94d0_0 .var "state", 0 0;
v0x600000ea9560_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3fcba0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1260 .functor BUFT 1, L_0x600000f8a800, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a0818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a12d0 .functor BUFT 1, o0x7fab8b0a0818, C4<0>, C4<0>, C4<0>;
v0x600000eaa010_0 .net8 "Bitline1", 0 0, p0x7fab8b0a0758;  1 drivers, strength-aware
v0x600000eaa0a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0a0788;  1 drivers, strength-aware
v0x600000eaa130_0 .net "D", 0 0, L_0x600000f8b480;  1 drivers
v0x600000eaa1c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000eaa250_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000eaa2e0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eaa370_0 .net *"_ivl_0", 0 0, L_0x600000f8a800;  1 drivers
v0x600000eaa400_0 .net *"_ivl_6", 0 0, L_0x600000f8a8a0;  1 drivers
; Elide local net with no drivers, v0x600000eaa490_0 name=_ivl_8
v0x600000eaa520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eaa5b0_0 .net "dffOut", 0 0, v0x600000ea9ef0_0;  1 drivers
v0x600000eaa640_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8a800 .functor MUXZ 1, v0x600000ea9ef0_0, L_0x600000f8b480, L_0x60000157a450, C4<>;
L_0x600000f8a8a0 .functor MUXZ 1, v0x600000ea9ef0_0, L_0x600000f8b480, L_0x60000157a450, C4<>;
S_0x7fab8b3f46d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3fcba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ea9cb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ea9d40_0 .net "d", 0 0, L_0x600000f8b480;  alias, 1 drivers
v0x600000ea9dd0_0 .net "q", 0 0, v0x600000ea9ef0_0;  alias, 1 drivers
v0x600000ea9e60_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ea9ef0_0 .var "state", 0 0;
v0x600000ea9f80_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b3f4070 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1340 .functor BUFT 1, L_0x600000f8a940, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a0c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a13b0 .functor BUFT 1, o0x7fab8b0a0c08, C4<0>, C4<0>, C4<0>;
v0x600000eaaa30_0 .net8 "Bitline1", 0 0, p0x7fab8b0a0b48;  1 drivers, strength-aware
v0x600000eaaac0_0 .net8 "Bitline2", 0 0, p0x7fab8b0a0b78;  1 drivers, strength-aware
v0x600000eaab50_0 .net "D", 0 0, L_0x600000f8b520;  1 drivers
v0x600000eaabe0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000eaac70_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000eaad00_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eaad90_0 .net *"_ivl_0", 0 0, L_0x600000f8a940;  1 drivers
v0x600000eaae20_0 .net *"_ivl_6", 0 0, L_0x600000f8a9e0;  1 drivers
; Elide local net with no drivers, v0x600000eaaeb0_0 name=_ivl_8
v0x600000eaaf40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eaafd0_0 .net "dffOut", 0 0, v0x600000eaa910_0;  1 drivers
v0x600000eab060_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8a940 .functor MUXZ 1, v0x600000eaa910_0, L_0x600000f8b520, L_0x60000157a450, C4<>;
L_0x600000f8a9e0 .functor MUXZ 1, v0x600000eaa910_0, L_0x600000f8b520, L_0x60000157a450, C4<>;
S_0x7fab8b3f23c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3f4070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eaa6d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eaa760_0 .net "d", 0 0, L_0x600000f8b520;  alias, 1 drivers
v0x600000eaa7f0_0 .net "q", 0 0, v0x600000eaa910_0;  alias, 1 drivers
v0x600000eaa880_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eaa910_0 .var "state", 0 0;
v0x600000eaa9a0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b398f50 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1420 .functor BUFT 1, L_0x600000f8aa80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a0ff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1490 .functor BUFT 1, o0x7fab8b0a0ff8, C4<0>, C4<0>, C4<0>;
v0x600000eab450_0 .net8 "Bitline1", 0 0, p0x7fab8b0a0f38;  1 drivers, strength-aware
v0x600000eab4e0_0 .net8 "Bitline2", 0 0, p0x7fab8b0a0f68;  1 drivers, strength-aware
v0x600000eab570_0 .net "D", 0 0, L_0x600000f8b5c0;  1 drivers
v0x600000eab600_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000eab690_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000eab720_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eab7b0_0 .net *"_ivl_0", 0 0, L_0x600000f8aa80;  1 drivers
v0x600000eab840_0 .net *"_ivl_6", 0 0, L_0x600000f8ab20;  1 drivers
; Elide local net with no drivers, v0x600000eab8d0_0 name=_ivl_8
v0x600000eab960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eab9f0_0 .net "dffOut", 0 0, v0x600000eab330_0;  1 drivers
v0x600000eaba80_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8aa80 .functor MUXZ 1, v0x600000eab330_0, L_0x600000f8b5c0, L_0x60000157a450, C4<>;
L_0x600000f8ab20 .functor MUXZ 1, v0x600000eab330_0, L_0x600000f8b5c0, L_0x60000157a450, C4<>;
S_0x7fab8b3987e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b398f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eab0f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eab180_0 .net "d", 0 0, L_0x600000f8b5c0;  alias, 1 drivers
v0x600000eab210_0 .net "q", 0 0, v0x600000eab330_0;  alias, 1 drivers
v0x600000eab2a0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eab330_0 .var "state", 0 0;
v0x600000eab3c0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b398070 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1500 .functor BUFT 1, L_0x600000f8abc0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a13e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1570 .functor BUFT 1, o0x7fab8b0a13e8, C4<0>, C4<0>, C4<0>;
v0x600000df6eb0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a1328;  1 drivers, strength-aware
v0x600000df6f40_0 .net8 "Bitline2", 0 0, p0x7fab8b0a1358;  1 drivers, strength-aware
v0x600000df6d00_0 .net "D", 0 0, L_0x600000f8b660;  1 drivers
v0x600000df6d90_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93998;  alias, 1 drivers
v0x600000df6b50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb939e0;  alias, 1 drivers
v0x600000df6be0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000df69a0_0 .net *"_ivl_0", 0 0, L_0x600000f8abc0;  1 drivers
v0x600000df6a30_0 .net *"_ivl_6", 0 0, L_0x600000f8ac60;  1 drivers
; Elide local net with no drivers, v0x600000df6880_0 name=_ivl_8
v0x600000df6910_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000df66d0_0 .net "dffOut", 0 0, v0x600000ce1830_0;  1 drivers
v0x600000df6760_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8abc0 .functor MUXZ 1, v0x600000ce1830_0, L_0x600000f8b660, L_0x60000157a450, C4<>;
L_0x600000f8ac60 .functor MUXZ 1, v0x600000ce1830_0, L_0x600000f8b660, L_0x60000157a450, C4<>;
S_0x7fab8b397900 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b398070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eabb10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eabba0_0 .net "d", 0 0, L_0x600000f8b660;  alias, 1 drivers
v0x600000ce1ef0_0 .net "q", 0 0, v0x600000ce1830_0;  alias, 1 drivers
v0x600000ce1b00_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ce1830_0 .var "state", 0 0;
v0x600000ce2760_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b912b50 .scope module, "b_reg" "Register" 16 86, 5 100 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000eb5290_0 .net8 "Bitline1", 15 0, p0x7fab8b0a6708;  alias, 0 drivers, strength-aware
o0x7fab8b0a6738 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14f20 .island tran;
p0x7fab8b0a6738 .port I0x600003f14f20, o0x7fab8b0a6738;
v0x600000eb5320_0 .net8 "Bitline2", 15 0, p0x7fab8b0a6738;  0 drivers, strength-aware
v0x600000eb53b0_0 .net "D", 15 0, L_0x600000fcfca0;  alias, 1 drivers
L_0x7fab8bb93a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000eb5440_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  1 drivers
L_0x7fab8bb93a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000eb54d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  1 drivers
v0x600000eb5560_0 .net "WriteReg", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb55f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb5680_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8cb40 .part L_0x600000fcfca0, 0, 1;
L_0x600000f8cbe0 .part L_0x600000fcfca0, 1, 1;
L_0x600000f8cc80 .part L_0x600000fcfca0, 2, 1;
L_0x600000f8cd20 .part L_0x600000fcfca0, 3, 1;
L_0x600000f8cdc0 .part L_0x600000fcfca0, 4, 1;
L_0x600000f8ce60 .part L_0x600000fcfca0, 5, 1;
L_0x600000f8cf00 .part L_0x600000fcfca0, 6, 1;
L_0x600000f8cfa0 .part L_0x600000fcfca0, 7, 1;
L_0x600000f8d040 .part L_0x600000fcfca0, 8, 1;
L_0x600000f8d0e0 .part L_0x600000fcfca0, 9, 1;
L_0x600000f8d180 .part L_0x600000fcfca0, 10, 1;
L_0x600000f8d220 .part L_0x600000fcfca0, 11, 1;
L_0x600000f8d2c0 .part L_0x600000fcfca0, 12, 1;
L_0x600000f8d360 .part L_0x600000fcfca0, 13, 1;
L_0x600000f8d400 .part L_0x600000fcfca0, 14, 1;
L_0x600000f8d4a0 .part L_0x600000fcfca0, 15, 1;
p0x7fab8b0a1928 .port I0x600003f14f00, L_0x6000015a15e0;
 .tranvp 16 1 0, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a1928;
p0x7fab8b0a1d78 .port I0x600003f14f00, L_0x6000015a16c0;
 .tranvp 16 1 1, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a1d78;
p0x7fab8b0a2168 .port I0x600003f14f00, L_0x6000015a17a0;
 .tranvp 16 1 2, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a2168;
p0x7fab8b0a2558 .port I0x600003f14f00, L_0x6000015a1880;
 .tranvp 16 1 3, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a2558;
p0x7fab8b0a2948 .port I0x600003f14f00, L_0x6000015a1960;
 .tranvp 16 1 4, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a2948;
p0x7fab8b0a2d38 .port I0x600003f14f00, L_0x6000015a1a40;
 .tranvp 16 1 5, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a2d38;
p0x7fab8b0a4128 .port I0x600003f14f00, L_0x6000015a1b20;
 .tranvp 16 1 6, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a4128;
p0x7fab8b0a4518 .port I0x600003f14f00, L_0x6000015a1c00;
 .tranvp 16 1 7, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a4518;
p0x7fab8b0a4908 .port I0x600003f14f00, L_0x6000015a1ce0;
 .tranvp 16 1 8, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a4908;
p0x7fab8b0a4cf8 .port I0x600003f14f00, L_0x6000015a1dc0;
 .tranvp 16 1 9, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a4cf8;
p0x7fab8b0a50e8 .port I0x600003f14f00, L_0x6000015a1ea0;
 .tranvp 16 1 10, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a50e8;
p0x7fab8b0a54d8 .port I0x600003f14f00, L_0x6000015a1f80;
 .tranvp 16 1 11, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a54d8;
p0x7fab8b0a58c8 .port I0x600003f14f00, L_0x6000015a2060;
 .tranvp 16 1 12, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a58c8;
p0x7fab8b0a5cb8 .port I0x600003f14f00, L_0x6000015a2140;
 .tranvp 16 1 13, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a5cb8;
p0x7fab8b0a60a8 .port I0x600003f14f00, L_0x6000015a2220;
 .tranvp 16 1 14, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a60a8;
p0x7fab8b0a6498 .port I0x600003f14f00, L_0x6000015a2300;
 .tranvp 16 1 15, I0x600003f14f00, p0x7fab8b0a6708 p0x7fab8b0a6498;
p0x7fab8b0a1958 .port I0x600003f14f20, L_0x6000015a1650;
 .tranvp 16 1 0, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a1958;
p0x7fab8b0a1da8 .port I0x600003f14f20, L_0x6000015a1730;
 .tranvp 16 1 1, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a1da8;
p0x7fab8b0a2198 .port I0x600003f14f20, L_0x6000015a1810;
 .tranvp 16 1 2, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a2198;
p0x7fab8b0a2588 .port I0x600003f14f20, L_0x6000015a18f0;
 .tranvp 16 1 3, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a2588;
p0x7fab8b0a2978 .port I0x600003f14f20, L_0x6000015a19d0;
 .tranvp 16 1 4, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a2978;
p0x7fab8b0a2d68 .port I0x600003f14f20, L_0x6000015a1ab0;
 .tranvp 16 1 5, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a2d68;
p0x7fab8b0a4158 .port I0x600003f14f20, L_0x6000015a1b90;
 .tranvp 16 1 6, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a4158;
p0x7fab8b0a4548 .port I0x600003f14f20, L_0x6000015a1c70;
 .tranvp 16 1 7, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a4548;
p0x7fab8b0a4938 .port I0x600003f14f20, L_0x6000015a1d50;
 .tranvp 16 1 8, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a4938;
p0x7fab8b0a4d28 .port I0x600003f14f20, L_0x6000015a1e30;
 .tranvp 16 1 9, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a4d28;
p0x7fab8b0a5118 .port I0x600003f14f20, L_0x6000015a1f10;
 .tranvp 16 1 10, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a5118;
p0x7fab8b0a5508 .port I0x600003f14f20, L_0x6000015a1ff0;
 .tranvp 16 1 11, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a5508;
p0x7fab8b0a58f8 .port I0x600003f14f20, L_0x6000015a20d0;
 .tranvp 16 1 12, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a58f8;
p0x7fab8b0a5ce8 .port I0x600003f14f20, L_0x6000015a21b0;
 .tranvp 16 1 13, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a5ce8;
p0x7fab8b0a60d8 .port I0x600003f14f20, L_0x6000015a2290;
 .tranvp 16 1 14, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a60d8;
p0x7fab8b0a64c8 .port I0x600003f14f20, L_0x6000015a2370;
 .tranvp 16 1 15, I0x600003f14f20, p0x7fab8b0a6738 p0x7fab8b0a64c8;
S_0x7fab8b912710 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a15e0 .functor BUFT 1, L_0x600000f8b700, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a1a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1650 .functor BUFT 1, o0x7fab8b0a1a48, C4<0>, C4<0>, C4<0>;
v0x600000df5a70_0 .net8 "Bitline1", 0 0, p0x7fab8b0a1928;  1 drivers, strength-aware
v0x600000df5b00_0 .net8 "Bitline2", 0 0, p0x7fab8b0a1958;  1 drivers, strength-aware
v0x600000df4ea0_0 .net "D", 0 0, L_0x600000f8cb40;  1 drivers
v0x600000df4f30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000df4cf0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000df4d80_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000df4bd0_0 .net *"_ivl_0", 0 0, L_0x600000f8b700;  1 drivers
v0x600000df4c60_0 .net *"_ivl_6", 0 0, L_0x600000f8b7a0;  1 drivers
; Elide local net with no drivers, v0x600000df4a20_0 name=_ivl_8
v0x600000df4ab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000df4870_0 .net "dffOut", 0 0, v0x600000df5c20_0;  1 drivers
v0x600000df4900_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8b700 .functor MUXZ 1, v0x600000df5c20_0, L_0x600000f8cb40, L_0x60000157a450, C4<>;
L_0x600000f8b7a0 .functor MUXZ 1, v0x600000df5c20_0, L_0x600000f8cb40, L_0x60000157a450, C4<>;
S_0x7fab8b9123e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b912710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df5ef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000df5f80_0 .net "d", 0 0, L_0x600000f8cb40;  alias, 1 drivers
v0x600000df5d40_0 .net "q", 0 0, v0x600000df5c20_0;  alias, 1 drivers
v0x600000df5dd0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000df5c20_0 .var "state", 0 0;
v0x600000df5cb0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b911fa0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a16c0 .functor BUFT 1, L_0x600000f8b840, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a1e38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1730 .functor BUFT 1, o0x7fab8b0a1e38, C4<0>, C4<0>, C4<0>;
v0x600000df4240_0 .net8 "Bitline1", 0 0, p0x7fab8b0a1d78;  1 drivers, strength-aware
v0x600000df42d0_0 .net8 "Bitline2", 0 0, p0x7fab8b0a1da8;  1 drivers, strength-aware
v0x600000df4090_0 .net "D", 0 0, L_0x600000f8cbe0;  1 drivers
v0x600000df4120_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000df4000_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eac000_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eac090_0 .net *"_ivl_0", 0 0, L_0x600000f8b840;  1 drivers
v0x600000eac120_0 .net *"_ivl_6", 0 0, L_0x600000f8b8e0;  1 drivers
; Elide local net with no drivers, v0x600000eac1b0_0 name=_ivl_8
v0x600000eac240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eac2d0_0 .net "dffOut", 0 0, v0x600000df43f0_0;  1 drivers
v0x600000eac360_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8b840 .functor MUXZ 1, v0x600000df43f0_0, L_0x600000f8cbe0, L_0x60000157a450, C4<>;
L_0x600000f8b8e0 .functor MUXZ 1, v0x600000df43f0_0, L_0x600000f8cbe0, L_0x60000157a450, C4<>;
S_0x7fab8b911c70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b911fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000df46c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000df4750_0 .net "d", 0 0, L_0x600000f8cbe0;  alias, 1 drivers
v0x600000df45a0_0 .net "q", 0 0, v0x600000df43f0_0;  alias, 1 drivers
v0x600000df4630_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000df43f0_0 .var "state", 0 0;
v0x600000df4480_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b911830 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a17a0 .functor BUFT 1, L_0x600000f8b980, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a2228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1810 .functor BUFT 1, o0x7fab8b0a2228, C4<0>, C4<0>, C4<0>;
v0x600000eac750_0 .net8 "Bitline1", 0 0, p0x7fab8b0a2168;  1 drivers, strength-aware
v0x600000eac7e0_0 .net8 "Bitline2", 0 0, p0x7fab8b0a2198;  1 drivers, strength-aware
v0x600000eac870_0 .net "D", 0 0, L_0x600000f8cc80;  1 drivers
v0x600000eac900_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eac990_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eaca20_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eacab0_0 .net *"_ivl_0", 0 0, L_0x600000f8b980;  1 drivers
v0x600000eacb40_0 .net *"_ivl_6", 0 0, L_0x600000f8ba20;  1 drivers
; Elide local net with no drivers, v0x600000eacbd0_0 name=_ivl_8
v0x600000eacc60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eaccf0_0 .net "dffOut", 0 0, v0x600000eac630_0;  1 drivers
v0x600000eacd80_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8b980 .functor MUXZ 1, v0x600000eac630_0, L_0x600000f8cc80, L_0x60000157a450, C4<>;
L_0x600000f8ba20 .functor MUXZ 1, v0x600000eac630_0, L_0x600000f8cc80, L_0x60000157a450, C4<>;
S_0x7fab8b911500 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b911830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eac3f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eac480_0 .net "d", 0 0, L_0x600000f8cc80;  alias, 1 drivers
v0x600000eac510_0 .net "q", 0 0, v0x600000eac630_0;  alias, 1 drivers
v0x600000eac5a0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eac630_0 .var "state", 0 0;
v0x600000eac6c0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9110c0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1880 .functor BUFT 1, L_0x600000f8bac0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a2618 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a18f0 .functor BUFT 1, o0x7fab8b0a2618, C4<0>, C4<0>, C4<0>;
v0x600000ead170_0 .net8 "Bitline1", 0 0, p0x7fab8b0a2558;  1 drivers, strength-aware
v0x600000ead200_0 .net8 "Bitline2", 0 0, p0x7fab8b0a2588;  1 drivers, strength-aware
v0x600000ead290_0 .net "D", 0 0, L_0x600000f8cd20;  1 drivers
v0x600000ead320_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000ead3b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000ead440_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ead4d0_0 .net *"_ivl_0", 0 0, L_0x600000f8bac0;  1 drivers
v0x600000ead560_0 .net *"_ivl_6", 0 0, L_0x600000f8bb60;  1 drivers
; Elide local net with no drivers, v0x600000ead5f0_0 name=_ivl_8
v0x600000ead680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ead710_0 .net "dffOut", 0 0, v0x600000ead050_0;  1 drivers
v0x600000ead7a0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8bac0 .functor MUXZ 1, v0x600000ead050_0, L_0x600000f8cd20, L_0x60000157a450, C4<>;
L_0x600000f8bb60 .functor MUXZ 1, v0x600000ead050_0, L_0x600000f8cd20, L_0x60000157a450, C4<>;
S_0x7fab8b910d90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9110c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eace10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eacea0_0 .net "d", 0 0, L_0x600000f8cd20;  alias, 1 drivers
v0x600000eacf30_0 .net "q", 0 0, v0x600000ead050_0;  alias, 1 drivers
v0x600000eacfc0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ead050_0 .var "state", 0 0;
v0x600000ead0e0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b910950 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1960 .functor BUFT 1, L_0x600000f8bc00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a2a08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a19d0 .functor BUFT 1, o0x7fab8b0a2a08, C4<0>, C4<0>, C4<0>;
v0x600000eadb90_0 .net8 "Bitline1", 0 0, p0x7fab8b0a2948;  1 drivers, strength-aware
v0x600000eadc20_0 .net8 "Bitline2", 0 0, p0x7fab8b0a2978;  1 drivers, strength-aware
v0x600000eadcb0_0 .net "D", 0 0, L_0x600000f8cdc0;  1 drivers
v0x600000eadd40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eaddd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eade60_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eadef0_0 .net *"_ivl_0", 0 0, L_0x600000f8bc00;  1 drivers
v0x600000eadf80_0 .net *"_ivl_6", 0 0, L_0x600000f8bca0;  1 drivers
; Elide local net with no drivers, v0x600000eae010_0 name=_ivl_8
v0x600000eae0a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eae130_0 .net "dffOut", 0 0, v0x600000eada70_0;  1 drivers
v0x600000eae1c0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8bc00 .functor MUXZ 1, v0x600000eada70_0, L_0x600000f8cdc0, L_0x60000157a450, C4<>;
L_0x600000f8bca0 .functor MUXZ 1, v0x600000eada70_0, L_0x600000f8cdc0, L_0x60000157a450, C4<>;
S_0x7fab8b910620 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b910950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ead830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ead8c0_0 .net "d", 0 0, L_0x600000f8cdc0;  alias, 1 drivers
v0x600000ead950_0 .net "q", 0 0, v0x600000eada70_0;  alias, 1 drivers
v0x600000ead9e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eada70_0 .var "state", 0 0;
v0x600000eadb00_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9101e0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1a40 .functor BUFT 1, L_0x600000f8bd40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a2df8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1ab0 .functor BUFT 1, o0x7fab8b0a2df8, C4<0>, C4<0>, C4<0>;
v0x600000eae5b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a2d38;  1 drivers, strength-aware
v0x600000eae640_0 .net8 "Bitline2", 0 0, p0x7fab8b0a2d68;  1 drivers, strength-aware
v0x600000eae6d0_0 .net "D", 0 0, L_0x600000f8ce60;  1 drivers
v0x600000eae760_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eae7f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eae880_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eae910_0 .net *"_ivl_0", 0 0, L_0x600000f8bd40;  1 drivers
v0x600000eae9a0_0 .net *"_ivl_6", 0 0, L_0x600000f8bde0;  1 drivers
; Elide local net with no drivers, v0x600000eaea30_0 name=_ivl_8
v0x600000eaeac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eaeb50_0 .net "dffOut", 0 0, v0x600000eae490_0;  1 drivers
v0x600000eaebe0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8bd40 .functor MUXZ 1, v0x600000eae490_0, L_0x600000f8ce60, L_0x60000157a450, C4<>;
L_0x600000f8bde0 .functor MUXZ 1, v0x600000eae490_0, L_0x600000f8ce60, L_0x60000157a450, C4<>;
S_0x7fab8b90feb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9101e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eae250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eae2e0_0 .net "d", 0 0, L_0x600000f8ce60;  alias, 1 drivers
v0x600000eae370_0 .net "q", 0 0, v0x600000eae490_0;  alias, 1 drivers
v0x600000eae400_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eae490_0 .var "state", 0 0;
v0x600000eae520_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90fa70 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1b20 .functor BUFT 1, L_0x600000f8be80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a41e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1b90 .functor BUFT 1, o0x7fab8b0a41e8, C4<0>, C4<0>, C4<0>;
v0x600000eaefd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a4128;  1 drivers, strength-aware
v0x600000eaf060_0 .net8 "Bitline2", 0 0, p0x7fab8b0a4158;  1 drivers, strength-aware
v0x600000eaf0f0_0 .net "D", 0 0, L_0x600000f8cf00;  1 drivers
v0x600000eaf180_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eaf210_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eaf2a0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eaf330_0 .net *"_ivl_0", 0 0, L_0x600000f8be80;  1 drivers
v0x600000eaf3c0_0 .net *"_ivl_6", 0 0, L_0x600000f8bf20;  1 drivers
; Elide local net with no drivers, v0x600000eaf450_0 name=_ivl_8
v0x600000eaf4e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eaf570_0 .net "dffOut", 0 0, v0x600000eaeeb0_0;  1 drivers
v0x600000eaf600_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8be80 .functor MUXZ 1, v0x600000eaeeb0_0, L_0x600000f8cf00, L_0x60000157a450, C4<>;
L_0x600000f8bf20 .functor MUXZ 1, v0x600000eaeeb0_0, L_0x600000f8cf00, L_0x60000157a450, C4<>;
S_0x7fab8b90f740 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90fa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eaec70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eaed00_0 .net "d", 0 0, L_0x600000f8cf00;  alias, 1 drivers
v0x600000eaed90_0 .net "q", 0 0, v0x600000eaeeb0_0;  alias, 1 drivers
v0x600000eaee20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eaeeb0_0 .var "state", 0 0;
v0x600000eaef40_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90f300 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1c00 .functor BUFT 1, L_0x600000f8c000, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a45d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1c70 .functor BUFT 1, o0x7fab8b0a45d8, C4<0>, C4<0>, C4<0>;
v0x600000eaf9f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a4518;  1 drivers, strength-aware
v0x600000eafa80_0 .net8 "Bitline2", 0 0, p0x7fab8b0a4548;  1 drivers, strength-aware
v0x600000eafb10_0 .net "D", 0 0, L_0x600000f8cfa0;  1 drivers
v0x600000eafba0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eafc30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eafcc0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eafd50_0 .net *"_ivl_0", 0 0, L_0x600000f8c000;  1 drivers
v0x600000eafde0_0 .net *"_ivl_6", 0 0, L_0x600000f8c0a0;  1 drivers
; Elide local net with no drivers, v0x600000eafe70_0 name=_ivl_8
v0x600000eaff00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb0000_0 .net "dffOut", 0 0, v0x600000eaf8d0_0;  1 drivers
v0x600000eb0090_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8c000 .functor MUXZ 1, v0x600000eaf8d0_0, L_0x600000f8cfa0, L_0x60000157a450, C4<>;
L_0x600000f8c0a0 .functor MUXZ 1, v0x600000eaf8d0_0, L_0x600000f8cfa0, L_0x60000157a450, C4<>;
S_0x7fab8b91dbb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90f300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eaf690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eaf720_0 .net "d", 0 0, L_0x600000f8cfa0;  alias, 1 drivers
v0x600000eaf7b0_0 .net "q", 0 0, v0x600000eaf8d0_0;  alias, 1 drivers
v0x600000eaf840_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eaf8d0_0 .var "state", 0 0;
v0x600000eaf960_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91d880 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1ce0 .functor BUFT 1, L_0x600000f8c140, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a49c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1d50 .functor BUFT 1, o0x7fab8b0a49c8, C4<0>, C4<0>, C4<0>;
v0x600000eb0480_0 .net8 "Bitline1", 0 0, p0x7fab8b0a4908;  1 drivers, strength-aware
v0x600000eb0510_0 .net8 "Bitline2", 0 0, p0x7fab8b0a4938;  1 drivers, strength-aware
v0x600000eb05a0_0 .net "D", 0 0, L_0x600000f8d040;  1 drivers
v0x600000eb0630_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eb06c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eb0750_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb07e0_0 .net *"_ivl_0", 0 0, L_0x600000f8c140;  1 drivers
v0x600000eb0870_0 .net *"_ivl_6", 0 0, L_0x600000f8c1e0;  1 drivers
; Elide local net with no drivers, v0x600000eb0900_0 name=_ivl_8
v0x600000eb0990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb0a20_0 .net "dffOut", 0 0, v0x600000eb0360_0;  1 drivers
v0x600000eb0ab0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8c140 .functor MUXZ 1, v0x600000eb0360_0, L_0x600000f8d040, L_0x60000157a450, C4<>;
L_0x600000f8c1e0 .functor MUXZ 1, v0x600000eb0360_0, L_0x600000f8d040, L_0x60000157a450, C4<>;
S_0x7fab8b91d440 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91d880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb0120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb01b0_0 .net "d", 0 0, L_0x600000f8d040;  alias, 1 drivers
v0x600000eb0240_0 .net "q", 0 0, v0x600000eb0360_0;  alias, 1 drivers
v0x600000eb02d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb0360_0 .var "state", 0 0;
v0x600000eb03f0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91d110 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1dc0 .functor BUFT 1, L_0x600000f8c280, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a4db8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1e30 .functor BUFT 1, o0x7fab8b0a4db8, C4<0>, C4<0>, C4<0>;
v0x600000eb0ea0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a4cf8;  1 drivers, strength-aware
v0x600000eb0f30_0 .net8 "Bitline2", 0 0, p0x7fab8b0a4d28;  1 drivers, strength-aware
v0x600000eb0fc0_0 .net "D", 0 0, L_0x600000f8d0e0;  1 drivers
v0x600000eb1050_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eb10e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eb1170_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb1200_0 .net *"_ivl_0", 0 0, L_0x600000f8c280;  1 drivers
v0x600000eb1290_0 .net *"_ivl_6", 0 0, L_0x600000f8c320;  1 drivers
; Elide local net with no drivers, v0x600000eb1320_0 name=_ivl_8
v0x600000eb13b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb1440_0 .net "dffOut", 0 0, v0x600000eb0d80_0;  1 drivers
v0x600000eb14d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8c280 .functor MUXZ 1, v0x600000eb0d80_0, L_0x600000f8d0e0, L_0x60000157a450, C4<>;
L_0x600000f8c320 .functor MUXZ 1, v0x600000eb0d80_0, L_0x600000f8d0e0, L_0x60000157a450, C4<>;
S_0x7fab8b91ccd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91d110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb0b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb0bd0_0 .net "d", 0 0, L_0x600000f8d0e0;  alias, 1 drivers
v0x600000eb0c60_0 .net "q", 0 0, v0x600000eb0d80_0;  alias, 1 drivers
v0x600000eb0cf0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb0d80_0 .var "state", 0 0;
v0x600000eb0e10_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91c9a0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1ea0 .functor BUFT 1, L_0x600000f8c3c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a51a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1f10 .functor BUFT 1, o0x7fab8b0a51a8, C4<0>, C4<0>, C4<0>;
v0x600000eb18c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a50e8;  1 drivers, strength-aware
v0x600000eb1950_0 .net8 "Bitline2", 0 0, p0x7fab8b0a5118;  1 drivers, strength-aware
v0x600000eb19e0_0 .net "D", 0 0, L_0x600000f8d180;  1 drivers
v0x600000eb1a70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eb1b00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eb1b90_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb1c20_0 .net *"_ivl_0", 0 0, L_0x600000f8c3c0;  1 drivers
v0x600000eb1cb0_0 .net *"_ivl_6", 0 0, L_0x600000f8c460;  1 drivers
; Elide local net with no drivers, v0x600000eb1d40_0 name=_ivl_8
v0x600000eb1dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb1e60_0 .net "dffOut", 0 0, v0x600000eb17a0_0;  1 drivers
v0x600000eb1ef0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8c3c0 .functor MUXZ 1, v0x600000eb17a0_0, L_0x600000f8d180, L_0x60000157a450, C4<>;
L_0x600000f8c460 .functor MUXZ 1, v0x600000eb17a0_0, L_0x600000f8d180, L_0x60000157a450, C4<>;
S_0x7fab8b91c560 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91c9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb1560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb15f0_0 .net "d", 0 0, L_0x600000f8d180;  alias, 1 drivers
v0x600000eb1680_0 .net "q", 0 0, v0x600000eb17a0_0;  alias, 1 drivers
v0x600000eb1710_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb17a0_0 .var "state", 0 0;
v0x600000eb1830_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91c230 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a1f80 .functor BUFT 1, L_0x600000f8c500, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a5598 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a1ff0 .functor BUFT 1, o0x7fab8b0a5598, C4<0>, C4<0>, C4<0>;
v0x600000eb22e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a54d8;  1 drivers, strength-aware
v0x600000eb2370_0 .net8 "Bitline2", 0 0, p0x7fab8b0a5508;  1 drivers, strength-aware
v0x600000eb2400_0 .net "D", 0 0, L_0x600000f8d220;  1 drivers
v0x600000eb2490_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eb2520_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eb25b0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb2640_0 .net *"_ivl_0", 0 0, L_0x600000f8c500;  1 drivers
v0x600000eb26d0_0 .net *"_ivl_6", 0 0, L_0x600000f8c5a0;  1 drivers
; Elide local net with no drivers, v0x600000eb2760_0 name=_ivl_8
v0x600000eb27f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb2880_0 .net "dffOut", 0 0, v0x600000eb21c0_0;  1 drivers
v0x600000eb2910_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8c500 .functor MUXZ 1, v0x600000eb21c0_0, L_0x600000f8d220, L_0x60000157a450, C4<>;
L_0x600000f8c5a0 .functor MUXZ 1, v0x600000eb21c0_0, L_0x600000f8d220, L_0x60000157a450, C4<>;
S_0x7fab8b91bdf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91c230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb1f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb2010_0 .net "d", 0 0, L_0x600000f8d220;  alias, 1 drivers
v0x600000eb20a0_0 .net "q", 0 0, v0x600000eb21c0_0;  alias, 1 drivers
v0x600000eb2130_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb21c0_0 .var "state", 0 0;
v0x600000eb2250_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91bac0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2060 .functor BUFT 1, L_0x600000f8c640, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a5988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a20d0 .functor BUFT 1, o0x7fab8b0a5988, C4<0>, C4<0>, C4<0>;
v0x600000eb2d00_0 .net8 "Bitline1", 0 0, p0x7fab8b0a58c8;  1 drivers, strength-aware
v0x600000eb2d90_0 .net8 "Bitline2", 0 0, p0x7fab8b0a58f8;  1 drivers, strength-aware
v0x600000eb2e20_0 .net "D", 0 0, L_0x600000f8d2c0;  1 drivers
v0x600000eb2eb0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eb2f40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eb2fd0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb3060_0 .net *"_ivl_0", 0 0, L_0x600000f8c640;  1 drivers
v0x600000eb30f0_0 .net *"_ivl_6", 0 0, L_0x600000f8c6e0;  1 drivers
; Elide local net with no drivers, v0x600000eb3180_0 name=_ivl_8
v0x600000eb3210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb32a0_0 .net "dffOut", 0 0, v0x600000eb2be0_0;  1 drivers
v0x600000eb3330_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8c640 .functor MUXZ 1, v0x600000eb2be0_0, L_0x600000f8d2c0, L_0x60000157a450, C4<>;
L_0x600000f8c6e0 .functor MUXZ 1, v0x600000eb2be0_0, L_0x600000f8d2c0, L_0x60000157a450, C4<>;
S_0x7fab8b91b680 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91bac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb29a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb2a30_0 .net "d", 0 0, L_0x600000f8d2c0;  alias, 1 drivers
v0x600000eb2ac0_0 .net "q", 0 0, v0x600000eb2be0_0;  alias, 1 drivers
v0x600000eb2b50_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb2be0_0 .var "state", 0 0;
v0x600000eb2c70_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91b350 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2140 .functor BUFT 1, L_0x600000f8c780, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a5d78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a21b0 .functor BUFT 1, o0x7fab8b0a5d78, C4<0>, C4<0>, C4<0>;
v0x600000eb3720_0 .net8 "Bitline1", 0 0, p0x7fab8b0a5cb8;  1 drivers, strength-aware
v0x600000eb37b0_0 .net8 "Bitline2", 0 0, p0x7fab8b0a5ce8;  1 drivers, strength-aware
v0x600000eb3840_0 .net "D", 0 0, L_0x600000f8d360;  1 drivers
v0x600000eb38d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eb3960_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eb39f0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb3a80_0 .net *"_ivl_0", 0 0, L_0x600000f8c780;  1 drivers
v0x600000eb3b10_0 .net *"_ivl_6", 0 0, L_0x600000f8c820;  1 drivers
; Elide local net with no drivers, v0x600000eb3ba0_0 name=_ivl_8
v0x600000eb3c30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb3cc0_0 .net "dffOut", 0 0, v0x600000eb3600_0;  1 drivers
v0x600000eb3d50_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8c780 .functor MUXZ 1, v0x600000eb3600_0, L_0x600000f8d360, L_0x60000157a450, C4<>;
L_0x600000f8c820 .functor MUXZ 1, v0x600000eb3600_0, L_0x600000f8d360, L_0x60000157a450, C4<>;
S_0x7fab8b91af10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91b350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb33c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb3450_0 .net "d", 0 0, L_0x600000f8d360;  alias, 1 drivers
v0x600000eb34e0_0 .net "q", 0 0, v0x600000eb3600_0;  alias, 1 drivers
v0x600000eb3570_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb3600_0 .var "state", 0 0;
v0x600000eb3690_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91abe0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2220 .functor BUFT 1, L_0x600000f8c8c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a6168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2290 .functor BUFT 1, o0x7fab8b0a6168, C4<0>, C4<0>, C4<0>;
v0x600000eb41b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a60a8;  1 drivers, strength-aware
v0x600000eb4240_0 .net8 "Bitline2", 0 0, p0x7fab8b0a60d8;  1 drivers, strength-aware
v0x600000eb42d0_0 .net "D", 0 0, L_0x600000f8d400;  1 drivers
v0x600000eb4360_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eb43f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eb4480_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb4510_0 .net *"_ivl_0", 0 0, L_0x600000f8c8c0;  1 drivers
v0x600000eb45a0_0 .net *"_ivl_6", 0 0, L_0x600000f8c960;  1 drivers
; Elide local net with no drivers, v0x600000eb4630_0 name=_ivl_8
v0x600000eb46c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb4750_0 .net "dffOut", 0 0, v0x600000eb4090_0;  1 drivers
v0x600000eb47e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8c8c0 .functor MUXZ 1, v0x600000eb4090_0, L_0x600000f8d400, L_0x60000157a450, C4<>;
L_0x600000f8c960 .functor MUXZ 1, v0x600000eb4090_0, L_0x600000f8d400, L_0x60000157a450, C4<>;
S_0x7fab8b91a7a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91abe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb3de0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb3e70_0 .net "d", 0 0, L_0x600000f8d400;  alias, 1 drivers
v0x600000eb3f00_0 .net "q", 0 0, v0x600000eb4090_0;  alias, 1 drivers
v0x600000eb4000_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb4090_0 .var "state", 0 0;
v0x600000eb4120_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91a470 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b912b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2300 .functor BUFT 1, L_0x600000f8ca00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a6558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2370 .functor BUFT 1, o0x7fab8b0a6558, C4<0>, C4<0>, C4<0>;
v0x600000eb4bd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a6498;  1 drivers, strength-aware
v0x600000eb4c60_0 .net8 "Bitline2", 0 0, p0x7fab8b0a64c8;  1 drivers, strength-aware
v0x600000eb4cf0_0 .net "D", 0 0, L_0x600000f8d4a0;  1 drivers
v0x600000eb4d80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93a28;  alias, 1 drivers
v0x600000eb4e10_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93a70;  alias, 1 drivers
v0x600000eb4ea0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb4f30_0 .net *"_ivl_0", 0 0, L_0x600000f8ca00;  1 drivers
v0x600000eb4fc0_0 .net *"_ivl_6", 0 0, L_0x600000f8caa0;  1 drivers
; Elide local net with no drivers, v0x600000eb5050_0 name=_ivl_8
v0x600000eb50e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb5170_0 .net "dffOut", 0 0, v0x600000eb4ab0_0;  1 drivers
v0x600000eb5200_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8ca00 .functor MUXZ 1, v0x600000eb4ab0_0, L_0x600000f8d4a0, L_0x60000157a450, C4<>;
L_0x600000f8caa0 .functor MUXZ 1, v0x600000eb4ab0_0, L_0x600000f8d4a0, L_0x60000157a450, C4<>;
S_0x7fab8b91a030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91a470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb4870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb4900_0 .net "d", 0 0, L_0x600000f8d4a0;  alias, 1 drivers
v0x600000eb4990_0 .net "q", 0 0, v0x600000eb4ab0_0;  alias, 1 drivers
v0x600000eb4a20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb4ab0_0 .var "state", 0 0;
v0x600000eb4b40_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b919590 .scope module, "branch_inst_dff" "dff" 16 67, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001510690 .functor BUFZ 1, v0x600000eb5950_0, C4<0>, C4<0>, C4<0>;
v0x600000eb5710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb57a0_0 .net "d", 0 0, L_0x600000fd0dc0;  alias, 1 drivers
v0x600000eb5830_0 .net "q", 0 0, L_0x600001510690;  alias, 1 drivers
v0x600000eb58c0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb5950_0 .var "state", 0 0;
v0x600000eb59e0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b919150 .scope module, "branch_src_dff" "dff" 16 68, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001510620 .functor BUFZ 1, v0x600000eb5cb0_0, C4<0>, C4<0>, C4<0>;
v0x600000eb5a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb5b00_0 .net "d", 0 0, L_0x600000fd0e60;  alias, 1 drivers
v0x600000eb5b90_0 .net "q", 0 0, L_0x600001510620;  alias, 1 drivers
v0x600000eb5c20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb5cb0_0 .var "state", 0 0;
v0x600000eb5d40_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b918e20 .scope module, "halt_dff" "dff" 16 71, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015104d0 .functor BUFZ 1, v0x600000eb6010_0, C4<0>, C4<0>, C4<0>;
v0x600000eb5dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb5e60_0 .net "d", 0 0, o0x7fab8b0a6c18;  alias, 0 drivers
v0x600000eb5ef0_0 .net "q", 0 0, L_0x6000015104d0;  alias, 1 drivers
v0x600000eb5f80_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb6010_0 .var "state", 0 0;
v0x600000eb60a0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9189e0 .scope module, "imm_reg" "Register" 16 89, 5 100 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e80480_0 .net8 "Bitline1", 15 0, p0x7fab8b0aacf8;  alias, 0 drivers, strength-aware
o0x7fab8b0aad28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14f60 .island tran;
p0x7fab8b0aad28 .port I0x600003f14f60, o0x7fab8b0aad28;
v0x600000e80510_0 .net8 "Bitline2", 15 0, p0x7fab8b0aad28;  0 drivers, strength-aware
v0x600000e805a0_0 .net "D", 15 0, L_0x600000f93e80;  alias, 1 drivers
L_0x7fab8bb93ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000e80630_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  1 drivers
L_0x7fab8bb93b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e806c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  1 drivers
v0x600000e80750_0 .net "WriteReg", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e807e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e80870_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8e940 .part L_0x600000f93e80, 0, 1;
L_0x600000f8e9e0 .part L_0x600000f93e80, 1, 1;
L_0x600000f8ea80 .part L_0x600000f93e80, 2, 1;
L_0x600000f8eb20 .part L_0x600000f93e80, 3, 1;
L_0x600000f8ebc0 .part L_0x600000f93e80, 4, 1;
L_0x600000f8ec60 .part L_0x600000f93e80, 5, 1;
L_0x600000f8ed00 .part L_0x600000f93e80, 6, 1;
L_0x600000f8eda0 .part L_0x600000f93e80, 7, 1;
L_0x600000f8ee40 .part L_0x600000f93e80, 8, 1;
L_0x600000f8eee0 .part L_0x600000f93e80, 9, 1;
L_0x600000f8ef80 .part L_0x600000f93e80, 10, 1;
L_0x600000f8f020 .part L_0x600000f93e80, 11, 1;
L_0x600000f8f0c0 .part L_0x600000f93e80, 12, 1;
L_0x600000f8f160 .part L_0x600000f93e80, 13, 1;
L_0x600000f8f200 .part L_0x600000f93e80, 14, 1;
L_0x600000f8f2a0 .part L_0x600000f93e80, 15, 1;
p0x7fab8b0a6f18 .port I0x600003f14f40, L_0x6000015a23e0;
 .tranvp 16 1 0, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a6f18;
p0x7fab8b0a7368 .port I0x600003f14f40, L_0x6000015a24c0;
 .tranvp 16 1 1, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a7368;
p0x7fab8b0a7758 .port I0x600003f14f40, L_0x6000015a25a0;
 .tranvp 16 1 2, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a7758;
p0x7fab8b0a7b48 .port I0x600003f14f40, L_0x6000015a2680;
 .tranvp 16 1 3, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a7b48;
p0x7fab8b0a7f38 .port I0x600003f14f40, L_0x6000015a2760;
 .tranvp 16 1 4, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a7f38;
p0x7fab8b0a8328 .port I0x600003f14f40, L_0x6000015a2840;
 .tranvp 16 1 5, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a8328;
p0x7fab8b0a8718 .port I0x600003f14f40, L_0x6000015a2920;
 .tranvp 16 1 6, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a8718;
p0x7fab8b0a8b08 .port I0x600003f14f40, L_0x6000015a2a00;
 .tranvp 16 1 7, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a8b08;
p0x7fab8b0a8ef8 .port I0x600003f14f40, L_0x6000015a2ae0;
 .tranvp 16 1 8, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a8ef8;
p0x7fab8b0a92e8 .port I0x600003f14f40, L_0x6000015a2bc0;
 .tranvp 16 1 9, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a92e8;
p0x7fab8b0a96d8 .port I0x600003f14f40, L_0x6000015a2ca0;
 .tranvp 16 1 10, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a96d8;
p0x7fab8b0a9ac8 .port I0x600003f14f40, L_0x6000015a2d80;
 .tranvp 16 1 11, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a9ac8;
p0x7fab8b0a9eb8 .port I0x600003f14f40, L_0x6000015a2e60;
 .tranvp 16 1 12, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0a9eb8;
p0x7fab8b0aa2a8 .port I0x600003f14f40, L_0x6000015a2f40;
 .tranvp 16 1 13, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0aa2a8;
p0x7fab8b0aa698 .port I0x600003f14f40, L_0x6000015a3020;
 .tranvp 16 1 14, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0aa698;
p0x7fab8b0aaa88 .port I0x600003f14f40, L_0x6000015a3100;
 .tranvp 16 1 15, I0x600003f14f40, p0x7fab8b0aacf8 p0x7fab8b0aaa88;
p0x7fab8b0a6f48 .port I0x600003f14f60, L_0x6000015a2450;
 .tranvp 16 1 0, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a6f48;
p0x7fab8b0a7398 .port I0x600003f14f60, L_0x6000015a2530;
 .tranvp 16 1 1, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a7398;
p0x7fab8b0a7788 .port I0x600003f14f60, L_0x6000015a2610;
 .tranvp 16 1 2, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a7788;
p0x7fab8b0a7b78 .port I0x600003f14f60, L_0x6000015a26f0;
 .tranvp 16 1 3, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a7b78;
p0x7fab8b0a7f68 .port I0x600003f14f60, L_0x6000015a27d0;
 .tranvp 16 1 4, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a7f68;
p0x7fab8b0a8358 .port I0x600003f14f60, L_0x6000015a28b0;
 .tranvp 16 1 5, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a8358;
p0x7fab8b0a8748 .port I0x600003f14f60, L_0x6000015a2990;
 .tranvp 16 1 6, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a8748;
p0x7fab8b0a8b38 .port I0x600003f14f60, L_0x6000015a2a70;
 .tranvp 16 1 7, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a8b38;
p0x7fab8b0a8f28 .port I0x600003f14f60, L_0x6000015a2b50;
 .tranvp 16 1 8, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a8f28;
p0x7fab8b0a9318 .port I0x600003f14f60, L_0x6000015a2c30;
 .tranvp 16 1 9, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a9318;
p0x7fab8b0a9708 .port I0x600003f14f60, L_0x6000015a2d10;
 .tranvp 16 1 10, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a9708;
p0x7fab8b0a9af8 .port I0x600003f14f60, L_0x6000015a2df0;
 .tranvp 16 1 11, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a9af8;
p0x7fab8b0a9ee8 .port I0x600003f14f60, L_0x6000015a2ed0;
 .tranvp 16 1 12, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0a9ee8;
p0x7fab8b0aa2d8 .port I0x600003f14f60, L_0x6000015a2fb0;
 .tranvp 16 1 13, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0aa2d8;
p0x7fab8b0aa6c8 .port I0x600003f14f60, L_0x6000015a3090;
 .tranvp 16 1 14, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0aa6c8;
p0x7fab8b0aaab8 .port I0x600003f14f60, L_0x6000015a3170;
 .tranvp 16 1 15, I0x600003f14f60, p0x7fab8b0aad28 p0x7fab8b0aaab8;
S_0x7fab8b9186b0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a23e0 .functor BUFT 1, L_0x600000f8d540, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a7038 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2450 .functor BUFT 1, o0x7fab8b0a7038, C4<0>, C4<0>, C4<0>;
v0x600000eb6490_0 .net8 "Bitline1", 0 0, p0x7fab8b0a6f18;  1 drivers, strength-aware
v0x600000eb6520_0 .net8 "Bitline2", 0 0, p0x7fab8b0a6f48;  1 drivers, strength-aware
v0x600000eb65b0_0 .net "D", 0 0, L_0x600000f8e940;  1 drivers
v0x600000eb6640_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000eb66d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000eb6760_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb67f0_0 .net *"_ivl_0", 0 0, L_0x600000f8d540;  1 drivers
v0x600000eb6880_0 .net *"_ivl_6", 0 0, L_0x600000f8d5e0;  1 drivers
; Elide local net with no drivers, v0x600000eb6910_0 name=_ivl_8
v0x600000eb69a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb6a30_0 .net "dffOut", 0 0, v0x600000eb6370_0;  1 drivers
v0x600000eb6ac0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8d540 .functor MUXZ 1, v0x600000eb6370_0, L_0x600000f8e940, L_0x60000157a450, C4<>;
L_0x600000f8d5e0 .functor MUXZ 1, v0x600000eb6370_0, L_0x600000f8e940, L_0x60000157a450, C4<>;
S_0x7fab8b918270 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9186b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb6130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb61c0_0 .net "d", 0 0, L_0x600000f8e940;  alias, 1 drivers
v0x600000eb6250_0 .net "q", 0 0, v0x600000eb6370_0;  alias, 1 drivers
v0x600000eb62e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb6370_0 .var "state", 0 0;
v0x600000eb6400_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b917f40 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a24c0 .functor BUFT 1, L_0x600000f8d680, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a7428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2530 .functor BUFT 1, o0x7fab8b0a7428, C4<0>, C4<0>, C4<0>;
v0x600000eb6eb0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a7368;  1 drivers, strength-aware
v0x600000eb6f40_0 .net8 "Bitline2", 0 0, p0x7fab8b0a7398;  1 drivers, strength-aware
v0x600000eb6fd0_0 .net "D", 0 0, L_0x600000f8e9e0;  1 drivers
v0x600000eb7060_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000eb70f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000eb7180_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb7210_0 .net *"_ivl_0", 0 0, L_0x600000f8d680;  1 drivers
v0x600000eb72a0_0 .net *"_ivl_6", 0 0, L_0x600000f8d720;  1 drivers
; Elide local net with no drivers, v0x600000eb7330_0 name=_ivl_8
v0x600000eb73c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb7450_0 .net "dffOut", 0 0, v0x600000eb6d90_0;  1 drivers
v0x600000eb74e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8d680 .functor MUXZ 1, v0x600000eb6d90_0, L_0x600000f8e9e0, L_0x60000157a450, C4<>;
L_0x600000f8d720 .functor MUXZ 1, v0x600000eb6d90_0, L_0x600000f8e9e0, L_0x60000157a450, C4<>;
S_0x7fab8b917b00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b917f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb6b50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb6be0_0 .net "d", 0 0, L_0x600000f8e9e0;  alias, 1 drivers
v0x600000eb6c70_0 .net "q", 0 0, v0x600000eb6d90_0;  alias, 1 drivers
v0x600000eb6d00_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb6d90_0 .var "state", 0 0;
v0x600000eb6e20_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9177d0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a25a0 .functor BUFT 1, L_0x600000f8d7c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a7818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2610 .functor BUFT 1, o0x7fab8b0a7818, C4<0>, C4<0>, C4<0>;
v0x600000eb78d0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a7758;  1 drivers, strength-aware
v0x600000eb7960_0 .net8 "Bitline2", 0 0, p0x7fab8b0a7788;  1 drivers, strength-aware
v0x600000eb79f0_0 .net "D", 0 0, L_0x600000f8ea80;  1 drivers
v0x600000eb7a80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000eb7b10_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000eb7ba0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb7c30_0 .net *"_ivl_0", 0 0, L_0x600000f8d7c0;  1 drivers
v0x600000eb7cc0_0 .net *"_ivl_6", 0 0, L_0x600000f8d860;  1 drivers
; Elide local net with no drivers, v0x600000eb7d50_0 name=_ivl_8
v0x600000eb7de0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb7e70_0 .net "dffOut", 0 0, v0x600000eb77b0_0;  1 drivers
v0x600000eb7f00_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8d7c0 .functor MUXZ 1, v0x600000eb77b0_0, L_0x600000f8ea80, L_0x60000157a450, C4<>;
L_0x600000f8d860 .functor MUXZ 1, v0x600000eb77b0_0, L_0x600000f8ea80, L_0x60000157a450, C4<>;
S_0x7fab8b917390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9177d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb7570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb7600_0 .net "d", 0 0, L_0x600000f8ea80;  alias, 1 drivers
v0x600000eb7690_0 .net "q", 0 0, v0x600000eb77b0_0;  alias, 1 drivers
v0x600000eb7720_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb77b0_0 .var "state", 0 0;
v0x600000eb7840_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b917060 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2680 .functor BUFT 1, L_0x600000f8d900, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a7c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a26f0 .functor BUFT 1, o0x7fab8b0a7c08, C4<0>, C4<0>, C4<0>;
v0x600000eb8360_0 .net8 "Bitline1", 0 0, p0x7fab8b0a7b48;  1 drivers, strength-aware
v0x600000eb83f0_0 .net8 "Bitline2", 0 0, p0x7fab8b0a7b78;  1 drivers, strength-aware
v0x600000eb8480_0 .net "D", 0 0, L_0x600000f8eb20;  1 drivers
v0x600000eb8510_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000eb85a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000eb8630_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb86c0_0 .net *"_ivl_0", 0 0, L_0x600000f8d900;  1 drivers
v0x600000eb8750_0 .net *"_ivl_6", 0 0, L_0x600000f8d9a0;  1 drivers
; Elide local net with no drivers, v0x600000eb87e0_0 name=_ivl_8
v0x600000eb8870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb8900_0 .net "dffOut", 0 0, v0x600000eb8240_0;  1 drivers
v0x600000eb8990_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8d900 .functor MUXZ 1, v0x600000eb8240_0, L_0x600000f8eb20, L_0x60000157a450, C4<>;
L_0x600000f8d9a0 .functor MUXZ 1, v0x600000eb8240_0, L_0x600000f8eb20, L_0x60000157a450, C4<>;
S_0x7fab8b916c20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b917060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb8000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb8090_0 .net "d", 0 0, L_0x600000f8eb20;  alias, 1 drivers
v0x600000eb8120_0 .net "q", 0 0, v0x600000eb8240_0;  alias, 1 drivers
v0x600000eb81b0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb8240_0 .var "state", 0 0;
v0x600000eb82d0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90e970 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2760 .functor BUFT 1, L_0x600000f8da40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a7ff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a27d0 .functor BUFT 1, o0x7fab8b0a7ff8, C4<0>, C4<0>, C4<0>;
v0x600000eb8d80_0 .net8 "Bitline1", 0 0, p0x7fab8b0a7f38;  1 drivers, strength-aware
v0x600000eb8e10_0 .net8 "Bitline2", 0 0, p0x7fab8b0a7f68;  1 drivers, strength-aware
v0x600000eb8ea0_0 .net "D", 0 0, L_0x600000f8ebc0;  1 drivers
v0x600000eb8f30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000eb8fc0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000eb9050_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb90e0_0 .net *"_ivl_0", 0 0, L_0x600000f8da40;  1 drivers
v0x600000eb9170_0 .net *"_ivl_6", 0 0, L_0x600000f8dae0;  1 drivers
; Elide local net with no drivers, v0x600000eb9200_0 name=_ivl_8
v0x600000eb9290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb9320_0 .net "dffOut", 0 0, v0x600000eb8c60_0;  1 drivers
v0x600000eb93b0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8da40 .functor MUXZ 1, v0x600000eb8c60_0, L_0x600000f8ebc0, L_0x60000157a450, C4<>;
L_0x600000f8dae0 .functor MUXZ 1, v0x600000eb8c60_0, L_0x600000f8ebc0, L_0x60000157a450, C4<>;
S_0x7fab8b90e640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90e970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb8a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb8ab0_0 .net "d", 0 0, L_0x600000f8ebc0;  alias, 1 drivers
v0x600000eb8b40_0 .net "q", 0 0, v0x600000eb8c60_0;  alias, 1 drivers
v0x600000eb8bd0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb8c60_0 .var "state", 0 0;
v0x600000eb8cf0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90e200 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2840 .functor BUFT 1, L_0x600000f8db80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a83e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a28b0 .functor BUFT 1, o0x7fab8b0a83e8, C4<0>, C4<0>, C4<0>;
v0x600000eb97a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a8328;  1 drivers, strength-aware
v0x600000eb9830_0 .net8 "Bitline2", 0 0, p0x7fab8b0a8358;  1 drivers, strength-aware
v0x600000eb98c0_0 .net "D", 0 0, L_0x600000f8ec60;  1 drivers
v0x600000eb9950_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000eb99e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000eb9a70_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eb9b00_0 .net *"_ivl_0", 0 0, L_0x600000f8db80;  1 drivers
v0x600000eb9b90_0 .net *"_ivl_6", 0 0, L_0x600000f8dc20;  1 drivers
; Elide local net with no drivers, v0x600000eb9c20_0 name=_ivl_8
v0x600000eb9cb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb9d40_0 .net "dffOut", 0 0, v0x600000eb9680_0;  1 drivers
v0x600000eb9dd0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8db80 .functor MUXZ 1, v0x600000eb9680_0, L_0x600000f8ec60, L_0x60000157a450, C4<>;
L_0x600000f8dc20 .functor MUXZ 1, v0x600000eb9680_0, L_0x600000f8ec60, L_0x60000157a450, C4<>;
S_0x7fab8b90ded0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90e200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb9440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb94d0_0 .net "d", 0 0, L_0x600000f8ec60;  alias, 1 drivers
v0x600000eb9560_0 .net "q", 0 0, v0x600000eb9680_0;  alias, 1 drivers
v0x600000eb95f0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eb9680_0 .var "state", 0 0;
v0x600000eb9710_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90da90 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2920 .functor BUFT 1, L_0x600000f8dcc0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a87d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2990 .functor BUFT 1, o0x7fab8b0a87d8, C4<0>, C4<0>, C4<0>;
v0x600000eba1c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a8718;  1 drivers, strength-aware
v0x600000eba250_0 .net8 "Bitline2", 0 0, p0x7fab8b0a8748;  1 drivers, strength-aware
v0x600000eba2e0_0 .net "D", 0 0, L_0x600000f8ed00;  1 drivers
v0x600000eba370_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000eba400_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000eba490_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000eba520_0 .net *"_ivl_0", 0 0, L_0x600000f8dcc0;  1 drivers
v0x600000eba5b0_0 .net *"_ivl_6", 0 0, L_0x600000f8dd60;  1 drivers
; Elide local net with no drivers, v0x600000eba640_0 name=_ivl_8
v0x600000eba6d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eba760_0 .net "dffOut", 0 0, v0x600000eba0a0_0;  1 drivers
v0x600000eba7f0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8dcc0 .functor MUXZ 1, v0x600000eba0a0_0, L_0x600000f8ed00, L_0x60000157a450, C4<>;
L_0x600000f8dd60 .functor MUXZ 1, v0x600000eba0a0_0, L_0x600000f8ed00, L_0x60000157a450, C4<>;
S_0x7fab8b90d760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90da90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eb9e60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eb9ef0_0 .net "d", 0 0, L_0x600000f8ed00;  alias, 1 drivers
v0x600000eb9f80_0 .net "q", 0 0, v0x600000eba0a0_0;  alias, 1 drivers
v0x600000eba010_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000eba0a0_0 .var "state", 0 0;
v0x600000eba130_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90d320 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2a00 .functor BUFT 1, L_0x600000f8de00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a8bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2a70 .functor BUFT 1, o0x7fab8b0a8bc8, C4<0>, C4<0>, C4<0>;
v0x600000ebabe0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a8b08;  1 drivers, strength-aware
v0x600000ebac70_0 .net8 "Bitline2", 0 0, p0x7fab8b0a8b38;  1 drivers, strength-aware
v0x600000ebad00_0 .net "D", 0 0, L_0x600000f8eda0;  1 drivers
v0x600000ebad90_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000ebae20_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000ebaeb0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ebaf40_0 .net *"_ivl_0", 0 0, L_0x600000f8de00;  1 drivers
v0x600000ebafd0_0 .net *"_ivl_6", 0 0, L_0x600000f8dea0;  1 drivers
; Elide local net with no drivers, v0x600000ebb060_0 name=_ivl_8
v0x600000ebb0f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebb180_0 .net "dffOut", 0 0, v0x600000ebaac0_0;  1 drivers
v0x600000ebb210_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8de00 .functor MUXZ 1, v0x600000ebaac0_0, L_0x600000f8eda0, L_0x60000157a450, C4<>;
L_0x600000f8dea0 .functor MUXZ 1, v0x600000ebaac0_0, L_0x600000f8eda0, L_0x60000157a450, C4<>;
S_0x7fab8b90cff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90d320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eba880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eba910_0 .net "d", 0 0, L_0x600000f8eda0;  alias, 1 drivers
v0x600000eba9a0_0 .net "q", 0 0, v0x600000ebaac0_0;  alias, 1 drivers
v0x600000ebaa30_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebaac0_0 .var "state", 0 0;
v0x600000ebab50_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90cbb0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2ae0 .functor BUFT 1, L_0x600000f8df40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a8fb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2b50 .functor BUFT 1, o0x7fab8b0a8fb8, C4<0>, C4<0>, C4<0>;
v0x600000ebb600_0 .net8 "Bitline1", 0 0, p0x7fab8b0a8ef8;  1 drivers, strength-aware
v0x600000ebb690_0 .net8 "Bitline2", 0 0, p0x7fab8b0a8f28;  1 drivers, strength-aware
v0x600000ebb720_0 .net "D", 0 0, L_0x600000f8ee40;  1 drivers
v0x600000ebb7b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000ebb840_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000ebb8d0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ebb960_0 .net *"_ivl_0", 0 0, L_0x600000f8df40;  1 drivers
v0x600000ebb9f0_0 .net *"_ivl_6", 0 0, L_0x600000f8dfe0;  1 drivers
; Elide local net with no drivers, v0x600000ebba80_0 name=_ivl_8
v0x600000ebbb10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebbba0_0 .net "dffOut", 0 0, v0x600000ebb4e0_0;  1 drivers
v0x600000ebbc30_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8df40 .functor MUXZ 1, v0x600000ebb4e0_0, L_0x600000f8ee40, L_0x60000157a450, C4<>;
L_0x600000f8dfe0 .functor MUXZ 1, v0x600000ebb4e0_0, L_0x600000f8ee40, L_0x60000157a450, C4<>;
S_0x7fab8b90c880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90cbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ebb2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebb330_0 .net "d", 0 0, L_0x600000f8ee40;  alias, 1 drivers
v0x600000ebb3c0_0 .net "q", 0 0, v0x600000ebb4e0_0;  alias, 1 drivers
v0x600000ebb450_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebb4e0_0 .var "state", 0 0;
v0x600000ebb570_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90c440 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2bc0 .functor BUFT 1, L_0x600000f8e080, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a93a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2c30 .functor BUFT 1, o0x7fab8b0a93a8, C4<0>, C4<0>, C4<0>;
v0x600000ebc090_0 .net8 "Bitline1", 0 0, p0x7fab8b0a92e8;  1 drivers, strength-aware
v0x600000ebc120_0 .net8 "Bitline2", 0 0, p0x7fab8b0a9318;  1 drivers, strength-aware
v0x600000ebc1b0_0 .net "D", 0 0, L_0x600000f8eee0;  1 drivers
v0x600000ebc240_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000ebc2d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000ebc360_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ebc3f0_0 .net *"_ivl_0", 0 0, L_0x600000f8e080;  1 drivers
v0x600000ebc480_0 .net *"_ivl_6", 0 0, L_0x600000f8e120;  1 drivers
; Elide local net with no drivers, v0x600000ebc510_0 name=_ivl_8
v0x600000ebc5a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebc630_0 .net "dffOut", 0 0, v0x600000ebbf00_0;  1 drivers
v0x600000ebc6c0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8e080 .functor MUXZ 1, v0x600000ebbf00_0, L_0x600000f8eee0, L_0x60000157a450, C4<>;
L_0x600000f8e120 .functor MUXZ 1, v0x600000ebbf00_0, L_0x600000f8eee0, L_0x60000157a450, C4<>;
S_0x7fab8b90c110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ebbcc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebbd50_0 .net "d", 0 0, L_0x600000f8eee0;  alias, 1 drivers
v0x600000ebbde0_0 .net "q", 0 0, v0x600000ebbf00_0;  alias, 1 drivers
v0x600000ebbe70_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebbf00_0 .var "state", 0 0;
v0x600000ebc000_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90bcd0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2ca0 .functor BUFT 1, L_0x600000f8e1c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a9798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2d10 .functor BUFT 1, o0x7fab8b0a9798, C4<0>, C4<0>, C4<0>;
v0x600000ebcab0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a96d8;  1 drivers, strength-aware
v0x600000ebcb40_0 .net8 "Bitline2", 0 0, p0x7fab8b0a9708;  1 drivers, strength-aware
v0x600000ebcbd0_0 .net "D", 0 0, L_0x600000f8ef80;  1 drivers
v0x600000ebcc60_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000ebccf0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000ebcd80_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ebce10_0 .net *"_ivl_0", 0 0, L_0x600000f8e1c0;  1 drivers
v0x600000ebcea0_0 .net *"_ivl_6", 0 0, L_0x600000f8e260;  1 drivers
; Elide local net with no drivers, v0x600000ebcf30_0 name=_ivl_8
v0x600000ebcfc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebd050_0 .net "dffOut", 0 0, v0x600000ebc990_0;  1 drivers
v0x600000ebd0e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8e1c0 .functor MUXZ 1, v0x600000ebc990_0, L_0x600000f8ef80, L_0x60000157a450, C4<>;
L_0x600000f8e260 .functor MUXZ 1, v0x600000ebc990_0, L_0x600000f8ef80, L_0x60000157a450, C4<>;
S_0x7fab8b90b9a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90bcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ebc750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebc7e0_0 .net "d", 0 0, L_0x600000f8ef80;  alias, 1 drivers
v0x600000ebc870_0 .net "q", 0 0, v0x600000ebc990_0;  alias, 1 drivers
v0x600000ebc900_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebc990_0 .var "state", 0 0;
v0x600000ebca20_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90b560 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2d80 .functor BUFT 1, L_0x600000f8e300, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a9b88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2df0 .functor BUFT 1, o0x7fab8b0a9b88, C4<0>, C4<0>, C4<0>;
v0x600000ebd4d0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a9ac8;  1 drivers, strength-aware
v0x600000ebd560_0 .net8 "Bitline2", 0 0, p0x7fab8b0a9af8;  1 drivers, strength-aware
v0x600000ebd5f0_0 .net "D", 0 0, L_0x600000f8f020;  1 drivers
v0x600000ebd680_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000ebd710_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000ebd7a0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ebd830_0 .net *"_ivl_0", 0 0, L_0x600000f8e300;  1 drivers
v0x600000ebd8c0_0 .net *"_ivl_6", 0 0, L_0x600000f8e3a0;  1 drivers
; Elide local net with no drivers, v0x600000ebd950_0 name=_ivl_8
v0x600000ebd9e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebda70_0 .net "dffOut", 0 0, v0x600000ebd3b0_0;  1 drivers
v0x600000ebdb00_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8e300 .functor MUXZ 1, v0x600000ebd3b0_0, L_0x600000f8f020, L_0x60000157a450, C4<>;
L_0x600000f8e3a0 .functor MUXZ 1, v0x600000ebd3b0_0, L_0x600000f8f020, L_0x60000157a450, C4<>;
S_0x7fab8b90b230 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90b560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ebd170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebd200_0 .net "d", 0 0, L_0x600000f8f020;  alias, 1 drivers
v0x600000ebd290_0 .net "q", 0 0, v0x600000ebd3b0_0;  alias, 1 drivers
v0x600000ebd320_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebd3b0_0 .var "state", 0 0;
v0x600000ebd440_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90adf0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2e60 .functor BUFT 1, L_0x600000f8e440, C4<0>, C4<0>, C4<0>;
o0x7fab8b0a9f78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2ed0 .functor BUFT 1, o0x7fab8b0a9f78, C4<0>, C4<0>, C4<0>;
v0x600000ebdef0_0 .net8 "Bitline1", 0 0, p0x7fab8b0a9eb8;  1 drivers, strength-aware
v0x600000ebdf80_0 .net8 "Bitline2", 0 0, p0x7fab8b0a9ee8;  1 drivers, strength-aware
v0x600000ebe010_0 .net "D", 0 0, L_0x600000f8f0c0;  1 drivers
v0x600000ebe0a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000ebe130_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000ebe1c0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ebe250_0 .net *"_ivl_0", 0 0, L_0x600000f8e440;  1 drivers
v0x600000ebe2e0_0 .net *"_ivl_6", 0 0, L_0x600000f8e4e0;  1 drivers
; Elide local net with no drivers, v0x600000ebe370_0 name=_ivl_8
v0x600000ebe400_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebe490_0 .net "dffOut", 0 0, v0x600000ebddd0_0;  1 drivers
v0x600000ebe520_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8e440 .functor MUXZ 1, v0x600000ebddd0_0, L_0x600000f8f0c0, L_0x60000157a450, C4<>;
L_0x600000f8e4e0 .functor MUXZ 1, v0x600000ebddd0_0, L_0x600000f8f0c0, L_0x60000157a450, C4<>;
S_0x7fab8b90aac0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90adf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ebdb90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebdc20_0 .net "d", 0 0, L_0x600000f8f0c0;  alias, 1 drivers
v0x600000ebdcb0_0 .net "q", 0 0, v0x600000ebddd0_0;  alias, 1 drivers
v0x600000ebdd40_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebddd0_0 .var "state", 0 0;
v0x600000ebde60_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b90a680 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a2f40 .functor BUFT 1, L_0x600000f8e580, C4<0>, C4<0>, C4<0>;
o0x7fab8b0aa368 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a2fb0 .functor BUFT 1, o0x7fab8b0aa368, C4<0>, C4<0>, C4<0>;
v0x600000ebe910_0 .net8 "Bitline1", 0 0, p0x7fab8b0aa2a8;  1 drivers, strength-aware
v0x600000ebe9a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0aa2d8;  1 drivers, strength-aware
v0x600000ebea30_0 .net "D", 0 0, L_0x600000f8f160;  1 drivers
v0x600000ebeac0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000ebeb50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000ebebe0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ebec70_0 .net *"_ivl_0", 0 0, L_0x600000f8e580;  1 drivers
v0x600000ebed00_0 .net *"_ivl_6", 0 0, L_0x600000f8e620;  1 drivers
; Elide local net with no drivers, v0x600000ebed90_0 name=_ivl_8
v0x600000ebee20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebeeb0_0 .net "dffOut", 0 0, v0x600000ebe7f0_0;  1 drivers
v0x600000ebef40_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8e580 .functor MUXZ 1, v0x600000ebe7f0_0, L_0x600000f8f160, L_0x60000157a450, C4<>;
L_0x600000f8e620 .functor MUXZ 1, v0x600000ebe7f0_0, L_0x600000f8f160, L_0x60000157a450, C4<>;
S_0x7fab8b90a350 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ebe5b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebe640_0 .net "d", 0 0, L_0x600000f8f160;  alias, 1 drivers
v0x600000ebe6d0_0 .net "q", 0 0, v0x600000ebe7f0_0;  alias, 1 drivers
v0x600000ebe760_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebe7f0_0 .var "state", 0 0;
v0x600000ebe880_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b909f10 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3020 .functor BUFT 1, L_0x600000f8e6c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0aa758 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3090 .functor BUFT 1, o0x7fab8b0aa758, C4<0>, C4<0>, C4<0>;
v0x600000ebf330_0 .net8 "Bitline1", 0 0, p0x7fab8b0aa698;  1 drivers, strength-aware
v0x600000ebf3c0_0 .net8 "Bitline2", 0 0, p0x7fab8b0aa6c8;  1 drivers, strength-aware
v0x600000ebf450_0 .net "D", 0 0, L_0x600000f8f200;  1 drivers
v0x600000ebf4e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000ebf570_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000ebf600_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000ebf690_0 .net *"_ivl_0", 0 0, L_0x600000f8e6c0;  1 drivers
v0x600000ebf720_0 .net *"_ivl_6", 0 0, L_0x600000f8e760;  1 drivers
; Elide local net with no drivers, v0x600000ebf7b0_0 name=_ivl_8
v0x600000ebf840_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebf8d0_0 .net "dffOut", 0 0, v0x600000ebf210_0;  1 drivers
v0x600000ebf960_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8e6c0 .functor MUXZ 1, v0x600000ebf210_0, L_0x600000f8f200, L_0x60000157a450, C4<>;
L_0x600000f8e760 .functor MUXZ 1, v0x600000ebf210_0, L_0x600000f8f200, L_0x60000157a450, C4<>;
S_0x7fab8b909be0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b909f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ebefd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebf060_0 .net "d", 0 0, L_0x600000f8f200;  alias, 1 drivers
v0x600000ebf0f0_0 .net "q", 0 0, v0x600000ebf210_0;  alias, 1 drivers
v0x600000ebf180_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebf210_0 .var "state", 0 0;
v0x600000ebf2a0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9097a0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9189e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3100 .functor BUFT 1, L_0x600000f8e800, C4<0>, C4<0>, C4<0>;
o0x7fab8b0aab48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3170 .functor BUFT 1, o0x7fab8b0aab48, C4<0>, C4<0>, C4<0>;
v0x600000ebfd50_0 .net8 "Bitline1", 0 0, p0x7fab8b0aaa88;  1 drivers, strength-aware
v0x600000ebfde0_0 .net8 "Bitline2", 0 0, p0x7fab8b0aaab8;  1 drivers, strength-aware
v0x600000ebfe70_0 .net "D", 0 0, L_0x600000f8f2a0;  1 drivers
v0x600000ebff00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93ab8;  alias, 1 drivers
v0x600000e80000_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b00;  alias, 1 drivers
v0x600000e80090_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e80120_0 .net *"_ivl_0", 0 0, L_0x600000f8e800;  1 drivers
v0x600000e801b0_0 .net *"_ivl_6", 0 0, L_0x600000f8e8a0;  1 drivers
; Elide local net with no drivers, v0x600000e80240_0 name=_ivl_8
v0x600000e802d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e80360_0 .net "dffOut", 0 0, v0x600000ebfc30_0;  1 drivers
v0x600000e803f0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8e800 .functor MUXZ 1, v0x600000ebfc30_0, L_0x600000f8f2a0, L_0x60000157a450, C4<>;
L_0x600000f8e8a0 .functor MUXZ 1, v0x600000ebfc30_0, L_0x600000f8f2a0, L_0x60000157a450, C4<>;
S_0x7fab8b909470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9097a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ebf9f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ebfa80_0 .net "d", 0 0, L_0x600000f8f2a0;  alias, 1 drivers
v0x600000ebfb10_0 .net "q", 0 0, v0x600000ebfc30_0;  alias, 1 drivers
v0x600000ebfba0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ebfc30_0 .var "state", 0 0;
v0x600000ebfcc0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9088c0 .scope module, "instruction_reg" "Register" 16 80, 5 100 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e8abe0_0 .net8 "Bitline1", 15 0, p0x7fab8b0aee68;  alias, 0 drivers, strength-aware
o0x7fab8b0aee98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14e40 .island tran;
p0x7fab8b0aee98 .port I0x600003f14e40, o0x7fab8b0aee98;
v0x600000e8ac70_0 .net8 "Bitline2", 15 0, p0x7fab8b0aee98;  0 drivers, strength-aware
v0x600000e8ad00_0 .net8 "D", 15 0, p0x7fab8b0aeec8;  alias, 0 drivers, strength-aware
L_0x7fab8bb93908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000e8ad90_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  1 drivers
L_0x7fab8bb93950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e8ae20_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  1 drivers
v0x600000e8aeb0_0 .net "WriteReg", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8af40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8afd0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88f00 .part p0x7fab8b0aeec8, 0, 1;
L_0x600000f88fa0 .part p0x7fab8b0aeec8, 1, 1;
L_0x600000f89040 .part p0x7fab8b0aeec8, 2, 1;
L_0x600000f890e0 .part p0x7fab8b0aeec8, 3, 1;
L_0x600000f89180 .part p0x7fab8b0aeec8, 4, 1;
L_0x600000f89220 .part p0x7fab8b0aeec8, 5, 1;
L_0x600000f892c0 .part p0x7fab8b0aeec8, 6, 1;
L_0x600000f89360 .part p0x7fab8b0aeec8, 7, 1;
L_0x600000f89400 .part p0x7fab8b0aeec8, 8, 1;
L_0x600000f894a0 .part p0x7fab8b0aeec8, 9, 1;
L_0x600000f89540 .part p0x7fab8b0aeec8, 10, 1;
L_0x600000f895e0 .part p0x7fab8b0aeec8, 11, 1;
L_0x600000f89680 .part p0x7fab8b0aeec8, 12, 1;
L_0x600000f89720 .part p0x7fab8b0aeec8, 13, 1;
L_0x600000f897c0 .part p0x7fab8b0aeec8, 14, 1;
L_0x600000f89860 .part p0x7fab8b0aeec8, 15, 1;
p0x7fab8b0ab088 .port I0x600003f14dc0, L_0x60000155f9c0;
 .tranvp 16 1 0, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ab088;
p0x7fab8b0ab4d8 .port I0x600003f14dc0, L_0x60000155faa0;
 .tranvp 16 1 1, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ab4d8;
p0x7fab8b0ab8c8 .port I0x600003f14dc0, L_0x60000155fb80;
 .tranvp 16 1 2, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ab8c8;
p0x7fab8b0abcb8 .port I0x600003f14dc0, L_0x60000155fc60;
 .tranvp 16 1 3, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0abcb8;
p0x7fab8b0ac0a8 .port I0x600003f14dc0, L_0x60000155fd40;
 .tranvp 16 1 4, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ac0a8;
p0x7fab8b0ac498 .port I0x600003f14dc0, L_0x60000155fe20;
 .tranvp 16 1 5, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ac498;
p0x7fab8b0ac888 .port I0x600003f14dc0, L_0x60000155ff00;
 .tranvp 16 1 6, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ac888;
p0x7fab8b0acc78 .port I0x600003f14dc0, L_0x6000015a0000;
 .tranvp 16 1 7, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0acc78;
p0x7fab8b0ad068 .port I0x600003f14dc0, L_0x6000015a00e0;
 .tranvp 16 1 8, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ad068;
p0x7fab8b0ad458 .port I0x600003f14dc0, L_0x6000015a01c0;
 .tranvp 16 1 9, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ad458;
p0x7fab8b0ad848 .port I0x600003f14dc0, L_0x6000015a02a0;
 .tranvp 16 1 10, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ad848;
p0x7fab8b0adc38 .port I0x600003f14dc0, L_0x6000015a0380;
 .tranvp 16 1 11, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0adc38;
p0x7fab8b0ae028 .port I0x600003f14dc0, L_0x6000015a0460;
 .tranvp 16 1 12, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ae028;
p0x7fab8b0ae418 .port I0x600003f14dc0, L_0x6000015a0540;
 .tranvp 16 1 13, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ae418;
p0x7fab8b0ae808 .port I0x600003f14dc0, L_0x6000015a0620;
 .tranvp 16 1 14, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0ae808;
p0x7fab8b0aebf8 .port I0x600003f14dc0, L_0x6000015a0700;
 .tranvp 16 1 15, I0x600003f14dc0, p0x7fab8b0aee68 p0x7fab8b0aebf8;
p0x7fab8b0ab0b8 .port I0x600003f14e40, L_0x60000155fa30;
 .tranvp 16 1 0, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ab0b8;
p0x7fab8b0ab508 .port I0x600003f14e40, L_0x60000155fb10;
 .tranvp 16 1 1, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ab508;
p0x7fab8b0ab8f8 .port I0x600003f14e40, L_0x60000155fbf0;
 .tranvp 16 1 2, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ab8f8;
p0x7fab8b0abce8 .port I0x600003f14e40, L_0x60000155fcd0;
 .tranvp 16 1 3, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0abce8;
p0x7fab8b0ac0d8 .port I0x600003f14e40, L_0x60000155fdb0;
 .tranvp 16 1 4, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ac0d8;
p0x7fab8b0ac4c8 .port I0x600003f14e40, L_0x60000155fe90;
 .tranvp 16 1 5, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ac4c8;
p0x7fab8b0ac8b8 .port I0x600003f14e40, L_0x60000155ff70;
 .tranvp 16 1 6, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ac8b8;
p0x7fab8b0acca8 .port I0x600003f14e40, L_0x6000015a0070;
 .tranvp 16 1 7, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0acca8;
p0x7fab8b0ad098 .port I0x600003f14e40, L_0x6000015a0150;
 .tranvp 16 1 8, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ad098;
p0x7fab8b0ad488 .port I0x600003f14e40, L_0x6000015a0230;
 .tranvp 16 1 9, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ad488;
p0x7fab8b0ad878 .port I0x600003f14e40, L_0x6000015a0310;
 .tranvp 16 1 10, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ad878;
p0x7fab8b0adc68 .port I0x600003f14e40, L_0x6000015a03f0;
 .tranvp 16 1 11, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0adc68;
p0x7fab8b0ae058 .port I0x600003f14e40, L_0x6000015a04d0;
 .tranvp 16 1 12, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ae058;
p0x7fab8b0ae448 .port I0x600003f14e40, L_0x6000015a05b0;
 .tranvp 16 1 13, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ae448;
p0x7fab8b0ae838 .port I0x600003f14e40, L_0x6000015a0690;
 .tranvp 16 1 14, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0ae838;
p0x7fab8b0aec28 .port I0x600003f14e40, L_0x6000015a0770;
 .tranvp 16 1 15, I0x600003f14e40, p0x7fab8b0aee98 p0x7fab8b0aec28;
S_0x7fab8b908590 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f9c0 .functor BUFT 1, L_0x600000f87ac0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ab1a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155fa30 .functor BUFT 1, o0x7fab8b0ab1a8, C4<0>, C4<0>, C4<0>;
v0x600000e80c60_0 .net8 "Bitline1", 0 0, p0x7fab8b0ab088;  1 drivers, strength-aware
v0x600000e80cf0_0 .net8 "Bitline2", 0 0, p0x7fab8b0ab0b8;  1 drivers, strength-aware
v0x600000e80d80_0 .net "D", 0 0, L_0x600000f88f00;  1 drivers
v0x600000e80e10_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e80ea0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e80f30_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e80fc0_0 .net *"_ivl_0", 0 0, L_0x600000f87ac0;  1 drivers
v0x600000e81050_0 .net *"_ivl_6", 0 0, L_0x600000f87b60;  1 drivers
; Elide local net with no drivers, v0x600000e810e0_0 name=_ivl_8
v0x600000e81170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e81200_0 .net "dffOut", 0 0, v0x600000e80b40_0;  1 drivers
v0x600000e81290_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f87ac0 .functor MUXZ 1, v0x600000e80b40_0, L_0x600000f88f00, L_0x60000157a450, C4<>;
L_0x600000f87b60 .functor MUXZ 1, v0x600000e80b40_0, L_0x600000f88f00, L_0x60000157a450, C4<>;
S_0x7fab8b908150 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b908590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e80900_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e80990_0 .net "d", 0 0, L_0x600000f88f00;  alias, 1 drivers
v0x600000e80a20_0 .net "q", 0 0, v0x600000e80b40_0;  alias, 1 drivers
v0x600000e80ab0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e80b40_0 .var "state", 0 0;
v0x600000e80bd0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b907e20 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155faa0 .functor BUFT 1, L_0x600000f87c00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ab598 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155fb10 .functor BUFT 1, o0x7fab8b0ab598, C4<0>, C4<0>, C4<0>;
v0x600000e81680_0 .net8 "Bitline1", 0 0, p0x7fab8b0ab4d8;  1 drivers, strength-aware
v0x600000e81710_0 .net8 "Bitline2", 0 0, p0x7fab8b0ab508;  1 drivers, strength-aware
v0x600000e817a0_0 .net "D", 0 0, L_0x600000f88fa0;  1 drivers
v0x600000e81830_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e818c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e81950_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e819e0_0 .net *"_ivl_0", 0 0, L_0x600000f87c00;  1 drivers
v0x600000e81a70_0 .net *"_ivl_6", 0 0, L_0x600000f87ca0;  1 drivers
; Elide local net with no drivers, v0x600000e81b00_0 name=_ivl_8
v0x600000e81b90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e81c20_0 .net "dffOut", 0 0, v0x600000e81560_0;  1 drivers
v0x600000e81cb0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f87c00 .functor MUXZ 1, v0x600000e81560_0, L_0x600000f88fa0, L_0x60000157a450, C4<>;
L_0x600000f87ca0 .functor MUXZ 1, v0x600000e81560_0, L_0x600000f88fa0, L_0x60000157a450, C4<>;
S_0x7fab8b9079e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b907e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e81320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e813b0_0 .net "d", 0 0, L_0x600000f88fa0;  alias, 1 drivers
v0x600000e81440_0 .net "q", 0 0, v0x600000e81560_0;  alias, 1 drivers
v0x600000e814d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e81560_0 .var "state", 0 0;
v0x600000e815f0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9673c0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155fb80 .functor BUFT 1, L_0x600000f87d40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ab988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155fbf0 .functor BUFT 1, o0x7fab8b0ab988, C4<0>, C4<0>, C4<0>;
v0x600000e820a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0ab8c8;  1 drivers, strength-aware
v0x600000e82130_0 .net8 "Bitline2", 0 0, p0x7fab8b0ab8f8;  1 drivers, strength-aware
v0x600000e821c0_0 .net "D", 0 0, L_0x600000f89040;  1 drivers
v0x600000e82250_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e822e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e82370_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e82400_0 .net *"_ivl_0", 0 0, L_0x600000f87d40;  1 drivers
v0x600000e82490_0 .net *"_ivl_6", 0 0, L_0x600000f87de0;  1 drivers
; Elide local net with no drivers, v0x600000e82520_0 name=_ivl_8
v0x600000e825b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e82640_0 .net "dffOut", 0 0, v0x600000e81f80_0;  1 drivers
v0x600000e826d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f87d40 .functor MUXZ 1, v0x600000e81f80_0, L_0x600000f89040, L_0x60000157a450, C4<>;
L_0x600000f87de0 .functor MUXZ 1, v0x600000e81f80_0, L_0x600000f89040, L_0x60000157a450, C4<>;
S_0x7fab8b9747a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9673c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e81d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e81dd0_0 .net "d", 0 0, L_0x600000f89040;  alias, 1 drivers
v0x600000e81e60_0 .net "q", 0 0, v0x600000e81f80_0;  alias, 1 drivers
v0x600000e81ef0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e81f80_0 .var "state", 0 0;
v0x600000e82010_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b974470 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155fc60 .functor BUFT 1, L_0x600000f87e80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0abd78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155fcd0 .functor BUFT 1, o0x7fab8b0abd78, C4<0>, C4<0>, C4<0>;
v0x600000e82ac0_0 .net8 "Bitline1", 0 0, p0x7fab8b0abcb8;  1 drivers, strength-aware
v0x600000e82b50_0 .net8 "Bitline2", 0 0, p0x7fab8b0abce8;  1 drivers, strength-aware
v0x600000e82be0_0 .net "D", 0 0, L_0x600000f890e0;  1 drivers
v0x600000e82c70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e82d00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e82d90_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e82e20_0 .net *"_ivl_0", 0 0, L_0x600000f87e80;  1 drivers
v0x600000e82eb0_0 .net *"_ivl_6", 0 0, L_0x600000f87f20;  1 drivers
; Elide local net with no drivers, v0x600000e82f40_0 name=_ivl_8
v0x600000e82fd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e83060_0 .net "dffOut", 0 0, v0x600000e829a0_0;  1 drivers
v0x600000e830f0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f87e80 .functor MUXZ 1, v0x600000e829a0_0, L_0x600000f890e0, L_0x60000157a450, C4<>;
L_0x600000f87f20 .functor MUXZ 1, v0x600000e829a0_0, L_0x600000f890e0, L_0x60000157a450, C4<>;
S_0x7fab8b974030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b974470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e82760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e827f0_0 .net "d", 0 0, L_0x600000f890e0;  alias, 1 drivers
v0x600000e82880_0 .net "q", 0 0, v0x600000e829a0_0;  alias, 1 drivers
v0x600000e82910_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e829a0_0 .var "state", 0 0;
v0x600000e82a30_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b973d00 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155fd40 .functor BUFT 1, L_0x600000f88000, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ac168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155fdb0 .functor BUFT 1, o0x7fab8b0ac168, C4<0>, C4<0>, C4<0>;
v0x600000e834e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0ac0a8;  1 drivers, strength-aware
v0x600000e83570_0 .net8 "Bitline2", 0 0, p0x7fab8b0ac0d8;  1 drivers, strength-aware
v0x600000e83600_0 .net "D", 0 0, L_0x600000f89180;  1 drivers
v0x600000e83690_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e83720_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e837b0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e83840_0 .net *"_ivl_0", 0 0, L_0x600000f88000;  1 drivers
v0x600000e838d0_0 .net *"_ivl_6", 0 0, L_0x600000f880a0;  1 drivers
; Elide local net with no drivers, v0x600000e83960_0 name=_ivl_8
v0x600000e839f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e83a80_0 .net "dffOut", 0 0, v0x600000e833c0_0;  1 drivers
v0x600000e83b10_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88000 .functor MUXZ 1, v0x600000e833c0_0, L_0x600000f89180, L_0x60000157a450, C4<>;
L_0x600000f880a0 .functor MUXZ 1, v0x600000e833c0_0, L_0x600000f89180, L_0x60000157a450, C4<>;
S_0x7fab8b9738c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b973d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e83180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e83210_0 .net "d", 0 0, L_0x600000f89180;  alias, 1 drivers
v0x600000e832a0_0 .net "q", 0 0, v0x600000e833c0_0;  alias, 1 drivers
v0x600000e83330_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e833c0_0 .var "state", 0 0;
v0x600000e83450_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b973590 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155fe20 .functor BUFT 1, L_0x600000f88140, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ac558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155fe90 .functor BUFT 1, o0x7fab8b0ac558, C4<0>, C4<0>, C4<0>;
v0x600000e83f00_0 .net8 "Bitline1", 0 0, p0x7fab8b0ac498;  1 drivers, strength-aware
v0x600000e84000_0 .net8 "Bitline2", 0 0, p0x7fab8b0ac4c8;  1 drivers, strength-aware
v0x600000e84090_0 .net "D", 0 0, L_0x600000f89220;  1 drivers
v0x600000e84120_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e841b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e84240_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e842d0_0 .net *"_ivl_0", 0 0, L_0x600000f88140;  1 drivers
v0x600000e84360_0 .net *"_ivl_6", 0 0, L_0x600000f881e0;  1 drivers
; Elide local net with no drivers, v0x600000e843f0_0 name=_ivl_8
v0x600000e84480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e84510_0 .net "dffOut", 0 0, v0x600000e83de0_0;  1 drivers
v0x600000e845a0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88140 .functor MUXZ 1, v0x600000e83de0_0, L_0x600000f89220, L_0x60000157a450, C4<>;
L_0x600000f881e0 .functor MUXZ 1, v0x600000e83de0_0, L_0x600000f89220, L_0x60000157a450, C4<>;
S_0x7fab8b973150 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b973590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e83ba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e83c30_0 .net "d", 0 0, L_0x600000f89220;  alias, 1 drivers
v0x600000e83cc0_0 .net "q", 0 0, v0x600000e83de0_0;  alias, 1 drivers
v0x600000e83d50_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e83de0_0 .var "state", 0 0;
v0x600000e83e70_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b972e20 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ff00 .functor BUFT 1, L_0x600000f88280, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ac948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155ff70 .functor BUFT 1, o0x7fab8b0ac948, C4<0>, C4<0>, C4<0>;
v0x600000e84990_0 .net8 "Bitline1", 0 0, p0x7fab8b0ac888;  1 drivers, strength-aware
v0x600000e84a20_0 .net8 "Bitline2", 0 0, p0x7fab8b0ac8b8;  1 drivers, strength-aware
v0x600000e84ab0_0 .net "D", 0 0, L_0x600000f892c0;  1 drivers
v0x600000e84b40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e84bd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e84c60_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e84cf0_0 .net *"_ivl_0", 0 0, L_0x600000f88280;  1 drivers
v0x600000e84d80_0 .net *"_ivl_6", 0 0, L_0x600000f88320;  1 drivers
; Elide local net with no drivers, v0x600000e84e10_0 name=_ivl_8
v0x600000e84ea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e84f30_0 .net "dffOut", 0 0, v0x600000e84870_0;  1 drivers
v0x600000e84fc0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88280 .functor MUXZ 1, v0x600000e84870_0, L_0x600000f892c0, L_0x60000157a450, C4<>;
L_0x600000f88320 .functor MUXZ 1, v0x600000e84870_0, L_0x600000f892c0, L_0x60000157a450, C4<>;
S_0x7fab8b9729e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b972e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e84630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e846c0_0 .net "d", 0 0, L_0x600000f892c0;  alias, 1 drivers
v0x600000e84750_0 .net "q", 0 0, v0x600000e84870_0;  alias, 1 drivers
v0x600000e847e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e84870_0 .var "state", 0 0;
v0x600000e84900_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9726b0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0000 .functor BUFT 1, L_0x600000f883c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0acd38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0070 .functor BUFT 1, o0x7fab8b0acd38, C4<0>, C4<0>, C4<0>;
v0x600000e853b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0acc78;  1 drivers, strength-aware
v0x600000e85440_0 .net8 "Bitline2", 0 0, p0x7fab8b0acca8;  1 drivers, strength-aware
v0x600000e854d0_0 .net "D", 0 0, L_0x600000f89360;  1 drivers
v0x600000e85560_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e855f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e85680_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e85710_0 .net *"_ivl_0", 0 0, L_0x600000f883c0;  1 drivers
v0x600000e857a0_0 .net *"_ivl_6", 0 0, L_0x600000f88460;  1 drivers
; Elide local net with no drivers, v0x600000e85830_0 name=_ivl_8
v0x600000e858c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e85950_0 .net "dffOut", 0 0, v0x600000e85290_0;  1 drivers
v0x600000e859e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f883c0 .functor MUXZ 1, v0x600000e85290_0, L_0x600000f89360, L_0x60000157a450, C4<>;
L_0x600000f88460 .functor MUXZ 1, v0x600000e85290_0, L_0x600000f89360, L_0x60000157a450, C4<>;
S_0x7fab8b972270 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9726b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e85050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e850e0_0 .net "d", 0 0, L_0x600000f89360;  alias, 1 drivers
v0x600000e85170_0 .net "q", 0 0, v0x600000e85290_0;  alias, 1 drivers
v0x600000e85200_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e85290_0 .var "state", 0 0;
v0x600000e85320_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b971f40 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a00e0 .functor BUFT 1, L_0x600000f88500, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ad128 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0150 .functor BUFT 1, o0x7fab8b0ad128, C4<0>, C4<0>, C4<0>;
v0x600000e85dd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0ad068;  1 drivers, strength-aware
v0x600000e85e60_0 .net8 "Bitline2", 0 0, p0x7fab8b0ad098;  1 drivers, strength-aware
v0x600000e85ef0_0 .net "D", 0 0, L_0x600000f89400;  1 drivers
v0x600000e85f80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e86010_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e860a0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e86130_0 .net *"_ivl_0", 0 0, L_0x600000f88500;  1 drivers
v0x600000e861c0_0 .net *"_ivl_6", 0 0, L_0x600000f885a0;  1 drivers
; Elide local net with no drivers, v0x600000e86250_0 name=_ivl_8
v0x600000e862e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e86370_0 .net "dffOut", 0 0, v0x600000e85cb0_0;  1 drivers
v0x600000e86400_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88500 .functor MUXZ 1, v0x600000e85cb0_0, L_0x600000f89400, L_0x60000157a450, C4<>;
L_0x600000f885a0 .functor MUXZ 1, v0x600000e85cb0_0, L_0x600000f89400, L_0x60000157a450, C4<>;
S_0x7fab8b971b00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b971f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e85a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e85b00_0 .net "d", 0 0, L_0x600000f89400;  alias, 1 drivers
v0x600000e85b90_0 .net "q", 0 0, v0x600000e85cb0_0;  alias, 1 drivers
v0x600000e85c20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e85cb0_0 .var "state", 0 0;
v0x600000e85d40_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9717d0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a01c0 .functor BUFT 1, L_0x600000f88640, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ad518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0230 .functor BUFT 1, o0x7fab8b0ad518, C4<0>, C4<0>, C4<0>;
v0x600000e867f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0ad458;  1 drivers, strength-aware
v0x600000e86880_0 .net8 "Bitline2", 0 0, p0x7fab8b0ad488;  1 drivers, strength-aware
v0x600000e86910_0 .net "D", 0 0, L_0x600000f894a0;  1 drivers
v0x600000e869a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e86a30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e86ac0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e86b50_0 .net *"_ivl_0", 0 0, L_0x600000f88640;  1 drivers
v0x600000e86be0_0 .net *"_ivl_6", 0 0, L_0x600000f886e0;  1 drivers
; Elide local net with no drivers, v0x600000e86c70_0 name=_ivl_8
v0x600000e86d00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e86d90_0 .net "dffOut", 0 0, v0x600000e866d0_0;  1 drivers
v0x600000e86e20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88640 .functor MUXZ 1, v0x600000e866d0_0, L_0x600000f894a0, L_0x60000157a450, C4<>;
L_0x600000f886e0 .functor MUXZ 1, v0x600000e866d0_0, L_0x600000f894a0, L_0x60000157a450, C4<>;
S_0x7fab8b971390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9717d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e86490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e86520_0 .net "d", 0 0, L_0x600000f894a0;  alias, 1 drivers
v0x600000e865b0_0 .net "q", 0 0, v0x600000e866d0_0;  alias, 1 drivers
v0x600000e86640_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e866d0_0 .var "state", 0 0;
v0x600000e86760_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b971060 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a02a0 .functor BUFT 1, L_0x600000f88780, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ad908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0310 .functor BUFT 1, o0x7fab8b0ad908, C4<0>, C4<0>, C4<0>;
v0x600000e87210_0 .net8 "Bitline1", 0 0, p0x7fab8b0ad848;  1 drivers, strength-aware
v0x600000e872a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0ad878;  1 drivers, strength-aware
v0x600000e87330_0 .net "D", 0 0, L_0x600000f89540;  1 drivers
v0x600000e873c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e87450_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e874e0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e87570_0 .net *"_ivl_0", 0 0, L_0x600000f88780;  1 drivers
v0x600000e87600_0 .net *"_ivl_6", 0 0, L_0x600000f88820;  1 drivers
; Elide local net with no drivers, v0x600000e87690_0 name=_ivl_8
v0x600000e87720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e877b0_0 .net "dffOut", 0 0, v0x600000e870f0_0;  1 drivers
v0x600000e87840_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88780 .functor MUXZ 1, v0x600000e870f0_0, L_0x600000f89540, L_0x60000157a450, C4<>;
L_0x600000f88820 .functor MUXZ 1, v0x600000e870f0_0, L_0x600000f89540, L_0x60000157a450, C4<>;
S_0x7fab8b970c20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b971060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e86eb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e86f40_0 .net "d", 0 0, L_0x600000f89540;  alias, 1 drivers
v0x600000e86fd0_0 .net "q", 0 0, v0x600000e870f0_0;  alias, 1 drivers
v0x600000e87060_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e870f0_0 .var "state", 0 0;
v0x600000e87180_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9708f0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0380 .functor BUFT 1, L_0x600000f888c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0adcf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a03f0 .functor BUFT 1, o0x7fab8b0adcf8, C4<0>, C4<0>, C4<0>;
v0x600000e87c30_0 .net8 "Bitline1", 0 0, p0x7fab8b0adc38;  1 drivers, strength-aware
v0x600000e87cc0_0 .net8 "Bitline2", 0 0, p0x7fab8b0adc68;  1 drivers, strength-aware
v0x600000e87d50_0 .net "D", 0 0, L_0x600000f895e0;  1 drivers
v0x600000e87de0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e87e70_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e87f00_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e88000_0 .net *"_ivl_0", 0 0, L_0x600000f888c0;  1 drivers
v0x600000e88090_0 .net *"_ivl_6", 0 0, L_0x600000f88960;  1 drivers
; Elide local net with no drivers, v0x600000e88120_0 name=_ivl_8
v0x600000e881b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e88240_0 .net "dffOut", 0 0, v0x600000e87b10_0;  1 drivers
v0x600000e882d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f888c0 .functor MUXZ 1, v0x600000e87b10_0, L_0x600000f895e0, L_0x60000157a450, C4<>;
L_0x600000f88960 .functor MUXZ 1, v0x600000e87b10_0, L_0x600000f895e0, L_0x60000157a450, C4<>;
S_0x7fab8b9704b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9708f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e878d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e87960_0 .net "d", 0 0, L_0x600000f895e0;  alias, 1 drivers
v0x600000e879f0_0 .net "q", 0 0, v0x600000e87b10_0;  alias, 1 drivers
v0x600000e87a80_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e87b10_0 .var "state", 0 0;
v0x600000e87ba0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b970180 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0460 .functor BUFT 1, L_0x600000f88a00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ae0e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a04d0 .functor BUFT 1, o0x7fab8b0ae0e8, C4<0>, C4<0>, C4<0>;
v0x600000e886c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0ae028;  1 drivers, strength-aware
v0x600000e88750_0 .net8 "Bitline2", 0 0, p0x7fab8b0ae058;  1 drivers, strength-aware
v0x600000e887e0_0 .net "D", 0 0, L_0x600000f89680;  1 drivers
v0x600000e88870_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e88900_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e88990_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e88a20_0 .net *"_ivl_0", 0 0, L_0x600000f88a00;  1 drivers
v0x600000e88ab0_0 .net *"_ivl_6", 0 0, L_0x600000f88aa0;  1 drivers
; Elide local net with no drivers, v0x600000e88b40_0 name=_ivl_8
v0x600000e88bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e88c60_0 .net "dffOut", 0 0, v0x600000e885a0_0;  1 drivers
v0x600000e88cf0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88a00 .functor MUXZ 1, v0x600000e885a0_0, L_0x600000f89680, L_0x60000157a450, C4<>;
L_0x600000f88aa0 .functor MUXZ 1, v0x600000e885a0_0, L_0x600000f89680, L_0x60000157a450, C4<>;
S_0x7fab8b96fd40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b970180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e88360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e883f0_0 .net "d", 0 0, L_0x600000f89680;  alias, 1 drivers
v0x600000e88480_0 .net "q", 0 0, v0x600000e885a0_0;  alias, 1 drivers
v0x600000e88510_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e885a0_0 .var "state", 0 0;
v0x600000e88630_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b96fa10 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0540 .functor BUFT 1, L_0x600000f88b40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ae4d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a05b0 .functor BUFT 1, o0x7fab8b0ae4d8, C4<0>, C4<0>, C4<0>;
v0x600000e890e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0ae418;  1 drivers, strength-aware
v0x600000e89170_0 .net8 "Bitline2", 0 0, p0x7fab8b0ae448;  1 drivers, strength-aware
v0x600000e89200_0 .net "D", 0 0, L_0x600000f89720;  1 drivers
v0x600000e89290_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e89320_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e893b0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e89440_0 .net *"_ivl_0", 0 0, L_0x600000f88b40;  1 drivers
v0x600000e894d0_0 .net *"_ivl_6", 0 0, L_0x600000f88be0;  1 drivers
; Elide local net with no drivers, v0x600000e89560_0 name=_ivl_8
v0x600000e895f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e89680_0 .net "dffOut", 0 0, v0x600000e88fc0_0;  1 drivers
v0x600000e89710_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88b40 .functor MUXZ 1, v0x600000e88fc0_0, L_0x600000f89720, L_0x60000157a450, C4<>;
L_0x600000f88be0 .functor MUXZ 1, v0x600000e88fc0_0, L_0x600000f89720, L_0x60000157a450, C4<>;
S_0x7fab8b96f5d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b96fa10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e88d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e88e10_0 .net "d", 0 0, L_0x600000f89720;  alias, 1 drivers
v0x600000e88ea0_0 .net "q", 0 0, v0x600000e88fc0_0;  alias, 1 drivers
v0x600000e88f30_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e88fc0_0 .var "state", 0 0;
v0x600000e89050_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b96f2a0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0620 .functor BUFT 1, L_0x600000f88c80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ae8c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0690 .functor BUFT 1, o0x7fab8b0ae8c8, C4<0>, C4<0>, C4<0>;
v0x600000e89b00_0 .net8 "Bitline1", 0 0, p0x7fab8b0ae808;  1 drivers, strength-aware
v0x600000e89b90_0 .net8 "Bitline2", 0 0, p0x7fab8b0ae838;  1 drivers, strength-aware
v0x600000e89c20_0 .net "D", 0 0, L_0x600000f897c0;  1 drivers
v0x600000e89cb0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e89d40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e89dd0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e89e60_0 .net *"_ivl_0", 0 0, L_0x600000f88c80;  1 drivers
v0x600000e89ef0_0 .net *"_ivl_6", 0 0, L_0x600000f88d20;  1 drivers
; Elide local net with no drivers, v0x600000e89f80_0 name=_ivl_8
v0x600000e8a010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8a0a0_0 .net "dffOut", 0 0, v0x600000e899e0_0;  1 drivers
v0x600000e8a130_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88c80 .functor MUXZ 1, v0x600000e899e0_0, L_0x600000f897c0, L_0x60000157a450, C4<>;
L_0x600000f88d20 .functor MUXZ 1, v0x600000e899e0_0, L_0x600000f897c0, L_0x60000157a450, C4<>;
S_0x7fab8b96ee60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b96f2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e897a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e89830_0 .net "d", 0 0, L_0x600000f897c0;  alias, 1 drivers
v0x600000e898c0_0 .net "q", 0 0, v0x600000e899e0_0;  alias, 1 drivers
v0x600000e89950_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e899e0_0 .var "state", 0 0;
v0x600000e89a70_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b978ba0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9088c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a0700 .functor BUFT 1, L_0x600000f88dc0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0aecb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a0770 .functor BUFT 1, o0x7fab8b0aecb8, C4<0>, C4<0>, C4<0>;
v0x600000e8a520_0 .net8 "Bitline1", 0 0, p0x7fab8b0aebf8;  1 drivers, strength-aware
v0x600000e8a5b0_0 .net8 "Bitline2", 0 0, p0x7fab8b0aec28;  1 drivers, strength-aware
v0x600000e8a640_0 .net "D", 0 0, L_0x600000f89860;  1 drivers
v0x600000e8a6d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93908;  alias, 1 drivers
v0x600000e8a760_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93950;  alias, 1 drivers
v0x600000e8a7f0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8a880_0 .net *"_ivl_0", 0 0, L_0x600000f88dc0;  1 drivers
v0x600000e8a910_0 .net *"_ivl_6", 0 0, L_0x600000f88e60;  1 drivers
; Elide local net with no drivers, v0x600000e8a9a0_0 name=_ivl_8
v0x600000e8aa30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8aac0_0 .net "dffOut", 0 0, v0x600000e8a400_0;  1 drivers
v0x600000e8ab50_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f88dc0 .functor MUXZ 1, v0x600000e8a400_0, L_0x600000f89860, L_0x60000157a450, C4<>;
L_0x600000f88e60 .functor MUXZ 1, v0x600000e8a400_0, L_0x600000f89860, L_0x60000157a450, C4<>;
S_0x7fab8b978870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b978ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8a1c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8a250_0 .net "d", 0 0, L_0x600000f89860;  alias, 1 drivers
v0x600000e8a2e0_0 .net "q", 0 0, v0x600000e8a400_0;  alias, 1 drivers
v0x600000e8a370_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8a400_0 .var "state", 0 0;
v0x600000e8a490_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b977cc0 .scope module, "newPC_reg" "Register" 16 95, 5 100 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e953b0_0 .net8 "Bitline1", 15 0, p0x7fab8b0b2fd8;  alias, 0 drivers, strength-aware
o0x7fab8b0b3008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f101e0 .island tran;
p0x7fab8b0b3008 .port I0x600003f101e0, o0x7fab8b0b3008;
v0x600000e95440_0 .net8 "Bitline2", 15 0, p0x7fab8b0b3008;  0 drivers, strength-aware
v0x600000e954d0_0 .net8 "D", 15 0, p0x7fab8b0b3038;  alias, 0 drivers, strength-aware
L_0x7fab8bb93bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000e95560_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  1 drivers
L_0x7fab8bb93c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e955f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  1 drivers
v0x600000e95680_0 .net "WriteReg", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e95710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e957a0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f92580 .part p0x7fab8b0b3038, 0, 1;
L_0x600000f92620 .part p0x7fab8b0b3038, 1, 1;
L_0x600000f926c0 .part p0x7fab8b0b3038, 2, 1;
L_0x600000f92760 .part p0x7fab8b0b3038, 3, 1;
L_0x600000f92800 .part p0x7fab8b0b3038, 4, 1;
L_0x600000f928a0 .part p0x7fab8b0b3038, 5, 1;
L_0x600000f92940 .part p0x7fab8b0b3038, 6, 1;
L_0x600000f929e0 .part p0x7fab8b0b3038, 7, 1;
L_0x600000f92a80 .part p0x7fab8b0b3038, 8, 1;
L_0x600000f92b20 .part p0x7fab8b0b3038, 9, 1;
L_0x600000f92bc0 .part p0x7fab8b0b3038, 10, 1;
L_0x600000f92c60 .part p0x7fab8b0b3038, 11, 1;
L_0x600000f92d00 .part p0x7fab8b0b3038, 12, 1;
L_0x600000f92da0 .part p0x7fab8b0b3038, 13, 1;
L_0x600000f92e40 .part p0x7fab8b0b3038, 14, 1;
L_0x600000f92ee0 .part p0x7fab8b0b3038, 15, 1;
p0x7fab8b0af1f8 .port I0x600003f143e0, L_0x6000015a4000;
 .tranvp 16 1 0, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0af1f8;
p0x7fab8b0af648 .port I0x600003f143e0, L_0x6000015a40e0;
 .tranvp 16 1 1, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0af648;
p0x7fab8b0afa38 .port I0x600003f143e0, L_0x6000015a41c0;
 .tranvp 16 1 2, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0afa38;
p0x7fab8b0afe28 .port I0x600003f143e0, L_0x6000015a42a0;
 .tranvp 16 1 3, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0afe28;
p0x7fab8b0b0218 .port I0x600003f143e0, L_0x6000015a4380;
 .tranvp 16 1 4, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b0218;
p0x7fab8b0b0608 .port I0x600003f143e0, L_0x6000015a4460;
 .tranvp 16 1 5, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b0608;
p0x7fab8b0b09f8 .port I0x600003f143e0, L_0x6000015a4540;
 .tranvp 16 1 6, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b09f8;
p0x7fab8b0b0de8 .port I0x600003f143e0, L_0x6000015a4620;
 .tranvp 16 1 7, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b0de8;
p0x7fab8b0b11d8 .port I0x600003f143e0, L_0x6000015a4700;
 .tranvp 16 1 8, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b11d8;
p0x7fab8b0b15c8 .port I0x600003f143e0, L_0x6000015a47e0;
 .tranvp 16 1 9, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b15c8;
p0x7fab8b0b19b8 .port I0x600003f143e0, L_0x6000015a48c0;
 .tranvp 16 1 10, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b19b8;
p0x7fab8b0b1da8 .port I0x600003f143e0, L_0x6000015a49a0;
 .tranvp 16 1 11, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b1da8;
p0x7fab8b0b2198 .port I0x600003f143e0, L_0x6000015a4a80;
 .tranvp 16 1 12, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b2198;
p0x7fab8b0b2588 .port I0x600003f143e0, L_0x6000015a4b60;
 .tranvp 16 1 13, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b2588;
p0x7fab8b0b2978 .port I0x600003f143e0, L_0x6000015a4c40;
 .tranvp 16 1 14, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b2978;
p0x7fab8b0b2d68 .port I0x600003f143e0, L_0x6000015a4d20;
 .tranvp 16 1 15, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8b0b2d68;
p0x7fab8b0af228 .port I0x600003f101e0, L_0x6000015a4070;
 .tranvp 16 1 0, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0af228;
p0x7fab8b0af678 .port I0x600003f101e0, L_0x6000015a4150;
 .tranvp 16 1 1, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0af678;
p0x7fab8b0afa68 .port I0x600003f101e0, L_0x6000015a4230;
 .tranvp 16 1 2, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0afa68;
p0x7fab8b0afe58 .port I0x600003f101e0, L_0x6000015a4310;
 .tranvp 16 1 3, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0afe58;
p0x7fab8b0b0248 .port I0x600003f101e0, L_0x6000015a43f0;
 .tranvp 16 1 4, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b0248;
p0x7fab8b0b0638 .port I0x600003f101e0, L_0x6000015a44d0;
 .tranvp 16 1 5, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b0638;
p0x7fab8b0b0a28 .port I0x600003f101e0, L_0x6000015a45b0;
 .tranvp 16 1 6, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b0a28;
p0x7fab8b0b0e18 .port I0x600003f101e0, L_0x6000015a4690;
 .tranvp 16 1 7, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b0e18;
p0x7fab8b0b1208 .port I0x600003f101e0, L_0x6000015a4770;
 .tranvp 16 1 8, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b1208;
p0x7fab8b0b15f8 .port I0x600003f101e0, L_0x6000015a4850;
 .tranvp 16 1 9, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b15f8;
p0x7fab8b0b19e8 .port I0x600003f101e0, L_0x6000015a4930;
 .tranvp 16 1 10, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b19e8;
p0x7fab8b0b1dd8 .port I0x600003f101e0, L_0x6000015a4a10;
 .tranvp 16 1 11, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b1dd8;
p0x7fab8b0b21c8 .port I0x600003f101e0, L_0x6000015a4af0;
 .tranvp 16 1 12, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b21c8;
p0x7fab8b0b25b8 .port I0x600003f101e0, L_0x6000015a4bd0;
 .tranvp 16 1 13, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b25b8;
p0x7fab8b0b29a8 .port I0x600003f101e0, L_0x6000015a4cb0;
 .tranvp 16 1 14, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b29a8;
p0x7fab8b0b2d98 .port I0x600003f101e0, L_0x6000015a4d90;
 .tranvp 16 1 15, I0x600003f101e0, p0x7fab8b0b3008 p0x7fab8b0b2d98;
S_0x7fab8b977990 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4000 .functor BUFT 1, L_0x600000f91180, C4<0>, C4<0>, C4<0>;
o0x7fab8b0af318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4070 .functor BUFT 1, o0x7fab8b0af318, C4<0>, C4<0>, C4<0>;
v0x600000e8b3c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0af1f8;  1 drivers, strength-aware
v0x600000e8b450_0 .net8 "Bitline2", 0 0, p0x7fab8b0af228;  1 drivers, strength-aware
v0x600000e8b4e0_0 .net "D", 0 0, L_0x600000f92580;  1 drivers
v0x600000e8b570_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e8b600_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e8b690_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8b720_0 .net *"_ivl_0", 0 0, L_0x600000f91180;  1 drivers
v0x600000e8b7b0_0 .net *"_ivl_6", 0 0, L_0x600000f91220;  1 drivers
; Elide local net with no drivers, v0x600000e8b840_0 name=_ivl_8
v0x600000e8b8d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8b960_0 .net "dffOut", 0 0, v0x600000e8b2a0_0;  1 drivers
v0x600000e8b9f0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91180 .functor MUXZ 1, v0x600000e8b2a0_0, L_0x600000f92580, L_0x60000157a450, C4<>;
L_0x600000f91220 .functor MUXZ 1, v0x600000e8b2a0_0, L_0x600000f92580, L_0x60000157a450, C4<>;
S_0x7fab8b977550 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b977990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8b060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8b0f0_0 .net "d", 0 0, L_0x600000f92580;  alias, 1 drivers
v0x600000e8b180_0 .net "q", 0 0, v0x600000e8b2a0_0;  alias, 1 drivers
v0x600000e8b210_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8b2a0_0 .var "state", 0 0;
v0x600000e8b330_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b977220 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a40e0 .functor BUFT 1, L_0x600000f912c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0af708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4150 .functor BUFT 1, o0x7fab8b0af708, C4<0>, C4<0>, C4<0>;
v0x600000e8bde0_0 .net8 "Bitline1", 0 0, p0x7fab8b0af648;  1 drivers, strength-aware
v0x600000e8be70_0 .net8 "Bitline2", 0 0, p0x7fab8b0af678;  1 drivers, strength-aware
v0x600000e8bf00_0 .net "D", 0 0, L_0x600000f92620;  1 drivers
v0x600000e8c000_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e8c090_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e8c120_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8c1b0_0 .net *"_ivl_0", 0 0, L_0x600000f912c0;  1 drivers
v0x600000e8c240_0 .net *"_ivl_6", 0 0, L_0x600000f91360;  1 drivers
; Elide local net with no drivers, v0x600000e8c2d0_0 name=_ivl_8
v0x600000e8c360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8c3f0_0 .net "dffOut", 0 0, v0x600000e8bcc0_0;  1 drivers
v0x600000e8c480_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f912c0 .functor MUXZ 1, v0x600000e8bcc0_0, L_0x600000f92620, L_0x60000157a450, C4<>;
L_0x600000f91360 .functor MUXZ 1, v0x600000e8bcc0_0, L_0x600000f92620, L_0x60000157a450, C4<>;
S_0x7fab8b976de0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b977220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8ba80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8bb10_0 .net "d", 0 0, L_0x600000f92620;  alias, 1 drivers
v0x600000e8bba0_0 .net "q", 0 0, v0x600000e8bcc0_0;  alias, 1 drivers
v0x600000e8bc30_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8bcc0_0 .var "state", 0 0;
v0x600000e8bd50_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b976ab0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a41c0 .functor BUFT 1, L_0x600000f91400, C4<0>, C4<0>, C4<0>;
o0x7fab8b0afaf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4230 .functor BUFT 1, o0x7fab8b0afaf8, C4<0>, C4<0>, C4<0>;
v0x600000e8c870_0 .net8 "Bitline1", 0 0, p0x7fab8b0afa38;  1 drivers, strength-aware
v0x600000e8c900_0 .net8 "Bitline2", 0 0, p0x7fab8b0afa68;  1 drivers, strength-aware
v0x600000e8c990_0 .net "D", 0 0, L_0x600000f926c0;  1 drivers
v0x600000e8ca20_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e8cab0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e8cb40_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8cbd0_0 .net *"_ivl_0", 0 0, L_0x600000f91400;  1 drivers
v0x600000e8cc60_0 .net *"_ivl_6", 0 0, L_0x600000f914a0;  1 drivers
; Elide local net with no drivers, v0x600000e8ccf0_0 name=_ivl_8
v0x600000e8cd80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8ce10_0 .net "dffOut", 0 0, v0x600000e8c750_0;  1 drivers
v0x600000e8cea0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91400 .functor MUXZ 1, v0x600000e8c750_0, L_0x600000f926c0, L_0x60000157a450, C4<>;
L_0x600000f914a0 .functor MUXZ 1, v0x600000e8c750_0, L_0x600000f926c0, L_0x60000157a450, C4<>;
S_0x7fab8b976670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b976ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8c510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8c5a0_0 .net "d", 0 0, L_0x600000f926c0;  alias, 1 drivers
v0x600000e8c630_0 .net "q", 0 0, v0x600000e8c750_0;  alias, 1 drivers
v0x600000e8c6c0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8c750_0 .var "state", 0 0;
v0x600000e8c7e0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b976340 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a42a0 .functor BUFT 1, L_0x600000f91540, C4<0>, C4<0>, C4<0>;
o0x7fab8b0afee8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4310 .functor BUFT 1, o0x7fab8b0afee8, C4<0>, C4<0>, C4<0>;
v0x600000e8d290_0 .net8 "Bitline1", 0 0, p0x7fab8b0afe28;  1 drivers, strength-aware
v0x600000e8d320_0 .net8 "Bitline2", 0 0, p0x7fab8b0afe58;  1 drivers, strength-aware
v0x600000e8d3b0_0 .net "D", 0 0, L_0x600000f92760;  1 drivers
v0x600000e8d440_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e8d4d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e8d560_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8d5f0_0 .net *"_ivl_0", 0 0, L_0x600000f91540;  1 drivers
v0x600000e8d680_0 .net *"_ivl_6", 0 0, L_0x600000f915e0;  1 drivers
; Elide local net with no drivers, v0x600000e8d710_0 name=_ivl_8
v0x600000e8d7a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8d830_0 .net "dffOut", 0 0, v0x600000e8d170_0;  1 drivers
v0x600000e8d8c0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91540 .functor MUXZ 1, v0x600000e8d170_0, L_0x600000f92760, L_0x60000157a450, C4<>;
L_0x600000f915e0 .functor MUXZ 1, v0x600000e8d170_0, L_0x600000f92760, L_0x60000157a450, C4<>;
S_0x7fab8b975f00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b976340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8cf30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8cfc0_0 .net "d", 0 0, L_0x600000f92760;  alias, 1 drivers
v0x600000e8d050_0 .net "q", 0 0, v0x600000e8d170_0;  alias, 1 drivers
v0x600000e8d0e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8d170_0 .var "state", 0 0;
v0x600000e8d200_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b975bd0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4380 .functor BUFT 1, L_0x600000f91680, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b02d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a43f0 .functor BUFT 1, o0x7fab8b0b02d8, C4<0>, C4<0>, C4<0>;
v0x600000e8dcb0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b0218;  1 drivers, strength-aware
v0x600000e8dd40_0 .net8 "Bitline2", 0 0, p0x7fab8b0b0248;  1 drivers, strength-aware
v0x600000e8ddd0_0 .net "D", 0 0, L_0x600000f92800;  1 drivers
v0x600000e8de60_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e8def0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e8df80_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8e010_0 .net *"_ivl_0", 0 0, L_0x600000f91680;  1 drivers
v0x600000e8e0a0_0 .net *"_ivl_6", 0 0, L_0x600000f91720;  1 drivers
; Elide local net with no drivers, v0x600000e8e130_0 name=_ivl_8
v0x600000e8e1c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8e250_0 .net "dffOut", 0 0, v0x600000e8db90_0;  1 drivers
v0x600000e8e2e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91680 .functor MUXZ 1, v0x600000e8db90_0, L_0x600000f92800, L_0x60000157a450, C4<>;
L_0x600000f91720 .functor MUXZ 1, v0x600000e8db90_0, L_0x600000f92800, L_0x60000157a450, C4<>;
S_0x7fab8b975790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b975bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8d950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8d9e0_0 .net "d", 0 0, L_0x600000f92800;  alias, 1 drivers
v0x600000e8da70_0 .net "q", 0 0, v0x600000e8db90_0;  alias, 1 drivers
v0x600000e8db00_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8db90_0 .var "state", 0 0;
v0x600000e8dc20_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b975460 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4460 .functor BUFT 1, L_0x600000f917c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b06c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a44d0 .functor BUFT 1, o0x7fab8b0b06c8, C4<0>, C4<0>, C4<0>;
v0x600000e8e6d0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b0608;  1 drivers, strength-aware
v0x600000e8e760_0 .net8 "Bitline2", 0 0, p0x7fab8b0b0638;  1 drivers, strength-aware
v0x600000e8e7f0_0 .net "D", 0 0, L_0x600000f928a0;  1 drivers
v0x600000e8e880_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e8e910_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e8e9a0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8ea30_0 .net *"_ivl_0", 0 0, L_0x600000f917c0;  1 drivers
v0x600000e8eac0_0 .net *"_ivl_6", 0 0, L_0x600000f91860;  1 drivers
; Elide local net with no drivers, v0x600000e8eb50_0 name=_ivl_8
v0x600000e8ebe0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8ec70_0 .net "dffOut", 0 0, v0x600000e8e5b0_0;  1 drivers
v0x600000e8ed00_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f917c0 .functor MUXZ 1, v0x600000e8e5b0_0, L_0x600000f928a0, L_0x60000157a450, C4<>;
L_0x600000f91860 .functor MUXZ 1, v0x600000e8e5b0_0, L_0x600000f928a0, L_0x60000157a450, C4<>;
S_0x7fab8b975020 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b975460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8e370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8e400_0 .net "d", 0 0, L_0x600000f928a0;  alias, 1 drivers
v0x600000e8e490_0 .net "q", 0 0, v0x600000e8e5b0_0;  alias, 1 drivers
v0x600000e8e520_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8e5b0_0 .var "state", 0 0;
v0x600000e8e640_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9804c0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4540 .functor BUFT 1, L_0x600000f91900, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b0ab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a45b0 .functor BUFT 1, o0x7fab8b0b0ab8, C4<0>, C4<0>, C4<0>;
v0x600000e8f0f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b09f8;  1 drivers, strength-aware
v0x600000e8f180_0 .net8 "Bitline2", 0 0, p0x7fab8b0b0a28;  1 drivers, strength-aware
v0x600000e8f210_0 .net "D", 0 0, L_0x600000f92940;  1 drivers
v0x600000e8f2a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e8f330_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e8f3c0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8f450_0 .net *"_ivl_0", 0 0, L_0x600000f91900;  1 drivers
v0x600000e8f4e0_0 .net *"_ivl_6", 0 0, L_0x600000f919a0;  1 drivers
; Elide local net with no drivers, v0x600000e8f570_0 name=_ivl_8
v0x600000e8f600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8f690_0 .net "dffOut", 0 0, v0x600000e8efd0_0;  1 drivers
v0x600000e8f720_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91900 .functor MUXZ 1, v0x600000e8efd0_0, L_0x600000f92940, L_0x60000157a450, C4<>;
L_0x600000f919a0 .functor MUXZ 1, v0x600000e8efd0_0, L_0x600000f92940, L_0x60000157a450, C4<>;
S_0x7fab8b980190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9804c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8ed90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8ee20_0 .net "d", 0 0, L_0x600000f92940;  alias, 1 drivers
v0x600000e8eeb0_0 .net "q", 0 0, v0x600000e8efd0_0;  alias, 1 drivers
v0x600000e8ef40_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8efd0_0 .var "state", 0 0;
v0x600000e8f060_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97fd50 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4620 .functor BUFT 1, L_0x600000f91a40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b0ea8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4690 .functor BUFT 1, o0x7fab8b0b0ea8, C4<0>, C4<0>, C4<0>;
v0x600000e8fb10_0 .net8 "Bitline1", 0 0, p0x7fab8b0b0de8;  1 drivers, strength-aware
v0x600000e8fba0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b0e18;  1 drivers, strength-aware
v0x600000e8fc30_0 .net "D", 0 0, L_0x600000f929e0;  1 drivers
v0x600000e8fcc0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e8fd50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e8fde0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e8fe70_0 .net *"_ivl_0", 0 0, L_0x600000f91a40;  1 drivers
v0x600000e8ff00_0 .net *"_ivl_6", 0 0, L_0x600000f91ae0;  1 drivers
; Elide local net with no drivers, v0x600000e90000_0 name=_ivl_8
v0x600000e90090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e90120_0 .net "dffOut", 0 0, v0x600000e8f9f0_0;  1 drivers
v0x600000e901b0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91a40 .functor MUXZ 1, v0x600000e8f9f0_0, L_0x600000f929e0, L_0x60000157a450, C4<>;
L_0x600000f91ae0 .functor MUXZ 1, v0x600000e8f9f0_0, L_0x600000f929e0, L_0x60000157a450, C4<>;
S_0x7fab8b97fa20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97fd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e8f7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e8f840_0 .net "d", 0 0, L_0x600000f929e0;  alias, 1 drivers
v0x600000e8f8d0_0 .net "q", 0 0, v0x600000e8f9f0_0;  alias, 1 drivers
v0x600000e8f960_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e8f9f0_0 .var "state", 0 0;
v0x600000e8fa80_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97f5e0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4700 .functor BUFT 1, L_0x600000f91b80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b1298 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4770 .functor BUFT 1, o0x7fab8b0b1298, C4<0>, C4<0>, C4<0>;
v0x600000e905a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b11d8;  1 drivers, strength-aware
v0x600000e90630_0 .net8 "Bitline2", 0 0, p0x7fab8b0b1208;  1 drivers, strength-aware
v0x600000e906c0_0 .net "D", 0 0, L_0x600000f92a80;  1 drivers
v0x600000e90750_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e907e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e90870_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e90900_0 .net *"_ivl_0", 0 0, L_0x600000f91b80;  1 drivers
v0x600000e90990_0 .net *"_ivl_6", 0 0, L_0x600000f91c20;  1 drivers
; Elide local net with no drivers, v0x600000e90a20_0 name=_ivl_8
v0x600000e90ab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e90b40_0 .net "dffOut", 0 0, v0x600000e90480_0;  1 drivers
v0x600000e90bd0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91b80 .functor MUXZ 1, v0x600000e90480_0, L_0x600000f92a80, L_0x60000157a450, C4<>;
L_0x600000f91c20 .functor MUXZ 1, v0x600000e90480_0, L_0x600000f92a80, L_0x60000157a450, C4<>;
S_0x7fab8b97f2b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97f5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e90240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e902d0_0 .net "d", 0 0, L_0x600000f92a80;  alias, 1 drivers
v0x600000e90360_0 .net "q", 0 0, v0x600000e90480_0;  alias, 1 drivers
v0x600000e903f0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e90480_0 .var "state", 0 0;
v0x600000e90510_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97ee70 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a47e0 .functor BUFT 1, L_0x600000f91cc0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b1688 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4850 .functor BUFT 1, o0x7fab8b0b1688, C4<0>, C4<0>, C4<0>;
v0x600000e90fc0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b15c8;  1 drivers, strength-aware
v0x600000e91050_0 .net8 "Bitline2", 0 0, p0x7fab8b0b15f8;  1 drivers, strength-aware
v0x600000e910e0_0 .net "D", 0 0, L_0x600000f92b20;  1 drivers
v0x600000e91170_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e91200_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e91290_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e91320_0 .net *"_ivl_0", 0 0, L_0x600000f91cc0;  1 drivers
v0x600000e913b0_0 .net *"_ivl_6", 0 0, L_0x600000f91d60;  1 drivers
; Elide local net with no drivers, v0x600000e91440_0 name=_ivl_8
v0x600000e914d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e91560_0 .net "dffOut", 0 0, v0x600000e90ea0_0;  1 drivers
v0x600000e915f0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91cc0 .functor MUXZ 1, v0x600000e90ea0_0, L_0x600000f92b20, L_0x60000157a450, C4<>;
L_0x600000f91d60 .functor MUXZ 1, v0x600000e90ea0_0, L_0x600000f92b20, L_0x60000157a450, C4<>;
S_0x7fab8b97eb40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97ee70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e90c60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e90cf0_0 .net "d", 0 0, L_0x600000f92b20;  alias, 1 drivers
v0x600000e90d80_0 .net "q", 0 0, v0x600000e90ea0_0;  alias, 1 drivers
v0x600000e90e10_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e90ea0_0 .var "state", 0 0;
v0x600000e90f30_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97e700 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a48c0 .functor BUFT 1, L_0x600000f91e00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b1a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4930 .functor BUFT 1, o0x7fab8b0b1a78, C4<0>, C4<0>, C4<0>;
v0x600000e919e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b19b8;  1 drivers, strength-aware
v0x600000e91a70_0 .net8 "Bitline2", 0 0, p0x7fab8b0b19e8;  1 drivers, strength-aware
v0x600000e91b00_0 .net "D", 0 0, L_0x600000f92bc0;  1 drivers
v0x600000e91b90_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e91c20_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e91cb0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e91d40_0 .net *"_ivl_0", 0 0, L_0x600000f91e00;  1 drivers
v0x600000e91dd0_0 .net *"_ivl_6", 0 0, L_0x600000f91ea0;  1 drivers
; Elide local net with no drivers, v0x600000e91e60_0 name=_ivl_8
v0x600000e91ef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e91f80_0 .net "dffOut", 0 0, v0x600000e918c0_0;  1 drivers
v0x600000e92010_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91e00 .functor MUXZ 1, v0x600000e918c0_0, L_0x600000f92bc0, L_0x60000157a450, C4<>;
L_0x600000f91ea0 .functor MUXZ 1, v0x600000e918c0_0, L_0x600000f92bc0, L_0x60000157a450, C4<>;
S_0x7fab8b97e3d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97e700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e91680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e91710_0 .net "d", 0 0, L_0x600000f92bc0;  alias, 1 drivers
v0x600000e917a0_0 .net "q", 0 0, v0x600000e918c0_0;  alias, 1 drivers
v0x600000e91830_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e918c0_0 .var "state", 0 0;
v0x600000e91950_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97df90 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a49a0 .functor BUFT 1, L_0x600000f91f40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b1e68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4a10 .functor BUFT 1, o0x7fab8b0b1e68, C4<0>, C4<0>, C4<0>;
v0x600000e92400_0 .net8 "Bitline1", 0 0, p0x7fab8b0b1da8;  1 drivers, strength-aware
v0x600000e92490_0 .net8 "Bitline2", 0 0, p0x7fab8b0b1dd8;  1 drivers, strength-aware
v0x600000e92520_0 .net "D", 0 0, L_0x600000f92c60;  1 drivers
v0x600000e925b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e92640_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e926d0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e92760_0 .net *"_ivl_0", 0 0, L_0x600000f91f40;  1 drivers
v0x600000e927f0_0 .net *"_ivl_6", 0 0, L_0x600000f91fe0;  1 drivers
; Elide local net with no drivers, v0x600000e92880_0 name=_ivl_8
v0x600000e92910_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e929a0_0 .net "dffOut", 0 0, v0x600000e922e0_0;  1 drivers
v0x600000e92a30_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f91f40 .functor MUXZ 1, v0x600000e922e0_0, L_0x600000f92c60, L_0x60000157a450, C4<>;
L_0x600000f91fe0 .functor MUXZ 1, v0x600000e922e0_0, L_0x600000f92c60, L_0x60000157a450, C4<>;
S_0x7fab8b97dc60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97df90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e920a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e92130_0 .net "d", 0 0, L_0x600000f92c60;  alias, 1 drivers
v0x600000e921c0_0 .net "q", 0 0, v0x600000e922e0_0;  alias, 1 drivers
v0x600000e92250_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e922e0_0 .var "state", 0 0;
v0x600000e92370_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97d820 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4a80 .functor BUFT 1, L_0x600000f92080, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b2258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4af0 .functor BUFT 1, o0x7fab8b0b2258, C4<0>, C4<0>, C4<0>;
v0x600000e92e20_0 .net8 "Bitline1", 0 0, p0x7fab8b0b2198;  1 drivers, strength-aware
v0x600000e92eb0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b21c8;  1 drivers, strength-aware
v0x600000e92f40_0 .net "D", 0 0, L_0x600000f92d00;  1 drivers
v0x600000e92fd0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e93060_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e930f0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e93180_0 .net *"_ivl_0", 0 0, L_0x600000f92080;  1 drivers
v0x600000e93210_0 .net *"_ivl_6", 0 0, L_0x600000f92120;  1 drivers
; Elide local net with no drivers, v0x600000e932a0_0 name=_ivl_8
v0x600000e93330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e933c0_0 .net "dffOut", 0 0, v0x600000e92d00_0;  1 drivers
v0x600000e93450_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f92080 .functor MUXZ 1, v0x600000e92d00_0, L_0x600000f92d00, L_0x60000157a450, C4<>;
L_0x600000f92120 .functor MUXZ 1, v0x600000e92d00_0, L_0x600000f92d00, L_0x60000157a450, C4<>;
S_0x7fab8b97d4f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97d820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e92ac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e92b50_0 .net "d", 0 0, L_0x600000f92d00;  alias, 1 drivers
v0x600000e92be0_0 .net "q", 0 0, v0x600000e92d00_0;  alias, 1 drivers
v0x600000e92c70_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e92d00_0 .var "state", 0 0;
v0x600000e92d90_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97d0b0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4b60 .functor BUFT 1, L_0x600000f921c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b2648 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4bd0 .functor BUFT 1, o0x7fab8b0b2648, C4<0>, C4<0>, C4<0>;
v0x600000e93840_0 .net8 "Bitline1", 0 0, p0x7fab8b0b2588;  1 drivers, strength-aware
v0x600000e938d0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b25b8;  1 drivers, strength-aware
v0x600000e93960_0 .net "D", 0 0, L_0x600000f92da0;  1 drivers
v0x600000e939f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e93a80_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e93b10_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e93ba0_0 .net *"_ivl_0", 0 0, L_0x600000f921c0;  1 drivers
v0x600000e93c30_0 .net *"_ivl_6", 0 0, L_0x600000f92260;  1 drivers
; Elide local net with no drivers, v0x600000e93cc0_0 name=_ivl_8
v0x600000e93d50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e93de0_0 .net "dffOut", 0 0, v0x600000e93720_0;  1 drivers
v0x600000e93e70_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f921c0 .functor MUXZ 1, v0x600000e93720_0, L_0x600000f92da0, L_0x60000157a450, C4<>;
L_0x600000f92260 .functor MUXZ 1, v0x600000e93720_0, L_0x600000f92da0, L_0x60000157a450, C4<>;
S_0x7fab8b97cd80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97d0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e934e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e93570_0 .net "d", 0 0, L_0x600000f92da0;  alias, 1 drivers
v0x600000e93600_0 .net "q", 0 0, v0x600000e93720_0;  alias, 1 drivers
v0x600000e93690_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e93720_0 .var "state", 0 0;
v0x600000e937b0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97c940 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4c40 .functor BUFT 1, L_0x600000f92300, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b2a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4cb0 .functor BUFT 1, o0x7fab8b0b2a38, C4<0>, C4<0>, C4<0>;
v0x600000e942d0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b2978;  1 drivers, strength-aware
v0x600000e94360_0 .net8 "Bitline2", 0 0, p0x7fab8b0b29a8;  1 drivers, strength-aware
v0x600000e943f0_0 .net "D", 0 0, L_0x600000f92e40;  1 drivers
v0x600000e94480_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e94510_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e945a0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e94630_0 .net *"_ivl_0", 0 0, L_0x600000f92300;  1 drivers
v0x600000e946c0_0 .net *"_ivl_6", 0 0, L_0x600000f923a0;  1 drivers
; Elide local net with no drivers, v0x600000e94750_0 name=_ivl_8
v0x600000e947e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e94870_0 .net "dffOut", 0 0, v0x600000e941b0_0;  1 drivers
v0x600000e94900_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f92300 .functor MUXZ 1, v0x600000e941b0_0, L_0x600000f92e40, L_0x60000157a450, C4<>;
L_0x600000f923a0 .functor MUXZ 1, v0x600000e941b0_0, L_0x600000f92e40, L_0x60000157a450, C4<>;
S_0x7fab8b97c610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e93f00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e94000_0 .net "d", 0 0, L_0x600000f92e40;  alias, 1 drivers
v0x600000e94090_0 .net "q", 0 0, v0x600000e941b0_0;  alias, 1 drivers
v0x600000e94120_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e941b0_0 .var "state", 0 0;
v0x600000e94240_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97c1d0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b977cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4d20 .functor BUFT 1, L_0x600000f92440, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b2e28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4d90 .functor BUFT 1, o0x7fab8b0b2e28, C4<0>, C4<0>, C4<0>;
v0x600000e94cf0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b2d68;  1 drivers, strength-aware
v0x600000e94d80_0 .net8 "Bitline2", 0 0, p0x7fab8b0b2d98;  1 drivers, strength-aware
v0x600000e94e10_0 .net "D", 0 0, L_0x600000f92ee0;  1 drivers
v0x600000e94ea0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93bd8;  alias, 1 drivers
v0x600000e94f30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93c20;  alias, 1 drivers
v0x600000e94fc0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e95050_0 .net *"_ivl_0", 0 0, L_0x600000f92440;  1 drivers
v0x600000e950e0_0 .net *"_ivl_6", 0 0, L_0x600000f924e0;  1 drivers
; Elide local net with no drivers, v0x600000e95170_0 name=_ivl_8
v0x600000e95200_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e95290_0 .net "dffOut", 0 0, v0x600000e94bd0_0;  1 drivers
v0x600000e95320_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f92440 .functor MUXZ 1, v0x600000e94bd0_0, L_0x600000f92ee0, L_0x60000157a450, C4<>;
L_0x600000f924e0 .functor MUXZ 1, v0x600000e94bd0_0, L_0x600000f92ee0, L_0x60000157a450, C4<>;
S_0x7fab8b97bea0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97c1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e94990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e94a20_0 .net "d", 0 0, L_0x600000f92ee0;  alias, 1 drivers
v0x600000e94ab0_0 .net "q", 0 0, v0x600000e94bd0_0;  alias, 1 drivers
v0x600000e94b40_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e94bd0_0 .var "state", 0 0;
v0x600000e94c60_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97b2f0 .scope module, "oldPC_reg" "Register" 16 92, 5 100 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000e9fb10_0 .net8 "Bitline1", 15 0, p0x7fab8b0b7148;  alias, 0 drivers, strength-aware
o0x7fab8b0b7178 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14fa0 .island tran;
p0x7fab8b0b7178 .port I0x600003f14fa0, o0x7fab8b0b7178;
v0x600000e9fba0_0 .net8 "Bitline2", 15 0, p0x7fab8b0b7178;  0 drivers, strength-aware
v0x600000e9fc30_0 .net8 "D", 15 0, p0x7fab8b0b71a8;  alias, 0 drivers, strength-aware
L_0x7fab8bb93b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000e9fcc0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  1 drivers
L_0x7fab8bb93b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e9fd50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  1 drivers
v0x600000e9fde0_0 .net "WriteReg", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9fe70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9ff00_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f90780 .part p0x7fab8b0b71a8, 0, 1;
L_0x600000f90820 .part p0x7fab8b0b71a8, 1, 1;
L_0x600000f908c0 .part p0x7fab8b0b71a8, 2, 1;
L_0x600000f90960 .part p0x7fab8b0b71a8, 3, 1;
L_0x600000f90a00 .part p0x7fab8b0b71a8, 4, 1;
L_0x600000f90aa0 .part p0x7fab8b0b71a8, 5, 1;
L_0x600000f90b40 .part p0x7fab8b0b71a8, 6, 1;
L_0x600000f90be0 .part p0x7fab8b0b71a8, 7, 1;
L_0x600000f90c80 .part p0x7fab8b0b71a8, 8, 1;
L_0x600000f90d20 .part p0x7fab8b0b71a8, 9, 1;
L_0x600000f90dc0 .part p0x7fab8b0b71a8, 10, 1;
L_0x600000f90e60 .part p0x7fab8b0b71a8, 11, 1;
L_0x600000f90f00 .part p0x7fab8b0b71a8, 12, 1;
L_0x600000f90fa0 .part p0x7fab8b0b71a8, 13, 1;
L_0x600000f91040 .part p0x7fab8b0b71a8, 14, 1;
L_0x600000f910e0 .part p0x7fab8b0b71a8, 15, 1;
p0x7fab8b0b3368 .port I0x600003f14f80, L_0x6000015a31e0;
 .tranvp 16 1 0, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b3368;
p0x7fab8b0b37b8 .port I0x600003f14f80, L_0x6000015a32c0;
 .tranvp 16 1 1, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b37b8;
p0x7fab8b0b3ba8 .port I0x600003f14f80, L_0x6000015a33a0;
 .tranvp 16 1 2, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b3ba8;
p0x7fab8b0b3f98 .port I0x600003f14f80, L_0x6000015a3480;
 .tranvp 16 1 3, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b3f98;
p0x7fab8b0b4388 .port I0x600003f14f80, L_0x6000015a3560;
 .tranvp 16 1 4, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b4388;
p0x7fab8b0b4778 .port I0x600003f14f80, L_0x6000015a3640;
 .tranvp 16 1 5, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b4778;
p0x7fab8b0b4b68 .port I0x600003f14f80, L_0x6000015a3720;
 .tranvp 16 1 6, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b4b68;
p0x7fab8b0b4f58 .port I0x600003f14f80, L_0x6000015a3800;
 .tranvp 16 1 7, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b4f58;
p0x7fab8b0b5348 .port I0x600003f14f80, L_0x6000015a38e0;
 .tranvp 16 1 8, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b5348;
p0x7fab8b0b5738 .port I0x600003f14f80, L_0x6000015a39c0;
 .tranvp 16 1 9, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b5738;
p0x7fab8b0b5b28 .port I0x600003f14f80, L_0x6000015a3aa0;
 .tranvp 16 1 10, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b5b28;
p0x7fab8b0b5f18 .port I0x600003f14f80, L_0x6000015a3b80;
 .tranvp 16 1 11, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b5f18;
p0x7fab8b0b6308 .port I0x600003f14f80, L_0x6000015a3c60;
 .tranvp 16 1 12, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b6308;
p0x7fab8b0b66f8 .port I0x600003f14f80, L_0x6000015a3d40;
 .tranvp 16 1 13, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b66f8;
p0x7fab8b0b6ae8 .port I0x600003f14f80, L_0x6000015a3e20;
 .tranvp 16 1 14, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b6ae8;
p0x7fab8b0b6ed8 .port I0x600003f14f80, L_0x6000015a3f00;
 .tranvp 16 1 15, I0x600003f14f80, p0x7fab8b0b7148 p0x7fab8b0b6ed8;
p0x7fab8b0b3398 .port I0x600003f14fa0, L_0x6000015a3250;
 .tranvp 16 1 0, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b3398;
p0x7fab8b0b37e8 .port I0x600003f14fa0, L_0x6000015a3330;
 .tranvp 16 1 1, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b37e8;
p0x7fab8b0b3bd8 .port I0x600003f14fa0, L_0x6000015a3410;
 .tranvp 16 1 2, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b3bd8;
p0x7fab8b0b3fc8 .port I0x600003f14fa0, L_0x6000015a34f0;
 .tranvp 16 1 3, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b3fc8;
p0x7fab8b0b43b8 .port I0x600003f14fa0, L_0x6000015a35d0;
 .tranvp 16 1 4, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b43b8;
p0x7fab8b0b47a8 .port I0x600003f14fa0, L_0x6000015a36b0;
 .tranvp 16 1 5, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b47a8;
p0x7fab8b0b4b98 .port I0x600003f14fa0, L_0x6000015a3790;
 .tranvp 16 1 6, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b4b98;
p0x7fab8b0b4f88 .port I0x600003f14fa0, L_0x6000015a3870;
 .tranvp 16 1 7, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b4f88;
p0x7fab8b0b5378 .port I0x600003f14fa0, L_0x6000015a3950;
 .tranvp 16 1 8, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b5378;
p0x7fab8b0b5768 .port I0x600003f14fa0, L_0x6000015a3a30;
 .tranvp 16 1 9, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b5768;
p0x7fab8b0b5b58 .port I0x600003f14fa0, L_0x6000015a3b10;
 .tranvp 16 1 10, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b5b58;
p0x7fab8b0b5f48 .port I0x600003f14fa0, L_0x6000015a3bf0;
 .tranvp 16 1 11, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b5f48;
p0x7fab8b0b6338 .port I0x600003f14fa0, L_0x6000015a3cd0;
 .tranvp 16 1 12, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b6338;
p0x7fab8b0b6728 .port I0x600003f14fa0, L_0x6000015a3db0;
 .tranvp 16 1 13, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b6728;
p0x7fab8b0b6b18 .port I0x600003f14fa0, L_0x6000015a3e90;
 .tranvp 16 1 14, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b6b18;
p0x7fab8b0b6f08 .port I0x600003f14fa0, L_0x6000015a3f70;
 .tranvp 16 1 15, I0x600003f14fa0, p0x7fab8b0b7178 p0x7fab8b0b6f08;
S_0x7fab8b97afc0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a31e0 .functor BUFT 1, L_0x600000f8f340, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b3488 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3250 .functor BUFT 1, o0x7fab8b0b3488, C4<0>, C4<0>, C4<0>;
v0x600000e95b90_0 .net8 "Bitline1", 0 0, p0x7fab8b0b3368;  1 drivers, strength-aware
v0x600000e95c20_0 .net8 "Bitline2", 0 0, p0x7fab8b0b3398;  1 drivers, strength-aware
v0x600000e95cb0_0 .net "D", 0 0, L_0x600000f90780;  1 drivers
v0x600000e95d40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e95dd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e95e60_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e95ef0_0 .net *"_ivl_0", 0 0, L_0x600000f8f340;  1 drivers
v0x600000e95f80_0 .net *"_ivl_6", 0 0, L_0x600000f8f3e0;  1 drivers
; Elide local net with no drivers, v0x600000e96010_0 name=_ivl_8
v0x600000e960a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e96130_0 .net "dffOut", 0 0, v0x600000e95a70_0;  1 drivers
v0x600000e961c0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8f340 .functor MUXZ 1, v0x600000e95a70_0, L_0x600000f90780, L_0x60000157a450, C4<>;
L_0x600000f8f3e0 .functor MUXZ 1, v0x600000e95a70_0, L_0x600000f90780, L_0x60000157a450, C4<>;
S_0x7fab8b97ab80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97afc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e95830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e958c0_0 .net "d", 0 0, L_0x600000f90780;  alias, 1 drivers
v0x600000e95950_0 .net "q", 0 0, v0x600000e95a70_0;  alias, 1 drivers
v0x600000e959e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e95a70_0 .var "state", 0 0;
v0x600000e95b00_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97a850 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a32c0 .functor BUFT 1, L_0x600000f8f480, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b3878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3330 .functor BUFT 1, o0x7fab8b0b3878, C4<0>, C4<0>, C4<0>;
v0x600000e965b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b37b8;  1 drivers, strength-aware
v0x600000e96640_0 .net8 "Bitline2", 0 0, p0x7fab8b0b37e8;  1 drivers, strength-aware
v0x600000e966d0_0 .net "D", 0 0, L_0x600000f90820;  1 drivers
v0x600000e96760_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e967f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e96880_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e96910_0 .net *"_ivl_0", 0 0, L_0x600000f8f480;  1 drivers
v0x600000e969a0_0 .net *"_ivl_6", 0 0, L_0x600000f8f520;  1 drivers
; Elide local net with no drivers, v0x600000e96a30_0 name=_ivl_8
v0x600000e96ac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e96b50_0 .net "dffOut", 0 0, v0x600000e96490_0;  1 drivers
v0x600000e96be0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8f480 .functor MUXZ 1, v0x600000e96490_0, L_0x600000f90820, L_0x60000157a450, C4<>;
L_0x600000f8f520 .functor MUXZ 1, v0x600000e96490_0, L_0x600000f90820, L_0x60000157a450, C4<>;
S_0x7fab8b97a410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97a850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e96250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e962e0_0 .net "d", 0 0, L_0x600000f90820;  alias, 1 drivers
v0x600000e96370_0 .net "q", 0 0, v0x600000e96490_0;  alias, 1 drivers
v0x600000e96400_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e96490_0 .var "state", 0 0;
v0x600000e96520_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b97a0e0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a33a0 .functor BUFT 1, L_0x600000f8f5c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b3c68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3410 .functor BUFT 1, o0x7fab8b0b3c68, C4<0>, C4<0>, C4<0>;
v0x600000e96fd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b3ba8;  1 drivers, strength-aware
v0x600000e97060_0 .net8 "Bitline2", 0 0, p0x7fab8b0b3bd8;  1 drivers, strength-aware
v0x600000e970f0_0 .net "D", 0 0, L_0x600000f908c0;  1 drivers
v0x600000e97180_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e97210_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e972a0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e97330_0 .net *"_ivl_0", 0 0, L_0x600000f8f5c0;  1 drivers
v0x600000e973c0_0 .net *"_ivl_6", 0 0, L_0x600000f8f660;  1 drivers
; Elide local net with no drivers, v0x600000e97450_0 name=_ivl_8
v0x600000e974e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e97570_0 .net "dffOut", 0 0, v0x600000e96eb0_0;  1 drivers
v0x600000e97600_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8f5c0 .functor MUXZ 1, v0x600000e96eb0_0, L_0x600000f908c0, L_0x60000157a450, C4<>;
L_0x600000f8f660 .functor MUXZ 1, v0x600000e96eb0_0, L_0x600000f908c0, L_0x60000157a450, C4<>;
S_0x7fab8b979ca0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b97a0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e96c70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e96d00_0 .net "d", 0 0, L_0x600000f908c0;  alias, 1 drivers
v0x600000e96d90_0 .net "q", 0 0, v0x600000e96eb0_0;  alias, 1 drivers
v0x600000e96e20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e96eb0_0 .var "state", 0 0;
v0x600000e96f40_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b979970 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3480 .functor BUFT 1, L_0x600000f8f700, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b4058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a34f0 .functor BUFT 1, o0x7fab8b0b4058, C4<0>, C4<0>, C4<0>;
v0x600000e979f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b3f98;  1 drivers, strength-aware
v0x600000e97a80_0 .net8 "Bitline2", 0 0, p0x7fab8b0b3fc8;  1 drivers, strength-aware
v0x600000e97b10_0 .net "D", 0 0, L_0x600000f90960;  1 drivers
v0x600000e97ba0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e97c30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e97cc0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e97d50_0 .net *"_ivl_0", 0 0, L_0x600000f8f700;  1 drivers
v0x600000e97de0_0 .net *"_ivl_6", 0 0, L_0x600000f8f7a0;  1 drivers
; Elide local net with no drivers, v0x600000e97e70_0 name=_ivl_8
v0x600000e97f00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e98000_0 .net "dffOut", 0 0, v0x600000e978d0_0;  1 drivers
v0x600000e98090_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8f700 .functor MUXZ 1, v0x600000e978d0_0, L_0x600000f90960, L_0x60000157a450, C4<>;
L_0x600000f8f7a0 .functor MUXZ 1, v0x600000e978d0_0, L_0x600000f90960, L_0x60000157a450, C4<>;
S_0x7fab8b979530 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b979970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e97690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e97720_0 .net "d", 0 0, L_0x600000f90960;  alias, 1 drivers
v0x600000e977b0_0 .net "q", 0 0, v0x600000e978d0_0;  alias, 1 drivers
v0x600000e97840_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e978d0_0 .var "state", 0 0;
v0x600000e97960_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b982e30 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3560 .functor BUFT 1, L_0x600000f8f840, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b4448 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a35d0 .functor BUFT 1, o0x7fab8b0b4448, C4<0>, C4<0>, C4<0>;
v0x600000e98480_0 .net8 "Bitline1", 0 0, p0x7fab8b0b4388;  1 drivers, strength-aware
v0x600000e98510_0 .net8 "Bitline2", 0 0, p0x7fab8b0b43b8;  1 drivers, strength-aware
v0x600000e985a0_0 .net "D", 0 0, L_0x600000f90a00;  1 drivers
v0x600000e98630_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e986c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e98750_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e987e0_0 .net *"_ivl_0", 0 0, L_0x600000f8f840;  1 drivers
v0x600000e98870_0 .net *"_ivl_6", 0 0, L_0x600000f8f8e0;  1 drivers
; Elide local net with no drivers, v0x600000e98900_0 name=_ivl_8
v0x600000e98990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e98a20_0 .net "dffOut", 0 0, v0x600000e98360_0;  1 drivers
v0x600000e98ab0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8f840 .functor MUXZ 1, v0x600000e98360_0, L_0x600000f90a00, L_0x60000157a450, C4<>;
L_0x600000f8f8e0 .functor MUXZ 1, v0x600000e98360_0, L_0x600000f90a00, L_0x60000157a450, C4<>;
S_0x7fab8b905e40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b982e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e98120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e981b0_0 .net "d", 0 0, L_0x600000f90a00;  alias, 1 drivers
v0x600000e98240_0 .net "q", 0 0, v0x600000e98360_0;  alias, 1 drivers
v0x600000e982d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e98360_0 .var "state", 0 0;
v0x600000e983f0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9056d0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3640 .functor BUFT 1, L_0x600000f8f980, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b4838 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a36b0 .functor BUFT 1, o0x7fab8b0b4838, C4<0>, C4<0>, C4<0>;
v0x600000e98ea0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b4778;  1 drivers, strength-aware
v0x600000e98f30_0 .net8 "Bitline2", 0 0, p0x7fab8b0b47a8;  1 drivers, strength-aware
v0x600000e98fc0_0 .net "D", 0 0, L_0x600000f90aa0;  1 drivers
v0x600000e99050_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e990e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e99170_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e99200_0 .net *"_ivl_0", 0 0, L_0x600000f8f980;  1 drivers
v0x600000e99290_0 .net *"_ivl_6", 0 0, L_0x600000f8fa20;  1 drivers
; Elide local net with no drivers, v0x600000e99320_0 name=_ivl_8
v0x600000e993b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e99440_0 .net "dffOut", 0 0, v0x600000e98d80_0;  1 drivers
v0x600000e994d0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8f980 .functor MUXZ 1, v0x600000e98d80_0, L_0x600000f90aa0, L_0x60000157a450, C4<>;
L_0x600000f8fa20 .functor MUXZ 1, v0x600000e98d80_0, L_0x600000f90aa0, L_0x60000157a450, C4<>;
S_0x7fab8b904f60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9056d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e98b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e98bd0_0 .net "d", 0 0, L_0x600000f90aa0;  alias, 1 drivers
v0x600000e98c60_0 .net "q", 0 0, v0x600000e98d80_0;  alias, 1 drivers
v0x600000e98cf0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e98d80_0 .var "state", 0 0;
v0x600000e98e10_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9047f0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3720 .functor BUFT 1, L_0x600000f8fac0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b4c28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3790 .functor BUFT 1, o0x7fab8b0b4c28, C4<0>, C4<0>, C4<0>;
v0x600000e998c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b4b68;  1 drivers, strength-aware
v0x600000e99950_0 .net8 "Bitline2", 0 0, p0x7fab8b0b4b98;  1 drivers, strength-aware
v0x600000e999e0_0 .net "D", 0 0, L_0x600000f90b40;  1 drivers
v0x600000e99a70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e99b00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e99b90_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e99c20_0 .net *"_ivl_0", 0 0, L_0x600000f8fac0;  1 drivers
v0x600000e99cb0_0 .net *"_ivl_6", 0 0, L_0x600000f8fb60;  1 drivers
; Elide local net with no drivers, v0x600000e99d40_0 name=_ivl_8
v0x600000e99dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e99e60_0 .net "dffOut", 0 0, v0x600000e997a0_0;  1 drivers
v0x600000e99ef0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8fac0 .functor MUXZ 1, v0x600000e997a0_0, L_0x600000f90b40, L_0x60000157a450, C4<>;
L_0x600000f8fb60 .functor MUXZ 1, v0x600000e997a0_0, L_0x600000f90b40, L_0x60000157a450, C4<>;
S_0x7fab8b904080 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9047f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e99560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e995f0_0 .net "d", 0 0, L_0x600000f90b40;  alias, 1 drivers
v0x600000e99680_0 .net "q", 0 0, v0x600000e997a0_0;  alias, 1 drivers
v0x600000e99710_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e997a0_0 .var "state", 0 0;
v0x600000e99830_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b906c10 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3800 .functor BUFT 1, L_0x600000f8fc00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b5018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3870 .functor BUFT 1, o0x7fab8b0b5018, C4<0>, C4<0>, C4<0>;
v0x600000e9a2e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b4f58;  1 drivers, strength-aware
v0x600000e9a370_0 .net8 "Bitline2", 0 0, p0x7fab8b0b4f88;  1 drivers, strength-aware
v0x600000e9a400_0 .net "D", 0 0, L_0x600000f90be0;  1 drivers
v0x600000e9a490_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9a520_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9a5b0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9a640_0 .net *"_ivl_0", 0 0, L_0x600000f8fc00;  1 drivers
v0x600000e9a6d0_0 .net *"_ivl_6", 0 0, L_0x600000f8fca0;  1 drivers
; Elide local net with no drivers, v0x600000e9a760_0 name=_ivl_8
v0x600000e9a7f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9a880_0 .net "dffOut", 0 0, v0x600000e9a1c0_0;  1 drivers
v0x600000e9a910_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8fc00 .functor MUXZ 1, v0x600000e9a1c0_0, L_0x600000f90be0, L_0x60000157a450, C4<>;
L_0x600000f8fca0 .functor MUXZ 1, v0x600000e9a1c0_0, L_0x600000f90be0, L_0x60000157a450, C4<>;
S_0x7fab8b906d80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b906c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e99f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9a010_0 .net "d", 0 0, L_0x600000f90be0;  alias, 1 drivers
v0x600000e9a0a0_0 .net "q", 0 0, v0x600000e9a1c0_0;  alias, 1 drivers
v0x600000e9a130_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9a1c0_0 .var "state", 0 0;
v0x600000e9a250_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b91dff0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a38e0 .functor BUFT 1, L_0x600000f8fd40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b5408 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3950 .functor BUFT 1, o0x7fab8b0b5408, C4<0>, C4<0>, C4<0>;
v0x600000e9ad00_0 .net8 "Bitline1", 0 0, p0x7fab8b0b5348;  1 drivers, strength-aware
v0x600000e9ad90_0 .net8 "Bitline2", 0 0, p0x7fab8b0b5378;  1 drivers, strength-aware
v0x600000e9ae20_0 .net "D", 0 0, L_0x600000f90c80;  1 drivers
v0x600000e9aeb0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9af40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9afd0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9b060_0 .net *"_ivl_0", 0 0, L_0x600000f8fd40;  1 drivers
v0x600000e9b0f0_0 .net *"_ivl_6", 0 0, L_0x600000f8fde0;  1 drivers
; Elide local net with no drivers, v0x600000e9b180_0 name=_ivl_8
v0x600000e9b210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9b2a0_0 .net "dffOut", 0 0, v0x600000e9abe0_0;  1 drivers
v0x600000e9b330_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8fd40 .functor MUXZ 1, v0x600000e9abe0_0, L_0x600000f90c80, L_0x60000157a450, C4<>;
L_0x600000f8fde0 .functor MUXZ 1, v0x600000e9abe0_0, L_0x600000f90c80, L_0x60000157a450, C4<>;
S_0x7fab8b91e160 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b91dff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e9a9a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9aa30_0 .net "d", 0 0, L_0x600000f90c80;  alias, 1 drivers
v0x600000e9aac0_0 .net "q", 0 0, v0x600000e9abe0_0;  alias, 1 drivers
v0x600000e9ab50_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9abe0_0 .var "state", 0 0;
v0x600000e9ac70_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b974be0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a39c0 .functor BUFT 1, L_0x600000f8fe80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b57f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3a30 .functor BUFT 1, o0x7fab8b0b57f8, C4<0>, C4<0>, C4<0>;
v0x600000e9b720_0 .net8 "Bitline1", 0 0, p0x7fab8b0b5738;  1 drivers, strength-aware
v0x600000e9b7b0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b5768;  1 drivers, strength-aware
v0x600000e9b840_0 .net "D", 0 0, L_0x600000f90d20;  1 drivers
v0x600000e9b8d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9b960_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9b9f0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9ba80_0 .net *"_ivl_0", 0 0, L_0x600000f8fe80;  1 drivers
v0x600000e9bb10_0 .net *"_ivl_6", 0 0, L_0x600000f8ff20;  1 drivers
; Elide local net with no drivers, v0x600000e9bba0_0 name=_ivl_8
v0x600000e9bc30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9bcc0_0 .net "dffOut", 0 0, v0x600000e9b600_0;  1 drivers
v0x600000e9bd50_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f8fe80 .functor MUXZ 1, v0x600000e9b600_0, L_0x600000f90d20, L_0x60000157a450, C4<>;
L_0x600000f8ff20 .functor MUXZ 1, v0x600000e9b600_0, L_0x600000f90d20, L_0x60000157a450, C4<>;
S_0x7fab8b974d50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b974be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e9b3c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9b450_0 .net "d", 0 0, L_0x600000f90d20;  alias, 1 drivers
v0x600000e9b4e0_0 .net "q", 0 0, v0x600000e9b600_0;  alias, 1 drivers
v0x600000e9b570_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9b600_0 .var "state", 0 0;
v0x600000e9b690_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9826c0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3aa0 .functor BUFT 1, L_0x600000f90000, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b5be8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3b10 .functor BUFT 1, o0x7fab8b0b5be8, C4<0>, C4<0>, C4<0>;
v0x600000e9c1b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b5b28;  1 drivers, strength-aware
v0x600000e9c240_0 .net8 "Bitline2", 0 0, p0x7fab8b0b5b58;  1 drivers, strength-aware
v0x600000e9c2d0_0 .net "D", 0 0, L_0x600000f90dc0;  1 drivers
v0x600000e9c360_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9c3f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9c480_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9c510_0 .net *"_ivl_0", 0 0, L_0x600000f90000;  1 drivers
v0x600000e9c5a0_0 .net *"_ivl_6", 0 0, L_0x600000f900a0;  1 drivers
; Elide local net with no drivers, v0x600000e9c630_0 name=_ivl_8
v0x600000e9c6c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9c750_0 .net "dffOut", 0 0, v0x600000e9c090_0;  1 drivers
v0x600000e9c7e0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f90000 .functor MUXZ 1, v0x600000e9c090_0, L_0x600000f90dc0, L_0x60000157a450, C4<>;
L_0x600000f900a0 .functor MUXZ 1, v0x600000e9c090_0, L_0x600000f90dc0, L_0x60000157a450, C4<>;
S_0x7fab8b982830 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9826c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e9bde0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9be70_0 .net "d", 0 0, L_0x600000f90dc0;  alias, 1 drivers
v0x600000e9bf00_0 .net "q", 0 0, v0x600000e9c090_0;  alias, 1 drivers
v0x600000e9c000_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9c090_0 .var "state", 0 0;
v0x600000e9c120_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9660a0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3b80 .functor BUFT 1, L_0x600000f90140, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b5fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3bf0 .functor BUFT 1, o0x7fab8b0b5fd8, C4<0>, C4<0>, C4<0>;
v0x600000e9cbd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b5f18;  1 drivers, strength-aware
v0x600000e9cc60_0 .net8 "Bitline2", 0 0, p0x7fab8b0b5f48;  1 drivers, strength-aware
v0x600000e9ccf0_0 .net "D", 0 0, L_0x600000f90e60;  1 drivers
v0x600000e9cd80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9ce10_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9cea0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9cf30_0 .net *"_ivl_0", 0 0, L_0x600000f90140;  1 drivers
v0x600000e9cfc0_0 .net *"_ivl_6", 0 0, L_0x600000f901e0;  1 drivers
; Elide local net with no drivers, v0x600000e9d050_0 name=_ivl_8
v0x600000e9d0e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9d170_0 .net "dffOut", 0 0, v0x600000e9cab0_0;  1 drivers
v0x600000e9d200_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f90140 .functor MUXZ 1, v0x600000e9cab0_0, L_0x600000f90e60, L_0x60000157a450, C4<>;
L_0x600000f901e0 .functor MUXZ 1, v0x600000e9cab0_0, L_0x600000f90e60, L_0x60000157a450, C4<>;
S_0x7fab8b966210 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9660a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e9c870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9c900_0 .net "d", 0 0, L_0x600000f90e60;  alias, 1 drivers
v0x600000e9c990_0 .net "q", 0 0, v0x600000e9cab0_0;  alias, 1 drivers
v0x600000e9ca20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9cab0_0 .var "state", 0 0;
v0x600000e9cb40_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b966380 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3c60 .functor BUFT 1, L_0x600000f90280, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b63c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3cd0 .functor BUFT 1, o0x7fab8b0b63c8, C4<0>, C4<0>, C4<0>;
v0x600000e9d5f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b6308;  1 drivers, strength-aware
v0x600000e9d680_0 .net8 "Bitline2", 0 0, p0x7fab8b0b6338;  1 drivers, strength-aware
v0x600000e9d710_0 .net "D", 0 0, L_0x600000f90f00;  1 drivers
v0x600000e9d7a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9d830_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9d8c0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9d950_0 .net *"_ivl_0", 0 0, L_0x600000f90280;  1 drivers
v0x600000e9d9e0_0 .net *"_ivl_6", 0 0, L_0x600000f90320;  1 drivers
; Elide local net with no drivers, v0x600000e9da70_0 name=_ivl_8
v0x600000e9db00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9db90_0 .net "dffOut", 0 0, v0x600000e9d4d0_0;  1 drivers
v0x600000e9dc20_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f90280 .functor MUXZ 1, v0x600000e9d4d0_0, L_0x600000f90f00, L_0x60000157a450, C4<>;
L_0x600000f90320 .functor MUXZ 1, v0x600000e9d4d0_0, L_0x600000f90f00, L_0x60000157a450, C4<>;
S_0x7fab8b9664f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b966380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e9d290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9d320_0 .net "d", 0 0, L_0x600000f90f00;  alias, 1 drivers
v0x600000e9d3b0_0 .net "q", 0 0, v0x600000e9d4d0_0;  alias, 1 drivers
v0x600000e9d440_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9d4d0_0 .var "state", 0 0;
v0x600000e9d560_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9654f0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3d40 .functor BUFT 1, L_0x600000f903c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b67b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3db0 .functor BUFT 1, o0x7fab8b0b67b8, C4<0>, C4<0>, C4<0>;
v0x600000e9e010_0 .net8 "Bitline1", 0 0, p0x7fab8b0b66f8;  1 drivers, strength-aware
v0x600000e9e0a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b6728;  1 drivers, strength-aware
v0x600000e9e130_0 .net "D", 0 0, L_0x600000f90fa0;  1 drivers
v0x600000e9e1c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9e250_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9e2e0_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9e370_0 .net *"_ivl_0", 0 0, L_0x600000f903c0;  1 drivers
v0x600000e9e400_0 .net *"_ivl_6", 0 0, L_0x600000f90460;  1 drivers
; Elide local net with no drivers, v0x600000e9e490_0 name=_ivl_8
v0x600000e9e520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9e5b0_0 .net "dffOut", 0 0, v0x600000e9def0_0;  1 drivers
v0x600000e9e640_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f903c0 .functor MUXZ 1, v0x600000e9def0_0, L_0x600000f90fa0, L_0x60000157a450, C4<>;
L_0x600000f90460 .functor MUXZ 1, v0x600000e9def0_0, L_0x600000f90fa0, L_0x60000157a450, C4<>;
S_0x7fab8b965660 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9654f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e9dcb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9dd40_0 .net "d", 0 0, L_0x600000f90fa0;  alias, 1 drivers
v0x600000e9ddd0_0 .net "q", 0 0, v0x600000e9def0_0;  alias, 1 drivers
v0x600000e9de60_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9def0_0 .var "state", 0 0;
v0x600000e9df80_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9657d0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3e20 .functor BUFT 1, L_0x600000f90500, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b6ba8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3e90 .functor BUFT 1, o0x7fab8b0b6ba8, C4<0>, C4<0>, C4<0>;
v0x600000e9ea30_0 .net8 "Bitline1", 0 0, p0x7fab8b0b6ae8;  1 drivers, strength-aware
v0x600000e9eac0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b6b18;  1 drivers, strength-aware
v0x600000e9eb50_0 .net "D", 0 0, L_0x600000f91040;  1 drivers
v0x600000e9ebe0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9ec70_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9ed00_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9ed90_0 .net *"_ivl_0", 0 0, L_0x600000f90500;  1 drivers
v0x600000e9ee20_0 .net *"_ivl_6", 0 0, L_0x600000f905a0;  1 drivers
; Elide local net with no drivers, v0x600000e9eeb0_0 name=_ivl_8
v0x600000e9ef40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9efd0_0 .net "dffOut", 0 0, v0x600000e9e910_0;  1 drivers
v0x600000e9f060_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f90500 .functor MUXZ 1, v0x600000e9e910_0, L_0x600000f91040, L_0x60000157a450, C4<>;
L_0x600000f905a0 .functor MUXZ 1, v0x600000e9e910_0, L_0x600000f91040, L_0x60000157a450, C4<>;
S_0x7fab8b965940 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9657d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e9e6d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9e760_0 .net "d", 0 0, L_0x600000f91040;  alias, 1 drivers
v0x600000e9e7f0_0 .net "q", 0 0, v0x600000e9e910_0;  alias, 1 drivers
v0x600000e9e880_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9e910_0 .var "state", 0 0;
v0x600000e9e9a0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b963c80 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b97b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a3f00 .functor BUFT 1, L_0x600000f90640, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b6f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a3f70 .functor BUFT 1, o0x7fab8b0b6f98, C4<0>, C4<0>, C4<0>;
v0x600000e9f450_0 .net8 "Bitline1", 0 0, p0x7fab8b0b6ed8;  1 drivers, strength-aware
v0x600000e9f4e0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b6f08;  1 drivers, strength-aware
v0x600000e9f570_0 .net "D", 0 0, L_0x600000f910e0;  1 drivers
v0x600000e9f600_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93b48;  alias, 1 drivers
v0x600000e9f690_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93b90;  alias, 1 drivers
v0x600000e9f720_0 .net "WriteEnable", 0 0, L_0x60000157a450;  alias, 1 drivers
v0x600000e9f7b0_0 .net *"_ivl_0", 0 0, L_0x600000f90640;  1 drivers
v0x600000e9f840_0 .net *"_ivl_6", 0 0, L_0x600000f906e0;  1 drivers
; Elide local net with no drivers, v0x600000e9f8d0_0 name=_ivl_8
v0x600000e9f960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9f9f0_0 .net "dffOut", 0 0, v0x600000e9f330_0;  1 drivers
v0x600000e9fa80_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
L_0x600000f90640 .functor MUXZ 1, v0x600000e9f330_0, L_0x600000f910e0, L_0x60000157a450, C4<>;
L_0x600000f906e0 .functor MUXZ 1, v0x600000e9f330_0, L_0x600000f910e0, L_0x60000157a450, C4<>;
S_0x7fab8b963df0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b963c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e9f0f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e9f180_0 .net "d", 0 0, L_0x600000f910e0;  alias, 1 drivers
v0x600000e9f210_0 .net "q", 0 0, v0x600000e9f330_0;  alias, 1 drivers
v0x600000e9f2a0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000e9f330_0 .var "state", 0 0;
v0x600000e9f3c0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b964360 .scope module, "reg_dest_dff[0]" "dff" 16 75, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ee0000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee0090_0 .net "d", 0 0, L_0x600000f87200;  1 drivers
v0x600000ee0120_0 .net "q", 0 0, v0x600000ee0240_0;  1 drivers
v0x600000ee01b0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ee0240_0 .var "state", 0 0;
v0x600000ee02d0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9644d0 .scope module, "reg_dest_dff[1]" "dff" 16 75, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ee0360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee03f0_0 .net "d", 0 0, L_0x600000f872a0;  1 drivers
v0x600000ee0480_0 .net "q", 0 0, v0x600000ee05a0_0;  1 drivers
v0x600000ee0510_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ee05a0_0 .var "state", 0 0;
v0x600000ee0630_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b9631e0 .scope module, "reg_dest_dff[2]" "dff" 16 75, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ee06c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee0750_0 .net "d", 0 0, L_0x600000f87340;  1 drivers
v0x600000ee07e0_0 .net "q", 0 0, v0x600000ee0900_0;  1 drivers
v0x600000ee0870_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ee0900_0 .var "state", 0 0;
v0x600000ee0990_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b963350 .scope module, "reg_dest_dff[3]" "dff" 16 75, 5 2 0, S_0x7fab8b5f1850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ee0a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee0ab0_0 .net "d", 0 0, L_0x600000f873e0;  1 drivers
v0x600000ee0b40_0 .net "q", 0 0, v0x600000ee0c60_0;  1 drivers
v0x600000ee0bd0_0 .net "rst", 0 0, L_0x60000157a3e0;  alias, 1 drivers
v0x600000ee0c60_0 .var "state", 0 0;
v0x600000ee0cf0_0 .net "wen", 0 0, L_0x60000157a450;  alias, 1 drivers
S_0x7fab8b963820 .scope module, "M_W_flops0" "M_W_Flops" 7 319, 17 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "halt_in";
    .port_info 4 /OUTPUT 1 "halt_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "SavePC_in";
    .port_info 10 /OUTPUT 1 "SavePC_out";
    .port_info 11 /INPUT 16 "instruction_in";
    .port_info 12 /OUTPUT 16 "instruction_out";
    .port_info 13 /INPUT 16 "ALUresult_in";
    .port_info 14 /OUTPUT 16 "ALUresult_out";
    .port_info 15 /INPUT 16 "mem_in";
    .port_info 16 /OUTPUT 16 "mem_out";
    .port_info 17 /INPUT 16 "oldPC_in";
    .port_info 18 /OUTPUT 16 "oldPC_out";
    .port_info 19 /INPUT 16 "newPC_in";
    .port_info 20 /OUTPUT 16 "newPC_out";
    .port_info 21 /INPUT 4 "reg_dest_in";
    .port_info 22 /OUTPUT 4 "reg_dest_out";
    .port_info 23 /NODIR 0 "";
v0x600000edd050_0 .net8 "ALUresult_in", 15 0, p0x7fab8b0bc2a8;  alias, 0 drivers, strength-aware
v0x600000edd0e0_0 .net8 "ALUresult_out", 15 0, p0x7fab8b0bc248;  alias, 0 drivers, strength-aware
v0x600000edd170_0 .net "MemtoReg_in", 0 0, L_0x6000015324c0;  alias, 1 drivers
v0x600000edd200_0 .net "MemtoReg_out", 0 0, v0x600000eecfc0_0;  alias, 1 drivers
v0x600000edd290_0 .net "RegWrite_in", 0 0, v0x600004c29170_0;  alias, 1 drivers
v0x600000edd320_0 .net "RegWrite_out", 0 0, v0x600000eed320_0;  alias, 1 drivers
v0x600000edd3b0_0 .net "SavePC_in", 0 0, L_0x600001532450;  alias, 1 drivers
v0x600000edd440_0 .net "SavePC_out", 0 0, v0x600000eed680_0;  alias, 1 drivers
v0x600000edd4d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edd560_0 .net "halt_in", 0 0, L_0x6000015323e0;  alias, 1 drivers
v0x600000edd5f0_0 .net "halt_out", 0 0, v0x600000eed9e0_0;  alias, 1 drivers
v0x600000edd680_0 .net8 "instruction_in", 15 0, p0x7fab8b0c0a18;  alias, 0 drivers, strength-aware
v0x600000edd710_0 .net8 "instruction_out", 15 0, p0x7fab8b0c09b8;  alias, 0 drivers, strength-aware
v0x600000edd7a0_0 .net "mem_in", 15 0, L_0x60000082c5a0;  alias, 1 drivers
v0x600000edd830_0 .net8 "mem_out", 15 0, p0x7fab8b0c4b28;  alias, 0 drivers, strength-aware
v0x600000edd8c0_0 .net "newPC_in", 15 0, o0x7fab8b0c8cf8;  alias, 0 drivers
v0x600000edd950_0 .net8 "newPC_out", 15 0, p0x7fab8b0c8c98;  alias, 0 drivers, strength-aware
v0x600000edd9e0_0 .net8 "oldPC_in", 15 0, p0x7fab8b0cce68;  alias, 0 drivers, strength-aware
v0x600000edda70_0 .net8 "oldPC_out", 15 0, p0x7fab8b0cce08;  alias, 0 drivers, strength-aware
v0x600000eddb00_0 .net "reg_dest_in", 3 0, L_0x600000fd2800;  alias, 1 drivers
v0x600000eddb90_0 .net "reg_dest_out", 3 0, L_0x600000828d20;  alias, 1 drivers
v0x600000eddc20_0 .net "rst", 0 0, L_0x60000155ad10;  1 drivers
L_0x7fab8bb960b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000eddcb0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  1 drivers
L_0x600000828d20 .concat [ 1 1 1 1], v0x600000edc510_0, v0x600000edc870_0, v0x600000edcbd0_0, v0x600000edcf30_0;
L_0x600000828dc0 .part L_0x600000fd2800, 0, 1;
L_0x600000828e60 .part L_0x600000fd2800, 1, 1;
L_0x600000828f00 .part L_0x600000fd2800, 2, 1;
L_0x600000828fa0 .part L_0x600000fd2800, 3, 1;
S_0x7fab8b962a90 .scope module, "ALUresult_reg" "Register" 17 47, 5 100 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000eec900_0 .net8 "Bitline1", 15 0, p0x7fab8b0bc248;  alias, 0 drivers, strength-aware
o0x7fab8b0bc278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0f00 .island tran;
p0x7fab8b0bc278 .port I0x600003eb0f00, o0x7fab8b0bc278;
v0x600000eec990_0 .net8 "Bitline2", 15 0, p0x7fab8b0bc278;  0 drivers, strength-aware
v0x600000eeca20_0 .net8 "D", 15 0, p0x7fab8b0bc2a8;  alias, 0 drivers, strength-aware
L_0x7fab8bb95f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000eecab0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  1 drivers
L_0x7fab8bb95f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000eecb40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  1 drivers
v0x600000eecbd0_0 .net "WriteReg", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eecc60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eeccf0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
L_0x60000082a440 .part p0x7fab8b0bc2a8, 0, 1;
L_0x60000082a4e0 .part p0x7fab8b0bc2a8, 1, 1;
L_0x60000082a580 .part p0x7fab8b0bc2a8, 2, 1;
L_0x60000082a620 .part p0x7fab8b0bc2a8, 3, 1;
L_0x60000082a6c0 .part p0x7fab8b0bc2a8, 4, 1;
L_0x60000082a760 .part p0x7fab8b0bc2a8, 5, 1;
L_0x60000082a800 .part p0x7fab8b0bc2a8, 6, 1;
L_0x60000082a8a0 .part p0x7fab8b0bc2a8, 7, 1;
L_0x60000082a940 .part p0x7fab8b0bc2a8, 8, 1;
L_0x60000082a9e0 .part p0x7fab8b0bc2a8, 9, 1;
L_0x60000082aa80 .part p0x7fab8b0bc2a8, 10, 1;
L_0x60000082ab20 .part p0x7fab8b0bc2a8, 11, 1;
L_0x60000082abc0 .part p0x7fab8b0bc2a8, 12, 1;
L_0x60000082ac60 .part p0x7fab8b0bc2a8, 13, 1;
L_0x60000082ad00 .part p0x7fab8b0bc2a8, 14, 1;
L_0x60000082ada0 .part p0x7fab8b0bc2a8, 15, 1;
p0x7fab8b0b8468 .port I0x600003eb0ee0, L_0x6000015b12d0;
 .tranvp 16 1 0, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0b8468;
p0x7fab8b0b88b8 .port I0x600003eb0ee0, L_0x6000015b1490;
 .tranvp 16 1 1, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0b88b8;
p0x7fab8b0b8ca8 .port I0x600003eb0ee0, L_0x6000015b1650;
 .tranvp 16 1 2, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0b8ca8;
p0x7fab8b0b9098 .port I0x600003eb0ee0, L_0x6000015b1810;
 .tranvp 16 1 3, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0b9098;
p0x7fab8b0b9488 .port I0x600003eb0ee0, L_0x6000015b19d0;
 .tranvp 16 1 4, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0b9488;
p0x7fab8b0b9878 .port I0x600003eb0ee0, L_0x6000015b1b90;
 .tranvp 16 1 5, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0b9878;
p0x7fab8b0b9c68 .port I0x600003eb0ee0, L_0x6000015b1d50;
 .tranvp 16 1 6, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0b9c68;
p0x7fab8b0ba058 .port I0x600003eb0ee0, L_0x6000015b1f10;
 .tranvp 16 1 7, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0ba058;
p0x7fab8b0ba448 .port I0x600003eb0ee0, L_0x6000015b20d0;
 .tranvp 16 1 8, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0ba448;
p0x7fab8b0ba838 .port I0x600003eb0ee0, L_0x6000015b2290;
 .tranvp 16 1 9, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0ba838;
p0x7fab8b0bac28 .port I0x600003eb0ee0, L_0x6000015b2450;
 .tranvp 16 1 10, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0bac28;
p0x7fab8b0bb018 .port I0x600003eb0ee0, L_0x6000015b2610;
 .tranvp 16 1 11, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0bb018;
p0x7fab8b0bb408 .port I0x600003eb0ee0, L_0x6000015b27d0;
 .tranvp 16 1 12, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0bb408;
p0x7fab8b0bb7f8 .port I0x600003eb0ee0, L_0x6000015b2990;
 .tranvp 16 1 13, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0bb7f8;
p0x7fab8b0bbbe8 .port I0x600003eb0ee0, L_0x6000015b2b50;
 .tranvp 16 1 14, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0bbbe8;
p0x7fab8b0bbfd8 .port I0x600003eb0ee0, L_0x6000015b2d10;
 .tranvp 16 1 15, I0x600003eb0ee0, p0x7fab8b0bc248 p0x7fab8b0bbfd8;
p0x7fab8b0b8498 .port I0x600003eb0f00, L_0x6000015b13b0;
 .tranvp 16 1 0, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0b8498;
p0x7fab8b0b88e8 .port I0x600003eb0f00, L_0x6000015b1570;
 .tranvp 16 1 1, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0b88e8;
p0x7fab8b0b8cd8 .port I0x600003eb0f00, L_0x6000015b1730;
 .tranvp 16 1 2, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0b8cd8;
p0x7fab8b0b90c8 .port I0x600003eb0f00, L_0x6000015b18f0;
 .tranvp 16 1 3, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0b90c8;
p0x7fab8b0b94b8 .port I0x600003eb0f00, L_0x6000015b1ab0;
 .tranvp 16 1 4, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0b94b8;
p0x7fab8b0b98a8 .port I0x600003eb0f00, L_0x6000015b1c70;
 .tranvp 16 1 5, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0b98a8;
p0x7fab8b0b9c98 .port I0x600003eb0f00, L_0x6000015b1e30;
 .tranvp 16 1 6, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0b9c98;
p0x7fab8b0ba088 .port I0x600003eb0f00, L_0x6000015b1ff0;
 .tranvp 16 1 7, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0ba088;
p0x7fab8b0ba478 .port I0x600003eb0f00, L_0x6000015b21b0;
 .tranvp 16 1 8, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0ba478;
p0x7fab8b0ba868 .port I0x600003eb0f00, L_0x6000015b2370;
 .tranvp 16 1 9, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0ba868;
p0x7fab8b0bac58 .port I0x600003eb0f00, L_0x6000015b2530;
 .tranvp 16 1 10, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0bac58;
p0x7fab8b0bb048 .port I0x600003eb0f00, L_0x6000015b26f0;
 .tranvp 16 1 11, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0bb048;
p0x7fab8b0bb438 .port I0x600003eb0f00, L_0x6000015b28b0;
 .tranvp 16 1 12, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0bb438;
p0x7fab8b0bb828 .port I0x600003eb0f00, L_0x6000015b2a70;
 .tranvp 16 1 13, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0bb828;
p0x7fab8b0bbc18 .port I0x600003eb0f00, L_0x6000015b2c30;
 .tranvp 16 1 14, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0bbc18;
p0x7fab8b0bc008 .port I0x600003eb0f00, L_0x6000015b2df0;
 .tranvp 16 1 15, I0x600003eb0f00, p0x7fab8b0bc278 p0x7fab8b0bc008;
S_0x7fab8b962c00 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b1260 .functor BUFT 1, L_0x60000082a440, C4<0>, C4<0>, C4<0>;
L_0x6000015b12d0 .functor BUFT 1, L_0x6000015b1260, C4<0>, C4<0>, C4<0>;
L_0x6000015b1340 .functor BUFT 1, L_0x60000082a440, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b8588 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b13b0 .functor BUFT 1, o0x7fab8b0b8588, C4<0>, C4<0>, C4<0>;
v0x600000ee2910_0 .net8 "Bitline1", 0 0, p0x7fab8b0b8468;  1 drivers, strength-aware
v0x600000ee29a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b8498;  1 drivers, strength-aware
v0x600000ee2a30_0 .net "D", 0 0, L_0x60000082a440;  1 drivers
v0x600000ee2ac0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee2b50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee2be0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee2c70_0 .net *"_ivl_0", 0 0, L_0x6000015b1260;  1 drivers
v0x600000ee2d00_0 .net *"_ivl_6", 0 0, L_0x6000015b1340;  1 drivers
; Elide local net with no drivers, v0x600000ee2d90_0 name=_ivl_8
v0x600000ee2e20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee2eb0_0 .net "dffOut", 0 0, L_0x600001559810;  1 drivers
v0x600000ee2f40_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b962d70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b962c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559810 .functor BUFZ 1, v0x600000ee27f0_0, C4<0>, C4<0>, C4<0>;
v0x600000ee25b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee2640_0 .net "d", 0 0, L_0x60000082a440;  alias, 1 drivers
v0x600000ee26d0_0 .net "q", 0 0, L_0x600001559810;  alias, 1 drivers
v0x600000ee2760_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee27f0_0 .var "state", 0 0;
v0x600000ee2880_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b90edb0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b1420 .functor BUFT 1, L_0x60000082a4e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b1490 .functor BUFT 1, L_0x6000015b1420, C4<0>, C4<0>, C4<0>;
L_0x6000015b1500 .functor BUFT 1, L_0x60000082a4e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b8978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b1570 .functor BUFT 1, o0x7fab8b0b8978, C4<0>, C4<0>, C4<0>;
v0x600000ee3330_0 .net8 "Bitline1", 0 0, p0x7fab8b0b88b8;  1 drivers, strength-aware
v0x600000ee33c0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b88e8;  1 drivers, strength-aware
v0x600000ee3450_0 .net "D", 0 0, L_0x60000082a4e0;  1 drivers
v0x600000ee34e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee3570_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee3600_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee3690_0 .net *"_ivl_0", 0 0, L_0x6000015b1420;  1 drivers
v0x600000ee3720_0 .net *"_ivl_6", 0 0, L_0x6000015b1500;  1 drivers
; Elide local net with no drivers, v0x600000ee37b0_0 name=_ivl_8
v0x600000ee3840_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee38d0_0 .net "dffOut", 0 0, L_0x600001559880;  1 drivers
v0x600000ee3960_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b90ef20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b90edb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559880 .functor BUFZ 1, v0x600000ee3210_0, C4<0>, C4<0>, C4<0>;
v0x600000ee2fd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee3060_0 .net "d", 0 0, L_0x60000082a4e0;  alias, 1 drivers
v0x600000ee30f0_0 .net "q", 0 0, L_0x600001559880;  alias, 1 drivers
v0x600000ee3180_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee3210_0 .var "state", 0 0;
v0x600000ee32a0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b9166d0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b15e0 .functor BUFT 1, L_0x60000082a580, C4<0>, C4<0>, C4<0>;
L_0x6000015b1650 .functor BUFT 1, L_0x6000015b15e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b16c0 .functor BUFT 1, L_0x60000082a580, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b8d68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b1730 .functor BUFT 1, o0x7fab8b0b8d68, C4<0>, C4<0>, C4<0>;
v0x600000ee3d50_0 .net8 "Bitline1", 0 0, p0x7fab8b0b8ca8;  1 drivers, strength-aware
v0x600000ee3de0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b8cd8;  1 drivers, strength-aware
v0x600000ee3e70_0 .net "D", 0 0, L_0x60000082a580;  1 drivers
v0x600000ee3f00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee4000_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee4090_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee4120_0 .net *"_ivl_0", 0 0, L_0x6000015b15e0;  1 drivers
v0x600000ee41b0_0 .net *"_ivl_6", 0 0, L_0x6000015b16c0;  1 drivers
; Elide local net with no drivers, v0x600000ee4240_0 name=_ivl_8
v0x600000ee42d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee4360_0 .net "dffOut", 0 0, L_0x6000015598f0;  1 drivers
v0x600000ee43f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b916840 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9166d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015598f0 .functor BUFZ 1, v0x600000ee3c30_0, C4<0>, C4<0>, C4<0>;
v0x600000ee39f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee3a80_0 .net "d", 0 0, L_0x60000082a580;  alias, 1 drivers
v0x600000ee3b10_0 .net "q", 0 0, L_0x6000015598f0;  alias, 1 drivers
v0x600000ee3ba0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee3c30_0 .var "state", 0 0;
v0x600000ee3cc0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b907380 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b17a0 .functor BUFT 1, L_0x60000082a620, C4<0>, C4<0>, C4<0>;
L_0x6000015b1810 .functor BUFT 1, L_0x6000015b17a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b1880 .functor BUFT 1, L_0x60000082a620, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b9158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b18f0 .functor BUFT 1, o0x7fab8b0b9158, C4<0>, C4<0>, C4<0>;
v0x600000ee47e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0b9098;  1 drivers, strength-aware
v0x600000ee4870_0 .net8 "Bitline2", 0 0, p0x7fab8b0b90c8;  1 drivers, strength-aware
v0x600000ee4900_0 .net "D", 0 0, L_0x60000082a620;  1 drivers
v0x600000ee4990_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee4a20_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee4ab0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee4b40_0 .net *"_ivl_0", 0 0, L_0x6000015b17a0;  1 drivers
v0x600000ee4bd0_0 .net *"_ivl_6", 0 0, L_0x6000015b1880;  1 drivers
; Elide local net with no drivers, v0x600000ee4c60_0 name=_ivl_8
v0x600000ee4cf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee4d80_0 .net "dffOut", 0 0, L_0x600001559960;  1 drivers
v0x600000ee4e10_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b9074f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b907380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559960 .functor BUFZ 1, v0x600000ee46c0_0, C4<0>, C4<0>, C4<0>;
v0x600000ee4480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee4510_0 .net "d", 0 0, L_0x60000082a620;  alias, 1 drivers
v0x600000ee45a0_0 .net "q", 0 0, L_0x600001559960;  alias, 1 drivers
v0x600000ee4630_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee46c0_0 .var "state", 0 0;
v0x600000ee4750_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b907660 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b1960 .functor BUFT 1, L_0x60000082a6c0, C4<0>, C4<0>, C4<0>;
L_0x6000015b19d0 .functor BUFT 1, L_0x6000015b1960, C4<0>, C4<0>, C4<0>;
L_0x6000015b1a40 .functor BUFT 1, L_0x60000082a6c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b9548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b1ab0 .functor BUFT 1, o0x7fab8b0b9548, C4<0>, C4<0>, C4<0>;
v0x600000ee5200_0 .net8 "Bitline1", 0 0, p0x7fab8b0b9488;  1 drivers, strength-aware
v0x600000ee5290_0 .net8 "Bitline2", 0 0, p0x7fab8b0b94b8;  1 drivers, strength-aware
v0x600000ee5320_0 .net "D", 0 0, L_0x60000082a6c0;  1 drivers
v0x600000ee53b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee5440_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee54d0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee5560_0 .net *"_ivl_0", 0 0, L_0x6000015b1960;  1 drivers
v0x600000ee55f0_0 .net *"_ivl_6", 0 0, L_0x6000015b1a40;  1 drivers
; Elide local net with no drivers, v0x600000ee5680_0 name=_ivl_8
v0x600000ee5710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee57a0_0 .net "dffOut", 0 0, L_0x6000015599d0;  1 drivers
v0x600000ee5830_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b978fe0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b907660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015599d0 .functor BUFZ 1, v0x600000ee50e0_0, C4<0>, C4<0>, C4<0>;
v0x600000ee4ea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee4f30_0 .net "d", 0 0, L_0x60000082a6c0;  alias, 1 drivers
v0x600000ee4fc0_0 .net "q", 0 0, L_0x6000015599d0;  alias, 1 drivers
v0x600000ee5050_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee50e0_0 .var "state", 0 0;
v0x600000ee5170_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b979150 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b1b20 .functor BUFT 1, L_0x60000082a760, C4<0>, C4<0>, C4<0>;
L_0x6000015b1b90 .functor BUFT 1, L_0x6000015b1b20, C4<0>, C4<0>, C4<0>;
L_0x6000015b1c00 .functor BUFT 1, L_0x60000082a760, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b9938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b1c70 .functor BUFT 1, o0x7fab8b0b9938, C4<0>, C4<0>, C4<0>;
v0x600000ee5c20_0 .net8 "Bitline1", 0 0, p0x7fab8b0b9878;  1 drivers, strength-aware
v0x600000ee5cb0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b98a8;  1 drivers, strength-aware
v0x600000ee5d40_0 .net "D", 0 0, L_0x60000082a760;  1 drivers
v0x600000ee5dd0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee5e60_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee5ef0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee5f80_0 .net *"_ivl_0", 0 0, L_0x6000015b1b20;  1 drivers
v0x600000ee6010_0 .net *"_ivl_6", 0 0, L_0x6000015b1c00;  1 drivers
; Elide local net with no drivers, v0x600000ee60a0_0 name=_ivl_8
v0x600000ee6130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee61c0_0 .net "dffOut", 0 0, L_0x600001559a40;  1 drivers
v0x600000ee6250_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b96dc50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b979150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559a40 .functor BUFZ 1, v0x600000ee5b00_0, C4<0>, C4<0>, C4<0>;
v0x600000ee58c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee5950_0 .net "d", 0 0, L_0x60000082a760;  alias, 1 drivers
v0x600000ee59e0_0 .net "q", 0 0, L_0x600001559a40;  alias, 1 drivers
v0x600000ee5a70_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee5b00_0 .var "state", 0 0;
v0x600000ee5b90_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b96ddc0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b1ce0 .functor BUFT 1, L_0x60000082a800, C4<0>, C4<0>, C4<0>;
L_0x6000015b1d50 .functor BUFT 1, L_0x6000015b1ce0, C4<0>, C4<0>, C4<0>;
L_0x6000015b1dc0 .functor BUFT 1, L_0x60000082a800, C4<0>, C4<0>, C4<0>;
o0x7fab8b0b9d28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b1e30 .functor BUFT 1, o0x7fab8b0b9d28, C4<0>, C4<0>, C4<0>;
v0x600000ee6640_0 .net8 "Bitline1", 0 0, p0x7fab8b0b9c68;  1 drivers, strength-aware
v0x600000ee66d0_0 .net8 "Bitline2", 0 0, p0x7fab8b0b9c98;  1 drivers, strength-aware
v0x600000ee6760_0 .net "D", 0 0, L_0x60000082a800;  1 drivers
v0x600000ee67f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee6880_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee6910_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee69a0_0 .net *"_ivl_0", 0 0, L_0x6000015b1ce0;  1 drivers
v0x600000ee6a30_0 .net *"_ivl_6", 0 0, L_0x6000015b1dc0;  1 drivers
; Elide local net with no drivers, v0x600000ee6ac0_0 name=_ivl_8
v0x600000ee6b50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee6be0_0 .net "dffOut", 0 0, L_0x600001559ab0;  1 drivers
v0x600000ee6c70_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b96df30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b96ddc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559ab0 .functor BUFZ 1, v0x600000ee6520_0, C4<0>, C4<0>, C4<0>;
v0x600000ee62e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee6370_0 .net "d", 0 0, L_0x60000082a800;  alias, 1 drivers
v0x600000ee6400_0 .net "q", 0 0, L_0x600001559ab0;  alias, 1 drivers
v0x600000ee6490_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee6520_0 .var "state", 0 0;
v0x600000ee65b0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b96e0a0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b1ea0 .functor BUFT 1, L_0x60000082a8a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b1f10 .functor BUFT 1, L_0x6000015b1ea0, C4<0>, C4<0>, C4<0>;
L_0x6000015b1f80 .functor BUFT 1, L_0x60000082a8a0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ba118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b1ff0 .functor BUFT 1, o0x7fab8b0ba118, C4<0>, C4<0>, C4<0>;
v0x600000ee7060_0 .net8 "Bitline1", 0 0, p0x7fab8b0ba058;  1 drivers, strength-aware
v0x600000ee70f0_0 .net8 "Bitline2", 0 0, p0x7fab8b0ba088;  1 drivers, strength-aware
v0x600000ee7180_0 .net "D", 0 0, L_0x60000082a8a0;  1 drivers
v0x600000ee7210_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee72a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee7330_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee73c0_0 .net *"_ivl_0", 0 0, L_0x6000015b1ea0;  1 drivers
v0x600000ee7450_0 .net *"_ivl_6", 0 0, L_0x6000015b1f80;  1 drivers
; Elide local net with no drivers, v0x600000ee74e0_0 name=_ivl_8
v0x600000ee7570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee7600_0 .net "dffOut", 0 0, L_0x600001559b20;  1 drivers
v0x600000ee7690_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b96e210 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b96e0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559b20 .functor BUFZ 1, v0x600000ee6f40_0, C4<0>, C4<0>, C4<0>;
v0x600000ee6d00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee6d90_0 .net "d", 0 0, L_0x60000082a8a0;  alias, 1 drivers
v0x600000ee6e20_0 .net "q", 0 0, L_0x600001559b20;  alias, 1 drivers
v0x600000ee6eb0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee6f40_0 .var "state", 0 0;
v0x600000ee6fd0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b96e380 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b2060 .functor BUFT 1, L_0x60000082a940, C4<0>, C4<0>, C4<0>;
L_0x6000015b20d0 .functor BUFT 1, L_0x6000015b2060, C4<0>, C4<0>, C4<0>;
L_0x6000015b2140 .functor BUFT 1, L_0x60000082a940, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ba508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b21b0 .functor BUFT 1, o0x7fab8b0ba508, C4<0>, C4<0>, C4<0>;
v0x600000ee7a80_0 .net8 "Bitline1", 0 0, p0x7fab8b0ba448;  1 drivers, strength-aware
v0x600000ee7b10_0 .net8 "Bitline2", 0 0, p0x7fab8b0ba478;  1 drivers, strength-aware
v0x600000ee7ba0_0 .net "D", 0 0, L_0x60000082a940;  1 drivers
v0x600000ee7c30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee7cc0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee7d50_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee7de0_0 .net *"_ivl_0", 0 0, L_0x6000015b2060;  1 drivers
v0x600000ee7e70_0 .net *"_ivl_6", 0 0, L_0x6000015b2140;  1 drivers
; Elide local net with no drivers, v0x600000ee7f00_0 name=_ivl_8
v0x600000ee8000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee8090_0 .net "dffOut", 0 0, L_0x600001559b90;  1 drivers
v0x600000ee8120_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b96e4f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b96e380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559b90 .functor BUFZ 1, v0x600000ee7960_0, C4<0>, C4<0>, C4<0>;
v0x600000ee7720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee77b0_0 .net "d", 0 0, L_0x60000082a940;  alias, 1 drivers
v0x600000ee7840_0 .net "q", 0 0, L_0x600001559b90;  alias, 1 drivers
v0x600000ee78d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee7960_0 .var "state", 0 0;
v0x600000ee79f0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b96ea60 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b2220 .functor BUFT 1, L_0x60000082a9e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b2290 .functor BUFT 1, L_0x6000015b2220, C4<0>, C4<0>, C4<0>;
L_0x6000015b2300 .functor BUFT 1, L_0x60000082a9e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ba8f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b2370 .functor BUFT 1, o0x7fab8b0ba8f8, C4<0>, C4<0>, C4<0>;
v0x600000ee8510_0 .net8 "Bitline1", 0 0, p0x7fab8b0ba838;  1 drivers, strength-aware
v0x600000ee85a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0ba868;  1 drivers, strength-aware
v0x600000ee8630_0 .net "D", 0 0, L_0x60000082a9e0;  1 drivers
v0x600000ee86c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee8750_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee87e0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee8870_0 .net *"_ivl_0", 0 0, L_0x6000015b2220;  1 drivers
v0x600000ee8900_0 .net *"_ivl_6", 0 0, L_0x6000015b2300;  1 drivers
; Elide local net with no drivers, v0x600000ee8990_0 name=_ivl_8
v0x600000ee8a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee8ab0_0 .net "dffOut", 0 0, L_0x600001559c00;  1 drivers
v0x600000ee8b40_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b96ebd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b96ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559c00 .functor BUFZ 1, v0x600000ee83f0_0, C4<0>, C4<0>, C4<0>;
v0x600000ee81b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee8240_0 .net "d", 0 0, L_0x60000082a9e0;  alias, 1 drivers
v0x600000ee82d0_0 .net "q", 0 0, L_0x600001559c00;  alias, 1 drivers
v0x600000ee8360_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee83f0_0 .var "state", 0 0;
v0x600000ee8480_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b989a90 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b23e0 .functor BUFT 1, L_0x60000082aa80, C4<0>, C4<0>, C4<0>;
L_0x6000015b2450 .functor BUFT 1, L_0x6000015b23e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b24c0 .functor BUFT 1, L_0x60000082aa80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bace8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b2530 .functor BUFT 1, o0x7fab8b0bace8, C4<0>, C4<0>, C4<0>;
v0x600000ee8f30_0 .net8 "Bitline1", 0 0, p0x7fab8b0bac28;  1 drivers, strength-aware
v0x600000ee8fc0_0 .net8 "Bitline2", 0 0, p0x7fab8b0bac58;  1 drivers, strength-aware
v0x600000ee9050_0 .net "D", 0 0, L_0x60000082aa80;  1 drivers
v0x600000ee90e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee9170_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee9200_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee9290_0 .net *"_ivl_0", 0 0, L_0x6000015b23e0;  1 drivers
v0x600000ee9320_0 .net *"_ivl_6", 0 0, L_0x6000015b24c0;  1 drivers
; Elide local net with no drivers, v0x600000ee93b0_0 name=_ivl_8
v0x600000ee9440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee94d0_0 .net "dffOut", 0 0, L_0x600001559c70;  1 drivers
v0x600000ee9560_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b989c00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b989a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559c70 .functor BUFZ 1, v0x600000ee8e10_0, C4<0>, C4<0>, C4<0>;
v0x600000ee8bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee8c60_0 .net "d", 0 0, L_0x60000082aa80;  alias, 1 drivers
v0x600000ee8cf0_0 .net "q", 0 0, L_0x600001559c70;  alias, 1 drivers
v0x600000ee8d80_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee8e10_0 .var "state", 0 0;
v0x600000ee8ea0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b989d70 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b25a0 .functor BUFT 1, L_0x60000082ab20, C4<0>, C4<0>, C4<0>;
L_0x6000015b2610 .functor BUFT 1, L_0x6000015b25a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b2680 .functor BUFT 1, L_0x60000082ab20, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bb0d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b26f0 .functor BUFT 1, o0x7fab8b0bb0d8, C4<0>, C4<0>, C4<0>;
v0x600000ee9950_0 .net8 "Bitline1", 0 0, p0x7fab8b0bb018;  1 drivers, strength-aware
v0x600000ee99e0_0 .net8 "Bitline2", 0 0, p0x7fab8b0bb048;  1 drivers, strength-aware
v0x600000ee9a70_0 .net "D", 0 0, L_0x60000082ab20;  1 drivers
v0x600000ee9b00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000ee9b90_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000ee9c20_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ee9cb0_0 .net *"_ivl_0", 0 0, L_0x6000015b25a0;  1 drivers
v0x600000ee9d40_0 .net *"_ivl_6", 0 0, L_0x6000015b2680;  1 drivers
; Elide local net with no drivers, v0x600000ee9dd0_0 name=_ivl_8
v0x600000ee9e60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee9ef0_0 .net "dffOut", 0 0, L_0x600001559ce0;  1 drivers
v0x600000ee9f80_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b989ee0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b989d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559ce0 .functor BUFZ 1, v0x600000ee9830_0, C4<0>, C4<0>, C4<0>;
v0x600000ee95f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ee9680_0 .net "d", 0 0, L_0x60000082ab20;  alias, 1 drivers
v0x600000ee9710_0 .net "q", 0 0, L_0x600001559ce0;  alias, 1 drivers
v0x600000ee97a0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ee9830_0 .var "state", 0 0;
v0x600000ee98c0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98a050 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b2760 .functor BUFT 1, L_0x60000082abc0, C4<0>, C4<0>, C4<0>;
L_0x6000015b27d0 .functor BUFT 1, L_0x6000015b2760, C4<0>, C4<0>, C4<0>;
L_0x6000015b2840 .functor BUFT 1, L_0x60000082abc0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bb4c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b28b0 .functor BUFT 1, o0x7fab8b0bb4c8, C4<0>, C4<0>, C4<0>;
v0x600000eea370_0 .net8 "Bitline1", 0 0, p0x7fab8b0bb408;  1 drivers, strength-aware
v0x600000eea400_0 .net8 "Bitline2", 0 0, p0x7fab8b0bb438;  1 drivers, strength-aware
v0x600000eea490_0 .net "D", 0 0, L_0x60000082abc0;  1 drivers
v0x600000eea520_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000eea5b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000eea640_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eea6d0_0 .net *"_ivl_0", 0 0, L_0x6000015b2760;  1 drivers
v0x600000eea760_0 .net *"_ivl_6", 0 0, L_0x6000015b2840;  1 drivers
; Elide local net with no drivers, v0x600000eea7f0_0 name=_ivl_8
v0x600000eea880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eea910_0 .net "dffOut", 0 0, L_0x600001559d50;  1 drivers
v0x600000eea9a0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98a1c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98a050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559d50 .functor BUFZ 1, v0x600000eea250_0, C4<0>, C4<0>, C4<0>;
v0x600000eea010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eea0a0_0 .net "d", 0 0, L_0x60000082abc0;  alias, 1 drivers
v0x600000eea130_0 .net "q", 0 0, L_0x600001559d50;  alias, 1 drivers
v0x600000eea1c0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eea250_0 .var "state", 0 0;
v0x600000eea2e0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98a330 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b2920 .functor BUFT 1, L_0x60000082ac60, C4<0>, C4<0>, C4<0>;
L_0x6000015b2990 .functor BUFT 1, L_0x6000015b2920, C4<0>, C4<0>, C4<0>;
L_0x6000015b2a00 .functor BUFT 1, L_0x60000082ac60, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bb8b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b2a70 .functor BUFT 1, o0x7fab8b0bb8b8, C4<0>, C4<0>, C4<0>;
v0x600000eead90_0 .net8 "Bitline1", 0 0, p0x7fab8b0bb7f8;  1 drivers, strength-aware
v0x600000eeae20_0 .net8 "Bitline2", 0 0, p0x7fab8b0bb828;  1 drivers, strength-aware
v0x600000eeaeb0_0 .net "D", 0 0, L_0x60000082ac60;  1 drivers
v0x600000eeaf40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000eeafd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000eeb060_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eeb0f0_0 .net *"_ivl_0", 0 0, L_0x6000015b2920;  1 drivers
v0x600000eeb180_0 .net *"_ivl_6", 0 0, L_0x6000015b2a00;  1 drivers
; Elide local net with no drivers, v0x600000eeb210_0 name=_ivl_8
v0x600000eeb2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eeb330_0 .net "dffOut", 0 0, L_0x600001559dc0;  1 drivers
v0x600000eeb3c0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98a4a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98a330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559dc0 .functor BUFZ 1, v0x600000eeac70_0, C4<0>, C4<0>, C4<0>;
v0x600000eeaa30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eeaac0_0 .net "d", 0 0, L_0x60000082ac60;  alias, 1 drivers
v0x600000eeab50_0 .net "q", 0 0, L_0x600001559dc0;  alias, 1 drivers
v0x600000eeabe0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eeac70_0 .var "state", 0 0;
v0x600000eead00_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98a610 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b2ae0 .functor BUFT 1, L_0x60000082ad00, C4<0>, C4<0>, C4<0>;
L_0x6000015b2b50 .functor BUFT 1, L_0x6000015b2ae0, C4<0>, C4<0>, C4<0>;
L_0x6000015b2bc0 .functor BUFT 1, L_0x60000082ad00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bbca8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b2c30 .functor BUFT 1, o0x7fab8b0bbca8, C4<0>, C4<0>, C4<0>;
v0x600000eeb7b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0bbbe8;  1 drivers, strength-aware
v0x600000eeb840_0 .net8 "Bitline2", 0 0, p0x7fab8b0bbc18;  1 drivers, strength-aware
v0x600000eeb8d0_0 .net "D", 0 0, L_0x60000082ad00;  1 drivers
v0x600000eeb960_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000eeb9f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000eeba80_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eebb10_0 .net *"_ivl_0", 0 0, L_0x6000015b2ae0;  1 drivers
v0x600000eebba0_0 .net *"_ivl_6", 0 0, L_0x6000015b2bc0;  1 drivers
; Elide local net with no drivers, v0x600000eebc30_0 name=_ivl_8
v0x600000eebcc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eebd50_0 .net "dffOut", 0 0, L_0x600001559e30;  1 drivers
v0x600000eebde0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98a780 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98a610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559e30 .functor BUFZ 1, v0x600000eeb690_0, C4<0>, C4<0>, C4<0>;
v0x600000eeb450_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eeb4e0_0 .net "d", 0 0, L_0x60000082ad00;  alias, 1 drivers
v0x600000eeb570_0 .net "q", 0 0, L_0x600001559e30;  alias, 1 drivers
v0x600000eeb600_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eeb690_0 .var "state", 0 0;
v0x600000eeb720_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98a8f0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b962a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b2ca0 .functor BUFT 1, L_0x60000082ada0, C4<0>, C4<0>, C4<0>;
L_0x6000015b2d10 .functor BUFT 1, L_0x6000015b2ca0, C4<0>, C4<0>, C4<0>;
L_0x6000015b2d80 .functor BUFT 1, L_0x60000082ada0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bc098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b2df0 .functor BUFT 1, o0x7fab8b0bc098, C4<0>, C4<0>, C4<0>;
v0x600000eec240_0 .net8 "Bitline1", 0 0, p0x7fab8b0bbfd8;  1 drivers, strength-aware
v0x600000eec2d0_0 .net8 "Bitline2", 0 0, p0x7fab8b0bc008;  1 drivers, strength-aware
v0x600000eec360_0 .net "D", 0 0, L_0x60000082ada0;  1 drivers
v0x600000eec3f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f00;  alias, 1 drivers
v0x600000eec480_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95f48;  alias, 1 drivers
v0x600000eec510_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eec5a0_0 .net *"_ivl_0", 0 0, L_0x6000015b2ca0;  1 drivers
v0x600000eec630_0 .net *"_ivl_6", 0 0, L_0x6000015b2d80;  1 drivers
; Elide local net with no drivers, v0x600000eec6c0_0 name=_ivl_8
v0x600000eec750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eec7e0_0 .net "dffOut", 0 0, L_0x600001559ea0;  1 drivers
v0x600000eec870_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98aa60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98a8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559ea0 .functor BUFZ 1, v0x600000eec120_0, C4<0>, C4<0>, C4<0>;
v0x600000eebe70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eebf00_0 .net "d", 0 0, L_0x60000082ada0;  alias, 1 drivers
v0x600000eec000_0 .net "q", 0 0, L_0x600001559ea0;  alias, 1 drivers
v0x600000eec090_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eec120_0 .var "state", 0 0;
v0x600000eec1b0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b96e660 .scope module, "MemtoReg_dff" "dff" 17 33, 5 2 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eecd80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eece10_0 .net "d", 0 0, L_0x6000015324c0;  alias, 1 drivers
v0x600000eecea0_0 .net "q", 0 0, v0x600000eecfc0_0;  alias, 1 drivers
v0x600000eecf30_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eecfc0_0 .var "state", 0 0;
v0x600000eed050_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b96e7d0 .scope module, "RegWrite_dff" "dff" 17 34, 5 2 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eed0e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eed170_0 .net "d", 0 0, v0x600004c29170_0;  alias, 1 drivers
v0x600000eed200_0 .net "q", 0 0, v0x600000eed320_0;  alias, 1 drivers
v0x600000eed290_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eed320_0 .var "state", 0 0;
v0x600000eed3b0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98afd0 .scope module, "SavePC_dff" "dff" 17 35, 5 2 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eed440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eed4d0_0 .net "d", 0 0, L_0x600001532450;  alias, 1 drivers
v0x600000eed560_0 .net "q", 0 0, v0x600000eed680_0;  alias, 1 drivers
v0x600000eed5f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eed680_0 .var "state", 0 0;
v0x600000eed710_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98b140 .scope module, "halt_dff" "dff" 17 32, 5 2 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000eed7a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eed830_0 .net "d", 0 0, L_0x6000015323e0;  alias, 1 drivers
v0x600000eed8c0_0 .net "q", 0 0, v0x600000eed9e0_0;  alias, 1 drivers
v0x600000eed950_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eed9e0_0 .var "state", 0 0;
v0x600000eeda70_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98b2b0 .scope module, "instruction_reg" "Register" 17 41, 5 100 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000ef7de0_0 .net8 "Bitline1", 15 0, p0x7fab8b0c09b8;  alias, 0 drivers, strength-aware
o0x7fab8b0c09e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0dc0 .island tran;
p0x7fab8b0c09e8 .port I0x600003eb0dc0, o0x7fab8b0c09e8;
v0x600000ef7e70_0 .net8 "Bitline2", 15 0, p0x7fab8b0c09e8;  0 drivers, strength-aware
v0x600000ef7f00_0 .net8 "D", 15 0, p0x7fab8b0c0a18;  alias, 0 drivers, strength-aware
L_0x7fab8bb95de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000ef8000_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  1 drivers
L_0x7fab8bb95e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000ef8090_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  1 drivers
v0x600000ef8120_0 .net "WriteReg", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef81b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef8240_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
L_0x600000829040 .part p0x7fab8b0c0a18, 0, 1;
L_0x6000008290e0 .part p0x7fab8b0c0a18, 1, 1;
L_0x600000829180 .part p0x7fab8b0c0a18, 2, 1;
L_0x600000829220 .part p0x7fab8b0c0a18, 3, 1;
L_0x6000008292c0 .part p0x7fab8b0c0a18, 4, 1;
L_0x600000829360 .part p0x7fab8b0c0a18, 5, 1;
L_0x600000829400 .part p0x7fab8b0c0a18, 6, 1;
L_0x6000008294a0 .part p0x7fab8b0c0a18, 7, 1;
L_0x600000829540 .part p0x7fab8b0c0a18, 8, 1;
L_0x6000008295e0 .part p0x7fab8b0c0a18, 9, 1;
L_0x600000829680 .part p0x7fab8b0c0a18, 10, 1;
L_0x600000829720 .part p0x7fab8b0c0a18, 11, 1;
L_0x6000008297c0 .part p0x7fab8b0c0a18, 12, 1;
L_0x600000829860 .part p0x7fab8b0c0a18, 13, 1;
L_0x600000829900 .part p0x7fab8b0c0a18, 14, 1;
L_0x6000008299a0 .part p0x7fab8b0c0a18, 15, 1;
p0x7fab8b0bcbd8 .port I0x600003eb0d20, L_0x6000015adab0;
 .tranvp 16 1 0, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bcbd8;
p0x7fab8b0bd028 .port I0x600003eb0d20, L_0x6000015adc70;
 .tranvp 16 1 1, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bd028;
p0x7fab8b0bd418 .port I0x600003eb0d20, L_0x6000015ade30;
 .tranvp 16 1 2, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bd418;
p0x7fab8b0bd808 .port I0x600003eb0d20, L_0x6000015adff0;
 .tranvp 16 1 3, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bd808;
p0x7fab8b0bdbf8 .port I0x600003eb0d20, L_0x6000015ae1b0;
 .tranvp 16 1 4, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bdbf8;
p0x7fab8b0bdfe8 .port I0x600003eb0d20, L_0x6000015ae370;
 .tranvp 16 1 5, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bdfe8;
p0x7fab8b0be3d8 .port I0x600003eb0d20, L_0x6000015ae530;
 .tranvp 16 1 6, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0be3d8;
p0x7fab8b0be7c8 .port I0x600003eb0d20, L_0x6000015ae6f0;
 .tranvp 16 1 7, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0be7c8;
p0x7fab8b0bebb8 .port I0x600003eb0d20, L_0x6000015ae8b0;
 .tranvp 16 1 8, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bebb8;
p0x7fab8b0befa8 .port I0x600003eb0d20, L_0x6000015aea70;
 .tranvp 16 1 9, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0befa8;
p0x7fab8b0bf398 .port I0x600003eb0d20, L_0x6000015aec30;
 .tranvp 16 1 10, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bf398;
p0x7fab8b0bf788 .port I0x600003eb0d20, L_0x6000015aedf0;
 .tranvp 16 1 11, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bf788;
p0x7fab8b0bfb78 .port I0x600003eb0d20, L_0x6000015aefb0;
 .tranvp 16 1 12, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bfb78;
p0x7fab8b0bff68 .port I0x600003eb0d20, L_0x6000015af170;
 .tranvp 16 1 13, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0bff68;
p0x7fab8b0c0358 .port I0x600003eb0d20, L_0x6000015af330;
 .tranvp 16 1 14, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0c0358;
p0x7fab8b0c0748 .port I0x600003eb0d20, L_0x6000015af4f0;
 .tranvp 16 1 15, I0x600003eb0d20, p0x7fab8b0c09b8 p0x7fab8b0c0748;
p0x7fab8b0bcc08 .port I0x600003eb0dc0, L_0x6000015adb90;
 .tranvp 16 1 0, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bcc08;
p0x7fab8b0bd058 .port I0x600003eb0dc0, L_0x6000015add50;
 .tranvp 16 1 1, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bd058;
p0x7fab8b0bd448 .port I0x600003eb0dc0, L_0x6000015adf10;
 .tranvp 16 1 2, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bd448;
p0x7fab8b0bd838 .port I0x600003eb0dc0, L_0x6000015ae0d0;
 .tranvp 16 1 3, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bd838;
p0x7fab8b0bdc28 .port I0x600003eb0dc0, L_0x6000015ae290;
 .tranvp 16 1 4, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bdc28;
p0x7fab8b0be018 .port I0x600003eb0dc0, L_0x6000015ae450;
 .tranvp 16 1 5, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0be018;
p0x7fab8b0be408 .port I0x600003eb0dc0, L_0x6000015ae610;
 .tranvp 16 1 6, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0be408;
p0x7fab8b0be7f8 .port I0x600003eb0dc0, L_0x6000015ae7d0;
 .tranvp 16 1 7, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0be7f8;
p0x7fab8b0bebe8 .port I0x600003eb0dc0, L_0x6000015ae990;
 .tranvp 16 1 8, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bebe8;
p0x7fab8b0befd8 .port I0x600003eb0dc0, L_0x6000015aeb50;
 .tranvp 16 1 9, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0befd8;
p0x7fab8b0bf3c8 .port I0x600003eb0dc0, L_0x6000015aed10;
 .tranvp 16 1 10, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bf3c8;
p0x7fab8b0bf7b8 .port I0x600003eb0dc0, L_0x6000015aeed0;
 .tranvp 16 1 11, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bf7b8;
p0x7fab8b0bfba8 .port I0x600003eb0dc0, L_0x6000015af090;
 .tranvp 16 1 12, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bfba8;
p0x7fab8b0bff98 .port I0x600003eb0dc0, L_0x6000015af250;
 .tranvp 16 1 13, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0bff98;
p0x7fab8b0c0388 .port I0x600003eb0dc0, L_0x6000015af410;
 .tranvp 16 1 14, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0c0388;
p0x7fab8b0c0778 .port I0x600003eb0dc0, L_0x6000015af5d0;
 .tranvp 16 1 15, I0x600003eb0dc0, p0x7fab8b0c09e8 p0x7fab8b0c0778;
S_0x7fab8b98b420 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ada40 .functor BUFT 1, L_0x600000829040, C4<0>, C4<0>, C4<0>;
L_0x6000015adab0 .functor BUFT 1, L_0x6000015ada40, C4<0>, C4<0>, C4<0>;
L_0x6000015adb20 .functor BUFT 1, L_0x600000829040, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bccf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015adb90 .functor BUFT 1, o0x7fab8b0bccf8, C4<0>, C4<0>, C4<0>;
v0x600000eede60_0 .net8 "Bitline1", 0 0, p0x7fab8b0bcbd8;  1 drivers, strength-aware
v0x600000eedef0_0 .net8 "Bitline2", 0 0, p0x7fab8b0bcc08;  1 drivers, strength-aware
v0x600000eedf80_0 .net "D", 0 0, L_0x600000829040;  1 drivers
v0x600000eee010_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000eee0a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000eee130_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eee1c0_0 .net *"_ivl_0", 0 0, L_0x6000015ada40;  1 drivers
v0x600000eee250_0 .net *"_ivl_6", 0 0, L_0x6000015adb20;  1 drivers
; Elide local net with no drivers, v0x600000eee2e0_0 name=_ivl_8
v0x600000eee370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eee400_0 .net "dffOut", 0 0, L_0x600001558a10;  1 drivers
v0x600000eee490_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98b590 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98b420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558a10 .functor BUFZ 1, v0x600000eedd40_0, C4<0>, C4<0>, C4<0>;
v0x600000eedb00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eedb90_0 .net "d", 0 0, L_0x600000829040;  alias, 1 drivers
v0x600000eedc20_0 .net "q", 0 0, L_0x600001558a10;  alias, 1 drivers
v0x600000eedcb0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eedd40_0 .var "state", 0 0;
v0x600000eeddd0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98b700 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015adc00 .functor BUFT 1, L_0x6000008290e0, C4<0>, C4<0>, C4<0>;
L_0x6000015adc70 .functor BUFT 1, L_0x6000015adc00, C4<0>, C4<0>, C4<0>;
L_0x6000015adce0 .functor BUFT 1, L_0x6000008290e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bd0e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015add50 .functor BUFT 1, o0x7fab8b0bd0e8, C4<0>, C4<0>, C4<0>;
v0x600000eee880_0 .net8 "Bitline1", 0 0, p0x7fab8b0bd028;  1 drivers, strength-aware
v0x600000eee910_0 .net8 "Bitline2", 0 0, p0x7fab8b0bd058;  1 drivers, strength-aware
v0x600000eee9a0_0 .net "D", 0 0, L_0x6000008290e0;  1 drivers
v0x600000eeea30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000eeeac0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000eeeb50_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eeebe0_0 .net *"_ivl_0", 0 0, L_0x6000015adc00;  1 drivers
v0x600000eeec70_0 .net *"_ivl_6", 0 0, L_0x6000015adce0;  1 drivers
; Elide local net with no drivers, v0x600000eeed00_0 name=_ivl_8
v0x600000eeed90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eeee20_0 .net "dffOut", 0 0, L_0x600001558a80;  1 drivers
v0x600000eeeeb0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98b870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558a80 .functor BUFZ 1, v0x600000eee760_0, C4<0>, C4<0>, C4<0>;
v0x600000eee520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eee5b0_0 .net "d", 0 0, L_0x6000008290e0;  alias, 1 drivers
v0x600000eee640_0 .net "q", 0 0, L_0x600001558a80;  alias, 1 drivers
v0x600000eee6d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eee760_0 .var "state", 0 0;
v0x600000eee7f0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98b9e0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015addc0 .functor BUFT 1, L_0x600000829180, C4<0>, C4<0>, C4<0>;
L_0x6000015ade30 .functor BUFT 1, L_0x6000015addc0, C4<0>, C4<0>, C4<0>;
L_0x6000015adea0 .functor BUFT 1, L_0x600000829180, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bd4d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015adf10 .functor BUFT 1, o0x7fab8b0bd4d8, C4<0>, C4<0>, C4<0>;
v0x600000eef2a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0bd418;  1 drivers, strength-aware
v0x600000eef330_0 .net8 "Bitline2", 0 0, p0x7fab8b0bd448;  1 drivers, strength-aware
v0x600000eef3c0_0 .net "D", 0 0, L_0x600000829180;  1 drivers
v0x600000eef450_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000eef4e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000eef570_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eef600_0 .net *"_ivl_0", 0 0, L_0x6000015addc0;  1 drivers
v0x600000eef690_0 .net *"_ivl_6", 0 0, L_0x6000015adea0;  1 drivers
; Elide local net with no drivers, v0x600000eef720_0 name=_ivl_8
v0x600000eef7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eef840_0 .net "dffOut", 0 0, L_0x600001558af0;  1 drivers
v0x600000eef8d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98bb50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558af0 .functor BUFZ 1, v0x600000eef180_0, C4<0>, C4<0>, C4<0>;
v0x600000eeef40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eeefd0_0 .net "d", 0 0, L_0x600000829180;  alias, 1 drivers
v0x600000eef060_0 .net "q", 0 0, L_0x600001558af0;  alias, 1 drivers
v0x600000eef0f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eef180_0 .var "state", 0 0;
v0x600000eef210_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98bcc0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015adf80 .functor BUFT 1, L_0x600000829220, C4<0>, C4<0>, C4<0>;
L_0x6000015adff0 .functor BUFT 1, L_0x6000015adf80, C4<0>, C4<0>, C4<0>;
L_0x6000015ae060 .functor BUFT 1, L_0x600000829220, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bd8c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ae0d0 .functor BUFT 1, o0x7fab8b0bd8c8, C4<0>, C4<0>, C4<0>;
v0x600000eefcc0_0 .net8 "Bitline1", 0 0, p0x7fab8b0bd808;  1 drivers, strength-aware
v0x600000eefd50_0 .net8 "Bitline2", 0 0, p0x7fab8b0bd838;  1 drivers, strength-aware
v0x600000eefde0_0 .net "D", 0 0, L_0x600000829220;  1 drivers
v0x600000eefe70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000eeff00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef0000_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef0090_0 .net *"_ivl_0", 0 0, L_0x6000015adf80;  1 drivers
v0x600000ef0120_0 .net *"_ivl_6", 0 0, L_0x6000015ae060;  1 drivers
; Elide local net with no drivers, v0x600000ef01b0_0 name=_ivl_8
v0x600000ef0240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef02d0_0 .net "dffOut", 0 0, L_0x600001558b60;  1 drivers
v0x600000ef0360_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98be30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98bcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558b60 .functor BUFZ 1, v0x600000eefba0_0, C4<0>, C4<0>, C4<0>;
v0x600000eef960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eef9f0_0 .net "d", 0 0, L_0x600000829220;  alias, 1 drivers
v0x600000eefa80_0 .net "q", 0 0, L_0x600001558b60;  alias, 1 drivers
v0x600000eefb10_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eefba0_0 .var "state", 0 0;
v0x600000eefc30_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98bfa0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ae140 .functor BUFT 1, L_0x6000008292c0, C4<0>, C4<0>, C4<0>;
L_0x6000015ae1b0 .functor BUFT 1, L_0x6000015ae140, C4<0>, C4<0>, C4<0>;
L_0x6000015ae220 .functor BUFT 1, L_0x6000008292c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bdcb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ae290 .functor BUFT 1, o0x7fab8b0bdcb8, C4<0>, C4<0>, C4<0>;
v0x600000ef0750_0 .net8 "Bitline1", 0 0, p0x7fab8b0bdbf8;  1 drivers, strength-aware
v0x600000ef07e0_0 .net8 "Bitline2", 0 0, p0x7fab8b0bdc28;  1 drivers, strength-aware
v0x600000ef0870_0 .net "D", 0 0, L_0x6000008292c0;  1 drivers
v0x600000ef0900_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef0990_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef0a20_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef0ab0_0 .net *"_ivl_0", 0 0, L_0x6000015ae140;  1 drivers
v0x600000ef0b40_0 .net *"_ivl_6", 0 0, L_0x6000015ae220;  1 drivers
; Elide local net with no drivers, v0x600000ef0bd0_0 name=_ivl_8
v0x600000ef0c60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef0cf0_0 .net "dffOut", 0 0, L_0x600001558bd0;  1 drivers
v0x600000ef0d80_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98c110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558bd0 .functor BUFZ 1, v0x600000ef0630_0, C4<0>, C4<0>, C4<0>;
v0x600000ef03f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef0480_0 .net "d", 0 0, L_0x6000008292c0;  alias, 1 drivers
v0x600000ef0510_0 .net "q", 0 0, L_0x600001558bd0;  alias, 1 drivers
v0x600000ef05a0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef0630_0 .var "state", 0 0;
v0x600000ef06c0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98c280 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ae300 .functor BUFT 1, L_0x600000829360, C4<0>, C4<0>, C4<0>;
L_0x6000015ae370 .functor BUFT 1, L_0x6000015ae300, C4<0>, C4<0>, C4<0>;
L_0x6000015ae3e0 .functor BUFT 1, L_0x600000829360, C4<0>, C4<0>, C4<0>;
o0x7fab8b0be0a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ae450 .functor BUFT 1, o0x7fab8b0be0a8, C4<0>, C4<0>, C4<0>;
v0x600000ef1170_0 .net8 "Bitline1", 0 0, p0x7fab8b0bdfe8;  1 drivers, strength-aware
v0x600000ef1200_0 .net8 "Bitline2", 0 0, p0x7fab8b0be018;  1 drivers, strength-aware
v0x600000ef1290_0 .net "D", 0 0, L_0x600000829360;  1 drivers
v0x600000ef1320_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef13b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef1440_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef14d0_0 .net *"_ivl_0", 0 0, L_0x6000015ae300;  1 drivers
v0x600000ef1560_0 .net *"_ivl_6", 0 0, L_0x6000015ae3e0;  1 drivers
; Elide local net with no drivers, v0x600000ef15f0_0 name=_ivl_8
v0x600000ef1680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef1710_0 .net "dffOut", 0 0, L_0x600001558c40;  1 drivers
v0x600000ef17a0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98c3f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98c280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558c40 .functor BUFZ 1, v0x600000ef1050_0, C4<0>, C4<0>, C4<0>;
v0x600000ef0e10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef0ea0_0 .net "d", 0 0, L_0x600000829360;  alias, 1 drivers
v0x600000ef0f30_0 .net "q", 0 0, L_0x600001558c40;  alias, 1 drivers
v0x600000ef0fc0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef1050_0 .var "state", 0 0;
v0x600000ef10e0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98c560 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ae4c0 .functor BUFT 1, L_0x600000829400, C4<0>, C4<0>, C4<0>;
L_0x6000015ae530 .functor BUFT 1, L_0x6000015ae4c0, C4<0>, C4<0>, C4<0>;
L_0x6000015ae5a0 .functor BUFT 1, L_0x600000829400, C4<0>, C4<0>, C4<0>;
o0x7fab8b0be498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ae610 .functor BUFT 1, o0x7fab8b0be498, C4<0>, C4<0>, C4<0>;
v0x600000ef1b90_0 .net8 "Bitline1", 0 0, p0x7fab8b0be3d8;  1 drivers, strength-aware
v0x600000ef1c20_0 .net8 "Bitline2", 0 0, p0x7fab8b0be408;  1 drivers, strength-aware
v0x600000ef1cb0_0 .net "D", 0 0, L_0x600000829400;  1 drivers
v0x600000ef1d40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef1dd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef1e60_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef1ef0_0 .net *"_ivl_0", 0 0, L_0x6000015ae4c0;  1 drivers
v0x600000ef1f80_0 .net *"_ivl_6", 0 0, L_0x6000015ae5a0;  1 drivers
; Elide local net with no drivers, v0x600000ef2010_0 name=_ivl_8
v0x600000ef20a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef2130_0 .net "dffOut", 0 0, L_0x600001558cb0;  1 drivers
v0x600000ef21c0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98c6d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98c560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558cb0 .functor BUFZ 1, v0x600000ef1a70_0, C4<0>, C4<0>, C4<0>;
v0x600000ef1830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef18c0_0 .net "d", 0 0, L_0x600000829400;  alias, 1 drivers
v0x600000ef1950_0 .net "q", 0 0, L_0x600001558cb0;  alias, 1 drivers
v0x600000ef19e0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef1a70_0 .var "state", 0 0;
v0x600000ef1b00_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98c840 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ae680 .functor BUFT 1, L_0x6000008294a0, C4<0>, C4<0>, C4<0>;
L_0x6000015ae6f0 .functor BUFT 1, L_0x6000015ae680, C4<0>, C4<0>, C4<0>;
L_0x6000015ae760 .functor BUFT 1, L_0x6000008294a0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0be888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ae7d0 .functor BUFT 1, o0x7fab8b0be888, C4<0>, C4<0>, C4<0>;
v0x600000ef25b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0be7c8;  1 drivers, strength-aware
v0x600000ef2640_0 .net8 "Bitline2", 0 0, p0x7fab8b0be7f8;  1 drivers, strength-aware
v0x600000ef26d0_0 .net "D", 0 0, L_0x6000008294a0;  1 drivers
v0x600000ef2760_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef27f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef2880_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef2910_0 .net *"_ivl_0", 0 0, L_0x6000015ae680;  1 drivers
v0x600000ef29a0_0 .net *"_ivl_6", 0 0, L_0x6000015ae760;  1 drivers
; Elide local net with no drivers, v0x600000ef2a30_0 name=_ivl_8
v0x600000ef2ac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef2b50_0 .net "dffOut", 0 0, L_0x600001558d20;  1 drivers
v0x600000ef2be0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98c9b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98c840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558d20 .functor BUFZ 1, v0x600000ef2490_0, C4<0>, C4<0>, C4<0>;
v0x600000ef2250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef22e0_0 .net "d", 0 0, L_0x6000008294a0;  alias, 1 drivers
v0x600000ef2370_0 .net "q", 0 0, L_0x600001558d20;  alias, 1 drivers
v0x600000ef2400_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef2490_0 .var "state", 0 0;
v0x600000ef2520_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98cb20 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ae840 .functor BUFT 1, L_0x600000829540, C4<0>, C4<0>, C4<0>;
L_0x6000015ae8b0 .functor BUFT 1, L_0x6000015ae840, C4<0>, C4<0>, C4<0>;
L_0x6000015ae920 .functor BUFT 1, L_0x600000829540, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bec78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ae990 .functor BUFT 1, o0x7fab8b0bec78, C4<0>, C4<0>, C4<0>;
v0x600000ef2fd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0bebb8;  1 drivers, strength-aware
v0x600000ef3060_0 .net8 "Bitline2", 0 0, p0x7fab8b0bebe8;  1 drivers, strength-aware
v0x600000ef30f0_0 .net "D", 0 0, L_0x600000829540;  1 drivers
v0x600000ef3180_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef3210_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef32a0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef3330_0 .net *"_ivl_0", 0 0, L_0x6000015ae840;  1 drivers
v0x600000ef33c0_0 .net *"_ivl_6", 0 0, L_0x6000015ae920;  1 drivers
; Elide local net with no drivers, v0x600000ef3450_0 name=_ivl_8
v0x600000ef34e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef3570_0 .net "dffOut", 0 0, L_0x600001558d90;  1 drivers
v0x600000ef3600_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98cc90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558d90 .functor BUFZ 1, v0x600000ef2eb0_0, C4<0>, C4<0>, C4<0>;
v0x600000ef2c70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef2d00_0 .net "d", 0 0, L_0x600000829540;  alias, 1 drivers
v0x600000ef2d90_0 .net "q", 0 0, L_0x600001558d90;  alias, 1 drivers
v0x600000ef2e20_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef2eb0_0 .var "state", 0 0;
v0x600000ef2f40_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98ce00 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aea00 .functor BUFT 1, L_0x6000008295e0, C4<0>, C4<0>, C4<0>;
L_0x6000015aea70 .functor BUFT 1, L_0x6000015aea00, C4<0>, C4<0>, C4<0>;
L_0x6000015aeae0 .functor BUFT 1, L_0x6000008295e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bf068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aeb50 .functor BUFT 1, o0x7fab8b0bf068, C4<0>, C4<0>, C4<0>;
v0x600000ef39f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0befa8;  1 drivers, strength-aware
v0x600000ef3a80_0 .net8 "Bitline2", 0 0, p0x7fab8b0befd8;  1 drivers, strength-aware
v0x600000ef3b10_0 .net "D", 0 0, L_0x6000008295e0;  1 drivers
v0x600000ef3ba0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef3c30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef3cc0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef3d50_0 .net *"_ivl_0", 0 0, L_0x6000015aea00;  1 drivers
v0x600000ef3de0_0 .net *"_ivl_6", 0 0, L_0x6000015aeae0;  1 drivers
; Elide local net with no drivers, v0x600000ef3e70_0 name=_ivl_8
v0x600000ef3f00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef4000_0 .net "dffOut", 0 0, L_0x600001558e00;  1 drivers
v0x600000ef4090_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98cf70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98ce00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558e00 .functor BUFZ 1, v0x600000ef38d0_0, C4<0>, C4<0>, C4<0>;
v0x600000ef3690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef3720_0 .net "d", 0 0, L_0x6000008295e0;  alias, 1 drivers
v0x600000ef37b0_0 .net "q", 0 0, L_0x600001558e00;  alias, 1 drivers
v0x600000ef3840_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef38d0_0 .var "state", 0 0;
v0x600000ef3960_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98d0e0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aebc0 .functor BUFT 1, L_0x600000829680, C4<0>, C4<0>, C4<0>;
L_0x6000015aec30 .functor BUFT 1, L_0x6000015aebc0, C4<0>, C4<0>, C4<0>;
L_0x6000015aeca0 .functor BUFT 1, L_0x600000829680, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bf458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aed10 .functor BUFT 1, o0x7fab8b0bf458, C4<0>, C4<0>, C4<0>;
v0x600000ef4480_0 .net8 "Bitline1", 0 0, p0x7fab8b0bf398;  1 drivers, strength-aware
v0x600000ef4510_0 .net8 "Bitline2", 0 0, p0x7fab8b0bf3c8;  1 drivers, strength-aware
v0x600000ef45a0_0 .net "D", 0 0, L_0x600000829680;  1 drivers
v0x600000ef4630_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef46c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef4750_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef47e0_0 .net *"_ivl_0", 0 0, L_0x6000015aebc0;  1 drivers
v0x600000ef4870_0 .net *"_ivl_6", 0 0, L_0x6000015aeca0;  1 drivers
; Elide local net with no drivers, v0x600000ef4900_0 name=_ivl_8
v0x600000ef4990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef4a20_0 .net "dffOut", 0 0, L_0x600001558e70;  1 drivers
v0x600000ef4ab0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98d250 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98d0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558e70 .functor BUFZ 1, v0x600000ef4360_0, C4<0>, C4<0>, C4<0>;
v0x600000ef4120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef41b0_0 .net "d", 0 0, L_0x600000829680;  alias, 1 drivers
v0x600000ef4240_0 .net "q", 0 0, L_0x600001558e70;  alias, 1 drivers
v0x600000ef42d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef4360_0 .var "state", 0 0;
v0x600000ef43f0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98d3c0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aed80 .functor BUFT 1, L_0x600000829720, C4<0>, C4<0>, C4<0>;
L_0x6000015aedf0 .functor BUFT 1, L_0x6000015aed80, C4<0>, C4<0>, C4<0>;
L_0x6000015aee60 .functor BUFT 1, L_0x600000829720, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bf848 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aeed0 .functor BUFT 1, o0x7fab8b0bf848, C4<0>, C4<0>, C4<0>;
v0x600000ef4ea0_0 .net8 "Bitline1", 0 0, p0x7fab8b0bf788;  1 drivers, strength-aware
v0x600000ef4f30_0 .net8 "Bitline2", 0 0, p0x7fab8b0bf7b8;  1 drivers, strength-aware
v0x600000ef4fc0_0 .net "D", 0 0, L_0x600000829720;  1 drivers
v0x600000ef5050_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef50e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef5170_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef5200_0 .net *"_ivl_0", 0 0, L_0x6000015aed80;  1 drivers
v0x600000ef5290_0 .net *"_ivl_6", 0 0, L_0x6000015aee60;  1 drivers
; Elide local net with no drivers, v0x600000ef5320_0 name=_ivl_8
v0x600000ef53b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef5440_0 .net "dffOut", 0 0, L_0x600001558ee0;  1 drivers
v0x600000ef54d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98d530 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98d3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558ee0 .functor BUFZ 1, v0x600000ef4d80_0, C4<0>, C4<0>, C4<0>;
v0x600000ef4b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef4bd0_0 .net "d", 0 0, L_0x600000829720;  alias, 1 drivers
v0x600000ef4c60_0 .net "q", 0 0, L_0x600001558ee0;  alias, 1 drivers
v0x600000ef4cf0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef4d80_0 .var "state", 0 0;
v0x600000ef4e10_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98d6a0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aef40 .functor BUFT 1, L_0x6000008297c0, C4<0>, C4<0>, C4<0>;
L_0x6000015aefb0 .functor BUFT 1, L_0x6000015aef40, C4<0>, C4<0>, C4<0>;
L_0x6000015af020 .functor BUFT 1, L_0x6000008297c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0bfc38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015af090 .functor BUFT 1, o0x7fab8b0bfc38, C4<0>, C4<0>, C4<0>;
v0x600000ef58c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0bfb78;  1 drivers, strength-aware
v0x600000ef5950_0 .net8 "Bitline2", 0 0, p0x7fab8b0bfba8;  1 drivers, strength-aware
v0x600000ef59e0_0 .net "D", 0 0, L_0x6000008297c0;  1 drivers
v0x600000ef5a70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef5b00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef5b90_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef5c20_0 .net *"_ivl_0", 0 0, L_0x6000015aef40;  1 drivers
v0x600000ef5cb0_0 .net *"_ivl_6", 0 0, L_0x6000015af020;  1 drivers
; Elide local net with no drivers, v0x600000ef5d40_0 name=_ivl_8
v0x600000ef5dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef5e60_0 .net "dffOut", 0 0, L_0x600001558f50;  1 drivers
v0x600000ef5ef0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98d810 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98d6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558f50 .functor BUFZ 1, v0x600000ef57a0_0, C4<0>, C4<0>, C4<0>;
v0x600000ef5560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef55f0_0 .net "d", 0 0, L_0x6000008297c0;  alias, 1 drivers
v0x600000ef5680_0 .net "q", 0 0, L_0x600001558f50;  alias, 1 drivers
v0x600000ef5710_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef57a0_0 .var "state", 0 0;
v0x600000ef5830_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98d980 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015af100 .functor BUFT 1, L_0x600000829860, C4<0>, C4<0>, C4<0>;
L_0x6000015af170 .functor BUFT 1, L_0x6000015af100, C4<0>, C4<0>, C4<0>;
L_0x6000015af1e0 .functor BUFT 1, L_0x600000829860, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c0028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015af250 .functor BUFT 1, o0x7fab8b0c0028, C4<0>, C4<0>, C4<0>;
v0x600000ef62e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0bff68;  1 drivers, strength-aware
v0x600000ef6370_0 .net8 "Bitline2", 0 0, p0x7fab8b0bff98;  1 drivers, strength-aware
v0x600000ef6400_0 .net "D", 0 0, L_0x600000829860;  1 drivers
v0x600000ef6490_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef6520_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef65b0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef6640_0 .net *"_ivl_0", 0 0, L_0x6000015af100;  1 drivers
v0x600000ef66d0_0 .net *"_ivl_6", 0 0, L_0x6000015af1e0;  1 drivers
; Elide local net with no drivers, v0x600000ef6760_0 name=_ivl_8
v0x600000ef67f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef6880_0 .net "dffOut", 0 0, L_0x600001558fc0;  1 drivers
v0x600000ef6910_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98daf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98d980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001558fc0 .functor BUFZ 1, v0x600000ef61c0_0, C4<0>, C4<0>, C4<0>;
v0x600000ef5f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef6010_0 .net "d", 0 0, L_0x600000829860;  alias, 1 drivers
v0x600000ef60a0_0 .net "q", 0 0, L_0x600001558fc0;  alias, 1 drivers
v0x600000ef6130_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef61c0_0 .var "state", 0 0;
v0x600000ef6250_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98dc60 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015af2c0 .functor BUFT 1, L_0x600000829900, C4<0>, C4<0>, C4<0>;
L_0x6000015af330 .functor BUFT 1, L_0x6000015af2c0, C4<0>, C4<0>, C4<0>;
L_0x6000015af3a0 .functor BUFT 1, L_0x600000829900, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c0418 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015af410 .functor BUFT 1, o0x7fab8b0c0418, C4<0>, C4<0>, C4<0>;
v0x600000ef6d00_0 .net8 "Bitline1", 0 0, p0x7fab8b0c0358;  1 drivers, strength-aware
v0x600000ef6d90_0 .net8 "Bitline2", 0 0, p0x7fab8b0c0388;  1 drivers, strength-aware
v0x600000ef6e20_0 .net "D", 0 0, L_0x600000829900;  1 drivers
v0x600000ef6eb0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef6f40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef6fd0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef7060_0 .net *"_ivl_0", 0 0, L_0x6000015af2c0;  1 drivers
v0x600000ef70f0_0 .net *"_ivl_6", 0 0, L_0x6000015af3a0;  1 drivers
; Elide local net with no drivers, v0x600000ef7180_0 name=_ivl_8
v0x600000ef7210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef72a0_0 .net "dffOut", 0 0, L_0x600001559030;  1 drivers
v0x600000ef7330_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98ddd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98dc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559030 .functor BUFZ 1, v0x600000ef6be0_0, C4<0>, C4<0>, C4<0>;
v0x600000ef69a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef6a30_0 .net "d", 0 0, L_0x600000829900;  alias, 1 drivers
v0x600000ef6ac0_0 .net "q", 0 0, L_0x600001559030;  alias, 1 drivers
v0x600000ef6b50_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef6be0_0 .var "state", 0 0;
v0x600000ef6c70_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98df40 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015af480 .functor BUFT 1, L_0x6000008299a0, C4<0>, C4<0>, C4<0>;
L_0x6000015af4f0 .functor BUFT 1, L_0x6000015af480, C4<0>, C4<0>, C4<0>;
L_0x6000015af560 .functor BUFT 1, L_0x6000008299a0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c0808 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015af5d0 .functor BUFT 1, o0x7fab8b0c0808, C4<0>, C4<0>, C4<0>;
v0x600000ef7720_0 .net8 "Bitline1", 0 0, p0x7fab8b0c0748;  1 drivers, strength-aware
v0x600000ef77b0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c0778;  1 drivers, strength-aware
v0x600000ef7840_0 .net "D", 0 0, L_0x6000008299a0;  1 drivers
v0x600000ef78d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95de0;  alias, 1 drivers
v0x600000ef7960_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95e28;  alias, 1 drivers
v0x600000ef79f0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef7a80_0 .net *"_ivl_0", 0 0, L_0x6000015af480;  1 drivers
v0x600000ef7b10_0 .net *"_ivl_6", 0 0, L_0x6000015af560;  1 drivers
; Elide local net with no drivers, v0x600000ef7ba0_0 name=_ivl_8
v0x600000ef7c30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef7cc0_0 .net "dffOut", 0 0, L_0x6000015590a0;  1 drivers
v0x600000ef7d50_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98e0b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98df40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015590a0 .functor BUFZ 1, v0x600000ef7600_0, C4<0>, C4<0>, C4<0>;
v0x600000ef73c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef7450_0 .net "d", 0 0, L_0x6000008299a0;  alias, 1 drivers
v0x600000ef74e0_0 .net "q", 0 0, L_0x6000015590a0;  alias, 1 drivers
v0x600000ef7570_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef7600_0 .var "state", 0 0;
v0x600000ef7690_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b98e620 .scope module, "mem_reg" "Register" 17 44, 5 100 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000ec6eb0_0 .net8 "Bitline1", 15 0, p0x7fab8b0c4b28;  alias, 0 drivers, strength-aware
o0x7fab8b0c4b58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0ea0 .island tran;
p0x7fab8b0c4b58 .port I0x600003eb0ea0, o0x7fab8b0c4b58;
v0x600000ec6f40_0 .net8 "Bitline2", 15 0, p0x7fab8b0c4b58;  0 drivers, strength-aware
v0x600000ec6fd0_0 .net "D", 15 0, L_0x60000082c5a0;  alias, 1 drivers
L_0x7fab8bb95e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000ec7060_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  1 drivers
L_0x7fab8bb95eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000ec70f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  1 drivers
v0x600000ec7180_0 .net "WriteReg", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec7210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec72a0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
L_0x600000829a40 .part L_0x60000082c5a0, 0, 1;
L_0x600000829ae0 .part L_0x60000082c5a0, 1, 1;
L_0x600000829b80 .part L_0x60000082c5a0, 2, 1;
L_0x600000829c20 .part L_0x60000082c5a0, 3, 1;
L_0x600000829cc0 .part L_0x60000082c5a0, 4, 1;
L_0x600000829d60 .part L_0x60000082c5a0, 5, 1;
L_0x600000829e00 .part L_0x60000082c5a0, 6, 1;
L_0x600000829ea0 .part L_0x60000082c5a0, 7, 1;
L_0x600000829f40 .part L_0x60000082c5a0, 8, 1;
L_0x600000829fe0 .part L_0x60000082c5a0, 9, 1;
L_0x60000082a080 .part L_0x60000082c5a0, 10, 1;
L_0x60000082a120 .part L_0x60000082c5a0, 11, 1;
L_0x60000082a1c0 .part L_0x60000082c5a0, 12, 1;
L_0x60000082a260 .part L_0x60000082c5a0, 13, 1;
L_0x60000082a300 .part L_0x60000082c5a0, 14, 1;
L_0x60000082a3a0 .part L_0x60000082c5a0, 15, 1;
p0x7fab8b0c0d48 .port I0x600003eb0e40, L_0x6000015af6b0;
 .tranvp 16 1 0, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c0d48;
p0x7fab8b0c1198 .port I0x600003eb0e40, L_0x6000015af870;
 .tranvp 16 1 1, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c1198;
p0x7fab8b0c1588 .port I0x600003eb0e40, L_0x6000015afa30;
 .tranvp 16 1 2, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c1588;
p0x7fab8b0c1978 .port I0x600003eb0e40, L_0x6000015afbf0;
 .tranvp 16 1 3, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c1978;
p0x7fab8b0c1d68 .port I0x600003eb0e40, L_0x6000015afdb0;
 .tranvp 16 1 4, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c1d68;
p0x7fab8b0c2158 .port I0x600003eb0e40, L_0x6000015aff70;
 .tranvp 16 1 5, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c2158;
p0x7fab8b0c2548 .port I0x600003eb0e40, L_0x6000015b0150;
 .tranvp 16 1 6, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c2548;
p0x7fab8b0c2938 .port I0x600003eb0e40, L_0x6000015b0310;
 .tranvp 16 1 7, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c2938;
p0x7fab8b0c2d28 .port I0x600003eb0e40, L_0x6000015b04d0;
 .tranvp 16 1 8, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c2d28;
p0x7fab8b0c3118 .port I0x600003eb0e40, L_0x6000015b0690;
 .tranvp 16 1 9, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c3118;
p0x7fab8b0c3508 .port I0x600003eb0e40, L_0x6000015b0850;
 .tranvp 16 1 10, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c3508;
p0x7fab8b0c38f8 .port I0x600003eb0e40, L_0x6000015b0a10;
 .tranvp 16 1 11, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c38f8;
p0x7fab8b0c3ce8 .port I0x600003eb0e40, L_0x6000015b0bd0;
 .tranvp 16 1 12, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c3ce8;
p0x7fab8b0c40d8 .port I0x600003eb0e40, L_0x6000015b0d90;
 .tranvp 16 1 13, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c40d8;
p0x7fab8b0c44c8 .port I0x600003eb0e40, L_0x6000015b0f50;
 .tranvp 16 1 14, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c44c8;
p0x7fab8b0c48b8 .port I0x600003eb0e40, L_0x6000015b1110;
 .tranvp 16 1 15, I0x600003eb0e40, p0x7fab8b0c4b28 p0x7fab8b0c48b8;
p0x7fab8b0c0d78 .port I0x600003eb0ea0, L_0x6000015af790;
 .tranvp 16 1 0, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c0d78;
p0x7fab8b0c11c8 .port I0x600003eb0ea0, L_0x6000015af950;
 .tranvp 16 1 1, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c11c8;
p0x7fab8b0c15b8 .port I0x600003eb0ea0, L_0x6000015afb10;
 .tranvp 16 1 2, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c15b8;
p0x7fab8b0c19a8 .port I0x600003eb0ea0, L_0x6000015afcd0;
 .tranvp 16 1 3, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c19a8;
p0x7fab8b0c1d98 .port I0x600003eb0ea0, L_0x6000015afe90;
 .tranvp 16 1 4, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c1d98;
p0x7fab8b0c2188 .port I0x600003eb0ea0, L_0x6000015b0070;
 .tranvp 16 1 5, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c2188;
p0x7fab8b0c2578 .port I0x600003eb0ea0, L_0x6000015b0230;
 .tranvp 16 1 6, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c2578;
p0x7fab8b0c2968 .port I0x600003eb0ea0, L_0x6000015b03f0;
 .tranvp 16 1 7, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c2968;
p0x7fab8b0c2d58 .port I0x600003eb0ea0, L_0x6000015b05b0;
 .tranvp 16 1 8, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c2d58;
p0x7fab8b0c3148 .port I0x600003eb0ea0, L_0x6000015b0770;
 .tranvp 16 1 9, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c3148;
p0x7fab8b0c3538 .port I0x600003eb0ea0, L_0x6000015b0930;
 .tranvp 16 1 10, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c3538;
p0x7fab8b0c3928 .port I0x600003eb0ea0, L_0x6000015b0af0;
 .tranvp 16 1 11, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c3928;
p0x7fab8b0c3d18 .port I0x600003eb0ea0, L_0x6000015b0cb0;
 .tranvp 16 1 12, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c3d18;
p0x7fab8b0c4108 .port I0x600003eb0ea0, L_0x6000015b0e70;
 .tranvp 16 1 13, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c4108;
p0x7fab8b0c44f8 .port I0x600003eb0ea0, L_0x6000015b1030;
 .tranvp 16 1 14, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c44f8;
p0x7fab8b0c48e8 .port I0x600003eb0ea0, L_0x6000015b11f0;
 .tranvp 16 1 15, I0x600003eb0ea0, p0x7fab8b0c4b58 p0x7fab8b0c48e8;
S_0x7fab8b98e790 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015af640 .functor BUFT 1, L_0x600000829a40, C4<0>, C4<0>, C4<0>;
L_0x6000015af6b0 .functor BUFT 1, L_0x6000015af640, C4<0>, C4<0>, C4<0>;
L_0x6000015af720 .functor BUFT 1, L_0x600000829a40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c0e68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015af790 .functor BUFT 1, o0x7fab8b0c0e68, C4<0>, C4<0>, C4<0>;
v0x600000ef8630_0 .net8 "Bitline1", 0 0, p0x7fab8b0c0d48;  1 drivers, strength-aware
v0x600000ef86c0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c0d78;  1 drivers, strength-aware
v0x600000ef8750_0 .net "D", 0 0, L_0x600000829a40;  1 drivers
v0x600000ef87e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ef8870_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ef8900_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ef8990_0 .net *"_ivl_0", 0 0, L_0x6000015af640;  1 drivers
v0x600000ef8a20_0 .net *"_ivl_6", 0 0, L_0x6000015af720;  1 drivers
; Elide local net with no drivers, v0x600000ef8ab0_0 name=_ivl_8
v0x600000ef8b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef8bd0_0 .net "dffOut", 0 0, L_0x600001559110;  1 drivers
v0x600000ef8c60_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b98e900 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98e790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559110 .functor BUFZ 1, v0x600000ef8510_0, C4<0>, C4<0>, C4<0>;
v0x600000ef82d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef8360_0 .net "d", 0 0, L_0x600000829a40;  alias, 1 drivers
v0x600000ef83f0_0 .net "q", 0 0, L_0x600001559110;  alias, 1 drivers
v0x600000ef8480_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ef8510_0 .var "state", 0 0;
v0x600000ef85a0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab897659c0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015af800 .functor BUFT 1, L_0x600000829ae0, C4<0>, C4<0>, C4<0>;
L_0x6000015af870 .functor BUFT 1, L_0x6000015af800, C4<0>, C4<0>, C4<0>;
L_0x6000015af8e0 .functor BUFT 1, L_0x600000829ae0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c1258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015af950 .functor BUFT 1, o0x7fab8b0c1258, C4<0>, C4<0>, C4<0>;
v0x600000e1b0f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c1198;  1 drivers, strength-aware
v0x600000e1b180_0 .net8 "Bitline2", 0 0, p0x7fab8b0c11c8;  1 drivers, strength-aware
v0x600000e1b210_0 .net "D", 0 0, L_0x600000829ae0;  1 drivers
v0x600000e1b2a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000e1b330_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000e1b3c0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000e1b450_0 .net *"_ivl_0", 0 0, L_0x6000015af800;  1 drivers
v0x600000e1b4e0_0 .net *"_ivl_6", 0 0, L_0x6000015af8e0;  1 drivers
; Elide local net with no drivers, v0x600000e1b570_0 name=_ivl_8
v0x600000e1b600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e1b690_0 .net "dffOut", 0 0, L_0x600001559180;  1 drivers
v0x600000e1b720_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab89765b30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897659c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559180 .functor BUFZ 1, v0x600000e1afd0_0, C4<0>, C4<0>, C4<0>;
v0x600000e1ad90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e1ae20_0 .net "d", 0 0, L_0x600000829ae0;  alias, 1 drivers
v0x600000e1aeb0_0 .net "q", 0 0, L_0x600001559180;  alias, 1 drivers
v0x600000e1af40_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000e1afd0_0 .var "state", 0 0;
v0x600000e1b060_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab89765ca0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015af9c0 .functor BUFT 1, L_0x600000829b80, C4<0>, C4<0>, C4<0>;
L_0x6000015afa30 .functor BUFT 1, L_0x6000015af9c0, C4<0>, C4<0>, C4<0>;
L_0x6000015afaa0 .functor BUFT 1, L_0x600000829b80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c1648 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015afb10 .functor BUFT 1, o0x7fab8b0c1648, C4<0>, C4<0>, C4<0>;
v0x600000e1bb10_0 .net8 "Bitline1", 0 0, p0x7fab8b0c1588;  1 drivers, strength-aware
v0x600000e1bba0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c15b8;  1 drivers, strength-aware
v0x600000e1bc30_0 .net "D", 0 0, L_0x600000829b80;  1 drivers
v0x600000e1bcc0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000e1bd50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000e1bde0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000e1be70_0 .net *"_ivl_0", 0 0, L_0x6000015af9c0;  1 drivers
v0x600000e1bf00_0 .net *"_ivl_6", 0 0, L_0x6000015afaa0;  1 drivers
; Elide local net with no drivers, v0x600000efc000_0 name=_ivl_8
v0x600000efc090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efc120_0 .net "dffOut", 0 0, L_0x6000015591f0;  1 drivers
v0x600000efc1b0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab89765e10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89765ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015591f0 .functor BUFZ 1, v0x600000e1b9f0_0, C4<0>, C4<0>, C4<0>;
v0x600000e1b7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e1b840_0 .net "d", 0 0, L_0x600000829b80;  alias, 1 drivers
v0x600000e1b8d0_0 .net "q", 0 0, L_0x6000015591f0;  alias, 1 drivers
v0x600000e1b960_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000e1b9f0_0 .var "state", 0 0;
v0x600000e1ba80_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab89765f80 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015afb80 .functor BUFT 1, L_0x600000829c20, C4<0>, C4<0>, C4<0>;
L_0x6000015afbf0 .functor BUFT 1, L_0x6000015afb80, C4<0>, C4<0>, C4<0>;
L_0x6000015afc60 .functor BUFT 1, L_0x600000829c20, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c1a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015afcd0 .functor BUFT 1, o0x7fab8b0c1a38, C4<0>, C4<0>, C4<0>;
v0x600000efc5a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c1978;  1 drivers, strength-aware
v0x600000efc630_0 .net8 "Bitline2", 0 0, p0x7fab8b0c19a8;  1 drivers, strength-aware
v0x600000efc6c0_0 .net "D", 0 0, L_0x600000829c20;  1 drivers
v0x600000efc750_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000efc7e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000efc870_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000efc900_0 .net *"_ivl_0", 0 0, L_0x6000015afb80;  1 drivers
v0x600000efc990_0 .net *"_ivl_6", 0 0, L_0x6000015afc60;  1 drivers
; Elide local net with no drivers, v0x600000efca20_0 name=_ivl_8
v0x600000efcab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efcb40_0 .net "dffOut", 0 0, L_0x600001559260;  1 drivers
v0x600000efcbd0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab897660f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89765f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559260 .functor BUFZ 1, v0x600000efc480_0, C4<0>, C4<0>, C4<0>;
v0x600000efc240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efc2d0_0 .net "d", 0 0, L_0x600000829c20;  alias, 1 drivers
v0x600000efc360_0 .net "q", 0 0, L_0x600001559260;  alias, 1 drivers
v0x600000efc3f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000efc480_0 .var "state", 0 0;
v0x600000efc510_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab89766260 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015afd40 .functor BUFT 1, L_0x600000829cc0, C4<0>, C4<0>, C4<0>;
L_0x6000015afdb0 .functor BUFT 1, L_0x6000015afd40, C4<0>, C4<0>, C4<0>;
L_0x6000015afe20 .functor BUFT 1, L_0x600000829cc0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c1e28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015afe90 .functor BUFT 1, o0x7fab8b0c1e28, C4<0>, C4<0>, C4<0>;
v0x600000efcfc0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c1d68;  1 drivers, strength-aware
v0x600000efd050_0 .net8 "Bitline2", 0 0, p0x7fab8b0c1d98;  1 drivers, strength-aware
v0x600000efd0e0_0 .net "D", 0 0, L_0x600000829cc0;  1 drivers
v0x600000efd170_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000efd200_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000efd290_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000efd320_0 .net *"_ivl_0", 0 0, L_0x6000015afd40;  1 drivers
v0x600000efd3b0_0 .net *"_ivl_6", 0 0, L_0x6000015afe20;  1 drivers
; Elide local net with no drivers, v0x600000eabc30_0 name=_ivl_8
v0x600000eabcc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eabd50_0 .net "dffOut", 0 0, L_0x6000015592d0;  1 drivers
v0x600000eabde0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab897663d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89766260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015592d0 .functor BUFZ 1, v0x600000efcea0_0, C4<0>, C4<0>, C4<0>;
v0x600000efcc60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efccf0_0 .net "d", 0 0, L_0x600000829cc0;  alias, 1 drivers
v0x600000efcd80_0 .net "q", 0 0, L_0x6000015592d0;  alias, 1 drivers
v0x600000efce10_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000efcea0_0 .var "state", 0 0;
v0x600000efcf30_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b397190 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aff00 .functor BUFT 1, L_0x600000829d60, C4<0>, C4<0>, C4<0>;
L_0x6000015aff70 .functor BUFT 1, L_0x6000015aff00, C4<0>, C4<0>, C4<0>;
L_0x6000015b0000 .functor BUFT 1, L_0x600000829d60, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c2218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b0070 .functor BUFT 1, o0x7fab8b0c2218, C4<0>, C4<0>, C4<0>;
v0x600000ec0240_0 .net8 "Bitline1", 0 0, p0x7fab8b0c2158;  1 drivers, strength-aware
v0x600000ec02d0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c2188;  1 drivers, strength-aware
v0x600000ec0360_0 .net "D", 0 0, L_0x600000829d60;  1 drivers
v0x600000ec03f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec0480_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec0510_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec05a0_0 .net *"_ivl_0", 0 0, L_0x6000015aff00;  1 drivers
v0x600000ec0630_0 .net *"_ivl_6", 0 0, L_0x6000015b0000;  1 drivers
; Elide local net with no drivers, v0x600000ec06c0_0 name=_ivl_8
v0x600000ec0750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec07e0_0 .net "dffOut", 0 0, L_0x600001559340;  1 drivers
v0x600000ec0870_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b396a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b397190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559340 .functor BUFZ 1, v0x600000ec0120_0, C4<0>, C4<0>, C4<0>;
v0x600000eabe70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eabf00_0 .net "d", 0 0, L_0x600000829d60;  alias, 1 drivers
v0x600000ec0000_0 .net "q", 0 0, L_0x600001559340;  alias, 1 drivers
v0x600000ec0090_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec0120_0 .var "state", 0 0;
v0x600000ec01b0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b3962b0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b00e0 .functor BUFT 1, L_0x600000829e00, C4<0>, C4<0>, C4<0>;
L_0x6000015b0150 .functor BUFT 1, L_0x6000015b00e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b01c0 .functor BUFT 1, L_0x600000829e00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c2608 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b0230 .functor BUFT 1, o0x7fab8b0c2608, C4<0>, C4<0>, C4<0>;
v0x600000ec0c60_0 .net8 "Bitline1", 0 0, p0x7fab8b0c2548;  1 drivers, strength-aware
v0x600000ec0cf0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c2578;  1 drivers, strength-aware
v0x600000ec0d80_0 .net "D", 0 0, L_0x600000829e00;  1 drivers
v0x600000ec0e10_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec0ea0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec0f30_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec0fc0_0 .net *"_ivl_0", 0 0, L_0x6000015b00e0;  1 drivers
v0x600000ec1050_0 .net *"_ivl_6", 0 0, L_0x6000015b01c0;  1 drivers
; Elide local net with no drivers, v0x600000ec10e0_0 name=_ivl_8
v0x600000ec1170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec1200_0 .net "dffOut", 0 0, L_0x6000015593b0;  1 drivers
v0x600000ec1290_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b395b40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3962b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015593b0 .functor BUFZ 1, v0x600000ec0b40_0, C4<0>, C4<0>, C4<0>;
v0x600000ec0900_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec0990_0 .net "d", 0 0, L_0x600000829e00;  alias, 1 drivers
v0x600000ec0a20_0 .net "q", 0 0, L_0x6000015593b0;  alias, 1 drivers
v0x600000ec0ab0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec0b40_0 .var "state", 0 0;
v0x600000ec0bd0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b3953d0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b02a0 .functor BUFT 1, L_0x600000829ea0, C4<0>, C4<0>, C4<0>;
L_0x6000015b0310 .functor BUFT 1, L_0x6000015b02a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b0380 .functor BUFT 1, L_0x600000829ea0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c29f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b03f0 .functor BUFT 1, o0x7fab8b0c29f8, C4<0>, C4<0>, C4<0>;
v0x600000ec1680_0 .net8 "Bitline1", 0 0, p0x7fab8b0c2938;  1 drivers, strength-aware
v0x600000ec1710_0 .net8 "Bitline2", 0 0, p0x7fab8b0c2968;  1 drivers, strength-aware
v0x600000ec17a0_0 .net "D", 0 0, L_0x600000829ea0;  1 drivers
v0x600000ec1830_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec18c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec1950_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec19e0_0 .net *"_ivl_0", 0 0, L_0x6000015b02a0;  1 drivers
v0x600000ec1a70_0 .net *"_ivl_6", 0 0, L_0x6000015b0380;  1 drivers
; Elide local net with no drivers, v0x600000ec1b00_0 name=_ivl_8
v0x600000ec1b90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec1c20_0 .net "dffOut", 0 0, L_0x600001559420;  1 drivers
v0x600000ec1cb0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b394c60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3953d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559420 .functor BUFZ 1, v0x600000ec1560_0, C4<0>, C4<0>, C4<0>;
v0x600000ec1320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec13b0_0 .net "d", 0 0, L_0x600000829ea0;  alias, 1 drivers
v0x600000ec1440_0 .net "q", 0 0, L_0x600001559420;  alias, 1 drivers
v0x600000ec14d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec1560_0 .var "state", 0 0;
v0x600000ec15f0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b3944f0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b0460 .functor BUFT 1, L_0x600000829f40, C4<0>, C4<0>, C4<0>;
L_0x6000015b04d0 .functor BUFT 1, L_0x6000015b0460, C4<0>, C4<0>, C4<0>;
L_0x6000015b0540 .functor BUFT 1, L_0x600000829f40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c2de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b05b0 .functor BUFT 1, o0x7fab8b0c2de8, C4<0>, C4<0>, C4<0>;
v0x600000ec20a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c2d28;  1 drivers, strength-aware
v0x600000ec2130_0 .net8 "Bitline2", 0 0, p0x7fab8b0c2d58;  1 drivers, strength-aware
v0x600000ec21c0_0 .net "D", 0 0, L_0x600000829f40;  1 drivers
v0x600000ec2250_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec22e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec2370_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec2400_0 .net *"_ivl_0", 0 0, L_0x6000015b0460;  1 drivers
v0x600000ec2490_0 .net *"_ivl_6", 0 0, L_0x6000015b0540;  1 drivers
; Elide local net with no drivers, v0x600000ec2520_0 name=_ivl_8
v0x600000ec25b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec2640_0 .net "dffOut", 0 0, L_0x600001559490;  1 drivers
v0x600000ec26d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b393d80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3944f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559490 .functor BUFZ 1, v0x600000ec1f80_0, C4<0>, C4<0>, C4<0>;
v0x600000ec1d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec1dd0_0 .net "d", 0 0, L_0x600000829f40;  alias, 1 drivers
v0x600000ec1e60_0 .net "q", 0 0, L_0x600001559490;  alias, 1 drivers
v0x600000ec1ef0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec1f80_0 .var "state", 0 0;
v0x600000ec2010_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b393610 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b0620 .functor BUFT 1, L_0x600000829fe0, C4<0>, C4<0>, C4<0>;
L_0x6000015b0690 .functor BUFT 1, L_0x6000015b0620, C4<0>, C4<0>, C4<0>;
L_0x6000015b0700 .functor BUFT 1, L_0x600000829fe0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c31d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b0770 .functor BUFT 1, o0x7fab8b0c31d8, C4<0>, C4<0>, C4<0>;
v0x600000ec2ac0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c3118;  1 drivers, strength-aware
v0x600000ec2b50_0 .net8 "Bitline2", 0 0, p0x7fab8b0c3148;  1 drivers, strength-aware
v0x600000ec2be0_0 .net "D", 0 0, L_0x600000829fe0;  1 drivers
v0x600000ec2c70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec2d00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec2d90_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec2e20_0 .net *"_ivl_0", 0 0, L_0x6000015b0620;  1 drivers
v0x600000ec2eb0_0 .net *"_ivl_6", 0 0, L_0x6000015b0700;  1 drivers
; Elide local net with no drivers, v0x600000ec2f40_0 name=_ivl_8
v0x600000ec2fd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec3060_0 .net "dffOut", 0 0, L_0x600001559500;  1 drivers
v0x600000ec30f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b392ea0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b393610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559500 .functor BUFZ 1, v0x600000ec29a0_0, C4<0>, C4<0>, C4<0>;
v0x600000ec2760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec27f0_0 .net "d", 0 0, L_0x600000829fe0;  alias, 1 drivers
v0x600000ec2880_0 .net "q", 0 0, L_0x600001559500;  alias, 1 drivers
v0x600000ec2910_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec29a0_0 .var "state", 0 0;
v0x600000ec2a30_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b392730 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b07e0 .functor BUFT 1, L_0x60000082a080, C4<0>, C4<0>, C4<0>;
L_0x6000015b0850 .functor BUFT 1, L_0x6000015b07e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b08c0 .functor BUFT 1, L_0x60000082a080, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c35c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b0930 .functor BUFT 1, o0x7fab8b0c35c8, C4<0>, C4<0>, C4<0>;
v0x600000ec34e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c3508;  1 drivers, strength-aware
v0x600000ec3570_0 .net8 "Bitline2", 0 0, p0x7fab8b0c3538;  1 drivers, strength-aware
v0x600000ec3600_0 .net "D", 0 0, L_0x60000082a080;  1 drivers
v0x600000ec3690_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec3720_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec37b0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec3840_0 .net *"_ivl_0", 0 0, L_0x6000015b07e0;  1 drivers
v0x600000ec38d0_0 .net *"_ivl_6", 0 0, L_0x6000015b08c0;  1 drivers
; Elide local net with no drivers, v0x600000ec3960_0 name=_ivl_8
v0x600000ec39f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec3a80_0 .net "dffOut", 0 0, L_0x600001559570;  1 drivers
v0x600000ec3b10_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b391fc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b392730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559570 .functor BUFZ 1, v0x600000ec33c0_0, C4<0>, C4<0>, C4<0>;
v0x600000ec3180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec3210_0 .net "d", 0 0, L_0x60000082a080;  alias, 1 drivers
v0x600000ec32a0_0 .net "q", 0 0, L_0x600001559570;  alias, 1 drivers
v0x600000ec3330_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec33c0_0 .var "state", 0 0;
v0x600000ec3450_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b391850 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b09a0 .functor BUFT 1, L_0x60000082a120, C4<0>, C4<0>, C4<0>;
L_0x6000015b0a10 .functor BUFT 1, L_0x6000015b09a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b0a80 .functor BUFT 1, L_0x60000082a120, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c39b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b0af0 .functor BUFT 1, o0x7fab8b0c39b8, C4<0>, C4<0>, C4<0>;
v0x600000ec3f00_0 .net8 "Bitline1", 0 0, p0x7fab8b0c38f8;  1 drivers, strength-aware
v0x600000ec4000_0 .net8 "Bitline2", 0 0, p0x7fab8b0c3928;  1 drivers, strength-aware
v0x600000ec4090_0 .net "D", 0 0, L_0x60000082a120;  1 drivers
v0x600000ec4120_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec41b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec4240_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec42d0_0 .net *"_ivl_0", 0 0, L_0x6000015b09a0;  1 drivers
v0x600000ec4360_0 .net *"_ivl_6", 0 0, L_0x6000015b0a80;  1 drivers
; Elide local net with no drivers, v0x600000ec43f0_0 name=_ivl_8
v0x600000ec4480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec4510_0 .net "dffOut", 0 0, L_0x6000015595e0;  1 drivers
v0x600000ec45a0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b3910e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b391850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015595e0 .functor BUFZ 1, v0x600000ec3de0_0, C4<0>, C4<0>, C4<0>;
v0x600000ec3ba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec3c30_0 .net "d", 0 0, L_0x60000082a120;  alias, 1 drivers
v0x600000ec3cc0_0 .net "q", 0 0, L_0x6000015595e0;  alias, 1 drivers
v0x600000ec3d50_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec3de0_0 .var "state", 0 0;
v0x600000ec3e70_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b390970 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b0b60 .functor BUFT 1, L_0x60000082a1c0, C4<0>, C4<0>, C4<0>;
L_0x6000015b0bd0 .functor BUFT 1, L_0x6000015b0b60, C4<0>, C4<0>, C4<0>;
L_0x6000015b0c40 .functor BUFT 1, L_0x60000082a1c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c3da8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b0cb0 .functor BUFT 1, o0x7fab8b0c3da8, C4<0>, C4<0>, C4<0>;
v0x600000ec4990_0 .net8 "Bitline1", 0 0, p0x7fab8b0c3ce8;  1 drivers, strength-aware
v0x600000ec4a20_0 .net8 "Bitline2", 0 0, p0x7fab8b0c3d18;  1 drivers, strength-aware
v0x600000ec4ab0_0 .net "D", 0 0, L_0x60000082a1c0;  1 drivers
v0x600000ec4b40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec4bd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec4c60_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec4cf0_0 .net *"_ivl_0", 0 0, L_0x6000015b0b60;  1 drivers
v0x600000ec4d80_0 .net *"_ivl_6", 0 0, L_0x6000015b0c40;  1 drivers
; Elide local net with no drivers, v0x600000ec4e10_0 name=_ivl_8
v0x600000ec4ea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec4f30_0 .net "dffOut", 0 0, L_0x600001559650;  1 drivers
v0x600000ec4fc0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b390200 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b390970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559650 .functor BUFZ 1, v0x600000ec4870_0, C4<0>, C4<0>, C4<0>;
v0x600000ec4630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec46c0_0 .net "d", 0 0, L_0x60000082a1c0;  alias, 1 drivers
v0x600000ec4750_0 .net "q", 0 0, L_0x600001559650;  alias, 1 drivers
v0x600000ec47e0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec4870_0 .var "state", 0 0;
v0x600000ec4900_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b38fa90 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b0d20 .functor BUFT 1, L_0x60000082a260, C4<0>, C4<0>, C4<0>;
L_0x6000015b0d90 .functor BUFT 1, L_0x6000015b0d20, C4<0>, C4<0>, C4<0>;
L_0x6000015b0e00 .functor BUFT 1, L_0x60000082a260, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c4198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b0e70 .functor BUFT 1, o0x7fab8b0c4198, C4<0>, C4<0>, C4<0>;
v0x600000ec53b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c40d8;  1 drivers, strength-aware
v0x600000ec5440_0 .net8 "Bitline2", 0 0, p0x7fab8b0c4108;  1 drivers, strength-aware
v0x600000ec54d0_0 .net "D", 0 0, L_0x60000082a260;  1 drivers
v0x600000ec5560_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec55f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec5680_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec5710_0 .net *"_ivl_0", 0 0, L_0x6000015b0d20;  1 drivers
v0x600000ec57a0_0 .net *"_ivl_6", 0 0, L_0x6000015b0e00;  1 drivers
; Elide local net with no drivers, v0x600000ec5830_0 name=_ivl_8
v0x600000ec58c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec5950_0 .net "dffOut", 0 0, L_0x6000015596c0;  1 drivers
v0x600000ec59e0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b38f320 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b38fa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015596c0 .functor BUFZ 1, v0x600000ec5290_0, C4<0>, C4<0>, C4<0>;
v0x600000ec5050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec50e0_0 .net "d", 0 0, L_0x60000082a260;  alias, 1 drivers
v0x600000ec5170_0 .net "q", 0 0, L_0x6000015596c0;  alias, 1 drivers
v0x600000ec5200_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec5290_0 .var "state", 0 0;
v0x600000ec5320_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b38ebb0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b0ee0 .functor BUFT 1, L_0x60000082a300, C4<0>, C4<0>, C4<0>;
L_0x6000015b0f50 .functor BUFT 1, L_0x6000015b0ee0, C4<0>, C4<0>, C4<0>;
L_0x6000015b0fc0 .functor BUFT 1, L_0x60000082a300, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c4588 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b1030 .functor BUFT 1, o0x7fab8b0c4588, C4<0>, C4<0>, C4<0>;
v0x600000ec5dd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c44c8;  1 drivers, strength-aware
v0x600000ec5e60_0 .net8 "Bitline2", 0 0, p0x7fab8b0c44f8;  1 drivers, strength-aware
v0x600000ec5ef0_0 .net "D", 0 0, L_0x60000082a300;  1 drivers
v0x600000ec5f80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec6010_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec60a0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec6130_0 .net *"_ivl_0", 0 0, L_0x6000015b0ee0;  1 drivers
v0x600000ec61c0_0 .net *"_ivl_6", 0 0, L_0x6000015b0fc0;  1 drivers
; Elide local net with no drivers, v0x600000ec6250_0 name=_ivl_8
v0x600000ec62e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec6370_0 .net "dffOut", 0 0, L_0x600001559730;  1 drivers
v0x600000ec6400_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b38e440 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b38ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559730 .functor BUFZ 1, v0x600000ec5cb0_0, C4<0>, C4<0>, C4<0>;
v0x600000ec5a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec5b00_0 .net "d", 0 0, L_0x60000082a300;  alias, 1 drivers
v0x600000ec5b90_0 .net "q", 0 0, L_0x600001559730;  alias, 1 drivers
v0x600000ec5c20_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec5cb0_0 .var "state", 0 0;
v0x600000ec5d40_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b38dcd0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b10a0 .functor BUFT 1, L_0x60000082a3a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b1110 .functor BUFT 1, L_0x6000015b10a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b1180 .functor BUFT 1, L_0x60000082a3a0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c4978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b11f0 .functor BUFT 1, o0x7fab8b0c4978, C4<0>, C4<0>, C4<0>;
v0x600000ec67f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c48b8;  1 drivers, strength-aware
v0x600000ec6880_0 .net8 "Bitline2", 0 0, p0x7fab8b0c48e8;  1 drivers, strength-aware
v0x600000ec6910_0 .net "D", 0 0, L_0x60000082a3a0;  1 drivers
v0x600000ec69a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95e70;  alias, 1 drivers
v0x600000ec6a30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95eb8;  alias, 1 drivers
v0x600000ec6ac0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec6b50_0 .net *"_ivl_0", 0 0, L_0x6000015b10a0;  1 drivers
v0x600000ec6be0_0 .net *"_ivl_6", 0 0, L_0x6000015b1180;  1 drivers
; Elide local net with no drivers, v0x600000ec6c70_0 name=_ivl_8
v0x600000ec6d00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec6d90_0 .net "dffOut", 0 0, L_0x6000015597a0;  1 drivers
v0x600000ec6e20_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b38d560 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b38dcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015597a0 .functor BUFZ 1, v0x600000ec66d0_0, C4<0>, C4<0>, C4<0>;
v0x600000ec6490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec6520_0 .net "d", 0 0, L_0x60000082a3a0;  alias, 1 drivers
v0x600000ec65b0_0 .net "q", 0 0, L_0x6000015597a0;  alias, 1 drivers
v0x600000ec6640_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec66d0_0 .var "state", 0 0;
v0x600000ec6760_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b38bf10 .scope module, "newPC_reg" "Register" 17 53, 5 100 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000ed1680_0 .net8 "Bitline1", 15 0, p0x7fab8b0c8c98;  alias, 0 drivers, strength-aware
o0x7fab8b0c8cc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f583a0 .island tran;
p0x7fab8b0c8cc8 .port I0x600003f583a0, o0x7fab8b0c8cc8;
v0x600000ed1710_0 .net8 "Bitline2", 15 0, p0x7fab8b0c8cc8;  0 drivers, strength-aware
v0x600000ed17a0_0 .net "D", 15 0, o0x7fab8b0c8cf8;  alias, 0 drivers
L_0x7fab8bb96020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000ed1830_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  1 drivers
L_0x7fab8bb96068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000ed18c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  1 drivers
v0x600000ed1950_0 .net "WriteReg", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed19e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed1a70_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
L_0x60000082b840 .part o0x7fab8b0c8cf8, 0, 1;
L_0x60000082b8e0 .part o0x7fab8b0c8cf8, 1, 1;
L_0x60000082b980 .part o0x7fab8b0c8cf8, 2, 1;
L_0x60000082ba20 .part o0x7fab8b0c8cf8, 3, 1;
L_0x60000082bac0 .part o0x7fab8b0c8cf8, 4, 1;
L_0x60000082bb60 .part o0x7fab8b0c8cf8, 5, 1;
L_0x60000082bc00 .part o0x7fab8b0c8cf8, 6, 1;
L_0x60000082bca0 .part o0x7fab8b0c8cf8, 7, 1;
L_0x60000082bd40 .part o0x7fab8b0c8cf8, 8, 1;
L_0x60000082bde0 .part o0x7fab8b0c8cf8, 9, 1;
L_0x60000082be80 .part o0x7fab8b0c8cf8, 10, 1;
L_0x60000082bf20 .part o0x7fab8b0c8cf8, 11, 1;
L_0x60000082c000 .part o0x7fab8b0c8cf8, 12, 1;
L_0x60000082c0a0 .part o0x7fab8b0c8cf8, 13, 1;
L_0x60000082c140 .part o0x7fab8b0c8cf8, 14, 1;
L_0x60000082c1e0 .part o0x7fab8b0c8cf8, 15, 1;
p0x7fab8b0c4eb8 .port I0x600003f581e0, L_0x6000015b4af0;
 .tranvp 16 1 0, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c4eb8;
p0x7fab8b0c5308 .port I0x600003f581e0, L_0x6000015b4cb0;
 .tranvp 16 1 1, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c5308;
p0x7fab8b0c56f8 .port I0x600003f581e0, L_0x6000015b4e70;
 .tranvp 16 1 2, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c56f8;
p0x7fab8b0c5ae8 .port I0x600003f581e0, L_0x6000015b5030;
 .tranvp 16 1 3, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c5ae8;
p0x7fab8b0c5ed8 .port I0x600003f581e0, L_0x6000015b51f0;
 .tranvp 16 1 4, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c5ed8;
p0x7fab8b0c62c8 .port I0x600003f581e0, L_0x6000015b53b0;
 .tranvp 16 1 5, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c62c8;
p0x7fab8b0c66b8 .port I0x600003f581e0, L_0x6000015b5570;
 .tranvp 16 1 6, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c66b8;
p0x7fab8b0c6aa8 .port I0x600003f581e0, L_0x6000015b5730;
 .tranvp 16 1 7, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c6aa8;
p0x7fab8b0c6e98 .port I0x600003f581e0, L_0x6000015b58f0;
 .tranvp 16 1 8, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c6e98;
p0x7fab8b0c7288 .port I0x600003f581e0, L_0x6000015b5ab0;
 .tranvp 16 1 9, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c7288;
p0x7fab8b0c7678 .port I0x600003f581e0, L_0x6000015b5c70;
 .tranvp 16 1 10, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c7678;
p0x7fab8b0c7a68 .port I0x600003f581e0, L_0x6000015b5e30;
 .tranvp 16 1 11, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c7a68;
p0x7fab8b0c7e58 .port I0x600003f581e0, L_0x6000015b5ff0;
 .tranvp 16 1 12, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c7e58;
p0x7fab8b0c8248 .port I0x600003f581e0, L_0x6000015b61b0;
 .tranvp 16 1 13, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c8248;
p0x7fab8b0c8638 .port I0x600003f581e0, L_0x6000015b6370;
 .tranvp 16 1 14, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c8638;
p0x7fab8b0c8a28 .port I0x600003f581e0, L_0x6000015b6530;
 .tranvp 16 1 15, I0x600003f581e0, p0x7fab8b0c8c98 p0x7fab8b0c8a28;
p0x7fab8b0c4ee8 .port I0x600003f583a0, L_0x6000015b4bd0;
 .tranvp 16 1 0, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c4ee8;
p0x7fab8b0c5338 .port I0x600003f583a0, L_0x6000015b4d90;
 .tranvp 16 1 1, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c5338;
p0x7fab8b0c5728 .port I0x600003f583a0, L_0x6000015b4f50;
 .tranvp 16 1 2, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c5728;
p0x7fab8b0c5b18 .port I0x600003f583a0, L_0x6000015b5110;
 .tranvp 16 1 3, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c5b18;
p0x7fab8b0c5f08 .port I0x600003f583a0, L_0x6000015b52d0;
 .tranvp 16 1 4, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c5f08;
p0x7fab8b0c62f8 .port I0x600003f583a0, L_0x6000015b5490;
 .tranvp 16 1 5, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c62f8;
p0x7fab8b0c66e8 .port I0x600003f583a0, L_0x6000015b5650;
 .tranvp 16 1 6, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c66e8;
p0x7fab8b0c6ad8 .port I0x600003f583a0, L_0x6000015b5810;
 .tranvp 16 1 7, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c6ad8;
p0x7fab8b0c6ec8 .port I0x600003f583a0, L_0x6000015b59d0;
 .tranvp 16 1 8, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c6ec8;
p0x7fab8b0c72b8 .port I0x600003f583a0, L_0x6000015b5b90;
 .tranvp 16 1 9, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c72b8;
p0x7fab8b0c76a8 .port I0x600003f583a0, L_0x6000015b5d50;
 .tranvp 16 1 10, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c76a8;
p0x7fab8b0c7a98 .port I0x600003f583a0, L_0x6000015b5f10;
 .tranvp 16 1 11, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c7a98;
p0x7fab8b0c7e88 .port I0x600003f583a0, L_0x6000015b60d0;
 .tranvp 16 1 12, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c7e88;
p0x7fab8b0c8278 .port I0x600003f583a0, L_0x6000015b6290;
 .tranvp 16 1 13, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c8278;
p0x7fab8b0c8668 .port I0x600003f583a0, L_0x6000015b6450;
 .tranvp 16 1 14, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c8668;
p0x7fab8b0c8a58 .port I0x600003f583a0, L_0x6000015b6610;
 .tranvp 16 1 15, I0x600003f583a0, p0x7fab8b0c8cc8 p0x7fab8b0c8a58;
S_0x7fab8b38b7a0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b4a80 .functor BUFT 1, L_0x60000082b840, C4<0>, C4<0>, C4<0>;
L_0x6000015b4af0 .functor BUFT 1, L_0x6000015b4a80, C4<0>, C4<0>, C4<0>;
L_0x6000015b4b60 .functor BUFT 1, L_0x60000082b840, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c4fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b4bd0 .functor BUFT 1, o0x7fab8b0c4fd8, C4<0>, C4<0>, C4<0>;
v0x600000ec7690_0 .net8 "Bitline1", 0 0, p0x7fab8b0c4eb8;  1 drivers, strength-aware
v0x600000ec7720_0 .net8 "Bitline2", 0 0, p0x7fab8b0c4ee8;  1 drivers, strength-aware
v0x600000ec77b0_0 .net "D", 0 0, L_0x60000082b840;  1 drivers
v0x600000ec7840_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ec78d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ec7960_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec79f0_0 .net *"_ivl_0", 0 0, L_0x6000015b4a80;  1 drivers
v0x600000ec7a80_0 .net *"_ivl_6", 0 0, L_0x6000015b4b60;  1 drivers
; Elide local net with no drivers, v0x600000ec7b10_0 name=_ivl_8
v0x600000ec7ba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec7c30_0 .net "dffOut", 0 0, L_0x60000155a610;  1 drivers
v0x600000ec7cc0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b38b030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b38b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a610 .functor BUFZ 1, v0x600000ec7570_0, C4<0>, C4<0>, C4<0>;
v0x600000ec7330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec73c0_0 .net "d", 0 0, L_0x60000082b840;  alias, 1 drivers
v0x600000ec7450_0 .net "q", 0 0, L_0x60000155a610;  alias, 1 drivers
v0x600000ec74e0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec7570_0 .var "state", 0 0;
v0x600000ec7600_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b38a8c0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b4c40 .functor BUFT 1, L_0x60000082b8e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b4cb0 .functor BUFT 1, L_0x6000015b4c40, C4<0>, C4<0>, C4<0>;
L_0x6000015b4d20 .functor BUFT 1, L_0x60000082b8e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c53c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b4d90 .functor BUFT 1, o0x7fab8b0c53c8, C4<0>, C4<0>, C4<0>;
v0x600000ec8120_0 .net8 "Bitline1", 0 0, p0x7fab8b0c5308;  1 drivers, strength-aware
v0x600000ec81b0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c5338;  1 drivers, strength-aware
v0x600000ec8240_0 .net "D", 0 0, L_0x60000082b8e0;  1 drivers
v0x600000ec82d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ec8360_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ec83f0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec8480_0 .net *"_ivl_0", 0 0, L_0x6000015b4c40;  1 drivers
v0x600000ec8510_0 .net *"_ivl_6", 0 0, L_0x6000015b4d20;  1 drivers
; Elide local net with no drivers, v0x600000ec85a0_0 name=_ivl_8
v0x600000ec8630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec86c0_0 .net "dffOut", 0 0, L_0x60000155a680;  1 drivers
v0x600000ec8750_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b38a150 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b38a8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a680 .functor BUFZ 1, v0x600000ec8000_0, C4<0>, C4<0>, C4<0>;
v0x600000ec7d50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec7de0_0 .net "d", 0 0, L_0x60000082b8e0;  alias, 1 drivers
v0x600000ec7e70_0 .net "q", 0 0, L_0x60000155a680;  alias, 1 drivers
v0x600000ec7f00_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec8000_0 .var "state", 0 0;
v0x600000ec8090_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b3899e0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b4e00 .functor BUFT 1, L_0x60000082b980, C4<0>, C4<0>, C4<0>;
L_0x6000015b4e70 .functor BUFT 1, L_0x6000015b4e00, C4<0>, C4<0>, C4<0>;
L_0x6000015b4ee0 .functor BUFT 1, L_0x60000082b980, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c57b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b4f50 .functor BUFT 1, o0x7fab8b0c57b8, C4<0>, C4<0>, C4<0>;
v0x600000ec8b40_0 .net8 "Bitline1", 0 0, p0x7fab8b0c56f8;  1 drivers, strength-aware
v0x600000ec8bd0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c5728;  1 drivers, strength-aware
v0x600000ec8c60_0 .net "D", 0 0, L_0x60000082b980;  1 drivers
v0x600000ec8cf0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ec8d80_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ec8e10_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec8ea0_0 .net *"_ivl_0", 0 0, L_0x6000015b4e00;  1 drivers
v0x600000ec8f30_0 .net *"_ivl_6", 0 0, L_0x6000015b4ee0;  1 drivers
; Elide local net with no drivers, v0x600000ec8fc0_0 name=_ivl_8
v0x600000ec9050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec90e0_0 .net "dffOut", 0 0, L_0x60000155a6f0;  1 drivers
v0x600000ec9170_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b389270 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3899e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a6f0 .functor BUFZ 1, v0x600000ec8a20_0, C4<0>, C4<0>, C4<0>;
v0x600000ec87e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec8870_0 .net "d", 0 0, L_0x60000082b980;  alias, 1 drivers
v0x600000ec8900_0 .net "q", 0 0, L_0x60000155a6f0;  alias, 1 drivers
v0x600000ec8990_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec8a20_0 .var "state", 0 0;
v0x600000ec8ab0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b388b00 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b4fc0 .functor BUFT 1, L_0x60000082ba20, C4<0>, C4<0>, C4<0>;
L_0x6000015b5030 .functor BUFT 1, L_0x6000015b4fc0, C4<0>, C4<0>, C4<0>;
L_0x6000015b50a0 .functor BUFT 1, L_0x60000082ba20, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c5ba8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b5110 .functor BUFT 1, o0x7fab8b0c5ba8, C4<0>, C4<0>, C4<0>;
v0x600000ec9560_0 .net8 "Bitline1", 0 0, p0x7fab8b0c5ae8;  1 drivers, strength-aware
v0x600000ec95f0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c5b18;  1 drivers, strength-aware
v0x600000ec9680_0 .net "D", 0 0, L_0x60000082ba20;  1 drivers
v0x600000ec9710_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ec97a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ec9830_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ec98c0_0 .net *"_ivl_0", 0 0, L_0x6000015b4fc0;  1 drivers
v0x600000ec9950_0 .net *"_ivl_6", 0 0, L_0x6000015b50a0;  1 drivers
; Elide local net with no drivers, v0x600000ec99e0_0 name=_ivl_8
v0x600000ec9a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec9b00_0 .net "dffOut", 0 0, L_0x60000155a760;  1 drivers
v0x600000ec9b90_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b388390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b388b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a760 .functor BUFZ 1, v0x600000ec9440_0, C4<0>, C4<0>, C4<0>;
v0x600000ec9200_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec9290_0 .net "d", 0 0, L_0x60000082ba20;  alias, 1 drivers
v0x600000ec9320_0 .net "q", 0 0, L_0x60000155a760;  alias, 1 drivers
v0x600000ec93b0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec9440_0 .var "state", 0 0;
v0x600000ec94d0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b387c20 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b5180 .functor BUFT 1, L_0x60000082bac0, C4<0>, C4<0>, C4<0>;
L_0x6000015b51f0 .functor BUFT 1, L_0x6000015b5180, C4<0>, C4<0>, C4<0>;
L_0x6000015b5260 .functor BUFT 1, L_0x60000082bac0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c5f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b52d0 .functor BUFT 1, o0x7fab8b0c5f98, C4<0>, C4<0>, C4<0>;
v0x600000ec9f80_0 .net8 "Bitline1", 0 0, p0x7fab8b0c5ed8;  1 drivers, strength-aware
v0x600000eca010_0 .net8 "Bitline2", 0 0, p0x7fab8b0c5f08;  1 drivers, strength-aware
v0x600000eca0a0_0 .net "D", 0 0, L_0x60000082bac0;  1 drivers
v0x600000eca130_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000eca1c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000eca250_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eca2e0_0 .net *"_ivl_0", 0 0, L_0x6000015b5180;  1 drivers
v0x600000eca370_0 .net *"_ivl_6", 0 0, L_0x6000015b5260;  1 drivers
; Elide local net with no drivers, v0x600000eca400_0 name=_ivl_8
v0x600000eca490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eca520_0 .net "dffOut", 0 0, L_0x60000155a7d0;  1 drivers
v0x600000eca5b0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8b3874b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b387c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a7d0 .functor BUFZ 1, v0x600000ec9e60_0, C4<0>, C4<0>, C4<0>;
v0x600000ec9c20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ec9cb0_0 .net "d", 0 0, L_0x60000082bac0;  alias, 1 drivers
v0x600000ec9d40_0 .net "q", 0 0, L_0x60000155a7d0;  alias, 1 drivers
v0x600000ec9dd0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ec9e60_0 .var "state", 0 0;
v0x600000ec9ef0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8b386d40 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b5340 .functor BUFT 1, L_0x60000082bb60, C4<0>, C4<0>, C4<0>;
L_0x6000015b53b0 .functor BUFT 1, L_0x6000015b5340, C4<0>, C4<0>, C4<0>;
L_0x6000015b5420 .functor BUFT 1, L_0x60000082bb60, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c6388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b5490 .functor BUFT 1, o0x7fab8b0c6388, C4<0>, C4<0>, C4<0>;
v0x600000eca9a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c62c8;  1 drivers, strength-aware
v0x600000ecaa30_0 .net8 "Bitline2", 0 0, p0x7fab8b0c62f8;  1 drivers, strength-aware
v0x600000ecaac0_0 .net "D", 0 0, L_0x60000082bb60;  1 drivers
v0x600000ecab50_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ecabe0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ecac70_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ecad00_0 .net *"_ivl_0", 0 0, L_0x6000015b5340;  1 drivers
v0x600000ecad90_0 .net *"_ivl_6", 0 0, L_0x6000015b5420;  1 drivers
; Elide local net with no drivers, v0x600000ecae20_0 name=_ivl_8
v0x600000ecaeb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecaf40_0 .net "dffOut", 0 0, L_0x60000155a840;  1 drivers
v0x600000ecafd0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba198e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b386d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a840 .functor BUFZ 1, v0x600000eca880_0, C4<0>, C4<0>, C4<0>;
v0x600000eca640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eca6d0_0 .net "d", 0 0, L_0x60000082bb60;  alias, 1 drivers
v0x600000eca760_0 .net "q", 0 0, L_0x60000155a840;  alias, 1 drivers
v0x600000eca7f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eca880_0 .var "state", 0 0;
v0x600000eca910_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2ac40 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b5500 .functor BUFT 1, L_0x60000082bc00, C4<0>, C4<0>, C4<0>;
L_0x6000015b5570 .functor BUFT 1, L_0x6000015b5500, C4<0>, C4<0>, C4<0>;
L_0x6000015b55e0 .functor BUFT 1, L_0x60000082bc00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c6778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b5650 .functor BUFT 1, o0x7fab8b0c6778, C4<0>, C4<0>, C4<0>;
v0x600000ecb3c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c66b8;  1 drivers, strength-aware
v0x600000ecb450_0 .net8 "Bitline2", 0 0, p0x7fab8b0c66e8;  1 drivers, strength-aware
v0x600000ecb4e0_0 .net "D", 0 0, L_0x60000082bc00;  1 drivers
v0x600000ecb570_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ecb600_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ecb690_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ecb720_0 .net *"_ivl_0", 0 0, L_0x6000015b5500;  1 drivers
v0x600000ecb7b0_0 .net *"_ivl_6", 0 0, L_0x6000015b55e0;  1 drivers
; Elide local net with no drivers, v0x600000ecb840_0 name=_ivl_8
v0x600000ecb8d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecb960_0 .net "dffOut", 0 0, L_0x60000155a8b0;  1 drivers
v0x600000ecb9f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba2a910 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2ac40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a8b0 .functor BUFZ 1, v0x600000ecb2a0_0, C4<0>, C4<0>, C4<0>;
v0x600000ecb060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecb0f0_0 .net "d", 0 0, L_0x60000082bc00;  alias, 1 drivers
v0x600000ecb180_0 .net "q", 0 0, L_0x60000155a8b0;  alias, 1 drivers
v0x600000ecb210_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ecb2a0_0 .var "state", 0 0;
v0x600000ecb330_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2a4d0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b56c0 .functor BUFT 1, L_0x60000082bca0, C4<0>, C4<0>, C4<0>;
L_0x6000015b5730 .functor BUFT 1, L_0x6000015b56c0, C4<0>, C4<0>, C4<0>;
L_0x6000015b57a0 .functor BUFT 1, L_0x60000082bca0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c6b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b5810 .functor BUFT 1, o0x7fab8b0c6b68, C4<0>, C4<0>, C4<0>;
v0x600000ecbde0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c6aa8;  1 drivers, strength-aware
v0x600000ecbe70_0 .net8 "Bitline2", 0 0, p0x7fab8b0c6ad8;  1 drivers, strength-aware
v0x600000ecbf00_0 .net "D", 0 0, L_0x60000082bca0;  1 drivers
v0x600000ecc000_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ecc090_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ecc120_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ecc1b0_0 .net *"_ivl_0", 0 0, L_0x6000015b56c0;  1 drivers
v0x600000ecc240_0 .net *"_ivl_6", 0 0, L_0x6000015b57a0;  1 drivers
; Elide local net with no drivers, v0x600000ecc2d0_0 name=_ivl_8
v0x600000ecc360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecc3f0_0 .net "dffOut", 0 0, L_0x60000155a920;  1 drivers
v0x600000ecc480_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba2a1a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2a4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a920 .functor BUFZ 1, v0x600000ecbcc0_0, C4<0>, C4<0>, C4<0>;
v0x600000ecba80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecbb10_0 .net "d", 0 0, L_0x60000082bca0;  alias, 1 drivers
v0x600000ecbba0_0 .net "q", 0 0, L_0x60000155a920;  alias, 1 drivers
v0x600000ecbc30_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ecbcc0_0 .var "state", 0 0;
v0x600000ecbd50_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba29d60 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b5880 .functor BUFT 1, L_0x60000082bd40, C4<0>, C4<0>, C4<0>;
L_0x6000015b58f0 .functor BUFT 1, L_0x6000015b5880, C4<0>, C4<0>, C4<0>;
L_0x6000015b5960 .functor BUFT 1, L_0x60000082bd40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c6f58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b59d0 .functor BUFT 1, o0x7fab8b0c6f58, C4<0>, C4<0>, C4<0>;
v0x600000ecc870_0 .net8 "Bitline1", 0 0, p0x7fab8b0c6e98;  1 drivers, strength-aware
v0x600000ecc900_0 .net8 "Bitline2", 0 0, p0x7fab8b0c6ec8;  1 drivers, strength-aware
v0x600000ecc990_0 .net "D", 0 0, L_0x60000082bd40;  1 drivers
v0x600000ecca20_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000eccab0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000eccb40_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eccbd0_0 .net *"_ivl_0", 0 0, L_0x6000015b5880;  1 drivers
v0x600000eccc60_0 .net *"_ivl_6", 0 0, L_0x6000015b5960;  1 drivers
; Elide local net with no drivers, v0x600000ecccf0_0 name=_ivl_8
v0x600000eccd80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecce10_0 .net "dffOut", 0 0, L_0x60000155a990;  1 drivers
v0x600000eccea0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba29a30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba29d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a990 .functor BUFZ 1, v0x600000ecc750_0, C4<0>, C4<0>, C4<0>;
v0x600000ecc510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecc5a0_0 .net "d", 0 0, L_0x60000082bd40;  alias, 1 drivers
v0x600000ecc630_0 .net "q", 0 0, L_0x60000155a990;  alias, 1 drivers
v0x600000ecc6c0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ecc750_0 .var "state", 0 0;
v0x600000ecc7e0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba295f0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b5a40 .functor BUFT 1, L_0x60000082bde0, C4<0>, C4<0>, C4<0>;
L_0x6000015b5ab0 .functor BUFT 1, L_0x6000015b5a40, C4<0>, C4<0>, C4<0>;
L_0x6000015b5b20 .functor BUFT 1, L_0x60000082bde0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c7348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b5b90 .functor BUFT 1, o0x7fab8b0c7348, C4<0>, C4<0>, C4<0>;
v0x600000ecd290_0 .net8 "Bitline1", 0 0, p0x7fab8b0c7288;  1 drivers, strength-aware
v0x600000ecd320_0 .net8 "Bitline2", 0 0, p0x7fab8b0c72b8;  1 drivers, strength-aware
v0x600000ecd3b0_0 .net "D", 0 0, L_0x60000082bde0;  1 drivers
v0x600000ecd440_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ecd4d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ecd560_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ecd5f0_0 .net *"_ivl_0", 0 0, L_0x6000015b5a40;  1 drivers
v0x600000ecd680_0 .net *"_ivl_6", 0 0, L_0x6000015b5b20;  1 drivers
; Elide local net with no drivers, v0x600000ecd710_0 name=_ivl_8
v0x600000ecd7a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecd830_0 .net "dffOut", 0 0, L_0x60000155aa00;  1 drivers
v0x600000ecd8c0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba292c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba295f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155aa00 .functor BUFZ 1, v0x600000ecd170_0, C4<0>, C4<0>, C4<0>;
v0x600000eccf30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eccfc0_0 .net "d", 0 0, L_0x60000082bde0;  alias, 1 drivers
v0x600000ecd050_0 .net "q", 0 0, L_0x60000155aa00;  alias, 1 drivers
v0x600000ecd0e0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ecd170_0 .var "state", 0 0;
v0x600000ecd200_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba28e80 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b5c00 .functor BUFT 1, L_0x60000082be80, C4<0>, C4<0>, C4<0>;
L_0x6000015b5c70 .functor BUFT 1, L_0x6000015b5c00, C4<0>, C4<0>, C4<0>;
L_0x6000015b5ce0 .functor BUFT 1, L_0x60000082be80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c7738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b5d50 .functor BUFT 1, o0x7fab8b0c7738, C4<0>, C4<0>, C4<0>;
v0x600000ecdcb0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c7678;  1 drivers, strength-aware
v0x600000ecdd40_0 .net8 "Bitline2", 0 0, p0x7fab8b0c76a8;  1 drivers, strength-aware
v0x600000ecddd0_0 .net "D", 0 0, L_0x60000082be80;  1 drivers
v0x600000ecde60_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ecdef0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ecdf80_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ece010_0 .net *"_ivl_0", 0 0, L_0x6000015b5c00;  1 drivers
v0x600000ece0a0_0 .net *"_ivl_6", 0 0, L_0x6000015b5ce0;  1 drivers
; Elide local net with no drivers, v0x600000ece130_0 name=_ivl_8
v0x600000ece1c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ece250_0 .net "dffOut", 0 0, L_0x60000155aa70;  1 drivers
v0x600000ece2e0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba28820 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba28e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155aa70 .functor BUFZ 1, v0x600000ecdb90_0, C4<0>, C4<0>, C4<0>;
v0x600000ecd950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecd9e0_0 .net "d", 0 0, L_0x60000082be80;  alias, 1 drivers
v0x600000ecda70_0 .net "q", 0 0, L_0x60000155aa70;  alias, 1 drivers
v0x600000ecdb00_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ecdb90_0 .var "state", 0 0;
v0x600000ecdc20_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba284f0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b5dc0 .functor BUFT 1, L_0x60000082bf20, C4<0>, C4<0>, C4<0>;
L_0x6000015b5e30 .functor BUFT 1, L_0x6000015b5dc0, C4<0>, C4<0>, C4<0>;
L_0x6000015b5ea0 .functor BUFT 1, L_0x60000082bf20, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c7b28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b5f10 .functor BUFT 1, o0x7fab8b0c7b28, C4<0>, C4<0>, C4<0>;
v0x600000ece6d0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c7a68;  1 drivers, strength-aware
v0x600000ece760_0 .net8 "Bitline2", 0 0, p0x7fab8b0c7a98;  1 drivers, strength-aware
v0x600000ece7f0_0 .net "D", 0 0, L_0x60000082bf20;  1 drivers
v0x600000ece880_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ece910_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ece9a0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ecea30_0 .net *"_ivl_0", 0 0, L_0x6000015b5dc0;  1 drivers
v0x600000eceac0_0 .net *"_ivl_6", 0 0, L_0x6000015b5ea0;  1 drivers
; Elide local net with no drivers, v0x600000eceb50_0 name=_ivl_8
v0x600000ecebe0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecec70_0 .net "dffOut", 0 0, L_0x60000155aae0;  1 drivers
v0x600000eced00_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba280b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba284f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155aae0 .functor BUFZ 1, v0x600000ece5b0_0, C4<0>, C4<0>, C4<0>;
v0x600000ece370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ece400_0 .net "d", 0 0, L_0x60000082bf20;  alias, 1 drivers
v0x600000ece490_0 .net "q", 0 0, L_0x60000155aae0;  alias, 1 drivers
v0x600000ece520_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ece5b0_0 .var "state", 0 0;
v0x600000ece640_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba27d80 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b5f80 .functor BUFT 1, L_0x60000082c000, C4<0>, C4<0>, C4<0>;
L_0x6000015b5ff0 .functor BUFT 1, L_0x6000015b5f80, C4<0>, C4<0>, C4<0>;
L_0x6000015b6060 .functor BUFT 1, L_0x60000082c000, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c7f18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b60d0 .functor BUFT 1, o0x7fab8b0c7f18, C4<0>, C4<0>, C4<0>;
v0x600000ecf0f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c7e58;  1 drivers, strength-aware
v0x600000ecf180_0 .net8 "Bitline2", 0 0, p0x7fab8b0c7e88;  1 drivers, strength-aware
v0x600000ecf210_0 .net "D", 0 0, L_0x60000082c000;  1 drivers
v0x600000ecf2a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ecf330_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ecf3c0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ecf450_0 .net *"_ivl_0", 0 0, L_0x6000015b5f80;  1 drivers
v0x600000ecf4e0_0 .net *"_ivl_6", 0 0, L_0x6000015b6060;  1 drivers
; Elide local net with no drivers, v0x600000ecf570_0 name=_ivl_8
v0x600000ecf600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecf690_0 .net "dffOut", 0 0, L_0x60000155ab50;  1 drivers
v0x600000ecf720_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba27940 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba27d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155ab50 .functor BUFZ 1, v0x600000ecefd0_0, C4<0>, C4<0>, C4<0>;
v0x600000eced90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecee20_0 .net "d", 0 0, L_0x60000082c000;  alias, 1 drivers
v0x600000eceeb0_0 .net "q", 0 0, L_0x60000155ab50;  alias, 1 drivers
v0x600000ecef40_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ecefd0_0 .var "state", 0 0;
v0x600000ecf060_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba27610 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b6140 .functor BUFT 1, L_0x60000082c0a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b61b0 .functor BUFT 1, L_0x6000015b6140, C4<0>, C4<0>, C4<0>;
L_0x6000015b6220 .functor BUFT 1, L_0x60000082c0a0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c8308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b6290 .functor BUFT 1, o0x7fab8b0c8308, C4<0>, C4<0>, C4<0>;
v0x600000ecfb10_0 .net8 "Bitline1", 0 0, p0x7fab8b0c8248;  1 drivers, strength-aware
v0x600000ecfba0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c8278;  1 drivers, strength-aware
v0x600000ecfc30_0 .net "D", 0 0, L_0x60000082c0a0;  1 drivers
v0x600000ecfcc0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ecfd50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ecfde0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ecfe70_0 .net *"_ivl_0", 0 0, L_0x6000015b6140;  1 drivers
v0x600000ecff00_0 .net *"_ivl_6", 0 0, L_0x6000015b6220;  1 drivers
; Elide local net with no drivers, v0x600000ed0000_0 name=_ivl_8
v0x600000ed0090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed0120_0 .net "dffOut", 0 0, L_0x60000155abc0;  1 drivers
v0x600000ed01b0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba271d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba27610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155abc0 .functor BUFZ 1, v0x600000ecf9f0_0, C4<0>, C4<0>, C4<0>;
v0x600000ecf7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ecf840_0 .net "d", 0 0, L_0x60000082c0a0;  alias, 1 drivers
v0x600000ecf8d0_0 .net "q", 0 0, L_0x60000155abc0;  alias, 1 drivers
v0x600000ecf960_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ecf9f0_0 .var "state", 0 0;
v0x600000ecfa80_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba26ea0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b6300 .functor BUFT 1, L_0x60000082c140, C4<0>, C4<0>, C4<0>;
L_0x6000015b6370 .functor BUFT 1, L_0x6000015b6300, C4<0>, C4<0>, C4<0>;
L_0x6000015b63e0 .functor BUFT 1, L_0x60000082c140, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c86f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b6450 .functor BUFT 1, o0x7fab8b0c86f8, C4<0>, C4<0>, C4<0>;
v0x600000ed05a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c8638;  1 drivers, strength-aware
v0x600000ed0630_0 .net8 "Bitline2", 0 0, p0x7fab8b0c8668;  1 drivers, strength-aware
v0x600000ed06c0_0 .net "D", 0 0, L_0x60000082c140;  1 drivers
v0x600000ed0750_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ed07e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ed0870_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed0900_0 .net *"_ivl_0", 0 0, L_0x6000015b6300;  1 drivers
v0x600000ed0990_0 .net *"_ivl_6", 0 0, L_0x6000015b63e0;  1 drivers
; Elide local net with no drivers, v0x600000ed0a20_0 name=_ivl_8
v0x600000ed0ab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed0b40_0 .net "dffOut", 0 0, L_0x60000155ac30;  1 drivers
v0x600000ed0bd0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba26a60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba26ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155ac30 .functor BUFZ 1, v0x600000ed0480_0, C4<0>, C4<0>, C4<0>;
v0x600000ed0240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed02d0_0 .net "d", 0 0, L_0x60000082c140;  alias, 1 drivers
v0x600000ed0360_0 .net "q", 0 0, L_0x60000155ac30;  alias, 1 drivers
v0x600000ed03f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed0480_0 .var "state", 0 0;
v0x600000ed0510_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba26730 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b38bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b64c0 .functor BUFT 1, L_0x60000082c1e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b6530 .functor BUFT 1, L_0x6000015b64c0, C4<0>, C4<0>, C4<0>;
L_0x6000015b65a0 .functor BUFT 1, L_0x60000082c1e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c8ae8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b6610 .functor BUFT 1, o0x7fab8b0c8ae8, C4<0>, C4<0>, C4<0>;
v0x600000ed0fc0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c8a28;  1 drivers, strength-aware
v0x600000ed1050_0 .net8 "Bitline2", 0 0, p0x7fab8b0c8a58;  1 drivers, strength-aware
v0x600000ed10e0_0 .net "D", 0 0, L_0x60000082c1e0;  1 drivers
v0x600000ed1170_0 .net "ReadEnable1", 0 0, L_0x7fab8bb96020;  alias, 1 drivers
v0x600000ed1200_0 .net "ReadEnable2", 0 0, L_0x7fab8bb96068;  alias, 1 drivers
v0x600000ed1290_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed1320_0 .net *"_ivl_0", 0 0, L_0x6000015b64c0;  1 drivers
v0x600000ed13b0_0 .net *"_ivl_6", 0 0, L_0x6000015b65a0;  1 drivers
; Elide local net with no drivers, v0x600000ed1440_0 name=_ivl_8
v0x600000ed14d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed1560_0 .net "dffOut", 0 0, L_0x60000155aca0;  1 drivers
v0x600000ed15f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba262f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba26730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155aca0 .functor BUFZ 1, v0x600000ed0ea0_0, C4<0>, C4<0>, C4<0>;
v0x600000ed0c60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed0cf0_0 .net "d", 0 0, L_0x60000082c1e0;  alias, 1 drivers
v0x600000ed0d80_0 .net "q", 0 0, L_0x60000155aca0;  alias, 1 drivers
v0x600000ed0e10_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed0ea0_0 .var "state", 0 0;
v0x600000ed0f30_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba251f0 .scope module, "oldPC_reg" "Register" 17 50, 5 100 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000edbde0_0 .net8 "Bitline1", 15 0, p0x7fab8b0cce08;  alias, 0 drivers, strength-aware
o0x7fab8b0cce38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003e801e0 .island tran;
p0x7fab8b0cce38 .port I0x600003e801e0, o0x7fab8b0cce38;
v0x600000edbe70_0 .net8 "Bitline2", 15 0, p0x7fab8b0cce38;  0 drivers, strength-aware
v0x600000edbf00_0 .net8 "D", 15 0, p0x7fab8b0cce68;  alias, 0 drivers, strength-aware
L_0x7fab8bb95f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000edc000_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  1 drivers
L_0x7fab8bb95fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000edc090_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  1 drivers
v0x600000edc120_0 .net "WriteReg", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000edc1b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edc240_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
L_0x60000082ae40 .part p0x7fab8b0cce68, 0, 1;
L_0x60000082aee0 .part p0x7fab8b0cce68, 1, 1;
L_0x60000082af80 .part p0x7fab8b0cce68, 2, 1;
L_0x60000082b020 .part p0x7fab8b0cce68, 3, 1;
L_0x60000082b0c0 .part p0x7fab8b0cce68, 4, 1;
L_0x60000082b160 .part p0x7fab8b0cce68, 5, 1;
L_0x60000082b200 .part p0x7fab8b0cce68, 6, 1;
L_0x60000082b2a0 .part p0x7fab8b0cce68, 7, 1;
L_0x60000082b340 .part p0x7fab8b0cce68, 8, 1;
L_0x60000082b3e0 .part p0x7fab8b0cce68, 9, 1;
L_0x60000082b480 .part p0x7fab8b0cce68, 10, 1;
L_0x60000082b520 .part p0x7fab8b0cce68, 11, 1;
L_0x60000082b5c0 .part p0x7fab8b0cce68, 12, 1;
L_0x60000082b660 .part p0x7fab8b0cce68, 13, 1;
L_0x60000082b700 .part p0x7fab8b0cce68, 14, 1;
L_0x60000082b7a0 .part p0x7fab8b0cce68, 15, 1;
p0x7fab8b0c9028 .port I0x600003eb0f20, L_0x6000015b2ed0;
 .tranvp 16 1 0, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0c9028;
p0x7fab8b0c9478 .port I0x600003eb0f20, L_0x6000015b3090;
 .tranvp 16 1 1, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0c9478;
p0x7fab8b0c9868 .port I0x600003eb0f20, L_0x6000015b3250;
 .tranvp 16 1 2, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0c9868;
p0x7fab8b0c9c58 .port I0x600003eb0f20, L_0x6000015b3410;
 .tranvp 16 1 3, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0c9c58;
p0x7fab8b0ca048 .port I0x600003eb0f20, L_0x6000015b35d0;
 .tranvp 16 1 4, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0ca048;
p0x7fab8b0ca438 .port I0x600003eb0f20, L_0x6000015b3790;
 .tranvp 16 1 5, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0ca438;
p0x7fab8b0ca828 .port I0x600003eb0f20, L_0x6000015b3950;
 .tranvp 16 1 6, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0ca828;
p0x7fab8b0cac18 .port I0x600003eb0f20, L_0x6000015b3b10;
 .tranvp 16 1 7, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0cac18;
p0x7fab8b0cb008 .port I0x600003eb0f20, L_0x6000015b3cd0;
 .tranvp 16 1 8, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0cb008;
p0x7fab8b0cb3f8 .port I0x600003eb0f20, L_0x6000015b3e90;
 .tranvp 16 1 9, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0cb3f8;
p0x7fab8b0cb7e8 .port I0x600003eb0f20, L_0x6000015b4070;
 .tranvp 16 1 10, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0cb7e8;
p0x7fab8b0cbbd8 .port I0x600003eb0f20, L_0x6000015b4230;
 .tranvp 16 1 11, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0cbbd8;
p0x7fab8b0cbfc8 .port I0x600003eb0f20, L_0x6000015b43f0;
 .tranvp 16 1 12, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0cbfc8;
p0x7fab8b0cc3b8 .port I0x600003eb0f20, L_0x6000015b45b0;
 .tranvp 16 1 13, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0cc3b8;
p0x7fab8b0cc7a8 .port I0x600003eb0f20, L_0x6000015b4770;
 .tranvp 16 1 14, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0cc7a8;
p0x7fab8b0ccb98 .port I0x600003eb0f20, L_0x6000015b4930;
 .tranvp 16 1 15, I0x600003eb0f20, p0x7fab8b0cce08 p0x7fab8b0ccb98;
p0x7fab8b0c9058 .port I0x600003e801e0, L_0x6000015b2fb0;
 .tranvp 16 1 0, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0c9058;
p0x7fab8b0c94a8 .port I0x600003e801e0, L_0x6000015b3170;
 .tranvp 16 1 1, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0c94a8;
p0x7fab8b0c9898 .port I0x600003e801e0, L_0x6000015b3330;
 .tranvp 16 1 2, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0c9898;
p0x7fab8b0c9c88 .port I0x600003e801e0, L_0x6000015b34f0;
 .tranvp 16 1 3, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0c9c88;
p0x7fab8b0ca078 .port I0x600003e801e0, L_0x6000015b36b0;
 .tranvp 16 1 4, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0ca078;
p0x7fab8b0ca468 .port I0x600003e801e0, L_0x6000015b3870;
 .tranvp 16 1 5, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0ca468;
p0x7fab8b0ca858 .port I0x600003e801e0, L_0x6000015b3a30;
 .tranvp 16 1 6, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0ca858;
p0x7fab8b0cac48 .port I0x600003e801e0, L_0x6000015b3bf0;
 .tranvp 16 1 7, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0cac48;
p0x7fab8b0cb038 .port I0x600003e801e0, L_0x6000015b3db0;
 .tranvp 16 1 8, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0cb038;
p0x7fab8b0cb428 .port I0x600003e801e0, L_0x6000015b3f70;
 .tranvp 16 1 9, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0cb428;
p0x7fab8b0cb818 .port I0x600003e801e0, L_0x6000015b4150;
 .tranvp 16 1 10, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0cb818;
p0x7fab8b0cbc08 .port I0x600003e801e0, L_0x6000015b4310;
 .tranvp 16 1 11, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0cbc08;
p0x7fab8b0cbff8 .port I0x600003e801e0, L_0x6000015b44d0;
 .tranvp 16 1 12, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0cbff8;
p0x7fab8b0cc3e8 .port I0x600003e801e0, L_0x6000015b4690;
 .tranvp 16 1 13, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0cc3e8;
p0x7fab8b0cc7d8 .port I0x600003e801e0, L_0x6000015b4850;
 .tranvp 16 1 14, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0cc7d8;
p0x7fab8b0ccbc8 .port I0x600003e801e0, L_0x6000015b4a10;
 .tranvp 16 1 15, I0x600003e801e0, p0x7fab8b0cce38 p0x7fab8b0ccbc8;
S_0x7fab8ba24ec0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b2e60 .functor BUFT 1, L_0x60000082ae40, C4<0>, C4<0>, C4<0>;
L_0x6000015b2ed0 .functor BUFT 1, L_0x6000015b2e60, C4<0>, C4<0>, C4<0>;
L_0x6000015b2f40 .functor BUFT 1, L_0x60000082ae40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c9148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b2fb0 .functor BUFT 1, o0x7fab8b0c9148, C4<0>, C4<0>, C4<0>;
v0x600000ed1e60_0 .net8 "Bitline1", 0 0, p0x7fab8b0c9028;  1 drivers, strength-aware
v0x600000ed1ef0_0 .net8 "Bitline2", 0 0, p0x7fab8b0c9058;  1 drivers, strength-aware
v0x600000ed1f80_0 .net "D", 0 0, L_0x60000082ae40;  1 drivers
v0x600000ed2010_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed20a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed2130_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed21c0_0 .net *"_ivl_0", 0 0, L_0x6000015b2e60;  1 drivers
v0x600000ed2250_0 .net *"_ivl_6", 0 0, L_0x6000015b2f40;  1 drivers
; Elide local net with no drivers, v0x600000ed22e0_0 name=_ivl_8
v0x600000ed2370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed2400_0 .net "dffOut", 0 0, L_0x600001559f10;  1 drivers
v0x600000ed2490_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba24a80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba24ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559f10 .functor BUFZ 1, v0x600000ed1d40_0, C4<0>, C4<0>, C4<0>;
v0x600000ed1b00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed1b90_0 .net "d", 0 0, L_0x60000082ae40;  alias, 1 drivers
v0x600000ed1c20_0 .net "q", 0 0, L_0x600001559f10;  alias, 1 drivers
v0x600000ed1cb0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed1d40_0 .var "state", 0 0;
v0x600000ed1dd0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba24750 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b3020 .functor BUFT 1, L_0x60000082aee0, C4<0>, C4<0>, C4<0>;
L_0x6000015b3090 .functor BUFT 1, L_0x6000015b3020, C4<0>, C4<0>, C4<0>;
L_0x6000015b3100 .functor BUFT 1, L_0x60000082aee0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c9538 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b3170 .functor BUFT 1, o0x7fab8b0c9538, C4<0>, C4<0>, C4<0>;
v0x600000ed2880_0 .net8 "Bitline1", 0 0, p0x7fab8b0c9478;  1 drivers, strength-aware
v0x600000ed2910_0 .net8 "Bitline2", 0 0, p0x7fab8b0c94a8;  1 drivers, strength-aware
v0x600000ed29a0_0 .net "D", 0 0, L_0x60000082aee0;  1 drivers
v0x600000ed2a30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed2ac0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed2b50_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed2be0_0 .net *"_ivl_0", 0 0, L_0x6000015b3020;  1 drivers
v0x600000ed2c70_0 .net *"_ivl_6", 0 0, L_0x6000015b3100;  1 drivers
; Elide local net with no drivers, v0x600000ed2d00_0 name=_ivl_8
v0x600000ed2d90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed2e20_0 .net "dffOut", 0 0, L_0x600001559f80;  1 drivers
v0x600000ed2eb0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba24310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba24750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559f80 .functor BUFZ 1, v0x600000ed2760_0, C4<0>, C4<0>, C4<0>;
v0x600000ed2520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed25b0_0 .net "d", 0 0, L_0x60000082aee0;  alias, 1 drivers
v0x600000ed2640_0 .net "q", 0 0, L_0x600001559f80;  alias, 1 drivers
v0x600000ed26d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed2760_0 .var "state", 0 0;
v0x600000ed27f0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba23fe0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b31e0 .functor BUFT 1, L_0x60000082af80, C4<0>, C4<0>, C4<0>;
L_0x6000015b3250 .functor BUFT 1, L_0x6000015b31e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b32c0 .functor BUFT 1, L_0x60000082af80, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c9928 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b3330 .functor BUFT 1, o0x7fab8b0c9928, C4<0>, C4<0>, C4<0>;
v0x600000ed32a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c9868;  1 drivers, strength-aware
v0x600000ed3330_0 .net8 "Bitline2", 0 0, p0x7fab8b0c9898;  1 drivers, strength-aware
v0x600000ed33c0_0 .net "D", 0 0, L_0x60000082af80;  1 drivers
v0x600000ed3450_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed34e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed3570_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed3600_0 .net *"_ivl_0", 0 0, L_0x6000015b31e0;  1 drivers
v0x600000ed3690_0 .net *"_ivl_6", 0 0, L_0x6000015b32c0;  1 drivers
; Elide local net with no drivers, v0x600000ed3720_0 name=_ivl_8
v0x600000ed37b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed3840_0 .net "dffOut", 0 0, L_0x600001559ff0;  1 drivers
v0x600000ed38d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba23ba0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba23fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001559ff0 .functor BUFZ 1, v0x600000ed3180_0, C4<0>, C4<0>, C4<0>;
v0x600000ed2f40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed2fd0_0 .net "d", 0 0, L_0x60000082af80;  alias, 1 drivers
v0x600000ed3060_0 .net "q", 0 0, L_0x600001559ff0;  alias, 1 drivers
v0x600000ed30f0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed3180_0 .var "state", 0 0;
v0x600000ed3210_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba23870 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b33a0 .functor BUFT 1, L_0x60000082b020, C4<0>, C4<0>, C4<0>;
L_0x6000015b3410 .functor BUFT 1, L_0x6000015b33a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b3480 .functor BUFT 1, L_0x60000082b020, C4<0>, C4<0>, C4<0>;
o0x7fab8b0c9d18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b34f0 .functor BUFT 1, o0x7fab8b0c9d18, C4<0>, C4<0>, C4<0>;
v0x600000ed3cc0_0 .net8 "Bitline1", 0 0, p0x7fab8b0c9c58;  1 drivers, strength-aware
v0x600000ed3d50_0 .net8 "Bitline2", 0 0, p0x7fab8b0c9c88;  1 drivers, strength-aware
v0x600000ed3de0_0 .net "D", 0 0, L_0x60000082b020;  1 drivers
v0x600000ed3e70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed3f00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed4000_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed4090_0 .net *"_ivl_0", 0 0, L_0x6000015b33a0;  1 drivers
v0x600000ed4120_0 .net *"_ivl_6", 0 0, L_0x6000015b3480;  1 drivers
; Elide local net with no drivers, v0x600000ed41b0_0 name=_ivl_8
v0x600000ed4240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed42d0_0 .net "dffOut", 0 0, L_0x60000155a060;  1 drivers
v0x600000ed4360_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba23430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba23870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a060 .functor BUFZ 1, v0x600000ed3ba0_0, C4<0>, C4<0>, C4<0>;
v0x600000ed3960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed39f0_0 .net "d", 0 0, L_0x60000082b020;  alias, 1 drivers
v0x600000ed3a80_0 .net "q", 0 0, L_0x60000155a060;  alias, 1 drivers
v0x600000ed3b10_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed3ba0_0 .var "state", 0 0;
v0x600000ed3c30_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba23100 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b3560 .functor BUFT 1, L_0x60000082b0c0, C4<0>, C4<0>, C4<0>;
L_0x6000015b35d0 .functor BUFT 1, L_0x6000015b3560, C4<0>, C4<0>, C4<0>;
L_0x6000015b3640 .functor BUFT 1, L_0x60000082b0c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ca108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b36b0 .functor BUFT 1, o0x7fab8b0ca108, C4<0>, C4<0>, C4<0>;
v0x600000ed4750_0 .net8 "Bitline1", 0 0, p0x7fab8b0ca048;  1 drivers, strength-aware
v0x600000ed47e0_0 .net8 "Bitline2", 0 0, p0x7fab8b0ca078;  1 drivers, strength-aware
v0x600000ed4870_0 .net "D", 0 0, L_0x60000082b0c0;  1 drivers
v0x600000ed4900_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed4990_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed4a20_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed4ab0_0 .net *"_ivl_0", 0 0, L_0x6000015b3560;  1 drivers
v0x600000ed4b40_0 .net *"_ivl_6", 0 0, L_0x6000015b3640;  1 drivers
; Elide local net with no drivers, v0x600000ed4bd0_0 name=_ivl_8
v0x600000ed4c60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed4cf0_0 .net "dffOut", 0 0, L_0x60000155a0d0;  1 drivers
v0x600000ed4d80_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba22cc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba23100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a0d0 .functor BUFZ 1, v0x600000ed4630_0, C4<0>, C4<0>, C4<0>;
v0x600000ed43f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed4480_0 .net "d", 0 0, L_0x60000082b0c0;  alias, 1 drivers
v0x600000ed4510_0 .net "q", 0 0, L_0x60000155a0d0;  alias, 1 drivers
v0x600000ed45a0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed4630_0 .var "state", 0 0;
v0x600000ed46c0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba22990 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b3720 .functor BUFT 1, L_0x60000082b160, C4<0>, C4<0>, C4<0>;
L_0x6000015b3790 .functor BUFT 1, L_0x6000015b3720, C4<0>, C4<0>, C4<0>;
L_0x6000015b3800 .functor BUFT 1, L_0x60000082b160, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ca4f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b3870 .functor BUFT 1, o0x7fab8b0ca4f8, C4<0>, C4<0>, C4<0>;
v0x600000ed5170_0 .net8 "Bitline1", 0 0, p0x7fab8b0ca438;  1 drivers, strength-aware
v0x600000ed5200_0 .net8 "Bitline2", 0 0, p0x7fab8b0ca468;  1 drivers, strength-aware
v0x600000ed5290_0 .net "D", 0 0, L_0x60000082b160;  1 drivers
v0x600000ed5320_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed53b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed5440_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed54d0_0 .net *"_ivl_0", 0 0, L_0x6000015b3720;  1 drivers
v0x600000ed5560_0 .net *"_ivl_6", 0 0, L_0x6000015b3800;  1 drivers
; Elide local net with no drivers, v0x600000ed55f0_0 name=_ivl_8
v0x600000ed5680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed5710_0 .net "dffOut", 0 0, L_0x60000155a140;  1 drivers
v0x600000ed57a0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba22550 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba22990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a140 .functor BUFZ 1, v0x600000ed5050_0, C4<0>, C4<0>, C4<0>;
v0x600000ed4e10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed4ea0_0 .net "d", 0 0, L_0x60000082b160;  alias, 1 drivers
v0x600000ed4f30_0 .net "q", 0 0, L_0x60000155a140;  alias, 1 drivers
v0x600000ed4fc0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed5050_0 .var "state", 0 0;
v0x600000ed50e0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba22220 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b38e0 .functor BUFT 1, L_0x60000082b200, C4<0>, C4<0>, C4<0>;
L_0x6000015b3950 .functor BUFT 1, L_0x6000015b38e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b39c0 .functor BUFT 1, L_0x60000082b200, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ca8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b3a30 .functor BUFT 1, o0x7fab8b0ca8e8, C4<0>, C4<0>, C4<0>;
v0x600000ed5b90_0 .net8 "Bitline1", 0 0, p0x7fab8b0ca828;  1 drivers, strength-aware
v0x600000ed5c20_0 .net8 "Bitline2", 0 0, p0x7fab8b0ca858;  1 drivers, strength-aware
v0x600000ed5cb0_0 .net "D", 0 0, L_0x60000082b200;  1 drivers
v0x600000ed5d40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed5dd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed5e60_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed5ef0_0 .net *"_ivl_0", 0 0, L_0x6000015b38e0;  1 drivers
v0x600000ed5f80_0 .net *"_ivl_6", 0 0, L_0x6000015b39c0;  1 drivers
; Elide local net with no drivers, v0x600000ed6010_0 name=_ivl_8
v0x600000ed60a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed6130_0 .net "dffOut", 0 0, L_0x60000155a1b0;  1 drivers
v0x600000ed61c0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba21de0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba22220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a1b0 .functor BUFZ 1, v0x600000ed5a70_0, C4<0>, C4<0>, C4<0>;
v0x600000ed5830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed58c0_0 .net "d", 0 0, L_0x60000082b200;  alias, 1 drivers
v0x600000ed5950_0 .net "q", 0 0, L_0x60000155a1b0;  alias, 1 drivers
v0x600000ed59e0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed5a70_0 .var "state", 0 0;
v0x600000ed5b00_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba21ab0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b3aa0 .functor BUFT 1, L_0x60000082b2a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b3b10 .functor BUFT 1, L_0x6000015b3aa0, C4<0>, C4<0>, C4<0>;
L_0x6000015b3b80 .functor BUFT 1, L_0x60000082b2a0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cacd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b3bf0 .functor BUFT 1, o0x7fab8b0cacd8, C4<0>, C4<0>, C4<0>;
v0x600000ed65b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cac18;  1 drivers, strength-aware
v0x600000ed6640_0 .net8 "Bitline2", 0 0, p0x7fab8b0cac48;  1 drivers, strength-aware
v0x600000ed66d0_0 .net "D", 0 0, L_0x60000082b2a0;  1 drivers
v0x600000ed6760_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed67f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed6880_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed6910_0 .net *"_ivl_0", 0 0, L_0x6000015b3aa0;  1 drivers
v0x600000ed69a0_0 .net *"_ivl_6", 0 0, L_0x6000015b3b80;  1 drivers
; Elide local net with no drivers, v0x600000ed6a30_0 name=_ivl_8
v0x600000ed6ac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed6b50_0 .net "dffOut", 0 0, L_0x60000155a220;  1 drivers
v0x600000ed6be0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba21670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba21ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a220 .functor BUFZ 1, v0x600000ed6490_0, C4<0>, C4<0>, C4<0>;
v0x600000ed6250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed62e0_0 .net "d", 0 0, L_0x60000082b2a0;  alias, 1 drivers
v0x600000ed6370_0 .net "q", 0 0, L_0x60000155a220;  alias, 1 drivers
v0x600000ed6400_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed6490_0 .var "state", 0 0;
v0x600000ed6520_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba21340 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b3c60 .functor BUFT 1, L_0x60000082b340, C4<0>, C4<0>, C4<0>;
L_0x6000015b3cd0 .functor BUFT 1, L_0x6000015b3c60, C4<0>, C4<0>, C4<0>;
L_0x6000015b3d40 .functor BUFT 1, L_0x60000082b340, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cb0c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b3db0 .functor BUFT 1, o0x7fab8b0cb0c8, C4<0>, C4<0>, C4<0>;
v0x600000ed6fd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cb008;  1 drivers, strength-aware
v0x600000ed7060_0 .net8 "Bitline2", 0 0, p0x7fab8b0cb038;  1 drivers, strength-aware
v0x600000ed70f0_0 .net "D", 0 0, L_0x60000082b340;  1 drivers
v0x600000ed7180_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed7210_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed72a0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed7330_0 .net *"_ivl_0", 0 0, L_0x6000015b3c60;  1 drivers
v0x600000ed73c0_0 .net *"_ivl_6", 0 0, L_0x6000015b3d40;  1 drivers
; Elide local net with no drivers, v0x600000ed7450_0 name=_ivl_8
v0x600000ed74e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed7570_0 .net "dffOut", 0 0, L_0x60000155a290;  1 drivers
v0x600000ed7600_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba20f00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba21340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a290 .functor BUFZ 1, v0x600000ed6eb0_0, C4<0>, C4<0>, C4<0>;
v0x600000ed6c70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed6d00_0 .net "d", 0 0, L_0x60000082b340;  alias, 1 drivers
v0x600000ed6d90_0 .net "q", 0 0, L_0x60000155a290;  alias, 1 drivers
v0x600000ed6e20_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed6eb0_0 .var "state", 0 0;
v0x600000ed6f40_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba20bd0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b3e20 .functor BUFT 1, L_0x60000082b3e0, C4<0>, C4<0>, C4<0>;
L_0x6000015b3e90 .functor BUFT 1, L_0x6000015b3e20, C4<0>, C4<0>, C4<0>;
L_0x6000015b3f00 .functor BUFT 1, L_0x60000082b3e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cb4b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b3f70 .functor BUFT 1, o0x7fab8b0cb4b8, C4<0>, C4<0>, C4<0>;
v0x600000ed79f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cb3f8;  1 drivers, strength-aware
v0x600000ed7a80_0 .net8 "Bitline2", 0 0, p0x7fab8b0cb428;  1 drivers, strength-aware
v0x600000ed7b10_0 .net "D", 0 0, L_0x60000082b3e0;  1 drivers
v0x600000ed7ba0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed7c30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed7cc0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed7d50_0 .net *"_ivl_0", 0 0, L_0x6000015b3e20;  1 drivers
v0x600000ed7de0_0 .net *"_ivl_6", 0 0, L_0x6000015b3f00;  1 drivers
; Elide local net with no drivers, v0x600000ed7e70_0 name=_ivl_8
v0x600000ed7f00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed8000_0 .net "dffOut", 0 0, L_0x60000155a300;  1 drivers
v0x600000ed8090_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba20790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba20bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a300 .functor BUFZ 1, v0x600000ed78d0_0, C4<0>, C4<0>, C4<0>;
v0x600000ed7690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed7720_0 .net "d", 0 0, L_0x60000082b3e0;  alias, 1 drivers
v0x600000ed77b0_0 .net "q", 0 0, L_0x60000155a300;  alias, 1 drivers
v0x600000ed7840_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed78d0_0 .var "state", 0 0;
v0x600000ed7960_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba20460 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b4000 .functor BUFT 1, L_0x60000082b480, C4<0>, C4<0>, C4<0>;
L_0x6000015b4070 .functor BUFT 1, L_0x6000015b4000, C4<0>, C4<0>, C4<0>;
L_0x6000015b40e0 .functor BUFT 1, L_0x60000082b480, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cb8a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b4150 .functor BUFT 1, o0x7fab8b0cb8a8, C4<0>, C4<0>, C4<0>;
v0x600000ed8480_0 .net8 "Bitline1", 0 0, p0x7fab8b0cb7e8;  1 drivers, strength-aware
v0x600000ed8510_0 .net8 "Bitline2", 0 0, p0x7fab8b0cb818;  1 drivers, strength-aware
v0x600000ed85a0_0 .net "D", 0 0, L_0x60000082b480;  1 drivers
v0x600000ed8630_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed86c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed8750_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed87e0_0 .net *"_ivl_0", 0 0, L_0x6000015b4000;  1 drivers
v0x600000ed8870_0 .net *"_ivl_6", 0 0, L_0x6000015b40e0;  1 drivers
; Elide local net with no drivers, v0x600000ed8900_0 name=_ivl_8
v0x600000ed8990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed8a20_0 .net "dffOut", 0 0, L_0x60000155a370;  1 drivers
v0x600000ed8ab0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba20020 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba20460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a370 .functor BUFZ 1, v0x600000ed8360_0, C4<0>, C4<0>, C4<0>;
v0x600000ed8120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed81b0_0 .net "d", 0 0, L_0x60000082b480;  alias, 1 drivers
v0x600000ed8240_0 .net "q", 0 0, L_0x60000155a370;  alias, 1 drivers
v0x600000ed82d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed8360_0 .var "state", 0 0;
v0x600000ed83f0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba1fcf0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b41c0 .functor BUFT 1, L_0x60000082b520, C4<0>, C4<0>, C4<0>;
L_0x6000015b4230 .functor BUFT 1, L_0x6000015b41c0, C4<0>, C4<0>, C4<0>;
L_0x6000015b42a0 .functor BUFT 1, L_0x60000082b520, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cbc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b4310 .functor BUFT 1, o0x7fab8b0cbc98, C4<0>, C4<0>, C4<0>;
v0x600000ed8ea0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cbbd8;  1 drivers, strength-aware
v0x600000ed8f30_0 .net8 "Bitline2", 0 0, p0x7fab8b0cbc08;  1 drivers, strength-aware
v0x600000ed8fc0_0 .net "D", 0 0, L_0x60000082b520;  1 drivers
v0x600000ed9050_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed90e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed9170_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed9200_0 .net *"_ivl_0", 0 0, L_0x6000015b41c0;  1 drivers
v0x600000ed9290_0 .net *"_ivl_6", 0 0, L_0x6000015b42a0;  1 drivers
; Elide local net with no drivers, v0x600000ed9320_0 name=_ivl_8
v0x600000ed93b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed9440_0 .net "dffOut", 0 0, L_0x60000155a3e0;  1 drivers
v0x600000ed94d0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba1f8b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba1fcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a3e0 .functor BUFZ 1, v0x600000ed8d80_0, C4<0>, C4<0>, C4<0>;
v0x600000ed8b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed8bd0_0 .net "d", 0 0, L_0x60000082b520;  alias, 1 drivers
v0x600000ed8c60_0 .net "q", 0 0, L_0x60000155a3e0;  alias, 1 drivers
v0x600000ed8cf0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed8d80_0 .var "state", 0 0;
v0x600000ed8e10_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba1f580 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b4380 .functor BUFT 1, L_0x60000082b5c0, C4<0>, C4<0>, C4<0>;
L_0x6000015b43f0 .functor BUFT 1, L_0x6000015b4380, C4<0>, C4<0>, C4<0>;
L_0x6000015b4460 .functor BUFT 1, L_0x60000082b5c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cc088 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b44d0 .functor BUFT 1, o0x7fab8b0cc088, C4<0>, C4<0>, C4<0>;
v0x600000ed98c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cbfc8;  1 drivers, strength-aware
v0x600000ed9950_0 .net8 "Bitline2", 0 0, p0x7fab8b0cbff8;  1 drivers, strength-aware
v0x600000ed99e0_0 .net "D", 0 0, L_0x60000082b5c0;  1 drivers
v0x600000ed9a70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000ed9b00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000ed9b90_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000ed9c20_0 .net *"_ivl_0", 0 0, L_0x6000015b4380;  1 drivers
v0x600000ed9cb0_0 .net *"_ivl_6", 0 0, L_0x6000015b4460;  1 drivers
; Elide local net with no drivers, v0x600000ed9d40_0 name=_ivl_8
v0x600000ed9dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed9e60_0 .net "dffOut", 0 0, L_0x60000155a450;  1 drivers
v0x600000ed9ef0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba1f140 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba1f580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a450 .functor BUFZ 1, v0x600000ed97a0_0, C4<0>, C4<0>, C4<0>;
v0x600000ed9560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ed95f0_0 .net "d", 0 0, L_0x60000082b5c0;  alias, 1 drivers
v0x600000ed9680_0 .net "q", 0 0, L_0x60000155a450;  alias, 1 drivers
v0x600000ed9710_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000ed97a0_0 .var "state", 0 0;
v0x600000ed9830_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba1ee10 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b4540 .functor BUFT 1, L_0x60000082b660, C4<0>, C4<0>, C4<0>;
L_0x6000015b45b0 .functor BUFT 1, L_0x6000015b4540, C4<0>, C4<0>, C4<0>;
L_0x6000015b4620 .functor BUFT 1, L_0x60000082b660, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cc478 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b4690 .functor BUFT 1, o0x7fab8b0cc478, C4<0>, C4<0>, C4<0>;
v0x600000eda2e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cc3b8;  1 drivers, strength-aware
v0x600000eda370_0 .net8 "Bitline2", 0 0, p0x7fab8b0cc3e8;  1 drivers, strength-aware
v0x600000eda400_0 .net "D", 0 0, L_0x60000082b660;  1 drivers
v0x600000eda490_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000eda520_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000eda5b0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000eda640_0 .net *"_ivl_0", 0 0, L_0x6000015b4540;  1 drivers
v0x600000eda6d0_0 .net *"_ivl_6", 0 0, L_0x6000015b4620;  1 drivers
; Elide local net with no drivers, v0x600000eda760_0 name=_ivl_8
v0x600000eda7f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eda880_0 .net "dffOut", 0 0, L_0x60000155a4c0;  1 drivers
v0x600000eda910_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba1e9d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba1ee10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a4c0 .functor BUFZ 1, v0x600000eda1c0_0, C4<0>, C4<0>, C4<0>;
v0x600000ed9f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000eda010_0 .net "d", 0 0, L_0x60000082b660;  alias, 1 drivers
v0x600000eda0a0_0 .net "q", 0 0, L_0x60000155a4c0;  alias, 1 drivers
v0x600000eda130_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000eda1c0_0 .var "state", 0 0;
v0x600000eda250_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2df40 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b4700 .functor BUFT 1, L_0x60000082b700, C4<0>, C4<0>, C4<0>;
L_0x6000015b4770 .functor BUFT 1, L_0x6000015b4700, C4<0>, C4<0>, C4<0>;
L_0x6000015b47e0 .functor BUFT 1, L_0x60000082b700, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cc868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b4850 .functor BUFT 1, o0x7fab8b0cc868, C4<0>, C4<0>, C4<0>;
v0x600000edad00_0 .net8 "Bitline1", 0 0, p0x7fab8b0cc7a8;  1 drivers, strength-aware
v0x600000edad90_0 .net8 "Bitline2", 0 0, p0x7fab8b0cc7d8;  1 drivers, strength-aware
v0x600000edae20_0 .net "D", 0 0, L_0x60000082b700;  1 drivers
v0x600000edaeb0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000edaf40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000edafd0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000edb060_0 .net *"_ivl_0", 0 0, L_0x6000015b4700;  1 drivers
v0x600000edb0f0_0 .net *"_ivl_6", 0 0, L_0x6000015b47e0;  1 drivers
; Elide local net with no drivers, v0x600000edb180_0 name=_ivl_8
v0x600000edb210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edb2a0_0 .net "dffOut", 0 0, L_0x60000155a530;  1 drivers
v0x600000edb330_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba2db00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2df40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a530 .functor BUFZ 1, v0x600000edabe0_0, C4<0>, C4<0>, C4<0>;
v0x600000eda9a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edaa30_0 .net "d", 0 0, L_0x60000082b700;  alias, 1 drivers
v0x600000edaac0_0 .net "q", 0 0, L_0x60000155a530;  alias, 1 drivers
v0x600000edab50_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000edabe0_0 .var "state", 0 0;
v0x600000edac70_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2d7d0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015b48c0 .functor BUFT 1, L_0x60000082b7a0, C4<0>, C4<0>, C4<0>;
L_0x6000015b4930 .functor BUFT 1, L_0x6000015b48c0, C4<0>, C4<0>, C4<0>;
L_0x6000015b49a0 .functor BUFT 1, L_0x60000082b7a0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ccc58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015b4a10 .functor BUFT 1, o0x7fab8b0ccc58, C4<0>, C4<0>, C4<0>;
v0x600000edb720_0 .net8 "Bitline1", 0 0, p0x7fab8b0ccb98;  1 drivers, strength-aware
v0x600000edb7b0_0 .net8 "Bitline2", 0 0, p0x7fab8b0ccbc8;  1 drivers, strength-aware
v0x600000edb840_0 .net "D", 0 0, L_0x60000082b7a0;  1 drivers
v0x600000edb8d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb95f90;  alias, 1 drivers
v0x600000edb960_0 .net "ReadEnable2", 0 0, L_0x7fab8bb95fd8;  alias, 1 drivers
v0x600000edb9f0_0 .net "WriteEnable", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
v0x600000edba80_0 .net *"_ivl_0", 0 0, L_0x6000015b48c0;  1 drivers
v0x600000edbb10_0 .net *"_ivl_6", 0 0, L_0x6000015b49a0;  1 drivers
; Elide local net with no drivers, v0x600000edbba0_0 name=_ivl_8
v0x600000edbc30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edbcc0_0 .net "dffOut", 0 0, L_0x60000155a5a0;  1 drivers
v0x600000edbd50_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
S_0x7fab8ba2d390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2d7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000155a5a0 .functor BUFZ 1, v0x600000edb600_0, C4<0>, C4<0>, C4<0>;
v0x600000edb3c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edb450_0 .net "d", 0 0, L_0x60000082b7a0;  alias, 1 drivers
v0x600000edb4e0_0 .net "q", 0 0, L_0x60000155a5a0;  alias, 1 drivers
v0x600000edb570_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000edb600_0 .var "state", 0 0;
v0x600000edb690_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2c8f0 .scope module, "reg_dest_dff[0]" "dff" 17 38, 5 2 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000edc2d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edc360_0 .net "d", 0 0, L_0x600000828dc0;  1 drivers
v0x600000edc3f0_0 .net "q", 0 0, v0x600000edc510_0;  1 drivers
v0x600000edc480_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000edc510_0 .var "state", 0 0;
v0x600000edc5a0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2c4b0 .scope module, "reg_dest_dff[1]" "dff" 17 38, 5 2 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000edc630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edc6c0_0 .net "d", 0 0, L_0x600000828e60;  1 drivers
v0x600000edc750_0 .net "q", 0 0, v0x600000edc870_0;  1 drivers
v0x600000edc7e0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000edc870_0 .var "state", 0 0;
v0x600000edc900_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2c180 .scope module, "reg_dest_dff[2]" "dff" 17 38, 5 2 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000edc990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edca20_0 .net "d", 0 0, L_0x600000828f00;  1 drivers
v0x600000edcab0_0 .net "q", 0 0, v0x600000edcbd0_0;  1 drivers
v0x600000edcb40_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000edcbd0_0 .var "state", 0 0;
v0x600000edcc60_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2bd40 .scope module, "reg_dest_dff[3]" "dff" 17 38, 5 2 0, S_0x7fab8b963820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000edccf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edcd80_0 .net "d", 0 0, L_0x600000828fa0;  1 drivers
v0x600000edce10_0 .net "q", 0 0, v0x600000edcf30_0;  1 drivers
v0x600000edcea0_0 .net "rst", 0 0, L_0x60000155ad10;  alias, 1 drivers
v0x600000edcf30_0 .var "state", 0 0;
v0x600000edcfc0_0 .net "wen", 0 0, L_0x7fab8bb960b0;  alias, 1 drivers
S_0x7fab8ba2ba10 .scope module, "X_M_flops0" "X_M_Flops" 7 257, 18 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /OUTPUT 1 "RegWrite_out";
    .port_info 5 /INPUT 1 "MemRead_in";
    .port_info 6 /OUTPUT 1 "MemRead_out";
    .port_info 7 /INPUT 1 "MemWrite_in";
    .port_info 8 /OUTPUT 1 "MemWrite_out";
    .port_info 9 /INPUT 1 "MemtoReg_in";
    .port_info 10 /OUTPUT 1 "MemtoReg_out";
    .port_info 11 /INPUT 1 "SavePC_in";
    .port_info 12 /OUTPUT 1 "SavePC_out";
    .port_info 13 /INPUT 1 "halt_in";
    .port_info 14 /OUTPUT 1 "halt_out";
    .port_info 15 /INPUT 16 "instruction_in";
    .port_info 16 /OUTPUT 16 "instruction_out";
    .port_info 17 /INPUT 16 "b_in";
    .port_info 18 /OUTPUT 16 "b_out";
    .port_info 19 /INPUT 16 "ALUresult_in";
    .port_info 20 /OUTPUT 16 "ALUresult_out";
    .port_info 21 /INPUT 16 "oldPC_in";
    .port_info 22 /OUTPUT 16 "oldPC_out";
    .port_info 23 /INPUT 16 "newPC_in";
    .port_info 24 /OUTPUT 16 "newPC_out";
    .port_info 25 /INPUT 4 "reg_dest_in";
    .port_info 26 /OUTPUT 4 "reg_dest_out";
    .port_info 27 /INPUT 4 "Source2_in";
    .port_info 28 /OUTPUT 4 "Source2_out";
v0x600004c15320_0 .net "ALUresult_in", 15 0, L_0x600000826940;  alias, 1 drivers
v0x600004c153b0_0 .net8 "ALUresult_out", 15 0, p0x7fab8b0bc2a8;  alias, 0 drivers, strength-aware
v0x600004c15440_0 .net "MemRead_in", 0 0, L_0x600001510770;  alias, 1 drivers
v0x600004c154d0_0 .net "MemRead_out", 0 0, v0x600004c28750_0;  alias, 1 drivers
v0x600004c15560_0 .net "MemWrite_in", 0 0, L_0x600001510700;  alias, 1 drivers
v0x600004c155f0_0 .net "MemWrite_out", 0 0, v0x600004c28ab0_0;  alias, 1 drivers
v0x600004c15680_0 .net "MemtoReg_in", 0 0, L_0x600001510850;  alias, 1 drivers
v0x600004c15710_0 .net "MemtoReg_out", 0 0, L_0x6000015324c0;  alias, 1 drivers
v0x600004c157a0_0 .net "RegWrite_in", 0 0, L_0x6000015107e0;  alias, 1 drivers
v0x600004c15830_0 .net "RegWrite_out", 0 0, v0x600004c29170_0;  alias, 1 drivers
v0x600004c158c0_0 .net "SavePC_in", 0 0, L_0x600001510540;  alias, 1 drivers
v0x600004c15950_0 .net "SavePC_out", 0 0, L_0x600001532450;  alias, 1 drivers
v0x600004c159e0_0 .net "Source2_in", 3 0, L_0x600000f877a0;  alias, 1 drivers
v0x600004c15a70_0 .net "Source2_out", 3 0, L_0x600000fd2b20;  alias, 1 drivers
v0x600004c15b00_0 .net "b_in", 15 0, L_0x600000fd6300;  alias, 1 drivers
v0x600004c15b90_0 .net8 "b_out", 15 0, p0x7fab8bb02798;  alias, 0 drivers, strength-aware
v0x600004c15c20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c15cb0_0 .net "halt_in", 0 0, L_0x6000015104d0;  alias, 1 drivers
v0x600004c15d40_0 .net "halt_out", 0 0, L_0x6000015323e0;  alias, 1 drivers
v0x600004c15dd0_0 .net8 "instruction_in", 15 0, p0x7fab8b0aee68;  alias, 0 drivers, strength-aware
v0x600004c15e60_0 .net8 "instruction_out", 15 0, p0x7fab8b0c0a18;  alias, 0 drivers, strength-aware
v0x600004c15ef0_0 .net8 "newPC_in", 15 0, p0x7fab8b0b2fd8;  alias, 0 drivers, strength-aware
v0x600004c15f80_0 .net8 "newPC_out", 15 0, p0x7fab8b0b2fd8;  alias, 0 drivers, strength-aware
v0x600004c16010_0 .net8 "oldPC_in", 15 0, p0x7fab8b0b7148;  alias, 0 drivers, strength-aware
v0x600004c160a0_0 .net8 "oldPC_out", 15 0, p0x7fab8b0cce68;  alias, 0 drivers, strength-aware
v0x600004c16130_0 .net "reg_dest_in", 3 0, L_0x600000f87160;  alias, 1 drivers
v0x600004c161c0_0 .net "reg_dest_out", 3 0, L_0x600000fd2800;  alias, 1 drivers
v0x600004c16250_0 .net "rst", 0 0, L_0x600001545260;  1 drivers
L_0x7fab8bb94e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c162e0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  1 drivers
L_0x600000fd2800 .concat [ 1 1 1 1], v0x600004c147e0_0, v0x600004c14b40_0, v0x600004c14ea0_0, v0x600004c15200_0;
L_0x600000fd28a0 .part L_0x600000f87160, 0, 1;
L_0x600000fd2940 .part L_0x600000f87160, 1, 1;
L_0x600000fd29e0 .part L_0x600000f87160, 2, 1;
L_0x600000fd2a80 .part L_0x600000f87160, 3, 1;
L_0x600000fd2b20 .concat [ 1 1 1 1], v0x600004c29830_0, v0x600004c29b90_0, v0x600004c29ef0_0, v0x600004c2a250_0;
L_0x600000fd2bc0 .part L_0x600000f877a0, 0, 1;
L_0x600000fd2c60 .part L_0x600000f877a0, 1, 1;
L_0x600000fd2d00 .part L_0x600000f877a0, 2, 1;
L_0x600000fd2da0 .part L_0x600000f877a0, 3, 1;
S_0x7fab8ba2b5d0 .scope module, "ALUresult_reg" "Register" 18 54, 5 100 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c28090_0 .net8 "Bitline1", 15 0, p0x7fab8b0bc2a8;  alias, 0 drivers, strength-aware
o0x7fab8b0d1a88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0960 .island tran;
p0x7fab8b0d1a88 .port I0x600003eb0960, o0x7fab8b0d1a88;
v0x600004c28120_0 .net8 "Bitline2", 15 0, p0x7fab8b0d1a88;  0 drivers, strength-aware
v0x600004c281b0_0 .net "D", 15 0, L_0x600000826940;  alias, 1 drivers
L_0x7fab8bb94c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c28240_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  1 drivers
L_0x7fab8bb94cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c282d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  1 drivers
v0x600004c28360_0 .net "WriteReg", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c283f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c28480_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
L_0x600000fd4280 .part L_0x600000826940, 0, 1;
L_0x600000fd4320 .part L_0x600000826940, 1, 1;
L_0x600000fd43c0 .part L_0x600000826940, 2, 1;
L_0x600000fd4460 .part L_0x600000826940, 3, 1;
L_0x600000fd4500 .part L_0x600000826940, 4, 1;
L_0x600000fd45a0 .part L_0x600000826940, 5, 1;
L_0x600000fd4640 .part L_0x600000826940, 6, 1;
L_0x600000fd46e0 .part L_0x600000826940, 7, 1;
L_0x600000fd4780 .part L_0x600000826940, 8, 1;
L_0x600000fd4820 .part L_0x600000826940, 9, 1;
L_0x600000fd48c0 .part L_0x600000826940, 10, 1;
L_0x600000fd4960 .part L_0x600000826940, 11, 1;
L_0x600000fd4a00 .part L_0x600000826940, 12, 1;
L_0x600000fd4aa0 .part L_0x600000826940, 13, 1;
L_0x600000fd4b40 .part L_0x600000826940, 14, 1;
L_0x600000fd4be0 .part L_0x600000826940, 15, 1;
p0x7fab8b0cdca8 .port I0x600003eb0820, L_0x6000015a8690;
 .tranvp 16 1 0, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0cdca8;
p0x7fab8b0ce0f8 .port I0x600003eb0820, L_0x6000015a8850;
 .tranvp 16 1 1, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0ce0f8;
p0x7fab8b0ce4e8 .port I0x600003eb0820, L_0x6000015a8a10;
 .tranvp 16 1 2, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0ce4e8;
p0x7fab8b0ce8d8 .port I0x600003eb0820, L_0x6000015a8bd0;
 .tranvp 16 1 3, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0ce8d8;
p0x7fab8b0cecc8 .port I0x600003eb0820, L_0x6000015a8d90;
 .tranvp 16 1 4, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0cecc8;
p0x7fab8b0cf0b8 .port I0x600003eb0820, L_0x6000015a8f50;
 .tranvp 16 1 5, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0cf0b8;
p0x7fab8b0cf4a8 .port I0x600003eb0820, L_0x6000015a9110;
 .tranvp 16 1 6, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0cf4a8;
p0x7fab8b0cf898 .port I0x600003eb0820, L_0x6000015a92d0;
 .tranvp 16 1 7, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0cf898;
p0x7fab8b0cfc88 .port I0x600003eb0820, L_0x6000015a9490;
 .tranvp 16 1 8, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0cfc88;
p0x7fab8b0d0078 .port I0x600003eb0820, L_0x6000015a9650;
 .tranvp 16 1 9, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0d0078;
p0x7fab8b0d0468 .port I0x600003eb0820, L_0x6000015a9810;
 .tranvp 16 1 10, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0d0468;
p0x7fab8b0d0858 .port I0x600003eb0820, L_0x6000015a99d0;
 .tranvp 16 1 11, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0d0858;
p0x7fab8b0d0c48 .port I0x600003eb0820, L_0x6000015a9b90;
 .tranvp 16 1 12, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0d0c48;
p0x7fab8b0d1038 .port I0x600003eb0820, L_0x6000015a9d50;
 .tranvp 16 1 13, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0d1038;
p0x7fab8b0d1428 .port I0x600003eb0820, L_0x6000015a9f10;
 .tranvp 16 1 14, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0d1428;
p0x7fab8b0d1818 .port I0x600003eb0820, L_0x6000015aa0d0;
 .tranvp 16 1 15, I0x600003eb0820, p0x7fab8b0bc2a8 p0x7fab8b0d1818;
p0x7fab8b0cdcd8 .port I0x600003eb0960, L_0x6000015a8770;
 .tranvp 16 1 0, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0cdcd8;
p0x7fab8b0ce128 .port I0x600003eb0960, L_0x6000015a8930;
 .tranvp 16 1 1, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0ce128;
p0x7fab8b0ce518 .port I0x600003eb0960, L_0x6000015a8af0;
 .tranvp 16 1 2, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0ce518;
p0x7fab8b0ce908 .port I0x600003eb0960, L_0x6000015a8cb0;
 .tranvp 16 1 3, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0ce908;
p0x7fab8b0cecf8 .port I0x600003eb0960, L_0x6000015a8e70;
 .tranvp 16 1 4, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0cecf8;
p0x7fab8b0cf0e8 .port I0x600003eb0960, L_0x6000015a9030;
 .tranvp 16 1 5, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0cf0e8;
p0x7fab8b0cf4d8 .port I0x600003eb0960, L_0x6000015a91f0;
 .tranvp 16 1 6, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0cf4d8;
p0x7fab8b0cf8c8 .port I0x600003eb0960, L_0x6000015a93b0;
 .tranvp 16 1 7, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0cf8c8;
p0x7fab8b0cfcb8 .port I0x600003eb0960, L_0x6000015a9570;
 .tranvp 16 1 8, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0cfcb8;
p0x7fab8b0d00a8 .port I0x600003eb0960, L_0x6000015a9730;
 .tranvp 16 1 9, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0d00a8;
p0x7fab8b0d0498 .port I0x600003eb0960, L_0x6000015a98f0;
 .tranvp 16 1 10, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0d0498;
p0x7fab8b0d0888 .port I0x600003eb0960, L_0x6000015a9ab0;
 .tranvp 16 1 11, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0d0888;
p0x7fab8b0d0c78 .port I0x600003eb0960, L_0x6000015a9c70;
 .tranvp 16 1 12, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0d0c78;
p0x7fab8b0d1068 .port I0x600003eb0960, L_0x6000015a9e30;
 .tranvp 16 1 13, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0d1068;
p0x7fab8b0d1458 .port I0x600003eb0960, L_0x6000015a9ff0;
 .tranvp 16 1 14, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0d1458;
p0x7fab8b0d1848 .port I0x600003eb0960, L_0x6000015aa1b0;
 .tranvp 16 1 15, I0x600003eb0960, p0x7fab8b0d1a88 p0x7fab8b0d1848;
S_0x7fab8ba14710 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a8620 .functor BUFT 1, L_0x600000fd4280, C4<0>, C4<0>, C4<0>;
L_0x6000015a8690 .functor BUFT 1, L_0x6000015a8620, C4<0>, C4<0>, C4<0>;
L_0x6000015a8700 .functor BUFT 1, L_0x600000fd4280, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cddc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a8770 .functor BUFT 1, o0x7fab8b0cddc8, C4<0>, C4<0>, C4<0>;
v0x600000ede0a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cdca8;  1 drivers, strength-aware
v0x600000ede130_0 .net8 "Bitline2", 0 0, p0x7fab8b0cdcd8;  1 drivers, strength-aware
v0x600000ede1c0_0 .net "D", 0 0, L_0x600000fd4280;  1 drivers
v0x600000ede250_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600000ede2e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600000ede370_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600000ede400_0 .net *"_ivl_0", 0 0, L_0x6000015a8620;  1 drivers
v0x600000ede490_0 .net *"_ivl_6", 0 0, L_0x6000015a8700;  1 drivers
; Elide local net with no drivers, v0x600000ede520_0 name=_ivl_8
v0x600000ede5b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ede640_0 .net "dffOut", 0 0, L_0x6000015311f0;  1 drivers
v0x600000ede6d0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba0d870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba14710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015311f0 .functor BUFZ 1, v0x600000eddf80_0, C4<0>, C4<0>, C4<0>;
v0x600000eddd40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edddd0_0 .net "d", 0 0, L_0x600000fd4280;  alias, 1 drivers
v0x600000edde60_0 .net "q", 0 0, L_0x6000015311f0;  alias, 1 drivers
v0x600000eddef0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600000eddf80_0 .var "state", 0 0;
v0x600000ede010_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba08f20 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a87e0 .functor BUFT 1, L_0x600000fd4320, C4<0>, C4<0>, C4<0>;
L_0x6000015a8850 .functor BUFT 1, L_0x6000015a87e0, C4<0>, C4<0>, C4<0>;
L_0x6000015a88c0 .functor BUFT 1, L_0x600000fd4320, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ce1b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a8930 .functor BUFT 1, o0x7fab8b0ce1b8, C4<0>, C4<0>, C4<0>;
v0x600000edeac0_0 .net8 "Bitline1", 0 0, p0x7fab8b0ce0f8;  1 drivers, strength-aware
v0x600000edeb50_0 .net8 "Bitline2", 0 0, p0x7fab8b0ce128;  1 drivers, strength-aware
v0x600000edebe0_0 .net "D", 0 0, L_0x600000fd4320;  1 drivers
v0x600000edec70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600000eded00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600000eded90_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600000edee20_0 .net *"_ivl_0", 0 0, L_0x6000015a87e0;  1 drivers
v0x600000edeeb0_0 .net *"_ivl_6", 0 0, L_0x6000015a88c0;  1 drivers
; Elide local net with no drivers, v0x600000edef40_0 name=_ivl_8
v0x600000edefd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edf060_0 .net "dffOut", 0 0, L_0x600001531180;  1 drivers
v0x600000edf0f0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b309a80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba08f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531180 .functor BUFZ 1, v0x600000ede9a0_0, C4<0>, C4<0>, C4<0>;
v0x600000ede760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ede7f0_0 .net "d", 0 0, L_0x600000fd4320;  alias, 1 drivers
v0x600000ede880_0 .net "q", 0 0, L_0x600001531180;  alias, 1 drivers
v0x600000ede910_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600000ede9a0_0 .var "state", 0 0;
v0x600000edea30_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b309bf0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a89a0 .functor BUFT 1, L_0x600000fd43c0, C4<0>, C4<0>, C4<0>;
L_0x6000015a8a10 .functor BUFT 1, L_0x6000015a89a0, C4<0>, C4<0>, C4<0>;
L_0x6000015a8a80 .functor BUFT 1, L_0x600000fd43c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ce5a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a8af0 .functor BUFT 1, o0x7fab8b0ce5a8, C4<0>, C4<0>, C4<0>;
v0x600000edf4e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0ce4e8;  1 drivers, strength-aware
v0x600000edf570_0 .net8 "Bitline2", 0 0, p0x7fab8b0ce518;  1 drivers, strength-aware
v0x600000edf600_0 .net "D", 0 0, L_0x600000fd43c0;  1 drivers
v0x600000edf690_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600000edf720_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600000edf7b0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600000edf840_0 .net *"_ivl_0", 0 0, L_0x6000015a89a0;  1 drivers
v0x600000edf8d0_0 .net *"_ivl_6", 0 0, L_0x6000015a8a80;  1 drivers
; Elide local net with no drivers, v0x600000edf960_0 name=_ivl_8
v0x600000edf9f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edfa80_0 .net "dffOut", 0 0, L_0x600001531110;  1 drivers
v0x600000edfb10_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3e89b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b309bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531110 .functor BUFZ 1, v0x600000edf3c0_0, C4<0>, C4<0>, C4<0>;
v0x600000edf180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edf210_0 .net "d", 0 0, L_0x600000fd43c0;  alias, 1 drivers
v0x600000edf2a0_0 .net "q", 0 0, L_0x600001531110;  alias, 1 drivers
v0x600000edf330_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600000edf3c0_0 .var "state", 0 0;
v0x600000edf450_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3e8b20 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a8b60 .functor BUFT 1, L_0x600000fd4460, C4<0>, C4<0>, C4<0>;
L_0x6000015a8bd0 .functor BUFT 1, L_0x6000015a8b60, C4<0>, C4<0>, C4<0>;
L_0x6000015a8c40 .functor BUFT 1, L_0x600000fd4460, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ce998 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a8cb0 .functor BUFT 1, o0x7fab8b0ce998, C4<0>, C4<0>, C4<0>;
v0x600000edff00_0 .net8 "Bitline1", 0 0, p0x7fab8b0ce8d8;  1 drivers, strength-aware
v0x600004c20000_0 .net8 "Bitline2", 0 0, p0x7fab8b0ce908;  1 drivers, strength-aware
v0x600004c20090_0 .net "D", 0 0, L_0x600000fd4460;  1 drivers
v0x600004c20120_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c201b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c20240_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c202d0_0 .net *"_ivl_0", 0 0, L_0x6000015a8b60;  1 drivers
v0x600004c20360_0 .net *"_ivl_6", 0 0, L_0x6000015a8c40;  1 drivers
; Elide local net with no drivers, v0x600004c203f0_0 name=_ivl_8
v0x600004c20480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c20510_0 .net "dffOut", 0 0, L_0x6000015310a0;  1 drivers
v0x600004c205a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b39e780 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015310a0 .functor BUFZ 1, v0x600000edfde0_0, C4<0>, C4<0>, C4<0>;
v0x600000edfba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000edfc30_0 .net "d", 0 0, L_0x600000fd4460;  alias, 1 drivers
v0x600000edfcc0_0 .net "q", 0 0, L_0x6000015310a0;  alias, 1 drivers
v0x600000edfd50_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600000edfde0_0 .var "state", 0 0;
v0x600000edfe70_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b39e8f0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a8d20 .functor BUFT 1, L_0x600000fd4500, C4<0>, C4<0>, C4<0>;
L_0x6000015a8d90 .functor BUFT 1, L_0x6000015a8d20, C4<0>, C4<0>, C4<0>;
L_0x6000015a8e00 .functor BUFT 1, L_0x600000fd4500, C4<0>, C4<0>, C4<0>;
o0x7fab8b0ced88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a8e70 .functor BUFT 1, o0x7fab8b0ced88, C4<0>, C4<0>, C4<0>;
v0x600004c20990_0 .net8 "Bitline1", 0 0, p0x7fab8b0cecc8;  1 drivers, strength-aware
v0x600004c20a20_0 .net8 "Bitline2", 0 0, p0x7fab8b0cecf8;  1 drivers, strength-aware
v0x600004c20ab0_0 .net "D", 0 0, L_0x600000fd4500;  1 drivers
v0x600004c20b40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c20bd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c20c60_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c20cf0_0 .net *"_ivl_0", 0 0, L_0x6000015a8d20;  1 drivers
v0x600004c20d80_0 .net *"_ivl_6", 0 0, L_0x6000015a8e00;  1 drivers
; Elide local net with no drivers, v0x600004c20e10_0 name=_ivl_8
v0x600004c20ea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c20f30_0 .net "dffOut", 0 0, L_0x600001531030;  1 drivers
v0x600004c20fc0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b39a5a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b39e8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531030 .functor BUFZ 1, v0x600004c20870_0, C4<0>, C4<0>, C4<0>;
v0x600004c20630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c206c0_0 .net "d", 0 0, L_0x600000fd4500;  alias, 1 drivers
v0x600004c20750_0 .net "q", 0 0, L_0x600001531030;  alias, 1 drivers
v0x600004c207e0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c20870_0 .var "state", 0 0;
v0x600004c20900_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b39a710 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a8ee0 .functor BUFT 1, L_0x600000fd45a0, C4<0>, C4<0>, C4<0>;
L_0x6000015a8f50 .functor BUFT 1, L_0x6000015a8ee0, C4<0>, C4<0>, C4<0>;
L_0x6000015a8fc0 .functor BUFT 1, L_0x600000fd45a0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cf178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a9030 .functor BUFT 1, o0x7fab8b0cf178, C4<0>, C4<0>, C4<0>;
v0x600004c213b0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cf0b8;  1 drivers, strength-aware
v0x600004c21440_0 .net8 "Bitline2", 0 0, p0x7fab8b0cf0e8;  1 drivers, strength-aware
v0x600004c214d0_0 .net "D", 0 0, L_0x600000fd45a0;  1 drivers
v0x600004c21560_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c215f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c21680_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c21710_0 .net *"_ivl_0", 0 0, L_0x6000015a8ee0;  1 drivers
v0x600004c217a0_0 .net *"_ivl_6", 0 0, L_0x6000015a8fc0;  1 drivers
; Elide local net with no drivers, v0x600004c21830_0 name=_ivl_8
v0x600004c218c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c21950_0 .net "dffOut", 0 0, L_0x600001530fc0;  1 drivers
v0x600004c219e0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3af120 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b39a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001530fc0 .functor BUFZ 1, v0x600004c21290_0, C4<0>, C4<0>, C4<0>;
v0x600004c21050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c210e0_0 .net "d", 0 0, L_0x600000fd45a0;  alias, 1 drivers
v0x600004c21170_0 .net "q", 0 0, L_0x600001530fc0;  alias, 1 drivers
v0x600004c21200_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c21290_0 .var "state", 0 0;
v0x600004c21320_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3af290 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a90a0 .functor BUFT 1, L_0x600000fd4640, C4<0>, C4<0>, C4<0>;
L_0x6000015a9110 .functor BUFT 1, L_0x6000015a90a0, C4<0>, C4<0>, C4<0>;
L_0x6000015a9180 .functor BUFT 1, L_0x600000fd4640, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cf568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a91f0 .functor BUFT 1, o0x7fab8b0cf568, C4<0>, C4<0>, C4<0>;
v0x600004c21dd0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cf4a8;  1 drivers, strength-aware
v0x600004c21e60_0 .net8 "Bitline2", 0 0, p0x7fab8b0cf4d8;  1 drivers, strength-aware
v0x600004c21ef0_0 .net "D", 0 0, L_0x600000fd4640;  1 drivers
v0x600004c21f80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c22010_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c220a0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c22130_0 .net *"_ivl_0", 0 0, L_0x6000015a90a0;  1 drivers
v0x600004c221c0_0 .net *"_ivl_6", 0 0, L_0x6000015a9180;  1 drivers
; Elide local net with no drivers, v0x600004c22250_0 name=_ivl_8
v0x600004c222e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c22370_0 .net "dffOut", 0 0, L_0x600001544000;  1 drivers
v0x600004c22400_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3aaf40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3af290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544000 .functor BUFZ 1, v0x600004c21cb0_0, C4<0>, C4<0>, C4<0>;
v0x600004c21a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c21b00_0 .net "d", 0 0, L_0x600000fd4640;  alias, 1 drivers
v0x600004c21b90_0 .net "q", 0 0, L_0x600001544000;  alias, 1 drivers
v0x600004c21c20_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c21cb0_0 .var "state", 0 0;
v0x600004c21d40_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3ab0b0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a9260 .functor BUFT 1, L_0x600000fd46e0, C4<0>, C4<0>, C4<0>;
L_0x6000015a92d0 .functor BUFT 1, L_0x6000015a9260, C4<0>, C4<0>, C4<0>;
L_0x6000015a9340 .functor BUFT 1, L_0x600000fd46e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cf958 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a93b0 .functor BUFT 1, o0x7fab8b0cf958, C4<0>, C4<0>, C4<0>;
v0x600004c227f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0cf898;  1 drivers, strength-aware
v0x600004c22880_0 .net8 "Bitline2", 0 0, p0x7fab8b0cf8c8;  1 drivers, strength-aware
v0x600004c22910_0 .net "D", 0 0, L_0x600000fd46e0;  1 drivers
v0x600004c229a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c22a30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c22ac0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c22b50_0 .net *"_ivl_0", 0 0, L_0x6000015a9260;  1 drivers
v0x600004c22be0_0 .net *"_ivl_6", 0 0, L_0x6000015a9340;  1 drivers
; Elide local net with no drivers, v0x600004c22c70_0 name=_ivl_8
v0x600004c22d00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c22d90_0 .net "dffOut", 0 0, L_0x600001544070;  1 drivers
v0x600004c22e20_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3a6b40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ab0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544070 .functor BUFZ 1, v0x600004c226d0_0, C4<0>, C4<0>, C4<0>;
v0x600004c22490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c22520_0 .net "d", 0 0, L_0x600000fd46e0;  alias, 1 drivers
v0x600004c225b0_0 .net "q", 0 0, L_0x600001544070;  alias, 1 drivers
v0x600004c22640_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c226d0_0 .var "state", 0 0;
v0x600004c22760_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3a6cb0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a9420 .functor BUFT 1, L_0x600000fd4780, C4<0>, C4<0>, C4<0>;
L_0x6000015a9490 .functor BUFT 1, L_0x6000015a9420, C4<0>, C4<0>, C4<0>;
L_0x6000015a9500 .functor BUFT 1, L_0x600000fd4780, C4<0>, C4<0>, C4<0>;
o0x7fab8b0cfd48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a9570 .functor BUFT 1, o0x7fab8b0cfd48, C4<0>, C4<0>, C4<0>;
v0x600004c23210_0 .net8 "Bitline1", 0 0, p0x7fab8b0cfc88;  1 drivers, strength-aware
v0x600004c232a0_0 .net8 "Bitline2", 0 0, p0x7fab8b0cfcb8;  1 drivers, strength-aware
v0x600004c23330_0 .net "D", 0 0, L_0x600000fd4780;  1 drivers
v0x600004c233c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c23450_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c234e0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c23570_0 .net *"_ivl_0", 0 0, L_0x6000015a9420;  1 drivers
v0x600004c23600_0 .net *"_ivl_6", 0 0, L_0x6000015a9500;  1 drivers
; Elide local net with no drivers, v0x600004c23690_0 name=_ivl_8
v0x600004c23720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c237b0_0 .net "dffOut", 0 0, L_0x6000015440e0;  1 drivers
v0x600004c23840_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3a2960 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3a6cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015440e0 .functor BUFZ 1, v0x600004c230f0_0, C4<0>, C4<0>, C4<0>;
v0x600004c22eb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c22f40_0 .net "d", 0 0, L_0x600000fd4780;  alias, 1 drivers
v0x600004c22fd0_0 .net "q", 0 0, L_0x6000015440e0;  alias, 1 drivers
v0x600004c23060_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c230f0_0 .var "state", 0 0;
v0x600004c23180_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3a2ad0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a95e0 .functor BUFT 1, L_0x600000fd4820, C4<0>, C4<0>, C4<0>;
L_0x6000015a9650 .functor BUFT 1, L_0x6000015a95e0, C4<0>, C4<0>, C4<0>;
L_0x6000015a96c0 .functor BUFT 1, L_0x600000fd4820, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d0138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a9730 .functor BUFT 1, o0x7fab8b0d0138, C4<0>, C4<0>, C4<0>;
v0x600004c23c30_0 .net8 "Bitline1", 0 0, p0x7fab8b0d0078;  1 drivers, strength-aware
v0x600004c23cc0_0 .net8 "Bitline2", 0 0, p0x7fab8b0d00a8;  1 drivers, strength-aware
v0x600004c23d50_0 .net "D", 0 0, L_0x600000fd4820;  1 drivers
v0x600004c23de0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c23e70_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c23f00_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c24000_0 .net *"_ivl_0", 0 0, L_0x6000015a95e0;  1 drivers
v0x600004c24090_0 .net *"_ivl_6", 0 0, L_0x6000015a96c0;  1 drivers
; Elide local net with no drivers, v0x600004c24120_0 name=_ivl_8
v0x600004c241b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c24240_0 .net "dffOut", 0 0, L_0x600001544150;  1 drivers
v0x600004c242d0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3f8140 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3a2ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544150 .functor BUFZ 1, v0x600004c23b10_0, C4<0>, C4<0>, C4<0>;
v0x600004c238d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c23960_0 .net "d", 0 0, L_0x600000fd4820;  alias, 1 drivers
v0x600004c239f0_0 .net "q", 0 0, L_0x600001544150;  alias, 1 drivers
v0x600004c23a80_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c23b10_0 .var "state", 0 0;
v0x600004c23ba0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3f82b0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a97a0 .functor BUFT 1, L_0x600000fd48c0, C4<0>, C4<0>, C4<0>;
L_0x6000015a9810 .functor BUFT 1, L_0x6000015a97a0, C4<0>, C4<0>, C4<0>;
L_0x6000015a9880 .functor BUFT 1, L_0x600000fd48c0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d0528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a98f0 .functor BUFT 1, o0x7fab8b0d0528, C4<0>, C4<0>, C4<0>;
v0x600004c246c0_0 .net8 "Bitline1", 0 0, p0x7fab8b0d0468;  1 drivers, strength-aware
v0x600004c24750_0 .net8 "Bitline2", 0 0, p0x7fab8b0d0498;  1 drivers, strength-aware
v0x600004c247e0_0 .net "D", 0 0, L_0x600000fd48c0;  1 drivers
v0x600004c24870_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c24900_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c24990_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c24a20_0 .net *"_ivl_0", 0 0, L_0x6000015a97a0;  1 drivers
v0x600004c24ab0_0 .net *"_ivl_6", 0 0, L_0x6000015a9880;  1 drivers
; Elide local net with no drivers, v0x600004c24b40_0 name=_ivl_8
v0x600004c24bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c24c60_0 .net "dffOut", 0 0, L_0x6000015441c0;  1 drivers
v0x600004c24cf0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3f1c50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3f82b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015441c0 .functor BUFZ 1, v0x600004c245a0_0, C4<0>, C4<0>, C4<0>;
v0x600004c24360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c243f0_0 .net "d", 0 0, L_0x600000fd48c0;  alias, 1 drivers
v0x600004c24480_0 .net "q", 0 0, L_0x6000015441c0;  alias, 1 drivers
v0x600004c24510_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c245a0_0 .var "state", 0 0;
v0x600004c24630_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3f1dc0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a9960 .functor BUFT 1, L_0x600000fd4960, C4<0>, C4<0>, C4<0>;
L_0x6000015a99d0 .functor BUFT 1, L_0x6000015a9960, C4<0>, C4<0>, C4<0>;
L_0x6000015a9a40 .functor BUFT 1, L_0x600000fd4960, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d0918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a9ab0 .functor BUFT 1, o0x7fab8b0d0918, C4<0>, C4<0>, C4<0>;
v0x600004c250e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0d0858;  1 drivers, strength-aware
v0x600004c25170_0 .net8 "Bitline2", 0 0, p0x7fab8b0d0888;  1 drivers, strength-aware
v0x600004c25200_0 .net "D", 0 0, L_0x600000fd4960;  1 drivers
v0x600004c25290_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c25320_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c253b0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c25440_0 .net *"_ivl_0", 0 0, L_0x6000015a9960;  1 drivers
v0x600004c254d0_0 .net *"_ivl_6", 0 0, L_0x6000015a9a40;  1 drivers
; Elide local net with no drivers, v0x600004c25560_0 name=_ivl_8
v0x600004c255f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c25680_0 .net "dffOut", 0 0, L_0x600001544230;  1 drivers
v0x600004c25710_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba12840 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3f1dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544230 .functor BUFZ 1, v0x600004c24fc0_0, C4<0>, C4<0>, C4<0>;
v0x600004c24d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c24e10_0 .net "d", 0 0, L_0x600000fd4960;  alias, 1 drivers
v0x600004c24ea0_0 .net "q", 0 0, L_0x600001544230;  alias, 1 drivers
v0x600004c24f30_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c24fc0_0 .var "state", 0 0;
v0x600004c25050_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba129b0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a9b20 .functor BUFT 1, L_0x600000fd4a00, C4<0>, C4<0>, C4<0>;
L_0x6000015a9b90 .functor BUFT 1, L_0x6000015a9b20, C4<0>, C4<0>, C4<0>;
L_0x6000015a9c00 .functor BUFT 1, L_0x600000fd4a00, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d0d08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a9c70 .functor BUFT 1, o0x7fab8b0d0d08, C4<0>, C4<0>, C4<0>;
v0x600004c25b00_0 .net8 "Bitline1", 0 0, p0x7fab8b0d0c48;  1 drivers, strength-aware
v0x600004c25b90_0 .net8 "Bitline2", 0 0, p0x7fab8b0d0c78;  1 drivers, strength-aware
v0x600004c25c20_0 .net "D", 0 0, L_0x600000fd4a00;  1 drivers
v0x600004c25cb0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c25d40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c25dd0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c25e60_0 .net *"_ivl_0", 0 0, L_0x6000015a9b20;  1 drivers
v0x600004c25ef0_0 .net *"_ivl_6", 0 0, L_0x6000015a9c00;  1 drivers
; Elide local net with no drivers, v0x600004c25f80_0 name=_ivl_8
v0x600004c26010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c260a0_0 .net "dffOut", 0 0, L_0x6000015442a0;  1 drivers
v0x600004c26130_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba04e50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba129b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015442a0 .functor BUFZ 1, v0x600004c259e0_0, C4<0>, C4<0>, C4<0>;
v0x600004c257a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c25830_0 .net "d", 0 0, L_0x600000fd4a00;  alias, 1 drivers
v0x600004c258c0_0 .net "q", 0 0, L_0x6000015442a0;  alias, 1 drivers
v0x600004c25950_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c259e0_0 .var "state", 0 0;
v0x600004c25a70_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba04fc0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a9ce0 .functor BUFT 1, L_0x600000fd4aa0, C4<0>, C4<0>, C4<0>;
L_0x6000015a9d50 .functor BUFT 1, L_0x6000015a9ce0, C4<0>, C4<0>, C4<0>;
L_0x6000015a9dc0 .functor BUFT 1, L_0x600000fd4aa0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d10f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a9e30 .functor BUFT 1, o0x7fab8b0d10f8, C4<0>, C4<0>, C4<0>;
v0x600004c26520_0 .net8 "Bitline1", 0 0, p0x7fab8b0d1038;  1 drivers, strength-aware
v0x600004c265b0_0 .net8 "Bitline2", 0 0, p0x7fab8b0d1068;  1 drivers, strength-aware
v0x600004c26640_0 .net "D", 0 0, L_0x600000fd4aa0;  1 drivers
v0x600004c266d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c26760_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c267f0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c26880_0 .net *"_ivl_0", 0 0, L_0x6000015a9ce0;  1 drivers
v0x600004c26910_0 .net *"_ivl_6", 0 0, L_0x6000015a9dc0;  1 drivers
; Elide local net with no drivers, v0x600004c269a0_0 name=_ivl_8
v0x600004c26a30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c26ac0_0 .net "dffOut", 0 0, L_0x600001544310;  1 drivers
v0x600004c26b50_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba0c990 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba04fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544310 .functor BUFZ 1, v0x600004c26400_0, C4<0>, C4<0>, C4<0>;
v0x600004c261c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c26250_0 .net "d", 0 0, L_0x600000fd4aa0;  alias, 1 drivers
v0x600004c262e0_0 .net "q", 0 0, L_0x600001544310;  alias, 1 drivers
v0x600004c26370_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c26400_0 .var "state", 0 0;
v0x600004c26490_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba0cb00 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a9ea0 .functor BUFT 1, L_0x600000fd4b40, C4<0>, C4<0>, C4<0>;
L_0x6000015a9f10 .functor BUFT 1, L_0x6000015a9ea0, C4<0>, C4<0>, C4<0>;
L_0x6000015a9f80 .functor BUFT 1, L_0x600000fd4b40, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d14e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a9ff0 .functor BUFT 1, o0x7fab8b0d14e8, C4<0>, C4<0>, C4<0>;
v0x600004c26f40_0 .net8 "Bitline1", 0 0, p0x7fab8b0d1428;  1 drivers, strength-aware
v0x600004c26fd0_0 .net8 "Bitline2", 0 0, p0x7fab8b0d1458;  1 drivers, strength-aware
v0x600004c27060_0 .net "D", 0 0, L_0x600000fd4b40;  1 drivers
v0x600004c270f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c27180_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c27210_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c272a0_0 .net *"_ivl_0", 0 0, L_0x6000015a9ea0;  1 drivers
v0x600004c27330_0 .net *"_ivl_6", 0 0, L_0x6000015a9f80;  1 drivers
; Elide local net with no drivers, v0x600004c273c0_0 name=_ivl_8
v0x600004c27450_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c274e0_0 .net "dffOut", 0 0, L_0x600001544380;  1 drivers
v0x600004c27570_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba087b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba0cb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544380 .functor BUFZ 1, v0x600004c26e20_0, C4<0>, C4<0>, C4<0>;
v0x600004c26be0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c26c70_0 .net "d", 0 0, L_0x600000fd4b40;  alias, 1 drivers
v0x600004c26d00_0 .net "q", 0 0, L_0x600001544380;  alias, 1 drivers
v0x600004c26d90_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c26e20_0 .var "state", 0 0;
v0x600004c26eb0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba08920 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba2b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aa060 .functor BUFT 1, L_0x600000fd4be0, C4<0>, C4<0>, C4<0>;
L_0x6000015aa0d0 .functor BUFT 1, L_0x6000015aa060, C4<0>, C4<0>, C4<0>;
L_0x6000015aa140 .functor BUFT 1, L_0x600000fd4be0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d18d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aa1b0 .functor BUFT 1, o0x7fab8b0d18d8, C4<0>, C4<0>, C4<0>;
v0x600004c27960_0 .net8 "Bitline1", 0 0, p0x7fab8b0d1818;  1 drivers, strength-aware
v0x600004c279f0_0 .net8 "Bitline2", 0 0, p0x7fab8b0d1848;  1 drivers, strength-aware
v0x600004c27a80_0 .net "D", 0 0, L_0x600000fd4be0;  1 drivers
v0x600004c27b10_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94c70;  alias, 1 drivers
v0x600004c27ba0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94cb8;  alias, 1 drivers
v0x600004c27c30_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c27cc0_0 .net *"_ivl_0", 0 0, L_0x6000015aa060;  1 drivers
v0x600004c27d50_0 .net *"_ivl_6", 0 0, L_0x6000015aa140;  1 drivers
; Elide local net with no drivers, v0x600004c27de0_0 name=_ivl_8
v0x600004c27e70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c27f00_0 .net "dffOut", 0 0, L_0x6000015443f0;  1 drivers
v0x600004c28000_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba046e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba08920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015443f0 .functor BUFZ 1, v0x600004c27840_0, C4<0>, C4<0>, C4<0>;
v0x600004c27600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c27690_0 .net "d", 0 0, L_0x600000fd4be0;  alias, 1 drivers
v0x600004c27720_0 .net "q", 0 0, L_0x6000015443f0;  alias, 1 drivers
v0x600004c277b0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c27840_0 .var "state", 0 0;
v0x600004c278d0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba04850 .scope module, "MemRead_dff" "dff" 18 37, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c28510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c285a0_0 .net "d", 0 0, L_0x600001510770;  alias, 1 drivers
v0x600004c28630_0 .net "q", 0 0, v0x600004c28750_0;  alias, 1 drivers
v0x600004c286c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c28750_0 .var "state", 0 0;
v0x600004c287e0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3f88b0 .scope module, "MemWrite_dff" "dff" 18 38, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c28870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c28900_0 .net "d", 0 0, L_0x600001510700;  alias, 1 drivers
v0x600004c28990_0 .net "q", 0 0, v0x600004c28ab0_0;  alias, 1 drivers
v0x600004c28a20_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c28ab0_0 .var "state", 0 0;
v0x600004c28b40_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3f8a20 .scope module, "MemtoReg_dff" "dff" 18 39, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015324c0 .functor BUFZ 1, v0x600004c28e10_0, C4<0>, C4<0>, C4<0>;
v0x600004c28bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c28c60_0 .net "d", 0 0, L_0x600001510850;  alias, 1 drivers
v0x600004c28cf0_0 .net "q", 0 0, L_0x6000015324c0;  alias, 1 drivers
v0x600004c28d80_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c28e10_0 .var "state", 0 0;
v0x600004c28ea0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3fc430 .scope module, "RegWrite_dff" "dff" 18 36, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c28f30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c28fc0_0 .net "d", 0 0, L_0x6000015107e0;  alias, 1 drivers
v0x600004c29050_0 .net "q", 0 0, v0x600004c29170_0;  alias, 1 drivers
v0x600004c290e0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c29170_0 .var "state", 0 0;
v0x600004c29200_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3fc5a0 .scope module, "SavePC_dff" "dff" 18 40, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001532450 .functor BUFZ 1, v0x600004c294d0_0, C4<0>, C4<0>, C4<0>;
v0x600004c29290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c29320_0 .net "d", 0 0, L_0x600001510540;  alias, 1 drivers
v0x600004c293b0_0 .net "q", 0 0, L_0x600001532450;  alias, 1 drivers
v0x600004c29440_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c294d0_0 .var "state", 0 0;
v0x600004c29560_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b39f2f0 .scope module, "Source2_dff[0]" "dff" 18 45, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c295f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c29680_0 .net "d", 0 0, L_0x600000fd2bc0;  1 drivers
v0x600004c29710_0 .net "q", 0 0, v0x600004c29830_0;  1 drivers
v0x600004c297a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c29830_0 .var "state", 0 0;
v0x600004c298c0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b39f460 .scope module, "Source2_dff[1]" "dff" 18 45, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c29950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c299e0_0 .net "d", 0 0, L_0x600000fd2c60;  1 drivers
v0x600004c29a70_0 .net "q", 0 0, v0x600004c29b90_0;  1 drivers
v0x600004c29b00_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c29b90_0 .var "state", 0 0;
v0x600004c29c20_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3a71a0 .scope module, "Source2_dff[2]" "dff" 18 45, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c29cb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c29d40_0 .net "d", 0 0, L_0x600000fd2d00;  1 drivers
v0x600004c29dd0_0 .net "q", 0 0, v0x600004c29ef0_0;  1 drivers
v0x600004c29e60_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c29ef0_0 .var "state", 0 0;
v0x600004c29f80_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3a7310 .scope module, "Source2_dff[3]" "dff" 18 45, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c2a010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2a0a0_0 .net "d", 0 0, L_0x600000fd2da0;  1 drivers
v0x600004c2a130_0 .net "q", 0 0, v0x600004c2a250_0;  1 drivers
v0x600004c2a1c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2a250_0 .var "state", 0 0;
v0x600004c2a2e0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3a7480 .scope module, "b_reg" "Register" 18 51, 5 100 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c346c0_0 .net8 "Bitline1", 15 0, p0x7fab8bb02798;  alias, 0 drivers, strength-aware
o0x7fab8bb027c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb06c0 .island tran;
p0x7fab8bb027c8 .port I0x600003eb06c0, o0x7fab8bb027c8;
v0x600004c34750_0 .net8 "Bitline2", 15 0, p0x7fab8bb027c8;  0 drivers, strength-aware
v0x600004c347e0_0 .net "D", 15 0, L_0x600000fd6300;  alias, 1 drivers
L_0x7fab8bb94be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c34870_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  1 drivers
L_0x7fab8bb94c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c34900_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  1 drivers
v0x600004c34990_0 .net "WriteReg", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c34a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c34ab0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
L_0x600000fd3840 .part L_0x600000fd6300, 0, 1;
L_0x600000fd38e0 .part L_0x600000fd6300, 1, 1;
L_0x600000fd3980 .part L_0x600000fd6300, 2, 1;
L_0x600000fd3a20 .part L_0x600000fd6300, 3, 1;
L_0x600000fd3ac0 .part L_0x600000fd6300, 4, 1;
L_0x600000fd3b60 .part L_0x600000fd6300, 5, 1;
L_0x600000fd3c00 .part L_0x600000fd6300, 6, 1;
L_0x600000fd3ca0 .part L_0x600000fd6300, 7, 1;
L_0x600000fd3d40 .part L_0x600000fd6300, 8, 1;
L_0x600000fd3de0 .part L_0x600000fd6300, 9, 1;
L_0x600000fd3e80 .part L_0x600000fd6300, 10, 1;
L_0x600000fd3f20 .part L_0x600000fd6300, 11, 1;
L_0x600000fd4000 .part L_0x600000fd6300, 12, 1;
L_0x600000fd40a0 .part L_0x600000fd6300, 13, 1;
L_0x600000fd4140 .part L_0x600000fd6300, 14, 1;
L_0x600000fd41e0 .part L_0x600000fd6300, 15, 1;
p0x7fab8b0d29b8 .port I0x600003eb0540, L_0x6000015a6a70;
 .tranvp 16 1 0, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8b0d29b8;
p0x7fab8b0d2e08 .port I0x600003eb0540, L_0x6000015a6c30;
 .tranvp 16 1 1, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8b0d2e08;
p0x7fab8b0d31f8 .port I0x600003eb0540, L_0x6000015a6df0;
 .tranvp 16 1 2, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8b0d31f8;
p0x7fab8b0d35e8 .port I0x600003eb0540, L_0x6000015a6fb0;
 .tranvp 16 1 3, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8b0d35e8;
p0x7fab8b0d39d8 .port I0x600003eb0540, L_0x6000015a7170;
 .tranvp 16 1 4, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8b0d39d8;
p0x7fab8b0d3dc8 .port I0x600003eb0540, L_0x6000015a7330;
 .tranvp 16 1 5, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8b0d3dc8;
p0x7fab8bb001b8 .port I0x600003eb0540, L_0x6000015a74f0;
 .tranvp 16 1 6, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb001b8;
p0x7fab8bb005a8 .port I0x600003eb0540, L_0x6000015a76b0;
 .tranvp 16 1 7, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb005a8;
p0x7fab8bb00998 .port I0x600003eb0540, L_0x6000015a7870;
 .tranvp 16 1 8, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb00998;
p0x7fab8bb00d88 .port I0x600003eb0540, L_0x6000015a7a30;
 .tranvp 16 1 9, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb00d88;
p0x7fab8bb01178 .port I0x600003eb0540, L_0x6000015a7bf0;
 .tranvp 16 1 10, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb01178;
p0x7fab8bb01568 .port I0x600003eb0540, L_0x6000015a7db0;
 .tranvp 16 1 11, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb01568;
p0x7fab8bb01958 .port I0x600003eb0540, L_0x6000015a7f70;
 .tranvp 16 1 12, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb01958;
p0x7fab8bb01d48 .port I0x600003eb0540, L_0x6000015a8150;
 .tranvp 16 1 13, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb01d48;
p0x7fab8bb02138 .port I0x600003eb0540, L_0x6000015a8310;
 .tranvp 16 1 14, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb02138;
p0x7fab8bb02528 .port I0x600003eb0540, L_0x6000015a84d0;
 .tranvp 16 1 15, I0x600003eb0540, p0x7fab8bb02798 p0x7fab8bb02528;
p0x7fab8b0d29e8 .port I0x600003eb06c0, L_0x6000015a6b50;
 .tranvp 16 1 0, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8b0d29e8;
p0x7fab8b0d2e38 .port I0x600003eb06c0, L_0x6000015a6d10;
 .tranvp 16 1 1, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8b0d2e38;
p0x7fab8b0d3228 .port I0x600003eb06c0, L_0x6000015a6ed0;
 .tranvp 16 1 2, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8b0d3228;
p0x7fab8b0d3618 .port I0x600003eb06c0, L_0x6000015a7090;
 .tranvp 16 1 3, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8b0d3618;
p0x7fab8b0d3a08 .port I0x600003eb06c0, L_0x6000015a7250;
 .tranvp 16 1 4, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8b0d3a08;
p0x7fab8b0d3df8 .port I0x600003eb06c0, L_0x6000015a7410;
 .tranvp 16 1 5, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8b0d3df8;
p0x7fab8bb001e8 .port I0x600003eb06c0, L_0x6000015a75d0;
 .tranvp 16 1 6, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb001e8;
p0x7fab8bb005d8 .port I0x600003eb06c0, L_0x6000015a7790;
 .tranvp 16 1 7, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb005d8;
p0x7fab8bb009c8 .port I0x600003eb06c0, L_0x6000015a7950;
 .tranvp 16 1 8, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb009c8;
p0x7fab8bb00db8 .port I0x600003eb06c0, L_0x6000015a7b10;
 .tranvp 16 1 9, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb00db8;
p0x7fab8bb011a8 .port I0x600003eb06c0, L_0x6000015a7cd0;
 .tranvp 16 1 10, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb011a8;
p0x7fab8bb01598 .port I0x600003eb06c0, L_0x6000015a7e90;
 .tranvp 16 1 11, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb01598;
p0x7fab8bb01988 .port I0x600003eb06c0, L_0x6000015a8070;
 .tranvp 16 1 12, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb01988;
p0x7fab8bb01d78 .port I0x600003eb06c0, L_0x6000015a8230;
 .tranvp 16 1 13, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb01d78;
p0x7fab8bb02168 .port I0x600003eb06c0, L_0x6000015a83f0;
 .tranvp 16 1 14, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb02168;
p0x7fab8bb02558 .port I0x600003eb06c0, L_0x6000015a85b0;
 .tranvp 16 1 15, I0x600003eb06c0, p0x7fab8bb027c8 p0x7fab8bb02558;
S_0x7fab8b3ee400 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a6a00 .functor BUFT 1, L_0x600000fd3840, C4<0>, C4<0>, C4<0>;
L_0x6000015a6a70 .functor BUFT 1, L_0x6000015a6a00, C4<0>, C4<0>, C4<0>;
L_0x6000015a6ae0 .functor BUFT 1, L_0x600000fd3840, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d2ad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a6b50 .functor BUFT 1, o0x7fab8b0d2ad8, C4<0>, C4<0>, C4<0>;
v0x600004c2a6d0_0 .net8 "Bitline1", 0 0, p0x7fab8b0d29b8;  1 drivers, strength-aware
v0x600004c2a760_0 .net8 "Bitline2", 0 0, p0x7fab8b0d29e8;  1 drivers, strength-aware
v0x600004c2a7f0_0 .net "D", 0 0, L_0x600000fd3840;  1 drivers
v0x600004c2a880_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2a910_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2a9a0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2aa30_0 .net *"_ivl_0", 0 0, L_0x6000015a6a00;  1 drivers
v0x600004c2aac0_0 .net *"_ivl_6", 0 0, L_0x6000015a6ae0;  1 drivers
; Elide local net with no drivers, v0x600004c2ab50_0 name=_ivl_8
v0x600004c2abe0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2ac70_0 .net "dffOut", 0 0, L_0x6000015318f0;  1 drivers
v0x600004c2ad00_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3ee570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3ee400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015318f0 .functor BUFZ 1, v0x600004c2a5b0_0, C4<0>, C4<0>, C4<0>;
v0x600004c2a370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2a400_0 .net "d", 0 0, L_0x600000fd3840;  alias, 1 drivers
v0x600004c2a490_0 .net "q", 0 0, L_0x6000015318f0;  alias, 1 drivers
v0x600004c2a520_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2a5b0_0 .var "state", 0 0;
v0x600004c2a640_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3bac70 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a6bc0 .functor BUFT 1, L_0x600000fd38e0, C4<0>, C4<0>, C4<0>;
L_0x6000015a6c30 .functor BUFT 1, L_0x6000015a6bc0, C4<0>, C4<0>, C4<0>;
L_0x6000015a6ca0 .functor BUFT 1, L_0x600000fd38e0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d2ec8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a6d10 .functor BUFT 1, o0x7fab8b0d2ec8, C4<0>, C4<0>, C4<0>;
v0x600004c2b0f0_0 .net8 "Bitline1", 0 0, p0x7fab8b0d2e08;  1 drivers, strength-aware
v0x600004c2b180_0 .net8 "Bitline2", 0 0, p0x7fab8b0d2e38;  1 drivers, strength-aware
v0x600004c2b210_0 .net "D", 0 0, L_0x600000fd38e0;  1 drivers
v0x600004c2b2a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2b330_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2b3c0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2b450_0 .net *"_ivl_0", 0 0, L_0x6000015a6bc0;  1 drivers
v0x600004c2b4e0_0 .net *"_ivl_6", 0 0, L_0x6000015a6ca0;  1 drivers
; Elide local net with no drivers, v0x600004c2b570_0 name=_ivl_8
v0x600004c2b600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2b690_0 .net "dffOut", 0 0, L_0x600001531880;  1 drivers
v0x600004c2b720_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3bade0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3bac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531880 .functor BUFZ 1, v0x600004c2afd0_0, C4<0>, C4<0>, C4<0>;
v0x600004c2ad90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2ae20_0 .net "d", 0 0, L_0x600000fd38e0;  alias, 1 drivers
v0x600004c2aeb0_0 .net "q", 0 0, L_0x600001531880;  alias, 1 drivers
v0x600004c2af40_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2afd0_0 .var "state", 0 0;
v0x600004c2b060_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b80e0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a6d80 .functor BUFT 1, L_0x600000fd3980, C4<0>, C4<0>, C4<0>;
L_0x6000015a6df0 .functor BUFT 1, L_0x6000015a6d80, C4<0>, C4<0>, C4<0>;
L_0x6000015a6e60 .functor BUFT 1, L_0x600000fd3980, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d32b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a6ed0 .functor BUFT 1, o0x7fab8b0d32b8, C4<0>, C4<0>, C4<0>;
v0x600004c2bb10_0 .net8 "Bitline1", 0 0, p0x7fab8b0d31f8;  1 drivers, strength-aware
v0x600004c2bba0_0 .net8 "Bitline2", 0 0, p0x7fab8b0d3228;  1 drivers, strength-aware
v0x600004c2bc30_0 .net "D", 0 0, L_0x600000fd3980;  1 drivers
v0x600004c2bcc0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2bd50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2bde0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2be70_0 .net *"_ivl_0", 0 0, L_0x6000015a6d80;  1 drivers
v0x600004c2bf00_0 .net *"_ivl_6", 0 0, L_0x6000015a6e60;  1 drivers
; Elide local net with no drivers, v0x600004c2c000_0 name=_ivl_8
v0x600004c2c090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2c120_0 .net "dffOut", 0 0, L_0x600001531810;  1 drivers
v0x600004c2c1b0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b8250 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b80e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531810 .functor BUFZ 1, v0x600004c2b9f0_0, C4<0>, C4<0>, C4<0>;
v0x600004c2b7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2b840_0 .net "d", 0 0, L_0x600000fd3980;  alias, 1 drivers
v0x600004c2b8d0_0 .net "q", 0 0, L_0x600001531810;  alias, 1 drivers
v0x600004c2b960_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2b9f0_0 .var "state", 0 0;
v0x600004c2ba80_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b3520 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a6f40 .functor BUFT 1, L_0x600000fd3a20, C4<0>, C4<0>, C4<0>;
L_0x6000015a6fb0 .functor BUFT 1, L_0x6000015a6f40, C4<0>, C4<0>, C4<0>;
L_0x6000015a7020 .functor BUFT 1, L_0x600000fd3a20, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d36a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a7090 .functor BUFT 1, o0x7fab8b0d36a8, C4<0>, C4<0>, C4<0>;
v0x600004c2c5a0_0 .net8 "Bitline1", 0 0, p0x7fab8b0d35e8;  1 drivers, strength-aware
v0x600004c2c630_0 .net8 "Bitline2", 0 0, p0x7fab8b0d3618;  1 drivers, strength-aware
v0x600004c2c6c0_0 .net "D", 0 0, L_0x600000fd3a20;  1 drivers
v0x600004c2c750_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2c7e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2c870_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2c900_0 .net *"_ivl_0", 0 0, L_0x6000015a6f40;  1 drivers
v0x600004c2c990_0 .net *"_ivl_6", 0 0, L_0x6000015a7020;  1 drivers
; Elide local net with no drivers, v0x600004c2ca20_0 name=_ivl_8
v0x600004c2cab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2cb40_0 .net "dffOut", 0 0, L_0x6000015317a0;  1 drivers
v0x600004c2cbd0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b3690 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b3520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015317a0 .functor BUFZ 1, v0x600004c2c480_0, C4<0>, C4<0>, C4<0>;
v0x600004c2c240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2c2d0_0 .net "d", 0 0, L_0x600000fd3a20;  alias, 1 drivers
v0x600004c2c360_0 .net "q", 0 0, L_0x6000015317a0;  alias, 1 drivers
v0x600004c2c3f0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2c480_0 .var "state", 0 0;
v0x600004c2c510_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b3800 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a7100 .functor BUFT 1, L_0x600000fd3ac0, C4<0>, C4<0>, C4<0>;
L_0x6000015a7170 .functor BUFT 1, L_0x6000015a7100, C4<0>, C4<0>, C4<0>;
L_0x6000015a71e0 .functor BUFT 1, L_0x600000fd3ac0, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d3a98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a7250 .functor BUFT 1, o0x7fab8b0d3a98, C4<0>, C4<0>, C4<0>;
v0x600004c2cfc0_0 .net8 "Bitline1", 0 0, p0x7fab8b0d39d8;  1 drivers, strength-aware
v0x600004c2d050_0 .net8 "Bitline2", 0 0, p0x7fab8b0d3a08;  1 drivers, strength-aware
v0x600004c2d0e0_0 .net "D", 0 0, L_0x600000fd3ac0;  1 drivers
v0x600004c2d170_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2d200_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2d290_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2d320_0 .net *"_ivl_0", 0 0, L_0x6000015a7100;  1 drivers
v0x600004c2d3b0_0 .net *"_ivl_6", 0 0, L_0x6000015a71e0;  1 drivers
; Elide local net with no drivers, v0x600004c2d440_0 name=_ivl_8
v0x600004c2d4d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2d560_0 .net "dffOut", 0 0, L_0x600001531730;  1 drivers
v0x600004c2d5f0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b3970 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b3800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531730 .functor BUFZ 1, v0x600004c2cea0_0, C4<0>, C4<0>, C4<0>;
v0x600004c2cc60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2ccf0_0 .net "d", 0 0, L_0x600000fd3ac0;  alias, 1 drivers
v0x600004c2cd80_0 .net "q", 0 0, L_0x600001531730;  alias, 1 drivers
v0x600004c2ce10_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2cea0_0 .var "state", 0 0;
v0x600004c2cf30_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b3ae0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a72c0 .functor BUFT 1, L_0x600000fd3b60, C4<0>, C4<0>, C4<0>;
L_0x6000015a7330 .functor BUFT 1, L_0x6000015a72c0, C4<0>, C4<0>, C4<0>;
L_0x6000015a73a0 .functor BUFT 1, L_0x600000fd3b60, C4<0>, C4<0>, C4<0>;
o0x7fab8b0d3e88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a7410 .functor BUFT 1, o0x7fab8b0d3e88, C4<0>, C4<0>, C4<0>;
v0x600004c2d9e0_0 .net8 "Bitline1", 0 0, p0x7fab8b0d3dc8;  1 drivers, strength-aware
v0x600004c2da70_0 .net8 "Bitline2", 0 0, p0x7fab8b0d3df8;  1 drivers, strength-aware
v0x600004c2db00_0 .net "D", 0 0, L_0x600000fd3b60;  1 drivers
v0x600004c2db90_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2dc20_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2dcb0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2dd40_0 .net *"_ivl_0", 0 0, L_0x6000015a72c0;  1 drivers
v0x600004c2ddd0_0 .net *"_ivl_6", 0 0, L_0x6000015a73a0;  1 drivers
; Elide local net with no drivers, v0x600004c2de60_0 name=_ivl_8
v0x600004c2def0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2df80_0 .net "dffOut", 0 0, L_0x6000015316c0;  1 drivers
v0x600004c2e010_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b3c50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b3ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015316c0 .functor BUFZ 1, v0x600004c2d8c0_0, C4<0>, C4<0>, C4<0>;
v0x600004c2d680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2d710_0 .net "d", 0 0, L_0x600000fd3b60;  alias, 1 drivers
v0x600004c2d7a0_0 .net "q", 0 0, L_0x6000015316c0;  alias, 1 drivers
v0x600004c2d830_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2d8c0_0 .var "state", 0 0;
v0x600004c2d950_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b3dc0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a7480 .functor BUFT 1, L_0x600000fd3c00, C4<0>, C4<0>, C4<0>;
L_0x6000015a74f0 .functor BUFT 1, L_0x6000015a7480, C4<0>, C4<0>, C4<0>;
L_0x6000015a7560 .functor BUFT 1, L_0x600000fd3c00, C4<0>, C4<0>, C4<0>;
o0x7fab8bb00278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a75d0 .functor BUFT 1, o0x7fab8bb00278, C4<0>, C4<0>, C4<0>;
v0x600004c2e400_0 .net8 "Bitline1", 0 0, p0x7fab8bb001b8;  1 drivers, strength-aware
v0x600004c2e490_0 .net8 "Bitline2", 0 0, p0x7fab8bb001e8;  1 drivers, strength-aware
v0x600004c2e520_0 .net "D", 0 0, L_0x600000fd3c00;  1 drivers
v0x600004c2e5b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2e640_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2e6d0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2e760_0 .net *"_ivl_0", 0 0, L_0x6000015a7480;  1 drivers
v0x600004c2e7f0_0 .net *"_ivl_6", 0 0, L_0x6000015a7560;  1 drivers
; Elide local net with no drivers, v0x600004c2e880_0 name=_ivl_8
v0x600004c2e910_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2e9a0_0 .net "dffOut", 0 0, L_0x600001531650;  1 drivers
v0x600004c2ea30_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b3f30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b3dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531650 .functor BUFZ 1, v0x600004c2e2e0_0, C4<0>, C4<0>, C4<0>;
v0x600004c2e0a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2e130_0 .net "d", 0 0, L_0x600000fd3c00;  alias, 1 drivers
v0x600004c2e1c0_0 .net "q", 0 0, L_0x600001531650;  alias, 1 drivers
v0x600004c2e250_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2e2e0_0 .var "state", 0 0;
v0x600004c2e370_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b40a0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a7640 .functor BUFT 1, L_0x600000fd3ca0, C4<0>, C4<0>, C4<0>;
L_0x6000015a76b0 .functor BUFT 1, L_0x6000015a7640, C4<0>, C4<0>, C4<0>;
L_0x6000015a7720 .functor BUFT 1, L_0x600000fd3ca0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb00668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a7790 .functor BUFT 1, o0x7fab8bb00668, C4<0>, C4<0>, C4<0>;
v0x600004c2ee20_0 .net8 "Bitline1", 0 0, p0x7fab8bb005a8;  1 drivers, strength-aware
v0x600004c2eeb0_0 .net8 "Bitline2", 0 0, p0x7fab8bb005d8;  1 drivers, strength-aware
v0x600004c2ef40_0 .net "D", 0 0, L_0x600000fd3ca0;  1 drivers
v0x600004c2efd0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2f060_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2f0f0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2f180_0 .net *"_ivl_0", 0 0, L_0x6000015a7640;  1 drivers
v0x600004c2f210_0 .net *"_ivl_6", 0 0, L_0x6000015a7720;  1 drivers
; Elide local net with no drivers, v0x600004c2f2a0_0 name=_ivl_8
v0x600004c2f330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2f3c0_0 .net "dffOut", 0 0, L_0x6000015315e0;  1 drivers
v0x600004c2f450_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b4210 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b40a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015315e0 .functor BUFZ 1, v0x600004c2ed00_0, C4<0>, C4<0>, C4<0>;
v0x600004c2eac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2eb50_0 .net "d", 0 0, L_0x600000fd3ca0;  alias, 1 drivers
v0x600004c2ebe0_0 .net "q", 0 0, L_0x6000015315e0;  alias, 1 drivers
v0x600004c2ec70_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2ed00_0 .var "state", 0 0;
v0x600004c2ed90_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b4380 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a7800 .functor BUFT 1, L_0x600000fd3d40, C4<0>, C4<0>, C4<0>;
L_0x6000015a7870 .functor BUFT 1, L_0x6000015a7800, C4<0>, C4<0>, C4<0>;
L_0x6000015a78e0 .functor BUFT 1, L_0x600000fd3d40, C4<0>, C4<0>, C4<0>;
o0x7fab8bb00a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a7950 .functor BUFT 1, o0x7fab8bb00a58, C4<0>, C4<0>, C4<0>;
v0x600004c2f840_0 .net8 "Bitline1", 0 0, p0x7fab8bb00998;  1 drivers, strength-aware
v0x600004c2f8d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb009c8;  1 drivers, strength-aware
v0x600004c2f960_0 .net "D", 0 0, L_0x600000fd3d40;  1 drivers
v0x600004c2f9f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c2fa80_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c2fb10_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c2fba0_0 .net *"_ivl_0", 0 0, L_0x6000015a7800;  1 drivers
v0x600004c2fc30_0 .net *"_ivl_6", 0 0, L_0x6000015a78e0;  1 drivers
; Elide local net with no drivers, v0x600004c2fcc0_0 name=_ivl_8
v0x600004c2fd50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2fde0_0 .net "dffOut", 0 0, L_0x600001531570;  1 drivers
v0x600004c2fe70_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b44f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b4380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531570 .functor BUFZ 1, v0x600004c2f720_0, C4<0>, C4<0>, C4<0>;
v0x600004c2f4e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c2f570_0 .net "d", 0 0, L_0x600000fd3d40;  alias, 1 drivers
v0x600004c2f600_0 .net "q", 0 0, L_0x600001531570;  alias, 1 drivers
v0x600004c2f690_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c2f720_0 .var "state", 0 0;
v0x600004c2f7b0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b4660 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a79c0 .functor BUFT 1, L_0x600000fd3de0, C4<0>, C4<0>, C4<0>;
L_0x6000015a7a30 .functor BUFT 1, L_0x6000015a79c0, C4<0>, C4<0>, C4<0>;
L_0x6000015a7aa0 .functor BUFT 1, L_0x600000fd3de0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb00e48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a7b10 .functor BUFT 1, o0x7fab8bb00e48, C4<0>, C4<0>, C4<0>;
v0x600004c302d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb00d88;  1 drivers, strength-aware
v0x600004c30360_0 .net8 "Bitline2", 0 0, p0x7fab8bb00db8;  1 drivers, strength-aware
v0x600004c303f0_0 .net "D", 0 0, L_0x600000fd3de0;  1 drivers
v0x600004c30480_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c30510_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c305a0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c30630_0 .net *"_ivl_0", 0 0, L_0x6000015a79c0;  1 drivers
v0x600004c306c0_0 .net *"_ivl_6", 0 0, L_0x6000015a7aa0;  1 drivers
; Elide local net with no drivers, v0x600004c30750_0 name=_ivl_8
v0x600004c307e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c30870_0 .net "dffOut", 0 0, L_0x600001531500;  1 drivers
v0x600004c30900_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b47d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b4660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531500 .functor BUFZ 1, v0x600004c301b0_0, C4<0>, C4<0>, C4<0>;
v0x600004c2ff00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c30000_0 .net "d", 0 0, L_0x600000fd3de0;  alias, 1 drivers
v0x600004c30090_0 .net "q", 0 0, L_0x600001531500;  alias, 1 drivers
v0x600004c30120_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c301b0_0 .var "state", 0 0;
v0x600004c30240_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b4940 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a7b80 .functor BUFT 1, L_0x600000fd3e80, C4<0>, C4<0>, C4<0>;
L_0x6000015a7bf0 .functor BUFT 1, L_0x6000015a7b80, C4<0>, C4<0>, C4<0>;
L_0x6000015a7c60 .functor BUFT 1, L_0x600000fd3e80, C4<0>, C4<0>, C4<0>;
o0x7fab8bb01238 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a7cd0 .functor BUFT 1, o0x7fab8bb01238, C4<0>, C4<0>, C4<0>;
v0x600004c30cf0_0 .net8 "Bitline1", 0 0, p0x7fab8bb01178;  1 drivers, strength-aware
v0x600004c30d80_0 .net8 "Bitline2", 0 0, p0x7fab8bb011a8;  1 drivers, strength-aware
v0x600004c30e10_0 .net "D", 0 0, L_0x600000fd3e80;  1 drivers
v0x600004c30ea0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c30f30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c30fc0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c31050_0 .net *"_ivl_0", 0 0, L_0x6000015a7b80;  1 drivers
v0x600004c310e0_0 .net *"_ivl_6", 0 0, L_0x6000015a7c60;  1 drivers
; Elide local net with no drivers, v0x600004c31170_0 name=_ivl_8
v0x600004c31200_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c31290_0 .net "dffOut", 0 0, L_0x600001531490;  1 drivers
v0x600004c31320_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3b4ab0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b4940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531490 .functor BUFZ 1, v0x600004c30bd0_0, C4<0>, C4<0>, C4<0>;
v0x600004c30990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c30a20_0 .net "d", 0 0, L_0x600000fd3e80;  alias, 1 drivers
v0x600004c30ab0_0 .net "q", 0 0, L_0x600001531490;  alias, 1 drivers
v0x600004c30b40_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c30bd0_0 .var "state", 0 0;
v0x600004c30c60_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3b4c20 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a7d40 .functor BUFT 1, L_0x600000fd3f20, C4<0>, C4<0>, C4<0>;
L_0x6000015a7db0 .functor BUFT 1, L_0x6000015a7d40, C4<0>, C4<0>, C4<0>;
L_0x6000015a7e20 .functor BUFT 1, L_0x600000fd3f20, C4<0>, C4<0>, C4<0>;
o0x7fab8bb01628 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a7e90 .functor BUFT 1, o0x7fab8bb01628, C4<0>, C4<0>, C4<0>;
v0x600004c31710_0 .net8 "Bitline1", 0 0, p0x7fab8bb01568;  1 drivers, strength-aware
v0x600004c317a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb01598;  1 drivers, strength-aware
v0x600004c31830_0 .net "D", 0 0, L_0x600000fd3f20;  1 drivers
v0x600004c318c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c31950_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c319e0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c31a70_0 .net *"_ivl_0", 0 0, L_0x6000015a7d40;  1 drivers
v0x600004c31b00_0 .net *"_ivl_6", 0 0, L_0x6000015a7e20;  1 drivers
; Elide local net with no drivers, v0x600004c31b90_0 name=_ivl_8
v0x600004c31c20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c31cb0_0 .net "dffOut", 0 0, L_0x600001531420;  1 drivers
v0x600004c31d40_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b305240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3b4c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531420 .functor BUFZ 1, v0x600004c315f0_0, C4<0>, C4<0>, C4<0>;
v0x600004c313b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c31440_0 .net "d", 0 0, L_0x600000fd3f20;  alias, 1 drivers
v0x600004c314d0_0 .net "q", 0 0, L_0x600001531420;  alias, 1 drivers
v0x600004c31560_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c315f0_0 .var "state", 0 0;
v0x600004c31680_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3053b0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a7f00 .functor BUFT 1, L_0x600000fd4000, C4<0>, C4<0>, C4<0>;
L_0x6000015a7f70 .functor BUFT 1, L_0x6000015a7f00, C4<0>, C4<0>, C4<0>;
L_0x6000015a8000 .functor BUFT 1, L_0x600000fd4000, C4<0>, C4<0>, C4<0>;
o0x7fab8bb01a18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a8070 .functor BUFT 1, o0x7fab8bb01a18, C4<0>, C4<0>, C4<0>;
v0x600004c32130_0 .net8 "Bitline1", 0 0, p0x7fab8bb01958;  1 drivers, strength-aware
v0x600004c321c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb01988;  1 drivers, strength-aware
v0x600004c32250_0 .net "D", 0 0, L_0x600000fd4000;  1 drivers
v0x600004c322e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c32370_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c32400_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c32490_0 .net *"_ivl_0", 0 0, L_0x6000015a7f00;  1 drivers
v0x600004c32520_0 .net *"_ivl_6", 0 0, L_0x6000015a8000;  1 drivers
; Elide local net with no drivers, v0x600004c325b0_0 name=_ivl_8
v0x600004c32640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c326d0_0 .net "dffOut", 0 0, L_0x6000015313b0;  1 drivers
v0x600004c32760_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b305520 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3053b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015313b0 .functor BUFZ 1, v0x600004c32010_0, C4<0>, C4<0>, C4<0>;
v0x600004c31dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c31e60_0 .net "d", 0 0, L_0x600000fd4000;  alias, 1 drivers
v0x600004c31ef0_0 .net "q", 0 0, L_0x6000015313b0;  alias, 1 drivers
v0x600004c31f80_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c32010_0 .var "state", 0 0;
v0x600004c320a0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b305690 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a80e0 .functor BUFT 1, L_0x600000fd40a0, C4<0>, C4<0>, C4<0>;
L_0x6000015a8150 .functor BUFT 1, L_0x6000015a80e0, C4<0>, C4<0>, C4<0>;
L_0x6000015a81c0 .functor BUFT 1, L_0x600000fd40a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb01e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a8230 .functor BUFT 1, o0x7fab8bb01e08, C4<0>, C4<0>, C4<0>;
v0x600004c32b50_0 .net8 "Bitline1", 0 0, p0x7fab8bb01d48;  1 drivers, strength-aware
v0x600004c32be0_0 .net8 "Bitline2", 0 0, p0x7fab8bb01d78;  1 drivers, strength-aware
v0x600004c32c70_0 .net "D", 0 0, L_0x600000fd40a0;  1 drivers
v0x600004c32d00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c32d90_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c32e20_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c32eb0_0 .net *"_ivl_0", 0 0, L_0x6000015a80e0;  1 drivers
v0x600004c32f40_0 .net *"_ivl_6", 0 0, L_0x6000015a81c0;  1 drivers
; Elide local net with no drivers, v0x600004c32fd0_0 name=_ivl_8
v0x600004c33060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c330f0_0 .net "dffOut", 0 0, L_0x600001531340;  1 drivers
v0x600004c33180_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b305800 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b305690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531340 .functor BUFZ 1, v0x600004c32a30_0, C4<0>, C4<0>, C4<0>;
v0x600004c327f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c32880_0 .net "d", 0 0, L_0x600000fd40a0;  alias, 1 drivers
v0x600004c32910_0 .net "q", 0 0, L_0x600001531340;  alias, 1 drivers
v0x600004c329a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c32a30_0 .var "state", 0 0;
v0x600004c32ac0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b305970 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a82a0 .functor BUFT 1, L_0x600000fd4140, C4<0>, C4<0>, C4<0>;
L_0x6000015a8310 .functor BUFT 1, L_0x6000015a82a0, C4<0>, C4<0>, C4<0>;
L_0x6000015a8380 .functor BUFT 1, L_0x600000fd4140, C4<0>, C4<0>, C4<0>;
o0x7fab8bb021f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a83f0 .functor BUFT 1, o0x7fab8bb021f8, C4<0>, C4<0>, C4<0>;
v0x600004c33570_0 .net8 "Bitline1", 0 0, p0x7fab8bb02138;  1 drivers, strength-aware
v0x600004c33600_0 .net8 "Bitline2", 0 0, p0x7fab8bb02168;  1 drivers, strength-aware
v0x600004c33690_0 .net "D", 0 0, L_0x600000fd4140;  1 drivers
v0x600004c33720_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c337b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c33840_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c338d0_0 .net *"_ivl_0", 0 0, L_0x6000015a82a0;  1 drivers
v0x600004c33960_0 .net *"_ivl_6", 0 0, L_0x6000015a8380;  1 drivers
; Elide local net with no drivers, v0x600004c339f0_0 name=_ivl_8
v0x600004c33a80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c33b10_0 .net "dffOut", 0 0, L_0x6000015312d0;  1 drivers
v0x600004c33ba0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b305ae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b305970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015312d0 .functor BUFZ 1, v0x600004c33450_0, C4<0>, C4<0>, C4<0>;
v0x600004c33210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c332a0_0 .net "d", 0 0, L_0x600000fd4140;  alias, 1 drivers
v0x600004c33330_0 .net "q", 0 0, L_0x6000015312d0;  alias, 1 drivers
v0x600004c333c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c33450_0 .var "state", 0 0;
v0x600004c334e0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b305c50 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a8460 .functor BUFT 1, L_0x600000fd41e0, C4<0>, C4<0>, C4<0>;
L_0x6000015a84d0 .functor BUFT 1, L_0x6000015a8460, C4<0>, C4<0>, C4<0>;
L_0x6000015a8540 .functor BUFT 1, L_0x600000fd41e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb025e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a85b0 .functor BUFT 1, o0x7fab8bb025e8, C4<0>, C4<0>, C4<0>;
v0x600004c34000_0 .net8 "Bitline1", 0 0, p0x7fab8bb02528;  1 drivers, strength-aware
v0x600004c34090_0 .net8 "Bitline2", 0 0, p0x7fab8bb02558;  1 drivers, strength-aware
v0x600004c34120_0 .net "D", 0 0, L_0x600000fd41e0;  1 drivers
v0x600004c341b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94be0;  alias, 1 drivers
v0x600004c34240_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94c28;  alias, 1 drivers
v0x600004c342d0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c34360_0 .net *"_ivl_0", 0 0, L_0x6000015a8460;  1 drivers
v0x600004c343f0_0 .net *"_ivl_6", 0 0, L_0x6000015a8540;  1 drivers
; Elide local net with no drivers, v0x600004c34480_0 name=_ivl_8
v0x600004c34510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c345a0_0 .net "dffOut", 0 0, L_0x600001531260;  1 drivers
v0x600004c34630_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b305dc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b305c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531260 .functor BUFZ 1, v0x600004c33e70_0, C4<0>, C4<0>, C4<0>;
v0x600004c33c30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c33cc0_0 .net "d", 0 0, L_0x600000fd41e0;  alias, 1 drivers
v0x600004c33d50_0 .net "q", 0 0, L_0x600001531260;  alias, 1 drivers
v0x600004c33de0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c33e70_0 .var "state", 0 0;
v0x600004c33f00_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b306330 .scope module, "halt_dff" "dff" 18 41, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015323e0 .functor BUFZ 1, v0x600004c34d80_0, C4<0>, C4<0>, C4<0>;
v0x600004c34b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c34bd0_0 .net "d", 0 0, L_0x6000015104d0;  alias, 1 drivers
v0x600004c34c60_0 .net "q", 0 0, L_0x6000015323e0;  alias, 1 drivers
v0x600004c34cf0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c34d80_0 .var "state", 0 0;
v0x600004c34e10_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3064a0 .scope module, "instruction_reg" "Register" 18 48, 5 100 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c3f180_0 .net8 "Bitline1", 15 0, p0x7fab8b0c0a18;  alias, 0 drivers, strength-aware
o0x7fab8bb069f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb03a0 .island tran;
p0x7fab8bb069f8 .port I0x600003eb03a0, o0x7fab8bb069f8;
v0x600004c3f210_0 .net8 "Bitline2", 15 0, p0x7fab8bb069f8;  0 drivers, strength-aware
v0x600004c3f2a0_0 .net8 "D", 15 0, p0x7fab8b0aee68;  alias, 0 drivers, strength-aware
L_0x7fab8bb94b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c3f330_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  1 drivers
L_0x7fab8bb94b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c3f3c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  1 drivers
v0x600004c3f450_0 .net "WriteReg", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3f4e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3f570_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
L_0x600000fd2e40 .part p0x7fab8b0aee68, 0, 1;
L_0x600000fd2ee0 .part p0x7fab8b0aee68, 1, 1;
L_0x600000fd2f80 .part p0x7fab8b0aee68, 2, 1;
L_0x600000fd3020 .part p0x7fab8b0aee68, 3, 1;
L_0x600000fd30c0 .part p0x7fab8b0aee68, 4, 1;
L_0x600000fd3160 .part p0x7fab8b0aee68, 5, 1;
L_0x600000fd3200 .part p0x7fab8b0aee68, 6, 1;
L_0x600000fd32a0 .part p0x7fab8b0aee68, 7, 1;
L_0x600000fd3340 .part p0x7fab8b0aee68, 8, 1;
L_0x600000fd33e0 .part p0x7fab8b0aee68, 9, 1;
L_0x600000fd3480 .part p0x7fab8b0aee68, 10, 1;
L_0x600000fd3520 .part p0x7fab8b0aee68, 11, 1;
L_0x600000fd35c0 .part p0x7fab8b0aee68, 12, 1;
L_0x600000fd3660 .part p0x7fab8b0aee68, 13, 1;
L_0x600000fd3700 .part p0x7fab8b0aee68, 14, 1;
L_0x600000fd37a0 .part p0x7fab8b0aee68, 15, 1;
p0x7fab8bb02c18 .port I0x600003eb01e0, L_0x6000015a4e70;
 .tranvp 16 1 0, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb02c18;
p0x7fab8bb03068 .port I0x600003eb01e0, L_0x6000015a5030;
 .tranvp 16 1 1, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb03068;
p0x7fab8bb03458 .port I0x600003eb01e0, L_0x6000015a51f0;
 .tranvp 16 1 2, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb03458;
p0x7fab8bb03848 .port I0x600003eb01e0, L_0x6000015a53b0;
 .tranvp 16 1 3, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb03848;
p0x7fab8bb03c38 .port I0x600003eb01e0, L_0x6000015a5570;
 .tranvp 16 1 4, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb03c38;
p0x7fab8bb04028 .port I0x600003eb01e0, L_0x6000015a5730;
 .tranvp 16 1 5, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb04028;
p0x7fab8bb04418 .port I0x600003eb01e0, L_0x6000015a58f0;
 .tranvp 16 1 6, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb04418;
p0x7fab8bb04808 .port I0x600003eb01e0, L_0x6000015a5ab0;
 .tranvp 16 1 7, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb04808;
p0x7fab8bb04bf8 .port I0x600003eb01e0, L_0x6000015a5c70;
 .tranvp 16 1 8, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb04bf8;
p0x7fab8bb04fe8 .port I0x600003eb01e0, L_0x6000015a5e30;
 .tranvp 16 1 9, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb04fe8;
p0x7fab8bb053d8 .port I0x600003eb01e0, L_0x6000015a5ff0;
 .tranvp 16 1 10, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb053d8;
p0x7fab8bb057c8 .port I0x600003eb01e0, L_0x6000015a61b0;
 .tranvp 16 1 11, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb057c8;
p0x7fab8bb05bb8 .port I0x600003eb01e0, L_0x6000015a6370;
 .tranvp 16 1 12, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb05bb8;
p0x7fab8bb05fa8 .port I0x600003eb01e0, L_0x6000015a6530;
 .tranvp 16 1 13, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb05fa8;
p0x7fab8bb06398 .port I0x600003eb01e0, L_0x6000015a66f0;
 .tranvp 16 1 14, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb06398;
p0x7fab8bb06788 .port I0x600003eb01e0, L_0x6000015a68b0;
 .tranvp 16 1 15, I0x600003eb01e0, p0x7fab8b0c0a18 p0x7fab8bb06788;
p0x7fab8bb02c48 .port I0x600003eb03a0, L_0x6000015a4f50;
 .tranvp 16 1 0, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb02c48;
p0x7fab8bb03098 .port I0x600003eb03a0, L_0x6000015a5110;
 .tranvp 16 1 1, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb03098;
p0x7fab8bb03488 .port I0x600003eb03a0, L_0x6000015a52d0;
 .tranvp 16 1 2, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb03488;
p0x7fab8bb03878 .port I0x600003eb03a0, L_0x6000015a5490;
 .tranvp 16 1 3, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb03878;
p0x7fab8bb03c68 .port I0x600003eb03a0, L_0x6000015a5650;
 .tranvp 16 1 4, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb03c68;
p0x7fab8bb04058 .port I0x600003eb03a0, L_0x6000015a5810;
 .tranvp 16 1 5, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb04058;
p0x7fab8bb04448 .port I0x600003eb03a0, L_0x6000015a59d0;
 .tranvp 16 1 6, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb04448;
p0x7fab8bb04838 .port I0x600003eb03a0, L_0x6000015a5b90;
 .tranvp 16 1 7, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb04838;
p0x7fab8bb04c28 .port I0x600003eb03a0, L_0x6000015a5d50;
 .tranvp 16 1 8, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb04c28;
p0x7fab8bb05018 .port I0x600003eb03a0, L_0x6000015a5f10;
 .tranvp 16 1 9, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb05018;
p0x7fab8bb05408 .port I0x600003eb03a0, L_0x6000015a60d0;
 .tranvp 16 1 10, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb05408;
p0x7fab8bb057f8 .port I0x600003eb03a0, L_0x6000015a6290;
 .tranvp 16 1 11, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb057f8;
p0x7fab8bb05be8 .port I0x600003eb03a0, L_0x6000015a6450;
 .tranvp 16 1 12, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb05be8;
p0x7fab8bb05fd8 .port I0x600003eb03a0, L_0x6000015a6610;
 .tranvp 16 1 13, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb05fd8;
p0x7fab8bb063c8 .port I0x600003eb03a0, L_0x6000015a67d0;
 .tranvp 16 1 14, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb063c8;
p0x7fab8bb067b8 .port I0x600003eb03a0, L_0x6000015a6990;
 .tranvp 16 1 15, I0x600003eb03a0, p0x7fab8bb069f8 p0x7fab8bb067b8;
S_0x7fab8b306610 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4e00 .functor BUFT 1, L_0x600000fd2e40, C4<0>, C4<0>, C4<0>;
L_0x6000015a4e70 .functor BUFT 1, L_0x6000015a4e00, C4<0>, C4<0>, C4<0>;
L_0x6000015a4ee0 .functor BUFT 1, L_0x600000fd2e40, C4<0>, C4<0>, C4<0>;
o0x7fab8bb02d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a4f50 .functor BUFT 1, o0x7fab8bb02d38, C4<0>, C4<0>, C4<0>;
v0x600004c35200_0 .net8 "Bitline1", 0 0, p0x7fab8bb02c18;  1 drivers, strength-aware
v0x600004c35290_0 .net8 "Bitline2", 0 0, p0x7fab8bb02c48;  1 drivers, strength-aware
v0x600004c35320_0 .net "D", 0 0, L_0x600000fd2e40;  1 drivers
v0x600004c353b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c35440_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c354d0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c35560_0 .net *"_ivl_0", 0 0, L_0x6000015a4e00;  1 drivers
v0x600004c355f0_0 .net *"_ivl_6", 0 0, L_0x6000015a4ee0;  1 drivers
; Elide local net with no drivers, v0x600004c35680_0 name=_ivl_8
v0x600004c35710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c357a0_0 .net "dffOut", 0 0, L_0x600001531ff0;  1 drivers
v0x600004c35830_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b306780 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b306610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531ff0 .functor BUFZ 1, v0x600004c350e0_0, C4<0>, C4<0>, C4<0>;
v0x600004c34ea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c34f30_0 .net "d", 0 0, L_0x600000fd2e40;  alias, 1 drivers
v0x600004c34fc0_0 .net "q", 0 0, L_0x600001531ff0;  alias, 1 drivers
v0x600004c35050_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c350e0_0 .var "state", 0 0;
v0x600004c35170_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b3068f0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a4fc0 .functor BUFT 1, L_0x600000fd2ee0, C4<0>, C4<0>, C4<0>;
L_0x6000015a5030 .functor BUFT 1, L_0x6000015a4fc0, C4<0>, C4<0>, C4<0>;
L_0x6000015a50a0 .functor BUFT 1, L_0x600000fd2ee0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb03128 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a5110 .functor BUFT 1, o0x7fab8bb03128, C4<0>, C4<0>, C4<0>;
v0x600004c35c20_0 .net8 "Bitline1", 0 0, p0x7fab8bb03068;  1 drivers, strength-aware
v0x600004c35cb0_0 .net8 "Bitline2", 0 0, p0x7fab8bb03098;  1 drivers, strength-aware
v0x600004c35d40_0 .net "D", 0 0, L_0x600000fd2ee0;  1 drivers
v0x600004c35dd0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c35e60_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c35ef0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c35f80_0 .net *"_ivl_0", 0 0, L_0x6000015a4fc0;  1 drivers
v0x600004c36010_0 .net *"_ivl_6", 0 0, L_0x6000015a50a0;  1 drivers
; Elide local net with no drivers, v0x600004c360a0_0 name=_ivl_8
v0x600004c36130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c361c0_0 .net "dffOut", 0 0, L_0x600001531f80;  1 drivers
v0x600004c36250_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b306a60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b3068f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531f80 .functor BUFZ 1, v0x600004c35b00_0, C4<0>, C4<0>, C4<0>;
v0x600004c358c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c35950_0 .net "d", 0 0, L_0x600000fd2ee0;  alias, 1 drivers
v0x600004c359e0_0 .net "q", 0 0, L_0x600001531f80;  alias, 1 drivers
v0x600004c35a70_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c35b00_0 .var "state", 0 0;
v0x600004c35b90_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b306bd0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a5180 .functor BUFT 1, L_0x600000fd2f80, C4<0>, C4<0>, C4<0>;
L_0x6000015a51f0 .functor BUFT 1, L_0x6000015a5180, C4<0>, C4<0>, C4<0>;
L_0x6000015a5260 .functor BUFT 1, L_0x600000fd2f80, C4<0>, C4<0>, C4<0>;
o0x7fab8bb03518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a52d0 .functor BUFT 1, o0x7fab8bb03518, C4<0>, C4<0>, C4<0>;
v0x600004c36640_0 .net8 "Bitline1", 0 0, p0x7fab8bb03458;  1 drivers, strength-aware
v0x600004c366d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb03488;  1 drivers, strength-aware
v0x600004c36760_0 .net "D", 0 0, L_0x600000fd2f80;  1 drivers
v0x600004c367f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c36880_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c36910_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c369a0_0 .net *"_ivl_0", 0 0, L_0x6000015a5180;  1 drivers
v0x600004c36a30_0 .net *"_ivl_6", 0 0, L_0x6000015a5260;  1 drivers
; Elide local net with no drivers, v0x600004c36ac0_0 name=_ivl_8
v0x600004c36b50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c36be0_0 .net "dffOut", 0 0, L_0x600001531f10;  1 drivers
v0x600004c36c70_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b306d40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b306bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531f10 .functor BUFZ 1, v0x600004c36520_0, C4<0>, C4<0>, C4<0>;
v0x600004c362e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c36370_0 .net "d", 0 0, L_0x600000fd2f80;  alias, 1 drivers
v0x600004c36400_0 .net "q", 0 0, L_0x600001531f10;  alias, 1 drivers
v0x600004c36490_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c36520_0 .var "state", 0 0;
v0x600004c365b0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b306eb0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a5340 .functor BUFT 1, L_0x600000fd3020, C4<0>, C4<0>, C4<0>;
L_0x6000015a53b0 .functor BUFT 1, L_0x6000015a5340, C4<0>, C4<0>, C4<0>;
L_0x6000015a5420 .functor BUFT 1, L_0x600000fd3020, C4<0>, C4<0>, C4<0>;
o0x7fab8bb03908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a5490 .functor BUFT 1, o0x7fab8bb03908, C4<0>, C4<0>, C4<0>;
v0x600004c37060_0 .net8 "Bitline1", 0 0, p0x7fab8bb03848;  1 drivers, strength-aware
v0x600004c370f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb03878;  1 drivers, strength-aware
v0x600004c37180_0 .net "D", 0 0, L_0x600000fd3020;  1 drivers
v0x600004c37210_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c372a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c37330_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c373c0_0 .net *"_ivl_0", 0 0, L_0x6000015a5340;  1 drivers
v0x600004c37450_0 .net *"_ivl_6", 0 0, L_0x6000015a5420;  1 drivers
; Elide local net with no drivers, v0x600004c374e0_0 name=_ivl_8
v0x600004c37570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c37600_0 .net "dffOut", 0 0, L_0x600001531ea0;  1 drivers
v0x600004c37690_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b307020 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b306eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531ea0 .functor BUFZ 1, v0x600004c36f40_0, C4<0>, C4<0>, C4<0>;
v0x600004c36d00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c36d90_0 .net "d", 0 0, L_0x600000fd3020;  alias, 1 drivers
v0x600004c36e20_0 .net "q", 0 0, L_0x600001531ea0;  alias, 1 drivers
v0x600004c36eb0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c36f40_0 .var "state", 0 0;
v0x600004c36fd0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b307190 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a5500 .functor BUFT 1, L_0x600000fd30c0, C4<0>, C4<0>, C4<0>;
L_0x6000015a5570 .functor BUFT 1, L_0x6000015a5500, C4<0>, C4<0>, C4<0>;
L_0x6000015a55e0 .functor BUFT 1, L_0x600000fd30c0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb03cf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a5650 .functor BUFT 1, o0x7fab8bb03cf8, C4<0>, C4<0>, C4<0>;
v0x600004c37a80_0 .net8 "Bitline1", 0 0, p0x7fab8bb03c38;  1 drivers, strength-aware
v0x600004c37b10_0 .net8 "Bitline2", 0 0, p0x7fab8bb03c68;  1 drivers, strength-aware
v0x600004c37ba0_0 .net "D", 0 0, L_0x600000fd30c0;  1 drivers
v0x600004c37c30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c37cc0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c37d50_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c37de0_0 .net *"_ivl_0", 0 0, L_0x6000015a5500;  1 drivers
v0x600004c37e70_0 .net *"_ivl_6", 0 0, L_0x6000015a55e0;  1 drivers
; Elide local net with no drivers, v0x600004c37f00_0 name=_ivl_8
v0x600004c38000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c38090_0 .net "dffOut", 0 0, L_0x600001531e30;  1 drivers
v0x600004c38120_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b307300 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b307190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531e30 .functor BUFZ 1, v0x600004c37960_0, C4<0>, C4<0>, C4<0>;
v0x600004c37720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c377b0_0 .net "d", 0 0, L_0x600000fd30c0;  alias, 1 drivers
v0x600004c37840_0 .net "q", 0 0, L_0x600001531e30;  alias, 1 drivers
v0x600004c378d0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c37960_0 .var "state", 0 0;
v0x600004c379f0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b307470 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a56c0 .functor BUFT 1, L_0x600000fd3160, C4<0>, C4<0>, C4<0>;
L_0x6000015a5730 .functor BUFT 1, L_0x6000015a56c0, C4<0>, C4<0>, C4<0>;
L_0x6000015a57a0 .functor BUFT 1, L_0x600000fd3160, C4<0>, C4<0>, C4<0>;
o0x7fab8bb040e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a5810 .functor BUFT 1, o0x7fab8bb040e8, C4<0>, C4<0>, C4<0>;
v0x600004c38510_0 .net8 "Bitline1", 0 0, p0x7fab8bb04028;  1 drivers, strength-aware
v0x600004c385a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb04058;  1 drivers, strength-aware
v0x600004c38630_0 .net "D", 0 0, L_0x600000fd3160;  1 drivers
v0x600004c386c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c38750_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c387e0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c38870_0 .net *"_ivl_0", 0 0, L_0x6000015a56c0;  1 drivers
v0x600004c38900_0 .net *"_ivl_6", 0 0, L_0x6000015a57a0;  1 drivers
; Elide local net with no drivers, v0x600004c38990_0 name=_ivl_8
v0x600004c38a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c38ab0_0 .net "dffOut", 0 0, L_0x600001531dc0;  1 drivers
v0x600004c38b40_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3075e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b307470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531dc0 .functor BUFZ 1, v0x600004c383f0_0, C4<0>, C4<0>, C4<0>;
v0x600004c381b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c38240_0 .net "d", 0 0, L_0x600000fd3160;  alias, 1 drivers
v0x600004c382d0_0 .net "q", 0 0, L_0x600001531dc0;  alias, 1 drivers
v0x600004c38360_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c383f0_0 .var "state", 0 0;
v0x600004c38480_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b307750 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a5880 .functor BUFT 1, L_0x600000fd3200, C4<0>, C4<0>, C4<0>;
L_0x6000015a58f0 .functor BUFT 1, L_0x6000015a5880, C4<0>, C4<0>, C4<0>;
L_0x6000015a5960 .functor BUFT 1, L_0x600000fd3200, C4<0>, C4<0>, C4<0>;
o0x7fab8bb044d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a59d0 .functor BUFT 1, o0x7fab8bb044d8, C4<0>, C4<0>, C4<0>;
v0x600004c38f30_0 .net8 "Bitline1", 0 0, p0x7fab8bb04418;  1 drivers, strength-aware
v0x600004c38fc0_0 .net8 "Bitline2", 0 0, p0x7fab8bb04448;  1 drivers, strength-aware
v0x600004c39050_0 .net "D", 0 0, L_0x600000fd3200;  1 drivers
v0x600004c390e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c39170_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c39200_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c39290_0 .net *"_ivl_0", 0 0, L_0x6000015a5880;  1 drivers
v0x600004c39320_0 .net *"_ivl_6", 0 0, L_0x6000015a5960;  1 drivers
; Elide local net with no drivers, v0x600004c393b0_0 name=_ivl_8
v0x600004c39440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c394d0_0 .net "dffOut", 0 0, L_0x600001531d50;  1 drivers
v0x600004c39560_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3078c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b307750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531d50 .functor BUFZ 1, v0x600004c38e10_0, C4<0>, C4<0>, C4<0>;
v0x600004c38bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c38c60_0 .net "d", 0 0, L_0x600000fd3200;  alias, 1 drivers
v0x600004c38cf0_0 .net "q", 0 0, L_0x600001531d50;  alias, 1 drivers
v0x600004c38d80_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c38e10_0 .var "state", 0 0;
v0x600004c38ea0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b307a30 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a5a40 .functor BUFT 1, L_0x600000fd32a0, C4<0>, C4<0>, C4<0>;
L_0x6000015a5ab0 .functor BUFT 1, L_0x6000015a5a40, C4<0>, C4<0>, C4<0>;
L_0x6000015a5b20 .functor BUFT 1, L_0x600000fd32a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb048c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a5b90 .functor BUFT 1, o0x7fab8bb048c8, C4<0>, C4<0>, C4<0>;
v0x600004c39950_0 .net8 "Bitline1", 0 0, p0x7fab8bb04808;  1 drivers, strength-aware
v0x600004c399e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb04838;  1 drivers, strength-aware
v0x600004c39a70_0 .net "D", 0 0, L_0x600000fd32a0;  1 drivers
v0x600004c39b00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c39b90_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c39c20_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c39cb0_0 .net *"_ivl_0", 0 0, L_0x6000015a5a40;  1 drivers
v0x600004c39d40_0 .net *"_ivl_6", 0 0, L_0x6000015a5b20;  1 drivers
; Elide local net with no drivers, v0x600004c39dd0_0 name=_ivl_8
v0x600004c39e60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c39ef0_0 .net "dffOut", 0 0, L_0x600001531ce0;  1 drivers
v0x600004c39f80_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b307ba0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b307a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531ce0 .functor BUFZ 1, v0x600004c39830_0, C4<0>, C4<0>, C4<0>;
v0x600004c395f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c39680_0 .net "d", 0 0, L_0x600000fd32a0;  alias, 1 drivers
v0x600004c39710_0 .net "q", 0 0, L_0x600001531ce0;  alias, 1 drivers
v0x600004c397a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c39830_0 .var "state", 0 0;
v0x600004c398c0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b307d10 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a5c00 .functor BUFT 1, L_0x600000fd3340, C4<0>, C4<0>, C4<0>;
L_0x6000015a5c70 .functor BUFT 1, L_0x6000015a5c00, C4<0>, C4<0>, C4<0>;
L_0x6000015a5ce0 .functor BUFT 1, L_0x600000fd3340, C4<0>, C4<0>, C4<0>;
o0x7fab8bb04cb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a5d50 .functor BUFT 1, o0x7fab8bb04cb8, C4<0>, C4<0>, C4<0>;
v0x600004c3a370_0 .net8 "Bitline1", 0 0, p0x7fab8bb04bf8;  1 drivers, strength-aware
v0x600004c3a400_0 .net8 "Bitline2", 0 0, p0x7fab8bb04c28;  1 drivers, strength-aware
v0x600004c3a490_0 .net "D", 0 0, L_0x600000fd3340;  1 drivers
v0x600004c3a520_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c3a5b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c3a640_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3a6d0_0 .net *"_ivl_0", 0 0, L_0x6000015a5c00;  1 drivers
v0x600004c3a760_0 .net *"_ivl_6", 0 0, L_0x6000015a5ce0;  1 drivers
; Elide local net with no drivers, v0x600004c3a7f0_0 name=_ivl_8
v0x600004c3a880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3a910_0 .net "dffOut", 0 0, L_0x600001531c70;  1 drivers
v0x600004c3a9a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b307e80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b307d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531c70 .functor BUFZ 1, v0x600004c3a250_0, C4<0>, C4<0>, C4<0>;
v0x600004c3a010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3a0a0_0 .net "d", 0 0, L_0x600000fd3340;  alias, 1 drivers
v0x600004c3a130_0 .net "q", 0 0, L_0x600001531c70;  alias, 1 drivers
v0x600004c3a1c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3a250_0 .var "state", 0 0;
v0x600004c3a2e0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b304080 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a5dc0 .functor BUFT 1, L_0x600000fd33e0, C4<0>, C4<0>, C4<0>;
L_0x6000015a5e30 .functor BUFT 1, L_0x6000015a5dc0, C4<0>, C4<0>, C4<0>;
L_0x6000015a5ea0 .functor BUFT 1, L_0x600000fd33e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb050a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a5f10 .functor BUFT 1, o0x7fab8bb050a8, C4<0>, C4<0>, C4<0>;
v0x600004c3ad90_0 .net8 "Bitline1", 0 0, p0x7fab8bb04fe8;  1 drivers, strength-aware
v0x600004c3ae20_0 .net8 "Bitline2", 0 0, p0x7fab8bb05018;  1 drivers, strength-aware
v0x600004c3aeb0_0 .net "D", 0 0, L_0x600000fd33e0;  1 drivers
v0x600004c3af40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c3afd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c3b060_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3b0f0_0 .net *"_ivl_0", 0 0, L_0x6000015a5dc0;  1 drivers
v0x600004c3b180_0 .net *"_ivl_6", 0 0, L_0x6000015a5ea0;  1 drivers
; Elide local net with no drivers, v0x600004c3b210_0 name=_ivl_8
v0x600004c3b2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3b330_0 .net "dffOut", 0 0, L_0x600001531c00;  1 drivers
v0x600004c3b3c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3041f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b304080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531c00 .functor BUFZ 1, v0x600004c3ac70_0, C4<0>, C4<0>, C4<0>;
v0x600004c3aa30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3aac0_0 .net "d", 0 0, L_0x600000fd33e0;  alias, 1 drivers
v0x600004c3ab50_0 .net "q", 0 0, L_0x600001531c00;  alias, 1 drivers
v0x600004c3abe0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3ac70_0 .var "state", 0 0;
v0x600004c3ad00_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b304360 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a5f80 .functor BUFT 1, L_0x600000fd3480, C4<0>, C4<0>, C4<0>;
L_0x6000015a5ff0 .functor BUFT 1, L_0x6000015a5f80, C4<0>, C4<0>, C4<0>;
L_0x6000015a6060 .functor BUFT 1, L_0x600000fd3480, C4<0>, C4<0>, C4<0>;
o0x7fab8bb05498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a60d0 .functor BUFT 1, o0x7fab8bb05498, C4<0>, C4<0>, C4<0>;
v0x600004c3b7b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb053d8;  1 drivers, strength-aware
v0x600004c3b840_0 .net8 "Bitline2", 0 0, p0x7fab8bb05408;  1 drivers, strength-aware
v0x600004c3b8d0_0 .net "D", 0 0, L_0x600000fd3480;  1 drivers
v0x600004c3b960_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c3b9f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c3ba80_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3bb10_0 .net *"_ivl_0", 0 0, L_0x6000015a5f80;  1 drivers
v0x600004c3bba0_0 .net *"_ivl_6", 0 0, L_0x6000015a6060;  1 drivers
; Elide local net with no drivers, v0x600004c3bc30_0 name=_ivl_8
v0x600004c3bcc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3bd50_0 .net "dffOut", 0 0, L_0x600001531b90;  1 drivers
v0x600004c3bde0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3044d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b304360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531b90 .functor BUFZ 1, v0x600004c3b690_0, C4<0>, C4<0>, C4<0>;
v0x600004c3b450_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3b4e0_0 .net "d", 0 0, L_0x600000fd3480;  alias, 1 drivers
v0x600004c3b570_0 .net "q", 0 0, L_0x600001531b90;  alias, 1 drivers
v0x600004c3b600_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3b690_0 .var "state", 0 0;
v0x600004c3b720_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b304640 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a6140 .functor BUFT 1, L_0x600000fd3520, C4<0>, C4<0>, C4<0>;
L_0x6000015a61b0 .functor BUFT 1, L_0x6000015a6140, C4<0>, C4<0>, C4<0>;
L_0x6000015a6220 .functor BUFT 1, L_0x600000fd3520, C4<0>, C4<0>, C4<0>;
o0x7fab8bb05888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a6290 .functor BUFT 1, o0x7fab8bb05888, C4<0>, C4<0>, C4<0>;
v0x600004c3c240_0 .net8 "Bitline1", 0 0, p0x7fab8bb057c8;  1 drivers, strength-aware
v0x600004c3c2d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb057f8;  1 drivers, strength-aware
v0x600004c3c360_0 .net "D", 0 0, L_0x600000fd3520;  1 drivers
v0x600004c3c3f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c3c480_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c3c510_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3c5a0_0 .net *"_ivl_0", 0 0, L_0x6000015a6140;  1 drivers
v0x600004c3c630_0 .net *"_ivl_6", 0 0, L_0x6000015a6220;  1 drivers
; Elide local net with no drivers, v0x600004c3c6c0_0 name=_ivl_8
v0x600004c3c750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3c7e0_0 .net "dffOut", 0 0, L_0x600001531b20;  1 drivers
v0x600004c3c870_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b3047b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b304640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531b20 .functor BUFZ 1, v0x600004c3c120_0, C4<0>, C4<0>, C4<0>;
v0x600004c3be70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3bf00_0 .net "d", 0 0, L_0x600000fd3520;  alias, 1 drivers
v0x600004c3c000_0 .net "q", 0 0, L_0x600001531b20;  alias, 1 drivers
v0x600004c3c090_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3c120_0 .var "state", 0 0;
v0x600004c3c1b0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8b304920 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a6300 .functor BUFT 1, L_0x600000fd35c0, C4<0>, C4<0>, C4<0>;
L_0x6000015a6370 .functor BUFT 1, L_0x6000015a6300, C4<0>, C4<0>, C4<0>;
L_0x6000015a63e0 .functor BUFT 1, L_0x600000fd35c0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb05c78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a6450 .functor BUFT 1, o0x7fab8bb05c78, C4<0>, C4<0>, C4<0>;
v0x600004c3cc60_0 .net8 "Bitline1", 0 0, p0x7fab8bb05bb8;  1 drivers, strength-aware
v0x600004c3ccf0_0 .net8 "Bitline2", 0 0, p0x7fab8bb05be8;  1 drivers, strength-aware
v0x600004c3cd80_0 .net "D", 0 0, L_0x600000fd35c0;  1 drivers
v0x600004c3ce10_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c3cea0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c3cf30_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3cfc0_0 .net *"_ivl_0", 0 0, L_0x6000015a6300;  1 drivers
v0x600004c3d050_0 .net *"_ivl_6", 0 0, L_0x6000015a63e0;  1 drivers
; Elide local net with no drivers, v0x600004c3d0e0_0 name=_ivl_8
v0x600004c3d170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3d200_0 .net "dffOut", 0 0, L_0x600001531ab0;  1 drivers
v0x600004c3d290_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8b304a90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b304920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531ab0 .functor BUFZ 1, v0x600004c3cb40_0, C4<0>, C4<0>, C4<0>;
v0x600004c3c900_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3c990_0 .net "d", 0 0, L_0x600000fd35c0;  alias, 1 drivers
v0x600004c3ca20_0 .net "q", 0 0, L_0x600001531ab0;  alias, 1 drivers
v0x600004c3cab0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3cb40_0 .var "state", 0 0;
v0x600004c3cbd0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2b080 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a64c0 .functor BUFT 1, L_0x600000fd3660, C4<0>, C4<0>, C4<0>;
L_0x6000015a6530 .functor BUFT 1, L_0x6000015a64c0, C4<0>, C4<0>, C4<0>;
L_0x6000015a65a0 .functor BUFT 1, L_0x600000fd3660, C4<0>, C4<0>, C4<0>;
o0x7fab8bb06068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a6610 .functor BUFT 1, o0x7fab8bb06068, C4<0>, C4<0>, C4<0>;
v0x600004c3d680_0 .net8 "Bitline1", 0 0, p0x7fab8bb05fa8;  1 drivers, strength-aware
v0x600004c3d710_0 .net8 "Bitline2", 0 0, p0x7fab8bb05fd8;  1 drivers, strength-aware
v0x600004c3d7a0_0 .net "D", 0 0, L_0x600000fd3660;  1 drivers
v0x600004c3d830_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c3d8c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c3d950_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3d9e0_0 .net *"_ivl_0", 0 0, L_0x6000015a64c0;  1 drivers
v0x600004c3da70_0 .net *"_ivl_6", 0 0, L_0x6000015a65a0;  1 drivers
; Elide local net with no drivers, v0x600004c3db00_0 name=_ivl_8
v0x600004c3db90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3dc20_0 .net "dffOut", 0 0, L_0x600001531a40;  1 drivers
v0x600004c3dcb0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2b1f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2b080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531a40 .functor BUFZ 1, v0x600004c3d560_0, C4<0>, C4<0>, C4<0>;
v0x600004c3d320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3d3b0_0 .net "d", 0 0, L_0x600000fd3660;  alias, 1 drivers
v0x600004c3d440_0 .net "q", 0 0, L_0x600001531a40;  alias, 1 drivers
v0x600004c3d4d0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3d560_0 .var "state", 0 0;
v0x600004c3d5f0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba25da0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a6680 .functor BUFT 1, L_0x600000fd3700, C4<0>, C4<0>, C4<0>;
L_0x6000015a66f0 .functor BUFT 1, L_0x6000015a6680, C4<0>, C4<0>, C4<0>;
L_0x6000015a6760 .functor BUFT 1, L_0x600000fd3700, C4<0>, C4<0>, C4<0>;
o0x7fab8bb06458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a67d0 .functor BUFT 1, o0x7fab8bb06458, C4<0>, C4<0>, C4<0>;
v0x600004c3e0a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb06398;  1 drivers, strength-aware
v0x600004c3e130_0 .net8 "Bitline2", 0 0, p0x7fab8bb063c8;  1 drivers, strength-aware
v0x600004c3e1c0_0 .net "D", 0 0, L_0x600000fd3700;  1 drivers
v0x600004c3e250_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c3e2e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c3e370_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3e400_0 .net *"_ivl_0", 0 0, L_0x6000015a6680;  1 drivers
v0x600004c3e490_0 .net *"_ivl_6", 0 0, L_0x6000015a6760;  1 drivers
; Elide local net with no drivers, v0x600004c3e520_0 name=_ivl_8
v0x600004c3e5b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3e640_0 .net "dffOut", 0 0, L_0x6000015319d0;  1 drivers
v0x600004c3e6d0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba25f10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba25da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015319d0 .functor BUFZ 1, v0x600004c3df80_0, C4<0>, C4<0>, C4<0>;
v0x600004c3dd40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3ddd0_0 .net "d", 0 0, L_0x600000fd3700;  alias, 1 drivers
v0x600004c3de60_0 .net "q", 0 0, L_0x6000015319d0;  alias, 1 drivers
v0x600004c3def0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3df80_0 .var "state", 0 0;
v0x600004c3e010_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba1de20 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b3064a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015a6840 .functor BUFT 1, L_0x600000fd37a0, C4<0>, C4<0>, C4<0>;
L_0x6000015a68b0 .functor BUFT 1, L_0x6000015a6840, C4<0>, C4<0>, C4<0>;
L_0x6000015a6920 .functor BUFT 1, L_0x600000fd37a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb06848 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015a6990 .functor BUFT 1, o0x7fab8bb06848, C4<0>, C4<0>, C4<0>;
v0x600004c3eac0_0 .net8 "Bitline1", 0 0, p0x7fab8bb06788;  1 drivers, strength-aware
v0x600004c3eb50_0 .net8 "Bitline2", 0 0, p0x7fab8bb067b8;  1 drivers, strength-aware
v0x600004c3ebe0_0 .net "D", 0 0, L_0x600000fd37a0;  1 drivers
v0x600004c3ec70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94b50;  alias, 1 drivers
v0x600004c3ed00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94b98;  alias, 1 drivers
v0x600004c3ed90_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3ee20_0 .net *"_ivl_0", 0 0, L_0x6000015a6840;  1 drivers
v0x600004c3eeb0_0 .net *"_ivl_6", 0 0, L_0x6000015a6920;  1 drivers
; Elide local net with no drivers, v0x600004c3ef40_0 name=_ivl_8
v0x600004c3efd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3f060_0 .net "dffOut", 0 0, L_0x600001531960;  1 drivers
v0x600004c3f0f0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba1df90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba1de20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001531960 .functor BUFZ 1, v0x600004c3e9a0_0, C4<0>, C4<0>, C4<0>;
v0x600004c3e760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3e7f0_0 .net "d", 0 0, L_0x600000fd37a0;  alias, 1 drivers
v0x600004c3e880_0 .net "q", 0 0, L_0x600001531960;  alias, 1 drivers
v0x600004c3e910_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3e9a0_0 .var "state", 0 0;
v0x600004c3ea30_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba1e500 .scope module, "newPC_reg" "Register" 18 60, 5 100 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c09950_0 .net8 "Bitline1", 15 0, p0x7fab8b0b2fd8;  alias, 0 drivers, strength-aware
o0x7fab8bb0ab08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0c60 .island tran;
p0x7fab8bb0ab08 .port I0x600003eb0c60, o0x7fab8bb0ab08;
v0x600004c099e0_0 .net8 "Bitline2", 15 0, p0x7fab8bb0ab08;  0 drivers, strength-aware
v0x600004c09a70_0 .net8 "D", 15 0, p0x7fab8b0b2fd8;  alias, 0 drivers, strength-aware
L_0x7fab8bb94d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c09b00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  1 drivers
L_0x7fab8bb94dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c09b90_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  1 drivers
v0x600004c09c20_0 .net "WriteReg", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c09cb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c09d40_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
L_0x600000fd5680 .part p0x7fab8b0b2fd8, 0, 1;
L_0x600000fd5720 .part p0x7fab8b0b2fd8, 1, 1;
L_0x600000fd57c0 .part p0x7fab8b0b2fd8, 2, 1;
L_0x600000fd5860 .part p0x7fab8b0b2fd8, 3, 1;
L_0x600000fd5900 .part p0x7fab8b0b2fd8, 4, 1;
L_0x600000fd59a0 .part p0x7fab8b0b2fd8, 5, 1;
L_0x600000fd5a40 .part p0x7fab8b0b2fd8, 6, 1;
L_0x600000fd5ae0 .part p0x7fab8b0b2fd8, 7, 1;
L_0x600000fd5b80 .part p0x7fab8b0b2fd8, 8, 1;
L_0x600000fd5c20 .part p0x7fab8b0b2fd8, 9, 1;
L_0x600000fd5cc0 .part p0x7fab8b0b2fd8, 10, 1;
L_0x600000fd5d60 .part p0x7fab8b0b2fd8, 11, 1;
L_0x600000fd5e00 .part p0x7fab8b0b2fd8, 12, 1;
L_0x600000fd5ea0 .part p0x7fab8b0b2fd8, 13, 1;
L_0x600000fd5f40 .part p0x7fab8b0b2fd8, 14, 1;
L_0x600000fd5fe0 .part p0x7fab8b0b2fd8, 15, 1;
p0x7fab8bb06d28 .port I0x600003f143e0, L_0x6000015abe90;
 .tranvp 16 1 0, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb06d28;
p0x7fab8bb07178 .port I0x600003f143e0, L_0x6000015ac070;
 .tranvp 16 1 1, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb07178;
p0x7fab8bb07568 .port I0x600003f143e0, L_0x6000015ac230;
 .tranvp 16 1 2, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb07568;
p0x7fab8bb07958 .port I0x600003f143e0, L_0x6000015ac3f0;
 .tranvp 16 1 3, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb07958;
p0x7fab8bb07d48 .port I0x600003f143e0, L_0x6000015ac5b0;
 .tranvp 16 1 4, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb07d48;
p0x7fab8bb08138 .port I0x600003f143e0, L_0x6000015ac770;
 .tranvp 16 1 5, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb08138;
p0x7fab8bb08528 .port I0x600003f143e0, L_0x6000015ac930;
 .tranvp 16 1 6, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb08528;
p0x7fab8bb08918 .port I0x600003f143e0, L_0x6000015acaf0;
 .tranvp 16 1 7, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb08918;
p0x7fab8bb08d08 .port I0x600003f143e0, L_0x6000015accb0;
 .tranvp 16 1 8, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb08d08;
p0x7fab8bb090f8 .port I0x600003f143e0, L_0x6000015ace70;
 .tranvp 16 1 9, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb090f8;
p0x7fab8bb094e8 .port I0x600003f143e0, L_0x6000015ad030;
 .tranvp 16 1 10, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb094e8;
p0x7fab8bb098d8 .port I0x600003f143e0, L_0x6000015ad1f0;
 .tranvp 16 1 11, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb098d8;
p0x7fab8bb09cc8 .port I0x600003f143e0, L_0x6000015ad3b0;
 .tranvp 16 1 12, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb09cc8;
p0x7fab8bb0a0b8 .port I0x600003f143e0, L_0x6000015ad570;
 .tranvp 16 1 13, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb0a0b8;
p0x7fab8bb0a4a8 .port I0x600003f143e0, L_0x6000015ad730;
 .tranvp 16 1 14, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb0a4a8;
p0x7fab8bb0a898 .port I0x600003f143e0, L_0x6000015ad8f0;
 .tranvp 16 1 15, I0x600003f143e0, p0x7fab8b0b2fd8 p0x7fab8bb0a898;
p0x7fab8bb06d58 .port I0x600003eb0c60, L_0x6000015abf70;
 .tranvp 16 1 0, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb06d58;
p0x7fab8bb071a8 .port I0x600003eb0c60, L_0x6000015ac150;
 .tranvp 16 1 1, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb071a8;
p0x7fab8bb07598 .port I0x600003eb0c60, L_0x6000015ac310;
 .tranvp 16 1 2, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb07598;
p0x7fab8bb07988 .port I0x600003eb0c60, L_0x6000015ac4d0;
 .tranvp 16 1 3, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb07988;
p0x7fab8bb07d78 .port I0x600003eb0c60, L_0x6000015ac690;
 .tranvp 16 1 4, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb07d78;
p0x7fab8bb08168 .port I0x600003eb0c60, L_0x6000015ac850;
 .tranvp 16 1 5, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb08168;
p0x7fab8bb08558 .port I0x600003eb0c60, L_0x6000015aca10;
 .tranvp 16 1 6, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb08558;
p0x7fab8bb08948 .port I0x600003eb0c60, L_0x6000015acbd0;
 .tranvp 16 1 7, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb08948;
p0x7fab8bb08d38 .port I0x600003eb0c60, L_0x6000015acd90;
 .tranvp 16 1 8, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb08d38;
p0x7fab8bb09128 .port I0x600003eb0c60, L_0x6000015acf50;
 .tranvp 16 1 9, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb09128;
p0x7fab8bb09518 .port I0x600003eb0c60, L_0x6000015ad110;
 .tranvp 16 1 10, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb09518;
p0x7fab8bb09908 .port I0x600003eb0c60, L_0x6000015ad2d0;
 .tranvp 16 1 11, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb09908;
p0x7fab8bb09cf8 .port I0x600003eb0c60, L_0x6000015ad490;
 .tranvp 16 1 12, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb09cf8;
p0x7fab8bb0a0e8 .port I0x600003eb0c60, L_0x6000015ad650;
 .tranvp 16 1 13, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb0a0e8;
p0x7fab8bb0a4d8 .port I0x600003eb0c60, L_0x6000015ad810;
 .tranvp 16 1 14, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb0a4d8;
p0x7fab8bb0a8c8 .port I0x600003eb0c60, L_0x6000015ad9d0;
 .tranvp 16 1 15, I0x600003eb0c60, p0x7fab8bb0ab08 p0x7fab8bb0a8c8;
S_0x7fab8ba1e670 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015abe20 .functor BUFT 1, L_0x600000fd5680, C4<0>, C4<0>, C4<0>;
L_0x6000015abe90 .functor BUFT 1, L_0x6000015abe20, C4<0>, C4<0>, C4<0>;
L_0x6000015abf00 .functor BUFT 1, L_0x600000fd5680, C4<0>, C4<0>, C4<0>;
o0x7fab8bb06e48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015abf70 .functor BUFT 1, o0x7fab8bb06e48, C4<0>, C4<0>, C4<0>;
v0x600004c3f960_0 .net8 "Bitline1", 0 0, p0x7fab8bb06d28;  1 drivers, strength-aware
v0x600004c3f9f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb06d58;  1 drivers, strength-aware
v0x600004c3fa80_0 .net "D", 0 0, L_0x600000fd5680;  1 drivers
v0x600004c3fb10_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c3fba0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c3fc30_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c3fcc0_0 .net *"_ivl_0", 0 0, L_0x6000015abe20;  1 drivers
v0x600004c3fd50_0 .net *"_ivl_6", 0 0, L_0x6000015abf00;  1 drivers
; Elide local net with no drivers, v0x600004c3fde0_0 name=_ivl_8
v0x600004c3fe70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3ff00_0 .net "dffOut", 0 0, L_0x600001544b60;  1 drivers
v0x600004c00000_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba0dba0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba1e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544b60 .functor BUFZ 1, v0x600004c3f840_0, C4<0>, C4<0>, C4<0>;
v0x600004c3f600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c3f690_0 .net "d", 0 0, L_0x600000fd5680;  alias, 1 drivers
v0x600004c3f720_0 .net "q", 0 0, L_0x600001544b60;  alias, 1 drivers
v0x600004c3f7b0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c3f840_0 .var "state", 0 0;
v0x600004c3f8d0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba0dd10 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ac000 .functor BUFT 1, L_0x600000fd5720, C4<0>, C4<0>, C4<0>;
L_0x6000015ac070 .functor BUFT 1, L_0x6000015ac000, C4<0>, C4<0>, C4<0>;
L_0x6000015ac0e0 .functor BUFT 1, L_0x600000fd5720, C4<0>, C4<0>, C4<0>;
o0x7fab8bb07238 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ac150 .functor BUFT 1, o0x7fab8bb07238, C4<0>, C4<0>, C4<0>;
v0x600004c003f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb07178;  1 drivers, strength-aware
v0x600004c00480_0 .net8 "Bitline2", 0 0, p0x7fab8bb071a8;  1 drivers, strength-aware
v0x600004c00510_0 .net "D", 0 0, L_0x600000fd5720;  1 drivers
v0x600004c005a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c00630_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c006c0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c00750_0 .net *"_ivl_0", 0 0, L_0x6000015ac000;  1 drivers
v0x600004c007e0_0 .net *"_ivl_6", 0 0, L_0x6000015ac0e0;  1 drivers
; Elide local net with no drivers, v0x600004c00870_0 name=_ivl_8
v0x600004c00900_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c00990_0 .net "dffOut", 0 0, L_0x600001544bd0;  1 drivers
v0x600004c00a20_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba0de80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba0dd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544bd0 .functor BUFZ 1, v0x600004c002d0_0, C4<0>, C4<0>, C4<0>;
v0x600004c00090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c00120_0 .net "d", 0 0, L_0x600000fd5720;  alias, 1 drivers
v0x600004c001b0_0 .net "q", 0 0, L_0x600001544bd0;  alias, 1 drivers
v0x600004c00240_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c002d0_0 .var "state", 0 0;
v0x600004c00360_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba10ec0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ac1c0 .functor BUFT 1, L_0x600000fd57c0, C4<0>, C4<0>, C4<0>;
L_0x6000015ac230 .functor BUFT 1, L_0x6000015ac1c0, C4<0>, C4<0>, C4<0>;
L_0x6000015ac2a0 .functor BUFT 1, L_0x600000fd57c0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb07628 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ac310 .functor BUFT 1, o0x7fab8bb07628, C4<0>, C4<0>, C4<0>;
v0x600004c00e10_0 .net8 "Bitline1", 0 0, p0x7fab8bb07568;  1 drivers, strength-aware
v0x600004c00ea0_0 .net8 "Bitline2", 0 0, p0x7fab8bb07598;  1 drivers, strength-aware
v0x600004c00f30_0 .net "D", 0 0, L_0x600000fd57c0;  1 drivers
v0x600004c00fc0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c01050_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c010e0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c01170_0 .net *"_ivl_0", 0 0, L_0x6000015ac1c0;  1 drivers
v0x600004c01200_0 .net *"_ivl_6", 0 0, L_0x6000015ac2a0;  1 drivers
; Elide local net with no drivers, v0x600004c01290_0 name=_ivl_8
v0x600004c01320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c013b0_0 .net "dffOut", 0 0, L_0x600001544c40;  1 drivers
v0x600004c01440_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba11030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba10ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544c40 .functor BUFZ 1, v0x600004c00cf0_0, C4<0>, C4<0>, C4<0>;
v0x600004c00ab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c00b40_0 .net "d", 0 0, L_0x600000fd57c0;  alias, 1 drivers
v0x600004c00bd0_0 .net "q", 0 0, L_0x600001544c40;  alias, 1 drivers
v0x600004c00c60_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c00cf0_0 .var "state", 0 0;
v0x600004c00d80_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba111a0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ac380 .functor BUFT 1, L_0x600000fd5860, C4<0>, C4<0>, C4<0>;
L_0x6000015ac3f0 .functor BUFT 1, L_0x6000015ac380, C4<0>, C4<0>, C4<0>;
L_0x6000015ac460 .functor BUFT 1, L_0x600000fd5860, C4<0>, C4<0>, C4<0>;
o0x7fab8bb07a18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ac4d0 .functor BUFT 1, o0x7fab8bb07a18, C4<0>, C4<0>, C4<0>;
v0x600004c01830_0 .net8 "Bitline1", 0 0, p0x7fab8bb07958;  1 drivers, strength-aware
v0x600004c018c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb07988;  1 drivers, strength-aware
v0x600004c01950_0 .net "D", 0 0, L_0x600000fd5860;  1 drivers
v0x600004c019e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c01a70_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c01b00_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c01b90_0 .net *"_ivl_0", 0 0, L_0x6000015ac380;  1 drivers
v0x600004c01c20_0 .net *"_ivl_6", 0 0, L_0x6000015ac460;  1 drivers
; Elide local net with no drivers, v0x600004c01cb0_0 name=_ivl_8
v0x600004c01d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c01dd0_0 .net "dffOut", 0 0, L_0x600001544cb0;  1 drivers
v0x600004c01e60_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba0d100 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba111a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544cb0 .functor BUFZ 1, v0x600004c01710_0, C4<0>, C4<0>, C4<0>;
v0x600004c014d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c01560_0 .net "d", 0 0, L_0x600000fd5860;  alias, 1 drivers
v0x600004c015f0_0 .net "q", 0 0, L_0x600001544cb0;  alias, 1 drivers
v0x600004c01680_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c01710_0 .var "state", 0 0;
v0x600004c017a0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba0d270 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ac540 .functor BUFT 1, L_0x600000fd5900, C4<0>, C4<0>, C4<0>;
L_0x6000015ac5b0 .functor BUFT 1, L_0x6000015ac540, C4<0>, C4<0>, C4<0>;
L_0x6000015ac620 .functor BUFT 1, L_0x600000fd5900, C4<0>, C4<0>, C4<0>;
o0x7fab8bb07e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ac690 .functor BUFT 1, o0x7fab8bb07e08, C4<0>, C4<0>, C4<0>;
v0x600004c02250_0 .net8 "Bitline1", 0 0, p0x7fab8bb07d48;  1 drivers, strength-aware
v0x600004c022e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb07d78;  1 drivers, strength-aware
v0x600004c02370_0 .net "D", 0 0, L_0x600000fd5900;  1 drivers
v0x600004c02400_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c02490_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c02520_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c025b0_0 .net *"_ivl_0", 0 0, L_0x6000015ac540;  1 drivers
v0x600004c02640_0 .net *"_ivl_6", 0 0, L_0x6000015ac620;  1 drivers
; Elide local net with no drivers, v0x600004c026d0_0 name=_ivl_8
v0x600004c02760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c027f0_0 .net "dffOut", 0 0, L_0x600001544d20;  1 drivers
v0x600004c02880_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba0d3e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba0d270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544d20 .functor BUFZ 1, v0x600004c02130_0, C4<0>, C4<0>, C4<0>;
v0x600004c01ef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c01f80_0 .net "d", 0 0, L_0x600000fd5900;  alias, 1 drivers
v0x600004c02010_0 .net "q", 0 0, L_0x600001544d20;  alias, 1 drivers
v0x600004c020a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c02130_0 .var "state", 0 0;
v0x600004c021c0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba0d550 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ac700 .functor BUFT 1, L_0x600000fd59a0, C4<0>, C4<0>, C4<0>;
L_0x6000015ac770 .functor BUFT 1, L_0x6000015ac700, C4<0>, C4<0>, C4<0>;
L_0x6000015ac7e0 .functor BUFT 1, L_0x600000fd59a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb081f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ac850 .functor BUFT 1, o0x7fab8bb081f8, C4<0>, C4<0>, C4<0>;
v0x600004c02c70_0 .net8 "Bitline1", 0 0, p0x7fab8bb08138;  1 drivers, strength-aware
v0x600004c02d00_0 .net8 "Bitline2", 0 0, p0x7fab8bb08168;  1 drivers, strength-aware
v0x600004c02d90_0 .net "D", 0 0, L_0x600000fd59a0;  1 drivers
v0x600004c02e20_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c02eb0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c02f40_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c02fd0_0 .net *"_ivl_0", 0 0, L_0x6000015ac700;  1 drivers
v0x600004c03060_0 .net *"_ivl_6", 0 0, L_0x6000015ac7e0;  1 drivers
; Elide local net with no drivers, v0x600004c030f0_0 name=_ivl_8
v0x600004c03180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c03210_0 .net "dffOut", 0 0, L_0x600001544d90;  1 drivers
v0x600004c032a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2e160 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba0d550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544d90 .functor BUFZ 1, v0x600004c02b50_0, C4<0>, C4<0>, C4<0>;
v0x600004c02910_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c029a0_0 .net "d", 0 0, L_0x600000fd59a0;  alias, 1 drivers
v0x600004c02a30_0 .net "q", 0 0, L_0x600001544d90;  alias, 1 drivers
v0x600004c02ac0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c02b50_0 .var "state", 0 0;
v0x600004c02be0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2e2d0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ac8c0 .functor BUFT 1, L_0x600000fd5a40, C4<0>, C4<0>, C4<0>;
L_0x6000015ac930 .functor BUFT 1, L_0x6000015ac8c0, C4<0>, C4<0>, C4<0>;
L_0x6000015ac9a0 .functor BUFT 1, L_0x600000fd5a40, C4<0>, C4<0>, C4<0>;
o0x7fab8bb085e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aca10 .functor BUFT 1, o0x7fab8bb085e8, C4<0>, C4<0>, C4<0>;
v0x600004c03690_0 .net8 "Bitline1", 0 0, p0x7fab8bb08528;  1 drivers, strength-aware
v0x600004c03720_0 .net8 "Bitline2", 0 0, p0x7fab8bb08558;  1 drivers, strength-aware
v0x600004c037b0_0 .net "D", 0 0, L_0x600000fd5a40;  1 drivers
v0x600004c03840_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c038d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c03960_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c039f0_0 .net *"_ivl_0", 0 0, L_0x6000015ac8c0;  1 drivers
v0x600004c03a80_0 .net *"_ivl_6", 0 0, L_0x6000015ac9a0;  1 drivers
; Elide local net with no drivers, v0x600004c03b10_0 name=_ivl_8
v0x600004c03ba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c03c30_0 .net "dffOut", 0 0, L_0x600001544e00;  1 drivers
v0x600004c03cc0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2e440 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2e2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544e00 .functor BUFZ 1, v0x600004c03570_0, C4<0>, C4<0>, C4<0>;
v0x600004c03330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c033c0_0 .net "d", 0 0, L_0x600000fd5a40;  alias, 1 drivers
v0x600004c03450_0 .net "q", 0 0, L_0x600001544e00;  alias, 1 drivers
v0x600004c034e0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c03570_0 .var "state", 0 0;
v0x600004c03600_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2e5b0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aca80 .functor BUFT 1, L_0x600000fd5ae0, C4<0>, C4<0>, C4<0>;
L_0x6000015acaf0 .functor BUFT 1, L_0x6000015aca80, C4<0>, C4<0>, C4<0>;
L_0x6000015acb60 .functor BUFT 1, L_0x600000fd5ae0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb089d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015acbd0 .functor BUFT 1, o0x7fab8bb089d8, C4<0>, C4<0>, C4<0>;
v0x600004c04120_0 .net8 "Bitline1", 0 0, p0x7fab8bb08918;  1 drivers, strength-aware
v0x600004c041b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb08948;  1 drivers, strength-aware
v0x600004c04240_0 .net "D", 0 0, L_0x600000fd5ae0;  1 drivers
v0x600004c042d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c04360_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c043f0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c04480_0 .net *"_ivl_0", 0 0, L_0x6000015aca80;  1 drivers
v0x600004c04510_0 .net *"_ivl_6", 0 0, L_0x6000015acb60;  1 drivers
; Elide local net with no drivers, v0x600004c045a0_0 name=_ivl_8
v0x600004c04630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c046c0_0 .net "dffOut", 0 0, L_0x600001544e70;  1 drivers
v0x600004c04750_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2e720 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2e5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544e70 .functor BUFZ 1, v0x600004c04000_0, C4<0>, C4<0>, C4<0>;
v0x600004c03d50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c03de0_0 .net "d", 0 0, L_0x600000fd5ae0;  alias, 1 drivers
v0x600004c03e70_0 .net "q", 0 0, L_0x600001544e70;  alias, 1 drivers
v0x600004c03f00_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c04000_0 .var "state", 0 0;
v0x600004c04090_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2e890 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015acc40 .functor BUFT 1, L_0x600000fd5b80, C4<0>, C4<0>, C4<0>;
L_0x6000015accb0 .functor BUFT 1, L_0x6000015acc40, C4<0>, C4<0>, C4<0>;
L_0x6000015acd20 .functor BUFT 1, L_0x600000fd5b80, C4<0>, C4<0>, C4<0>;
o0x7fab8bb08dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015acd90 .functor BUFT 1, o0x7fab8bb08dc8, C4<0>, C4<0>, C4<0>;
v0x600004c04b40_0 .net8 "Bitline1", 0 0, p0x7fab8bb08d08;  1 drivers, strength-aware
v0x600004c04bd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb08d38;  1 drivers, strength-aware
v0x600004c04c60_0 .net "D", 0 0, L_0x600000fd5b80;  1 drivers
v0x600004c04cf0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c04d80_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c04e10_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c04ea0_0 .net *"_ivl_0", 0 0, L_0x6000015acc40;  1 drivers
v0x600004c04f30_0 .net *"_ivl_6", 0 0, L_0x6000015acd20;  1 drivers
; Elide local net with no drivers, v0x600004c04fc0_0 name=_ivl_8
v0x600004c05050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c050e0_0 .net "dffOut", 0 0, L_0x600001544ee0;  1 drivers
v0x600004c05170_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2ea00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544ee0 .functor BUFZ 1, v0x600004c04a20_0, C4<0>, C4<0>, C4<0>;
v0x600004c047e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c04870_0 .net "d", 0 0, L_0x600000fd5b80;  alias, 1 drivers
v0x600004c04900_0 .net "q", 0 0, L_0x600001544ee0;  alias, 1 drivers
v0x600004c04990_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c04a20_0 .var "state", 0 0;
v0x600004c04ab0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2eb70 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ace00 .functor BUFT 1, L_0x600000fd5c20, C4<0>, C4<0>, C4<0>;
L_0x6000015ace70 .functor BUFT 1, L_0x6000015ace00, C4<0>, C4<0>, C4<0>;
L_0x6000015acee0 .functor BUFT 1, L_0x600000fd5c20, C4<0>, C4<0>, C4<0>;
o0x7fab8bb091b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015acf50 .functor BUFT 1, o0x7fab8bb091b8, C4<0>, C4<0>, C4<0>;
v0x600004c05560_0 .net8 "Bitline1", 0 0, p0x7fab8bb090f8;  1 drivers, strength-aware
v0x600004c055f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb09128;  1 drivers, strength-aware
v0x600004c05680_0 .net "D", 0 0, L_0x600000fd5c20;  1 drivers
v0x600004c05710_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c057a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c05830_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c058c0_0 .net *"_ivl_0", 0 0, L_0x6000015ace00;  1 drivers
v0x600004c05950_0 .net *"_ivl_6", 0 0, L_0x6000015acee0;  1 drivers
; Elide local net with no drivers, v0x600004c059e0_0 name=_ivl_8
v0x600004c05a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c05b00_0 .net "dffOut", 0 0, L_0x600001544f50;  1 drivers
v0x600004c05b90_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2ece0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2eb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544f50 .functor BUFZ 1, v0x600004c05440_0, C4<0>, C4<0>, C4<0>;
v0x600004c05200_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c05290_0 .net "d", 0 0, L_0x600000fd5c20;  alias, 1 drivers
v0x600004c05320_0 .net "q", 0 0, L_0x600001544f50;  alias, 1 drivers
v0x600004c053b0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c05440_0 .var "state", 0 0;
v0x600004c054d0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2ee50 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015acfc0 .functor BUFT 1, L_0x600000fd5cc0, C4<0>, C4<0>, C4<0>;
L_0x6000015ad030 .functor BUFT 1, L_0x6000015acfc0, C4<0>, C4<0>, C4<0>;
L_0x6000015ad0a0 .functor BUFT 1, L_0x600000fd5cc0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb095a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ad110 .functor BUFT 1, o0x7fab8bb095a8, C4<0>, C4<0>, C4<0>;
v0x600004c05f80_0 .net8 "Bitline1", 0 0, p0x7fab8bb094e8;  1 drivers, strength-aware
v0x600004c06010_0 .net8 "Bitline2", 0 0, p0x7fab8bb09518;  1 drivers, strength-aware
v0x600004c060a0_0 .net "D", 0 0, L_0x600000fd5cc0;  1 drivers
v0x600004c06130_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c061c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c06250_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c062e0_0 .net *"_ivl_0", 0 0, L_0x6000015acfc0;  1 drivers
v0x600004c06370_0 .net *"_ivl_6", 0 0, L_0x6000015ad0a0;  1 drivers
; Elide local net with no drivers, v0x600004c06400_0 name=_ivl_8
v0x600004c06490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c06520_0 .net "dffOut", 0 0, L_0x600001544fc0;  1 drivers
v0x600004c065b0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2efc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2ee50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544fc0 .functor BUFZ 1, v0x600004c05e60_0, C4<0>, C4<0>, C4<0>;
v0x600004c05c20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c05cb0_0 .net "d", 0 0, L_0x600000fd5cc0;  alias, 1 drivers
v0x600004c05d40_0 .net "q", 0 0, L_0x600001544fc0;  alias, 1 drivers
v0x600004c05dd0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c05e60_0 .var "state", 0 0;
v0x600004c05ef0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2f130 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ad180 .functor BUFT 1, L_0x600000fd5d60, C4<0>, C4<0>, C4<0>;
L_0x6000015ad1f0 .functor BUFT 1, L_0x6000015ad180, C4<0>, C4<0>, C4<0>;
L_0x6000015ad260 .functor BUFT 1, L_0x600000fd5d60, C4<0>, C4<0>, C4<0>;
o0x7fab8bb09998 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ad2d0 .functor BUFT 1, o0x7fab8bb09998, C4<0>, C4<0>, C4<0>;
v0x600004c069a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb098d8;  1 drivers, strength-aware
v0x600004c06a30_0 .net8 "Bitline2", 0 0, p0x7fab8bb09908;  1 drivers, strength-aware
v0x600004c06ac0_0 .net "D", 0 0, L_0x600000fd5d60;  1 drivers
v0x600004c06b50_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c06be0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c06c70_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c06d00_0 .net *"_ivl_0", 0 0, L_0x6000015ad180;  1 drivers
v0x600004c06d90_0 .net *"_ivl_6", 0 0, L_0x6000015ad260;  1 drivers
; Elide local net with no drivers, v0x600004c06e20_0 name=_ivl_8
v0x600004c06eb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c06f40_0 .net "dffOut", 0 0, L_0x600001545030;  1 drivers
v0x600004c06fd0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2f2a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001545030 .functor BUFZ 1, v0x600004c06880_0, C4<0>, C4<0>, C4<0>;
v0x600004c06640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c066d0_0 .net "d", 0 0, L_0x600000fd5d60;  alias, 1 drivers
v0x600004c06760_0 .net "q", 0 0, L_0x600001545030;  alias, 1 drivers
v0x600004c067f0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c06880_0 .var "state", 0 0;
v0x600004c06910_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2f410 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ad340 .functor BUFT 1, L_0x600000fd5e00, C4<0>, C4<0>, C4<0>;
L_0x6000015ad3b0 .functor BUFT 1, L_0x6000015ad340, C4<0>, C4<0>, C4<0>;
L_0x6000015ad420 .functor BUFT 1, L_0x600000fd5e00, C4<0>, C4<0>, C4<0>;
o0x7fab8bb09d88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ad490 .functor BUFT 1, o0x7fab8bb09d88, C4<0>, C4<0>, C4<0>;
v0x600004c073c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb09cc8;  1 drivers, strength-aware
v0x600004c07450_0 .net8 "Bitline2", 0 0, p0x7fab8bb09cf8;  1 drivers, strength-aware
v0x600004c074e0_0 .net "D", 0 0, L_0x600000fd5e00;  1 drivers
v0x600004c07570_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c07600_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c07690_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c07720_0 .net *"_ivl_0", 0 0, L_0x6000015ad340;  1 drivers
v0x600004c077b0_0 .net *"_ivl_6", 0 0, L_0x6000015ad420;  1 drivers
; Elide local net with no drivers, v0x600004c07840_0 name=_ivl_8
v0x600004c078d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c07960_0 .net "dffOut", 0 0, L_0x6000015450a0;  1 drivers
v0x600004c079f0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2f580 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2f410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015450a0 .functor BUFZ 1, v0x600004c072a0_0, C4<0>, C4<0>, C4<0>;
v0x600004c07060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c070f0_0 .net "d", 0 0, L_0x600000fd5e00;  alias, 1 drivers
v0x600004c07180_0 .net "q", 0 0, L_0x6000015450a0;  alias, 1 drivers
v0x600004c07210_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c072a0_0 .var "state", 0 0;
v0x600004c07330_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2f6f0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ad500 .functor BUFT 1, L_0x600000fd5ea0, C4<0>, C4<0>, C4<0>;
L_0x6000015ad570 .functor BUFT 1, L_0x6000015ad500, C4<0>, C4<0>, C4<0>;
L_0x6000015ad5e0 .functor BUFT 1, L_0x600000fd5ea0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0a178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ad650 .functor BUFT 1, o0x7fab8bb0a178, C4<0>, C4<0>, C4<0>;
v0x600004c07de0_0 .net8 "Bitline1", 0 0, p0x7fab8bb0a0b8;  1 drivers, strength-aware
v0x600004c07e70_0 .net8 "Bitline2", 0 0, p0x7fab8bb0a0e8;  1 drivers, strength-aware
v0x600004c07f00_0 .net "D", 0 0, L_0x600000fd5ea0;  1 drivers
v0x600004c08000_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c08090_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c08120_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c081b0_0 .net *"_ivl_0", 0 0, L_0x6000015ad500;  1 drivers
v0x600004c08240_0 .net *"_ivl_6", 0 0, L_0x6000015ad5e0;  1 drivers
; Elide local net with no drivers, v0x600004c082d0_0 name=_ivl_8
v0x600004c08360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c083f0_0 .net "dffOut", 0 0, L_0x600001545110;  1 drivers
v0x600004c08480_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2f860 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2f6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001545110 .functor BUFZ 1, v0x600004c07cc0_0, C4<0>, C4<0>, C4<0>;
v0x600004c07a80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c07b10_0 .net "d", 0 0, L_0x600000fd5ea0;  alias, 1 drivers
v0x600004c07ba0_0 .net "q", 0 0, L_0x600001545110;  alias, 1 drivers
v0x600004c07c30_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c07cc0_0 .var "state", 0 0;
v0x600004c07d50_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2f9d0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ad6c0 .functor BUFT 1, L_0x600000fd5f40, C4<0>, C4<0>, C4<0>;
L_0x6000015ad730 .functor BUFT 1, L_0x6000015ad6c0, C4<0>, C4<0>, C4<0>;
L_0x6000015ad7a0 .functor BUFT 1, L_0x600000fd5f40, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0a568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ad810 .functor BUFT 1, o0x7fab8bb0a568, C4<0>, C4<0>, C4<0>;
v0x600004c08870_0 .net8 "Bitline1", 0 0, p0x7fab8bb0a4a8;  1 drivers, strength-aware
v0x600004c08900_0 .net8 "Bitline2", 0 0, p0x7fab8bb0a4d8;  1 drivers, strength-aware
v0x600004c08990_0 .net "D", 0 0, L_0x600000fd5f40;  1 drivers
v0x600004c08a20_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c08ab0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c08b40_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c08bd0_0 .net *"_ivl_0", 0 0, L_0x6000015ad6c0;  1 drivers
v0x600004c08c60_0 .net *"_ivl_6", 0 0, L_0x6000015ad7a0;  1 drivers
; Elide local net with no drivers, v0x600004c08cf0_0 name=_ivl_8
v0x600004c08d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c08e10_0 .net "dffOut", 0 0, L_0x600001545180;  1 drivers
v0x600004c08ea0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2fb40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2f9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001545180 .functor BUFZ 1, v0x600004c08750_0, C4<0>, C4<0>, C4<0>;
v0x600004c08510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c085a0_0 .net "d", 0 0, L_0x600000fd5f40;  alias, 1 drivers
v0x600004c08630_0 .net "q", 0 0, L_0x600001545180;  alias, 1 drivers
v0x600004c086c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c08750_0 .var "state", 0 0;
v0x600004c087e0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba2fcb0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba1e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ad880 .functor BUFT 1, L_0x600000fd5fe0, C4<0>, C4<0>, C4<0>;
L_0x6000015ad8f0 .functor BUFT 1, L_0x6000015ad880, C4<0>, C4<0>, C4<0>;
L_0x6000015ad960 .functor BUFT 1, L_0x600000fd5fe0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0a958 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ad9d0 .functor BUFT 1, o0x7fab8bb0a958, C4<0>, C4<0>, C4<0>;
v0x600004c09290_0 .net8 "Bitline1", 0 0, p0x7fab8bb0a898;  1 drivers, strength-aware
v0x600004c09320_0 .net8 "Bitline2", 0 0, p0x7fab8bb0a8c8;  1 drivers, strength-aware
v0x600004c093b0_0 .net "D", 0 0, L_0x600000fd5fe0;  1 drivers
v0x600004c09440_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d90;  alias, 1 drivers
v0x600004c094d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94dd8;  alias, 1 drivers
v0x600004c09560_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c095f0_0 .net *"_ivl_0", 0 0, L_0x6000015ad880;  1 drivers
v0x600004c09680_0 .net *"_ivl_6", 0 0, L_0x6000015ad960;  1 drivers
; Elide local net with no drivers, v0x600004c09710_0 name=_ivl_8
v0x600004c097a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c09830_0 .net "dffOut", 0 0, L_0x6000015451f0;  1 drivers
v0x600004c098c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba2fe20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba2fcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015451f0 .functor BUFZ 1, v0x600004c09170_0, C4<0>, C4<0>, C4<0>;
v0x600004c08f30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c08fc0_0 .net "d", 0 0, L_0x600000fd5fe0;  alias, 1 drivers
v0x600004c09050_0 .net "q", 0 0, L_0x6000015451f0;  alias, 1 drivers
v0x600004c090e0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c09170_0 .var "state", 0 0;
v0x600004c09200_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba30390 .scope module, "oldPC_reg" "Register" 18 57, 5 100 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c14120_0 .net8 "Bitline1", 15 0, p0x7fab8b0cce68;  alias, 0 drivers, strength-aware
o0x7fab8bb0ec18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003eb0b80 .island tran;
p0x7fab8bb0ec18 .port I0x600003eb0b80, o0x7fab8bb0ec18;
v0x600004c141b0_0 .net8 "Bitline2", 15 0, p0x7fab8bb0ec18;  0 drivers, strength-aware
v0x600004c14240_0 .net8 "D", 15 0, p0x7fab8b0b7148;  alias, 0 drivers, strength-aware
L_0x7fab8bb94d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c142d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  1 drivers
L_0x7fab8bb94d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c14360_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  1 drivers
v0x600004c143f0_0 .net "WriteReg", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c14480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c14510_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
L_0x600000fd4c80 .part p0x7fab8b0b7148, 0, 1;
L_0x600000fd4d20 .part p0x7fab8b0b7148, 1, 1;
L_0x600000fd4dc0 .part p0x7fab8b0b7148, 2, 1;
L_0x600000fd4e60 .part p0x7fab8b0b7148, 3, 1;
L_0x600000fd4f00 .part p0x7fab8b0b7148, 4, 1;
L_0x600000fd4fa0 .part p0x7fab8b0b7148, 5, 1;
L_0x600000fd5040 .part p0x7fab8b0b7148, 6, 1;
L_0x600000fd50e0 .part p0x7fab8b0b7148, 7, 1;
L_0x600000fd5180 .part p0x7fab8b0b7148, 8, 1;
L_0x600000fd5220 .part p0x7fab8b0b7148, 9, 1;
L_0x600000fd52c0 .part p0x7fab8b0b7148, 10, 1;
L_0x600000fd5360 .part p0x7fab8b0b7148, 11, 1;
L_0x600000fd5400 .part p0x7fab8b0b7148, 12, 1;
L_0x600000fd54a0 .part p0x7fab8b0b7148, 13, 1;
L_0x600000fd5540 .part p0x7fab8b0b7148, 14, 1;
L_0x600000fd55e0 .part p0x7fab8b0b7148, 15, 1;
p0x7fab8bb0ae38 .port I0x600003eb0a80, L_0x6000015aa290;
 .tranvp 16 1 0, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0ae38;
p0x7fab8bb0b288 .port I0x600003eb0a80, L_0x6000015aa450;
 .tranvp 16 1 1, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0b288;
p0x7fab8bb0b678 .port I0x600003eb0a80, L_0x6000015aa610;
 .tranvp 16 1 2, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0b678;
p0x7fab8bb0ba68 .port I0x600003eb0a80, L_0x6000015aa7d0;
 .tranvp 16 1 3, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0ba68;
p0x7fab8bb0be58 .port I0x600003eb0a80, L_0x6000015aa990;
 .tranvp 16 1 4, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0be58;
p0x7fab8bb0c248 .port I0x600003eb0a80, L_0x6000015aab50;
 .tranvp 16 1 5, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0c248;
p0x7fab8bb0c638 .port I0x600003eb0a80, L_0x6000015aad10;
 .tranvp 16 1 6, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0c638;
p0x7fab8bb0ca28 .port I0x600003eb0a80, L_0x6000015aaed0;
 .tranvp 16 1 7, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0ca28;
p0x7fab8bb0ce18 .port I0x600003eb0a80, L_0x6000015ab090;
 .tranvp 16 1 8, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0ce18;
p0x7fab8bb0d208 .port I0x600003eb0a80, L_0x6000015ab250;
 .tranvp 16 1 9, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0d208;
p0x7fab8bb0d5f8 .port I0x600003eb0a80, L_0x6000015ab410;
 .tranvp 16 1 10, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0d5f8;
p0x7fab8bb0d9e8 .port I0x600003eb0a80, L_0x6000015ab5d0;
 .tranvp 16 1 11, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0d9e8;
p0x7fab8bb0ddd8 .port I0x600003eb0a80, L_0x6000015ab790;
 .tranvp 16 1 12, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0ddd8;
p0x7fab8bb0e1c8 .port I0x600003eb0a80, L_0x6000015ab950;
 .tranvp 16 1 13, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0e1c8;
p0x7fab8bb0e5b8 .port I0x600003eb0a80, L_0x6000015abb10;
 .tranvp 16 1 14, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0e5b8;
p0x7fab8bb0e9a8 .port I0x600003eb0a80, L_0x6000015abcd0;
 .tranvp 16 1 15, I0x600003eb0a80, p0x7fab8b0cce68 p0x7fab8bb0e9a8;
p0x7fab8bb0ae68 .port I0x600003eb0b80, L_0x6000015aa370;
 .tranvp 16 1 0, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0ae68;
p0x7fab8bb0b2b8 .port I0x600003eb0b80, L_0x6000015aa530;
 .tranvp 16 1 1, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0b2b8;
p0x7fab8bb0b6a8 .port I0x600003eb0b80, L_0x6000015aa6f0;
 .tranvp 16 1 2, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0b6a8;
p0x7fab8bb0ba98 .port I0x600003eb0b80, L_0x6000015aa8b0;
 .tranvp 16 1 3, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0ba98;
p0x7fab8bb0be88 .port I0x600003eb0b80, L_0x6000015aaa70;
 .tranvp 16 1 4, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0be88;
p0x7fab8bb0c278 .port I0x600003eb0b80, L_0x6000015aac30;
 .tranvp 16 1 5, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0c278;
p0x7fab8bb0c668 .port I0x600003eb0b80, L_0x6000015aadf0;
 .tranvp 16 1 6, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0c668;
p0x7fab8bb0ca58 .port I0x600003eb0b80, L_0x6000015aafb0;
 .tranvp 16 1 7, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0ca58;
p0x7fab8bb0ce48 .port I0x600003eb0b80, L_0x6000015ab170;
 .tranvp 16 1 8, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0ce48;
p0x7fab8bb0d238 .port I0x600003eb0b80, L_0x6000015ab330;
 .tranvp 16 1 9, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0d238;
p0x7fab8bb0d628 .port I0x600003eb0b80, L_0x6000015ab4f0;
 .tranvp 16 1 10, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0d628;
p0x7fab8bb0da18 .port I0x600003eb0b80, L_0x6000015ab6b0;
 .tranvp 16 1 11, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0da18;
p0x7fab8bb0de08 .port I0x600003eb0b80, L_0x6000015ab870;
 .tranvp 16 1 12, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0de08;
p0x7fab8bb0e1f8 .port I0x600003eb0b80, L_0x6000015aba30;
 .tranvp 16 1 13, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0e1f8;
p0x7fab8bb0e5e8 .port I0x600003eb0b80, L_0x6000015abbf0;
 .tranvp 16 1 14, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0e5e8;
p0x7fab8bb0e9d8 .port I0x600003eb0b80, L_0x6000015abdb0;
 .tranvp 16 1 15, I0x600003eb0b80, p0x7fab8bb0ec18 p0x7fab8bb0e9d8;
S_0x7fab8ba30500 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aa220 .functor BUFT 1, L_0x600000fd4c80, C4<0>, C4<0>, C4<0>;
L_0x6000015aa290 .functor BUFT 1, L_0x6000015aa220, C4<0>, C4<0>, C4<0>;
L_0x6000015aa300 .functor BUFT 1, L_0x600000fd4c80, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0af58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aa370 .functor BUFT 1, o0x7fab8bb0af58, C4<0>, C4<0>, C4<0>;
v0x600004c0a130_0 .net8 "Bitline1", 0 0, p0x7fab8bb0ae38;  1 drivers, strength-aware
v0x600004c0a1c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb0ae68;  1 drivers, strength-aware
v0x600004c0a250_0 .net "D", 0 0, L_0x600000fd4c80;  1 drivers
v0x600004c0a2e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0a370_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0a400_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0a490_0 .net *"_ivl_0", 0 0, L_0x6000015aa220;  1 drivers
v0x600004c0a520_0 .net *"_ivl_6", 0 0, L_0x6000015aa300;  1 drivers
; Elide local net with no drivers, v0x600004c0a5b0_0 name=_ivl_8
v0x600004c0a640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0a6d0_0 .net "dffOut", 0 0, L_0x600001544460;  1 drivers
v0x600004c0a760_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba30670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba30500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544460 .functor BUFZ 1, v0x600004c0a010_0, C4<0>, C4<0>, C4<0>;
v0x600004c09dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c09e60_0 .net "d", 0 0, L_0x600000fd4c80;  alias, 1 drivers
v0x600004c09ef0_0 .net "q", 0 0, L_0x600001544460;  alias, 1 drivers
v0x600004c09f80_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0a010_0 .var "state", 0 0;
v0x600004c0a0a0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba307e0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aa3e0 .functor BUFT 1, L_0x600000fd4d20, C4<0>, C4<0>, C4<0>;
L_0x6000015aa450 .functor BUFT 1, L_0x6000015aa3e0, C4<0>, C4<0>, C4<0>;
L_0x6000015aa4c0 .functor BUFT 1, L_0x600000fd4d20, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0b348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aa530 .functor BUFT 1, o0x7fab8bb0b348, C4<0>, C4<0>, C4<0>;
v0x600004c0ab50_0 .net8 "Bitline1", 0 0, p0x7fab8bb0b288;  1 drivers, strength-aware
v0x600004c0abe0_0 .net8 "Bitline2", 0 0, p0x7fab8bb0b2b8;  1 drivers, strength-aware
v0x600004c0ac70_0 .net "D", 0 0, L_0x600000fd4d20;  1 drivers
v0x600004c0ad00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0ad90_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0ae20_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0aeb0_0 .net *"_ivl_0", 0 0, L_0x6000015aa3e0;  1 drivers
v0x600004c0af40_0 .net *"_ivl_6", 0 0, L_0x6000015aa4c0;  1 drivers
; Elide local net with no drivers, v0x600004c0afd0_0 name=_ivl_8
v0x600004c0b060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0b0f0_0 .net "dffOut", 0 0, L_0x6000015444d0;  1 drivers
v0x600004c0b180_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba30950 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba307e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015444d0 .functor BUFZ 1, v0x600004c0aa30_0, C4<0>, C4<0>, C4<0>;
v0x600004c0a7f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0a880_0 .net "d", 0 0, L_0x600000fd4d20;  alias, 1 drivers
v0x600004c0a910_0 .net "q", 0 0, L_0x6000015444d0;  alias, 1 drivers
v0x600004c0a9a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0aa30_0 .var "state", 0 0;
v0x600004c0aac0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba30ac0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aa5a0 .functor BUFT 1, L_0x600000fd4dc0, C4<0>, C4<0>, C4<0>;
L_0x6000015aa610 .functor BUFT 1, L_0x6000015aa5a0, C4<0>, C4<0>, C4<0>;
L_0x6000015aa680 .functor BUFT 1, L_0x600000fd4dc0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0b738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aa6f0 .functor BUFT 1, o0x7fab8bb0b738, C4<0>, C4<0>, C4<0>;
v0x600004c0b570_0 .net8 "Bitline1", 0 0, p0x7fab8bb0b678;  1 drivers, strength-aware
v0x600004c0b600_0 .net8 "Bitline2", 0 0, p0x7fab8bb0b6a8;  1 drivers, strength-aware
v0x600004c0b690_0 .net "D", 0 0, L_0x600000fd4dc0;  1 drivers
v0x600004c0b720_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0b7b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0b840_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0b8d0_0 .net *"_ivl_0", 0 0, L_0x6000015aa5a0;  1 drivers
v0x600004c0b960_0 .net *"_ivl_6", 0 0, L_0x6000015aa680;  1 drivers
; Elide local net with no drivers, v0x600004c0b9f0_0 name=_ivl_8
v0x600004c0ba80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0bb10_0 .net "dffOut", 0 0, L_0x600001544540;  1 drivers
v0x600004c0bba0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba30c30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba30ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544540 .functor BUFZ 1, v0x600004c0b450_0, C4<0>, C4<0>, C4<0>;
v0x600004c0b210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0b2a0_0 .net "d", 0 0, L_0x600000fd4dc0;  alias, 1 drivers
v0x600004c0b330_0 .net "q", 0 0, L_0x600001544540;  alias, 1 drivers
v0x600004c0b3c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0b450_0 .var "state", 0 0;
v0x600004c0b4e0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba30da0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aa760 .functor BUFT 1, L_0x600000fd4e60, C4<0>, C4<0>, C4<0>;
L_0x6000015aa7d0 .functor BUFT 1, L_0x6000015aa760, C4<0>, C4<0>, C4<0>;
L_0x6000015aa840 .functor BUFT 1, L_0x600000fd4e60, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0bb28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aa8b0 .functor BUFT 1, o0x7fab8bb0bb28, C4<0>, C4<0>, C4<0>;
v0x600004c0c000_0 .net8 "Bitline1", 0 0, p0x7fab8bb0ba68;  1 drivers, strength-aware
v0x600004c0c090_0 .net8 "Bitline2", 0 0, p0x7fab8bb0ba98;  1 drivers, strength-aware
v0x600004c0c120_0 .net "D", 0 0, L_0x600000fd4e60;  1 drivers
v0x600004c0c1b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0c240_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0c2d0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0c360_0 .net *"_ivl_0", 0 0, L_0x6000015aa760;  1 drivers
v0x600004c0c3f0_0 .net *"_ivl_6", 0 0, L_0x6000015aa840;  1 drivers
; Elide local net with no drivers, v0x600004c0c480_0 name=_ivl_8
v0x600004c0c510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0c5a0_0 .net "dffOut", 0 0, L_0x6000015445b0;  1 drivers
v0x600004c0c630_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba30f10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba30da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015445b0 .functor BUFZ 1, v0x600004c0be70_0, C4<0>, C4<0>, C4<0>;
v0x600004c0bc30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0bcc0_0 .net "d", 0 0, L_0x600000fd4e60;  alias, 1 drivers
v0x600004c0bd50_0 .net "q", 0 0, L_0x6000015445b0;  alias, 1 drivers
v0x600004c0bde0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0be70_0 .var "state", 0 0;
v0x600004c0bf00_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba31080 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aa920 .functor BUFT 1, L_0x600000fd4f00, C4<0>, C4<0>, C4<0>;
L_0x6000015aa990 .functor BUFT 1, L_0x6000015aa920, C4<0>, C4<0>, C4<0>;
L_0x6000015aaa00 .functor BUFT 1, L_0x600000fd4f00, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0bf18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aaa70 .functor BUFT 1, o0x7fab8bb0bf18, C4<0>, C4<0>, C4<0>;
v0x600004c0ca20_0 .net8 "Bitline1", 0 0, p0x7fab8bb0be58;  1 drivers, strength-aware
v0x600004c0cab0_0 .net8 "Bitline2", 0 0, p0x7fab8bb0be88;  1 drivers, strength-aware
v0x600004c0cb40_0 .net "D", 0 0, L_0x600000fd4f00;  1 drivers
v0x600004c0cbd0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0cc60_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0ccf0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0cd80_0 .net *"_ivl_0", 0 0, L_0x6000015aa920;  1 drivers
v0x600004c0ce10_0 .net *"_ivl_6", 0 0, L_0x6000015aaa00;  1 drivers
; Elide local net with no drivers, v0x600004c0cea0_0 name=_ivl_8
v0x600004c0cf30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0cfc0_0 .net "dffOut", 0 0, L_0x600001544620;  1 drivers
v0x600004c0d050_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba311f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba31080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544620 .functor BUFZ 1, v0x600004c0c900_0, C4<0>, C4<0>, C4<0>;
v0x600004c0c6c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0c750_0 .net "d", 0 0, L_0x600000fd4f00;  alias, 1 drivers
v0x600004c0c7e0_0 .net "q", 0 0, L_0x600001544620;  alias, 1 drivers
v0x600004c0c870_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0c900_0 .var "state", 0 0;
v0x600004c0c990_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba31360 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aaae0 .functor BUFT 1, L_0x600000fd4fa0, C4<0>, C4<0>, C4<0>;
L_0x6000015aab50 .functor BUFT 1, L_0x6000015aaae0, C4<0>, C4<0>, C4<0>;
L_0x6000015aabc0 .functor BUFT 1, L_0x600000fd4fa0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0c308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aac30 .functor BUFT 1, o0x7fab8bb0c308, C4<0>, C4<0>, C4<0>;
v0x600004c0d440_0 .net8 "Bitline1", 0 0, p0x7fab8bb0c248;  1 drivers, strength-aware
v0x600004c0d4d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb0c278;  1 drivers, strength-aware
v0x600004c0d560_0 .net "D", 0 0, L_0x600000fd4fa0;  1 drivers
v0x600004c0d5f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0d680_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0d710_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0d7a0_0 .net *"_ivl_0", 0 0, L_0x6000015aaae0;  1 drivers
v0x600004c0d830_0 .net *"_ivl_6", 0 0, L_0x6000015aabc0;  1 drivers
; Elide local net with no drivers, v0x600004c0d8c0_0 name=_ivl_8
v0x600004c0d950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0d9e0_0 .net "dffOut", 0 0, L_0x600001544690;  1 drivers
v0x600004c0da70_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba314d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba31360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544690 .functor BUFZ 1, v0x600004c0d320_0, C4<0>, C4<0>, C4<0>;
v0x600004c0d0e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0d170_0 .net "d", 0 0, L_0x600000fd4fa0;  alias, 1 drivers
v0x600004c0d200_0 .net "q", 0 0, L_0x600001544690;  alias, 1 drivers
v0x600004c0d290_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0d320_0 .var "state", 0 0;
v0x600004c0d3b0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba31640 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aaca0 .functor BUFT 1, L_0x600000fd5040, C4<0>, C4<0>, C4<0>;
L_0x6000015aad10 .functor BUFT 1, L_0x6000015aaca0, C4<0>, C4<0>, C4<0>;
L_0x6000015aad80 .functor BUFT 1, L_0x600000fd5040, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0c6f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aadf0 .functor BUFT 1, o0x7fab8bb0c6f8, C4<0>, C4<0>, C4<0>;
v0x600004c0de60_0 .net8 "Bitline1", 0 0, p0x7fab8bb0c638;  1 drivers, strength-aware
v0x600004c0def0_0 .net8 "Bitline2", 0 0, p0x7fab8bb0c668;  1 drivers, strength-aware
v0x600004c0df80_0 .net "D", 0 0, L_0x600000fd5040;  1 drivers
v0x600004c0e010_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0e0a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0e130_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0e1c0_0 .net *"_ivl_0", 0 0, L_0x6000015aaca0;  1 drivers
v0x600004c0e250_0 .net *"_ivl_6", 0 0, L_0x6000015aad80;  1 drivers
; Elide local net with no drivers, v0x600004c0e2e0_0 name=_ivl_8
v0x600004c0e370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0e400_0 .net "dffOut", 0 0, L_0x600001544700;  1 drivers
v0x600004c0e490_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba317b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba31640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544700 .functor BUFZ 1, v0x600004c0dd40_0, C4<0>, C4<0>, C4<0>;
v0x600004c0db00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0db90_0 .net "d", 0 0, L_0x600000fd5040;  alias, 1 drivers
v0x600004c0dc20_0 .net "q", 0 0, L_0x600001544700;  alias, 1 drivers
v0x600004c0dcb0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0dd40_0 .var "state", 0 0;
v0x600004c0ddd0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba31920 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015aae60 .functor BUFT 1, L_0x600000fd50e0, C4<0>, C4<0>, C4<0>;
L_0x6000015aaed0 .functor BUFT 1, L_0x6000015aae60, C4<0>, C4<0>, C4<0>;
L_0x6000015aaf40 .functor BUFT 1, L_0x600000fd50e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0cae8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aafb0 .functor BUFT 1, o0x7fab8bb0cae8, C4<0>, C4<0>, C4<0>;
v0x600004c0e880_0 .net8 "Bitline1", 0 0, p0x7fab8bb0ca28;  1 drivers, strength-aware
v0x600004c0e910_0 .net8 "Bitline2", 0 0, p0x7fab8bb0ca58;  1 drivers, strength-aware
v0x600004c0e9a0_0 .net "D", 0 0, L_0x600000fd50e0;  1 drivers
v0x600004c0ea30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0eac0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0eb50_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0ebe0_0 .net *"_ivl_0", 0 0, L_0x6000015aae60;  1 drivers
v0x600004c0ec70_0 .net *"_ivl_6", 0 0, L_0x6000015aaf40;  1 drivers
; Elide local net with no drivers, v0x600004c0ed00_0 name=_ivl_8
v0x600004c0ed90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0ee20_0 .net "dffOut", 0 0, L_0x600001544770;  1 drivers
v0x600004c0eeb0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba31a90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba31920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544770 .functor BUFZ 1, v0x600004c0e760_0, C4<0>, C4<0>, C4<0>;
v0x600004c0e520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0e5b0_0 .net "d", 0 0, L_0x600000fd50e0;  alias, 1 drivers
v0x600004c0e640_0 .net "q", 0 0, L_0x600001544770;  alias, 1 drivers
v0x600004c0e6d0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0e760_0 .var "state", 0 0;
v0x600004c0e7f0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba31c00 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ab020 .functor BUFT 1, L_0x600000fd5180, C4<0>, C4<0>, C4<0>;
L_0x6000015ab090 .functor BUFT 1, L_0x6000015ab020, C4<0>, C4<0>, C4<0>;
L_0x6000015ab100 .functor BUFT 1, L_0x600000fd5180, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0ced8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ab170 .functor BUFT 1, o0x7fab8bb0ced8, C4<0>, C4<0>, C4<0>;
v0x600004c0f2a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb0ce18;  1 drivers, strength-aware
v0x600004c0f330_0 .net8 "Bitline2", 0 0, p0x7fab8bb0ce48;  1 drivers, strength-aware
v0x600004c0f3c0_0 .net "D", 0 0, L_0x600000fd5180;  1 drivers
v0x600004c0f450_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0f4e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c0f570_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c0f600_0 .net *"_ivl_0", 0 0, L_0x6000015ab020;  1 drivers
v0x600004c0f690_0 .net *"_ivl_6", 0 0, L_0x6000015ab100;  1 drivers
; Elide local net with no drivers, v0x600004c0f720_0 name=_ivl_8
v0x600004c0f7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0f840_0 .net "dffOut", 0 0, L_0x6000015447e0;  1 drivers
v0x600004c0f8d0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba31d70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba31c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015447e0 .functor BUFZ 1, v0x600004c0f180_0, C4<0>, C4<0>, C4<0>;
v0x600004c0ef40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0efd0_0 .net "d", 0 0, L_0x600000fd5180;  alias, 1 drivers
v0x600004c0f060_0 .net "q", 0 0, L_0x6000015447e0;  alias, 1 drivers
v0x600004c0f0f0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0f180_0 .var "state", 0 0;
v0x600004c0f210_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba31ee0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ab1e0 .functor BUFT 1, L_0x600000fd5220, C4<0>, C4<0>, C4<0>;
L_0x6000015ab250 .functor BUFT 1, L_0x6000015ab1e0, C4<0>, C4<0>, C4<0>;
L_0x6000015ab2c0 .functor BUFT 1, L_0x600000fd5220, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0d2c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ab330 .functor BUFT 1, o0x7fab8bb0d2c8, C4<0>, C4<0>, C4<0>;
v0x600004c0fcc0_0 .net8 "Bitline1", 0 0, p0x7fab8bb0d208;  1 drivers, strength-aware
v0x600004c0fd50_0 .net8 "Bitline2", 0 0, p0x7fab8bb0d238;  1 drivers, strength-aware
v0x600004c0fde0_0 .net "D", 0 0, L_0x600000fd5220;  1 drivers
v0x600004c0fe70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c0ff00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c10000_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c10090_0 .net *"_ivl_0", 0 0, L_0x6000015ab1e0;  1 drivers
v0x600004c10120_0 .net *"_ivl_6", 0 0, L_0x6000015ab2c0;  1 drivers
; Elide local net with no drivers, v0x600004c101b0_0 name=_ivl_8
v0x600004c10240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c102d0_0 .net "dffOut", 0 0, L_0x600001544850;  1 drivers
v0x600004c10360_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba32050 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba31ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544850 .functor BUFZ 1, v0x600004c0fba0_0, C4<0>, C4<0>, C4<0>;
v0x600004c0f960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c0f9f0_0 .net "d", 0 0, L_0x600000fd5220;  alias, 1 drivers
v0x600004c0fa80_0 .net "q", 0 0, L_0x600001544850;  alias, 1 drivers
v0x600004c0fb10_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c0fba0_0 .var "state", 0 0;
v0x600004c0fc30_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba321c0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ab3a0 .functor BUFT 1, L_0x600000fd52c0, C4<0>, C4<0>, C4<0>;
L_0x6000015ab410 .functor BUFT 1, L_0x6000015ab3a0, C4<0>, C4<0>, C4<0>;
L_0x6000015ab480 .functor BUFT 1, L_0x600000fd52c0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0d6b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ab4f0 .functor BUFT 1, o0x7fab8bb0d6b8, C4<0>, C4<0>, C4<0>;
v0x600004c10750_0 .net8 "Bitline1", 0 0, p0x7fab8bb0d5f8;  1 drivers, strength-aware
v0x600004c107e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb0d628;  1 drivers, strength-aware
v0x600004c10870_0 .net "D", 0 0, L_0x600000fd52c0;  1 drivers
v0x600004c10900_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c10990_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c10a20_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c10ab0_0 .net *"_ivl_0", 0 0, L_0x6000015ab3a0;  1 drivers
v0x600004c10b40_0 .net *"_ivl_6", 0 0, L_0x6000015ab480;  1 drivers
; Elide local net with no drivers, v0x600004c10bd0_0 name=_ivl_8
v0x600004c10c60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c10cf0_0 .net "dffOut", 0 0, L_0x6000015448c0;  1 drivers
v0x600004c10d80_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba32330 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba321c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015448c0 .functor BUFZ 1, v0x600004c10630_0, C4<0>, C4<0>, C4<0>;
v0x600004c103f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c10480_0 .net "d", 0 0, L_0x600000fd52c0;  alias, 1 drivers
v0x600004c10510_0 .net "q", 0 0, L_0x6000015448c0;  alias, 1 drivers
v0x600004c105a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c10630_0 .var "state", 0 0;
v0x600004c106c0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba324a0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ab560 .functor BUFT 1, L_0x600000fd5360, C4<0>, C4<0>, C4<0>;
L_0x6000015ab5d0 .functor BUFT 1, L_0x6000015ab560, C4<0>, C4<0>, C4<0>;
L_0x6000015ab640 .functor BUFT 1, L_0x600000fd5360, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0daa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ab6b0 .functor BUFT 1, o0x7fab8bb0daa8, C4<0>, C4<0>, C4<0>;
v0x600004c11170_0 .net8 "Bitline1", 0 0, p0x7fab8bb0d9e8;  1 drivers, strength-aware
v0x600004c11200_0 .net8 "Bitline2", 0 0, p0x7fab8bb0da18;  1 drivers, strength-aware
v0x600004c11290_0 .net "D", 0 0, L_0x600000fd5360;  1 drivers
v0x600004c11320_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c113b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c11440_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c114d0_0 .net *"_ivl_0", 0 0, L_0x6000015ab560;  1 drivers
v0x600004c11560_0 .net *"_ivl_6", 0 0, L_0x6000015ab640;  1 drivers
; Elide local net with no drivers, v0x600004c115f0_0 name=_ivl_8
v0x600004c11680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c11710_0 .net "dffOut", 0 0, L_0x600001544930;  1 drivers
v0x600004c117a0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba32610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba324a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544930 .functor BUFZ 1, v0x600004c11050_0, C4<0>, C4<0>, C4<0>;
v0x600004c10e10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c10ea0_0 .net "d", 0 0, L_0x600000fd5360;  alias, 1 drivers
v0x600004c10f30_0 .net "q", 0 0, L_0x600001544930;  alias, 1 drivers
v0x600004c10fc0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c11050_0 .var "state", 0 0;
v0x600004c110e0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba32780 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ab720 .functor BUFT 1, L_0x600000fd5400, C4<0>, C4<0>, C4<0>;
L_0x6000015ab790 .functor BUFT 1, L_0x6000015ab720, C4<0>, C4<0>, C4<0>;
L_0x6000015ab800 .functor BUFT 1, L_0x600000fd5400, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0de98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015ab870 .functor BUFT 1, o0x7fab8bb0de98, C4<0>, C4<0>, C4<0>;
v0x600004c11b90_0 .net8 "Bitline1", 0 0, p0x7fab8bb0ddd8;  1 drivers, strength-aware
v0x600004c11c20_0 .net8 "Bitline2", 0 0, p0x7fab8bb0de08;  1 drivers, strength-aware
v0x600004c11cb0_0 .net "D", 0 0, L_0x600000fd5400;  1 drivers
v0x600004c11d40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c11dd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c11e60_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c11ef0_0 .net *"_ivl_0", 0 0, L_0x6000015ab720;  1 drivers
v0x600004c11f80_0 .net *"_ivl_6", 0 0, L_0x6000015ab800;  1 drivers
; Elide local net with no drivers, v0x600004c12010_0 name=_ivl_8
v0x600004c120a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c12130_0 .net "dffOut", 0 0, L_0x6000015449a0;  1 drivers
v0x600004c121c0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba328f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba32780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015449a0 .functor BUFZ 1, v0x600004c11a70_0, C4<0>, C4<0>, C4<0>;
v0x600004c11830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c118c0_0 .net "d", 0 0, L_0x600000fd5400;  alias, 1 drivers
v0x600004c11950_0 .net "q", 0 0, L_0x6000015449a0;  alias, 1 drivers
v0x600004c119e0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c11a70_0 .var "state", 0 0;
v0x600004c11b00_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba32a60 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015ab8e0 .functor BUFT 1, L_0x600000fd54a0, C4<0>, C4<0>, C4<0>;
L_0x6000015ab950 .functor BUFT 1, L_0x6000015ab8e0, C4<0>, C4<0>, C4<0>;
L_0x6000015ab9c0 .functor BUFT 1, L_0x600000fd54a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0e288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015aba30 .functor BUFT 1, o0x7fab8bb0e288, C4<0>, C4<0>, C4<0>;
v0x600004c125b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb0e1c8;  1 drivers, strength-aware
v0x600004c12640_0 .net8 "Bitline2", 0 0, p0x7fab8bb0e1f8;  1 drivers, strength-aware
v0x600004c126d0_0 .net "D", 0 0, L_0x600000fd54a0;  1 drivers
v0x600004c12760_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c127f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c12880_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c12910_0 .net *"_ivl_0", 0 0, L_0x6000015ab8e0;  1 drivers
v0x600004c129a0_0 .net *"_ivl_6", 0 0, L_0x6000015ab9c0;  1 drivers
; Elide local net with no drivers, v0x600004c12a30_0 name=_ivl_8
v0x600004c12ac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c12b50_0 .net "dffOut", 0 0, L_0x600001544a10;  1 drivers
v0x600004c12be0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba32bd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba32a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544a10 .functor BUFZ 1, v0x600004c12490_0, C4<0>, C4<0>, C4<0>;
v0x600004c12250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c122e0_0 .net "d", 0 0, L_0x600000fd54a0;  alias, 1 drivers
v0x600004c12370_0 .net "q", 0 0, L_0x600001544a10;  alias, 1 drivers
v0x600004c12400_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c12490_0 .var "state", 0 0;
v0x600004c12520_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba32d40 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015abaa0 .functor BUFT 1, L_0x600000fd5540, C4<0>, C4<0>, C4<0>;
L_0x6000015abb10 .functor BUFT 1, L_0x6000015abaa0, C4<0>, C4<0>, C4<0>;
L_0x6000015abb80 .functor BUFT 1, L_0x600000fd5540, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0e678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015abbf0 .functor BUFT 1, o0x7fab8bb0e678, C4<0>, C4<0>, C4<0>;
v0x600004c12fd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb0e5b8;  1 drivers, strength-aware
v0x600004c13060_0 .net8 "Bitline2", 0 0, p0x7fab8bb0e5e8;  1 drivers, strength-aware
v0x600004c130f0_0 .net "D", 0 0, L_0x600000fd5540;  1 drivers
v0x600004c13180_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c13210_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c132a0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c13330_0 .net *"_ivl_0", 0 0, L_0x6000015abaa0;  1 drivers
v0x600004c133c0_0 .net *"_ivl_6", 0 0, L_0x6000015abb80;  1 drivers
; Elide local net with no drivers, v0x600004c13450_0 name=_ivl_8
v0x600004c134e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c13570_0 .net "dffOut", 0 0, L_0x600001544a80;  1 drivers
v0x600004c13600_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba32eb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba32d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544a80 .functor BUFZ 1, v0x600004c12eb0_0, C4<0>, C4<0>, C4<0>;
v0x600004c12c70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c12d00_0 .net "d", 0 0, L_0x600000fd5540;  alias, 1 drivers
v0x600004c12d90_0 .net "q", 0 0, L_0x600001544a80;  alias, 1 drivers
v0x600004c12e20_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c12eb0_0 .var "state", 0 0;
v0x600004c12f40_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba33020 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba30390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000015abc60 .functor BUFT 1, L_0x600000fd55e0, C4<0>, C4<0>, C4<0>;
L_0x6000015abcd0 .functor BUFT 1, L_0x6000015abc60, C4<0>, C4<0>, C4<0>;
L_0x6000015abd40 .functor BUFT 1, L_0x600000fd55e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb0ea68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000015abdb0 .functor BUFT 1, o0x7fab8bb0ea68, C4<0>, C4<0>, C4<0>;
v0x600004c139f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb0e9a8;  1 drivers, strength-aware
v0x600004c13a80_0 .net8 "Bitline2", 0 0, p0x7fab8bb0e9d8;  1 drivers, strength-aware
v0x600004c13b10_0 .net "D", 0 0, L_0x600000fd55e0;  1 drivers
v0x600004c13ba0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb94d00;  alias, 1 drivers
v0x600004c13c30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb94d48;  alias, 1 drivers
v0x600004c13cc0_0 .net "WriteEnable", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
v0x600004c13d50_0 .net *"_ivl_0", 0 0, L_0x6000015abc60;  1 drivers
v0x600004c13de0_0 .net *"_ivl_6", 0 0, L_0x6000015abd40;  1 drivers
; Elide local net with no drivers, v0x600004c13e70_0 name=_ivl_8
v0x600004c13f00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c14000_0 .net "dffOut", 0 0, L_0x600001544af0;  1 drivers
v0x600004c14090_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
S_0x7fab8ba33190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba33020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001544af0 .functor BUFZ 1, v0x600004c138d0_0, C4<0>, C4<0>, C4<0>;
v0x600004c13690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c13720_0 .net "d", 0 0, L_0x600000fd55e0;  alias, 1 drivers
v0x600004c137b0_0 .net "q", 0 0, L_0x600001544af0;  alias, 1 drivers
v0x600004c13840_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c138d0_0 .var "state", 0 0;
v0x600004c13960_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba33700 .scope module, "reg_dest_dff[0]" "dff" 18 44, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c145a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c14630_0 .net "d", 0 0, L_0x600000fd28a0;  1 drivers
v0x600004c146c0_0 .net "q", 0 0, v0x600004c147e0_0;  1 drivers
v0x600004c14750_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c147e0_0 .var "state", 0 0;
v0x600004c14870_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba33870 .scope module, "reg_dest_dff[1]" "dff" 18 44, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c14900_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c14990_0 .net "d", 0 0, L_0x600000fd2940;  1 drivers
v0x600004c14a20_0 .net "q", 0 0, v0x600004c14b40_0;  1 drivers
v0x600004c14ab0_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c14b40_0 .var "state", 0 0;
v0x600004c14bd0_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba339e0 .scope module, "reg_dest_dff[2]" "dff" 18 44, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c14c60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c14cf0_0 .net "d", 0 0, L_0x600000fd29e0;  1 drivers
v0x600004c14d80_0 .net "q", 0 0, v0x600004c14ea0_0;  1 drivers
v0x600004c14e10_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c14ea0_0 .var "state", 0 0;
v0x600004c14f30_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba33b50 .scope module, "reg_dest_dff[3]" "dff" 18 44, 5 2 0, S_0x7fab8ba2ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c14fc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c15050_0 .net "d", 0 0, L_0x600000fd2a80;  1 drivers
v0x600004c150e0_0 .net "q", 0 0, v0x600004c15200_0;  1 drivers
v0x600004c15170_0 .net "rst", 0 0, L_0x600001545260;  alias, 1 drivers
v0x600004c15200_0 .var "state", 0 0;
v0x600004c15290_0 .net "wen", 0 0, L_0x7fab8bb94e20;  alias, 1 drivers
S_0x7fab8ba33cc0 .scope module, "branch0" "Branch" 7 134, 19 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_inst";
    .port_info 1 /INPUT 3 "cond";
    .port_info 2 /INPUT 3 "NVZflag";
    .port_info 3 /OUTPUT 1 "do_branch";
L_0x600001513250 .functor NOT 1, L_0x600000f86580, C4<0>, C4<0>, C4<0>;
L_0x6000015131e0 .functor AND 1, L_0x600000f864e0, L_0x600001513250, C4<1>, C4<1>;
L_0x600001513f70 .functor AND 1, L_0x600000f86620, L_0x600000f866c0, C4<1>, C4<1>;
L_0x600001513f00 .functor OR 1, L_0x6000015131e0, L_0x600001513f70, C4<0>, C4<0>;
L_0x600001513e90 .functor NOT 1, L_0x600000f86800, C4<0>, C4<0>, C4<0>;
L_0x600001513e20 .functor AND 1, L_0x600000f86760, L_0x600001513e90, C4<1>, C4<1>;
L_0x600001513db0 .functor NOT 1, L_0x600000f868a0, C4<0>, C4<0>, C4<0>;
L_0x600001513d40 .functor AND 1, L_0x600001513e20, L_0x600001513db0, C4<1>, C4<1>;
L_0x600001513cd0 .functor OR 1, L_0x600001513f00, L_0x600001513d40, C4<0>, C4<0>;
L_0x600001513c60 .functor AND 1, L_0x600000f86940, L_0x600000f869e0, C4<1>, C4<1>;
L_0x600001513bf0 .functor OR 1, L_0x600001513cd0, L_0x600001513c60, C4<0>, C4<0>;
L_0x600001513b80 .functor NOT 1, L_0x600000f86bc0, C4<0>, C4<0>, C4<0>;
L_0x600001513aa0 .functor NOT 1, L_0x600000f86c60, C4<0>, C4<0>, C4<0>;
L_0x6000015139c0 .functor AND 1, L_0x600001513b80, L_0x600001513aa0, C4<1>, C4<1>;
L_0x600001513950 .functor OR 1, L_0x600000f86b20, L_0x6000015139c0, C4<0>, C4<0>;
L_0x600001513a30 .functor AND 1, L_0x600000f86a80, L_0x600001513950, C4<1>, C4<1>;
L_0x6000015138e0 .functor OR 1, L_0x600001513bf0, L_0x600001513a30, C4<0>, C4<0>;
L_0x600001513b10 .functor OR 1, L_0x600000f86da0, L_0x600000f86e40, C4<0>, C4<0>;
L_0x600001510b60 .functor AND 1, L_0x600000f86d00, L_0x600001513b10, C4<1>, C4<1>;
L_0x600001510af0 .functor OR 1, L_0x6000015138e0, L_0x600001510b60, C4<0>, C4<0>;
L_0x600001510a80 .functor AND 1, L_0x600000f86f80, L_0x600000f87020, C4<1>, C4<1>;
L_0x600001510a10 .functor OR 1, L_0x600001510af0, L_0x600001510a80, C4<0>, C4<0>;
L_0x6000015109a0 .functor OR 1, L_0x600001510a10, L_0x600000f86ee0, C4<0>, C4<0>;
L_0x600001510930 .functor AND 1, o0x7fab8bb10298, L_0x6000015109a0, C4<1>, C4<1>;
v0x600004c16370_0 .net "NVZflag", 2 0, L_0x600000fd0780;  alias, 1 drivers
v0x600004c16400_0 .net *"_ivl_1", 0 0, L_0x600000f864e0;  1 drivers
v0x600004c16490_0 .net *"_ivl_10", 0 0, L_0x600000f86620;  1 drivers
v0x600004c16520_0 .net *"_ivl_13", 0 0, L_0x600000f866c0;  1 drivers
v0x600004c165b0_0 .net *"_ivl_14", 0 0, L_0x600001513f70;  1 drivers
v0x600004c16640_0 .net *"_ivl_16", 0 0, L_0x600001513f00;  1 drivers
L_0x7fab8bb937a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600004c166d0_0 .net/2u *"_ivl_18", 2 0, L_0x7fab8bb937a0;  1 drivers
v0x600004c16760_0 .net *"_ivl_20", 0 0, L_0x600000f86760;  1 drivers
v0x600004c167f0_0 .net *"_ivl_23", 0 0, L_0x600000f86800;  1 drivers
v0x600004c16880_0 .net *"_ivl_24", 0 0, L_0x600001513e90;  1 drivers
v0x600004c16910_0 .net *"_ivl_26", 0 0, L_0x600001513e20;  1 drivers
v0x600004c169a0_0 .net *"_ivl_29", 0 0, L_0x600000f868a0;  1 drivers
v0x600004c16a30_0 .net *"_ivl_3", 0 0, L_0x600000f86580;  1 drivers
v0x600004c16ac0_0 .net *"_ivl_30", 0 0, L_0x600001513db0;  1 drivers
v0x600004c16b50_0 .net *"_ivl_32", 0 0, L_0x600001513d40;  1 drivers
v0x600004c16be0_0 .net *"_ivl_34", 0 0, L_0x600001513cd0;  1 drivers
L_0x7fab8bb937e8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600004c16c70_0 .net/2u *"_ivl_36", 2 0, L_0x7fab8bb937e8;  1 drivers
v0x600004c16d00_0 .net *"_ivl_38", 0 0, L_0x600000f86940;  1 drivers
v0x600004c16d90_0 .net *"_ivl_4", 0 0, L_0x600001513250;  1 drivers
v0x600004c16e20_0 .net *"_ivl_41", 0 0, L_0x600000f869e0;  1 drivers
v0x600004c16eb0_0 .net *"_ivl_42", 0 0, L_0x600001513c60;  1 drivers
v0x600004c16f40_0 .net *"_ivl_44", 0 0, L_0x600001513bf0;  1 drivers
L_0x7fab8bb93830 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600004c16fd0_0 .net/2u *"_ivl_46", 2 0, L_0x7fab8bb93830;  1 drivers
v0x600004c17060_0 .net *"_ivl_48", 0 0, L_0x600000f86a80;  1 drivers
v0x600004c170f0_0 .net *"_ivl_51", 0 0, L_0x600000f86b20;  1 drivers
v0x600004c17180_0 .net *"_ivl_53", 0 0, L_0x600000f86bc0;  1 drivers
v0x600004c17210_0 .net *"_ivl_54", 0 0, L_0x600001513b80;  1 drivers
v0x600004c172a0_0 .net *"_ivl_57", 0 0, L_0x600000f86c60;  1 drivers
v0x600004c17330_0 .net *"_ivl_58", 0 0, L_0x600001513aa0;  1 drivers
v0x600004c173c0_0 .net *"_ivl_6", 0 0, L_0x6000015131e0;  1 drivers
v0x600004c17450_0 .net *"_ivl_60", 0 0, L_0x6000015139c0;  1 drivers
v0x600004c174e0_0 .net *"_ivl_62", 0 0, L_0x600001513950;  1 drivers
v0x600004c17570_0 .net *"_ivl_64", 0 0, L_0x600001513a30;  1 drivers
v0x600004c17600_0 .net *"_ivl_66", 0 0, L_0x6000015138e0;  1 drivers
L_0x7fab8bb93878 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600004c17690_0 .net/2u *"_ivl_68", 2 0, L_0x7fab8bb93878;  1 drivers
v0x600004c17720_0 .net *"_ivl_70", 0 0, L_0x600000f86d00;  1 drivers
v0x600004c177b0_0 .net *"_ivl_73", 0 0, L_0x600000f86da0;  1 drivers
v0x600004c17840_0 .net *"_ivl_75", 0 0, L_0x600000f86e40;  1 drivers
v0x600004c178d0_0 .net *"_ivl_76", 0 0, L_0x600001513b10;  1 drivers
v0x600004c17960_0 .net *"_ivl_78", 0 0, L_0x600001510b60;  1 drivers
L_0x7fab8bb93758 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600004c179f0_0 .net/2u *"_ivl_8", 2 0, L_0x7fab8bb93758;  1 drivers
v0x600004c17a80_0 .net *"_ivl_80", 0 0, L_0x600001510af0;  1 drivers
L_0x7fab8bb938c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x600004c17b10_0 .net/2u *"_ivl_82", 2 0, L_0x7fab8bb938c0;  1 drivers
v0x600004c17ba0_0 .net *"_ivl_84", 0 0, L_0x600000f86f80;  1 drivers
v0x600004c17c30_0 .net *"_ivl_87", 0 0, L_0x600000f87020;  1 drivers
v0x600004c17cc0_0 .net *"_ivl_88", 0 0, L_0x600001510a80;  1 drivers
v0x600004c17d50_0 .net *"_ivl_90", 0 0, L_0x600001510a10;  1 drivers
v0x600004c17de0_0 .net *"_ivl_93", 0 0, L_0x600000f86ee0;  1 drivers
v0x600004c17e70_0 .net *"_ivl_94", 0 0, L_0x6000015109a0;  1 drivers
v0x600004c17f00_0 .net "branch_inst", 0 0, o0x7fab8bb10298;  alias, 0 drivers
v0x600004c18000_0 .net "cond", 2 0, L_0x600000fd0820;  alias, 1 drivers
v0x600004c18090_0 .net "do_branch", 0 0, L_0x600001510930;  alias, 1 drivers
L_0x600000f864e0 .reduce/nor L_0x600000fd0820;
L_0x600000f86580 .part L_0x600000fd0780, 0, 1;
L_0x600000f86620 .cmp/eq 3, L_0x600000fd0820, L_0x7fab8bb93758;
L_0x600000f866c0 .part L_0x600000fd0780, 0, 1;
L_0x600000f86760 .cmp/eq 3, L_0x600000fd0820, L_0x7fab8bb937a0;
L_0x600000f86800 .part L_0x600000fd0780, 2, 1;
L_0x600000f868a0 .part L_0x600000fd0780, 0, 1;
L_0x600000f86940 .cmp/eq 3, L_0x600000fd0820, L_0x7fab8bb937e8;
L_0x600000f869e0 .part L_0x600000fd0780, 2, 1;
L_0x600000f86a80 .cmp/eq 3, L_0x600000fd0820, L_0x7fab8bb93830;
L_0x600000f86b20 .part L_0x600000fd0780, 0, 1;
L_0x600000f86bc0 .part L_0x600000fd0780, 2, 1;
L_0x600000f86c60 .part L_0x600000fd0780, 0, 1;
L_0x600000f86d00 .cmp/eq 3, L_0x600000fd0820, L_0x7fab8bb93878;
L_0x600000f86da0 .part L_0x600000fd0780, 2, 1;
L_0x600000f86e40 .part L_0x600000fd0780, 0, 1;
L_0x600000f86f80 .cmp/eq 3, L_0x600000fd0820, L_0x7fab8bb938c0;
L_0x600000f87020 .part L_0x600000fd0780, 1, 1;
L_0x600000f86ee0 .reduce/and L_0x600000fd0820;
S_0x7fab8ba34030 .scope module, "cla_br" "CLA_16bit" 7 131, 20 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004c61680_0 .net "A", 15 0, L_0x600000f82da0;  alias, 1 drivers
v0x600004c61710_0 .net "B", 15 0, L_0x600000f83020;  alias, 1 drivers
v0x600004c617a0_0 .net "C0", 0 0, L_0x600001520c40;  1 drivers
L_0x7fab8bb93710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c61830_0 .net "Cin", 0 0, L_0x7fab8bb93710;  1 drivers
v0x600004c618c0_0 .net "Cout", 0 0, L_0x600001513480;  1 drivers
v0x600004c61950_0 .net "Sum", 15 0, L_0x600000f86440;  alias, 1 drivers
L_0x600000f84960 .part L_0x600000f82da0, 0, 8;
L_0x600000f84a00 .part L_0x600000f83020, 0, 8;
L_0x600000f86300 .part L_0x600000f82da0, 8, 8;
L_0x600000f863a0 .part L_0x600000f83020, 8, 8;
L_0x600000f86440 .concat8 [ 8 8 0 0], L_0x600000f848c0, L_0x600000f86260;
S_0x7fab8ba341a0 .scope module, "CLA8_0" "CLA_8bit" 20 11, 12 1 0, S_0x7fab8ba34030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004c1c870_0 .net "A", 7 0, L_0x600000f84960;  1 drivers
v0x600004c1c900_0 .net "B", 7 0, L_0x600000f84a00;  1 drivers
v0x600004c1c990_0 .net "C0", 0 0, L_0x600001521f10;  1 drivers
v0x600004c1ca20_0 .net "Cin", 0 0, L_0x7fab8bb93710;  alias, 1 drivers
v0x600004c1cab0_0 .net "Cout", 0 0, L_0x600001520c40;  alias, 1 drivers
v0x600004c1cb40_0 .net "Sum", 7 0, L_0x600000f848c0;  1 drivers
L_0x600000f83b60 .part L_0x600000f84960, 0, 4;
L_0x600000f83c00 .part L_0x600000f84a00, 0, 4;
L_0x600000f84780 .part L_0x600000f84960, 4, 4;
L_0x600000f84820 .part L_0x600000f84a00, 4, 4;
L_0x600000f848c0 .concat8 [ 4 4 0 0], L_0x600000f83ac0, L_0x600000f846e0;
S_0x7fab8ba34310 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fab8ba341a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001523790 .functor XOR 1, L_0x600000f830c0, L_0x600000f83160, C4<0>, C4<0>;
L_0x600001523720 .functor XOR 1, L_0x600000f83200, L_0x600000f832a0, C4<0>, C4<0>;
L_0x6000015236b0 .functor XOR 1, L_0x600000f83340, L_0x600000f833e0, C4<0>, C4<0>;
L_0x600001523640 .functor XOR 1, L_0x600000f83480, L_0x600000f83520, C4<0>, C4<0>;
L_0x6000015235d0 .functor AND 1, L_0x600000f835c0, L_0x600000f83660, C4<1>, C4<1>;
L_0x600001523560 .functor AND 1, L_0x600000f83700, L_0x600000f837a0, C4<1>, C4<1>;
L_0x600001522d80 .functor AND 1, L_0x600000f83840, L_0x600000f838e0, C4<1>, C4<1>;
L_0x6000015234f0 .functor AND 1, L_0x600000f83980, L_0x600000f83a20, C4<1>, C4<1>;
L_0x600001522d10 .functor AND 1, L_0x7fab8bb93710, L_0x600001523790, C4<1>, C4<1>;
L_0x600001522ca0 .functor OR 1, L_0x6000015235d0, L_0x600001522d10, C4<0>, C4<0>;
L_0x600001522c30 .functor AND 1, L_0x6000015235d0, L_0x600001523720, C4<1>, C4<1>;
L_0x600001522bc0 .functor OR 1, L_0x600001523560, L_0x600001522c30, C4<0>, C4<0>;
L_0x600001522b50 .functor AND 1, L_0x7fab8bb93710, L_0x600001523790, C4<1>, C4<1>;
L_0x600001522a70 .functor AND 1, L_0x600001522b50, L_0x600001523720, C4<1>, C4<1>;
L_0x600001522a00 .functor OR 1, L_0x600001522bc0, L_0x600001522a70, C4<0>, C4<0>;
L_0x600001522ae0 .functor AND 1, L_0x600001523560, L_0x6000015236b0, C4<1>, C4<1>;
L_0x600001522990 .functor OR 1, L_0x600001522d80, L_0x600001522ae0, C4<0>, C4<0>;
L_0x600001522920 .functor AND 1, L_0x6000015235d0, L_0x600001523720, C4<1>, C4<1>;
L_0x6000015228b0 .functor AND 1, L_0x600001522920, L_0x6000015236b0, C4<1>, C4<1>;
L_0x600001522840 .functor OR 1, L_0x600001522990, L_0x6000015228b0, C4<0>, C4<0>;
L_0x6000015227d0 .functor AND 1, L_0x7fab8bb93710, L_0x600001523790, C4<1>, C4<1>;
L_0x600001522760 .functor AND 1, L_0x6000015227d0, L_0x600001523720, C4<1>, C4<1>;
L_0x6000015226f0 .functor AND 1, L_0x600001522760, L_0x6000015236b0, C4<1>, C4<1>;
L_0x6000015225a0 .functor OR 1, L_0x600001522840, L_0x6000015226f0, C4<0>, C4<0>;
L_0x600001522530 .functor AND 1, L_0x600001522d80, L_0x600001523640, C4<1>, C4<1>;
L_0x6000015224c0 .functor OR 1, L_0x6000015234f0, L_0x600001522530, C4<0>, C4<0>;
L_0x600001522450 .functor AND 1, L_0x600001523560, L_0x6000015236b0, C4<1>, C4<1>;
L_0x6000015223e0 .functor AND 1, L_0x600001522450, L_0x600001523640, C4<1>, C4<1>;
L_0x600001522370 .functor OR 1, L_0x6000015224c0, L_0x6000015223e0, C4<0>, C4<0>;
L_0x600001522300 .functor AND 1, L_0x6000015235d0, L_0x600001523720, C4<1>, C4<1>;
L_0x600001522290 .functor AND 1, L_0x600001522300, L_0x6000015236b0, C4<1>, C4<1>;
L_0x600001522220 .functor AND 1, L_0x600001522290, L_0x600001523640, C4<1>, C4<1>;
L_0x6000015221b0 .functor OR 1, L_0x600001522370, L_0x600001522220, C4<0>, C4<0>;
L_0x600001522140 .functor AND 1, L_0x7fab8bb93710, L_0x600001523790, C4<1>, C4<1>;
L_0x6000015220d0 .functor AND 1, L_0x600001522140, L_0x600001523720, C4<1>, C4<1>;
L_0x600001522060 .functor AND 1, L_0x6000015220d0, L_0x6000015236b0, C4<1>, C4<1>;
L_0x600001521ff0 .functor AND 1, L_0x600001522060, L_0x600001523640, C4<1>, C4<1>;
L_0x600001521f80 .functor OR 1, L_0x6000015221b0, L_0x600001521ff0, C4<0>, C4<0>;
L_0x600001521f10 .functor BUFZ 1, L_0x600001521f80, C4<0>, C4<0>, C4<0>;
L_0x600001521ea0 .functor XOR 1, L_0x600001523790, L_0x7fab8bb93710, C4<0>, C4<0>;
L_0x600001521e30 .functor XOR 1, L_0x600001523720, L_0x600001522ca0, C4<0>, C4<0>;
L_0x600001521dc0 .functor XOR 1, L_0x6000015236b0, L_0x600001522a00, C4<0>, C4<0>;
L_0x600001521d50 .functor XOR 1, L_0x600001523640, L_0x6000015225a0, C4<0>, C4<0>;
v0x600004c18120_0 .net "A", 3 0, L_0x600000f83b60;  1 drivers
v0x600004c181b0_0 .net "B", 3 0, L_0x600000f83c00;  1 drivers
v0x600004c18240_0 .net "C0", 0 0, L_0x600001522ca0;  1 drivers
v0x600004c182d0_0 .net "C1", 0 0, L_0x600001522a00;  1 drivers
v0x600004c18360_0 .net "C2", 0 0, L_0x6000015225a0;  1 drivers
v0x600004c183f0_0 .net "C3", 0 0, L_0x600001521f80;  1 drivers
v0x600004c18480_0 .net "Cin", 0 0, L_0x7fab8bb93710;  alias, 1 drivers
v0x600004c18510_0 .net "Cout", 0 0, L_0x600001521f10;  alias, 1 drivers
v0x600004c185a0_0 .net "G0", 0 0, L_0x6000015235d0;  1 drivers
v0x600004c18630_0 .net "G1", 0 0, L_0x600001523560;  1 drivers
v0x600004c186c0_0 .net "G2", 0 0, L_0x600001522d80;  1 drivers
v0x600004c18750_0 .net "G3", 0 0, L_0x6000015234f0;  1 drivers
v0x600004c187e0_0 .net "P0", 0 0, L_0x600001523790;  1 drivers
v0x600004c18870_0 .net "P1", 0 0, L_0x600001523720;  1 drivers
v0x600004c18900_0 .net "P2", 0 0, L_0x6000015236b0;  1 drivers
v0x600004c18990_0 .net "P3", 0 0, L_0x600001523640;  1 drivers
v0x600004c18a20_0 .net "Sum", 3 0, L_0x600000f83ac0;  1 drivers
v0x600004c18ab0_0 .net *"_ivl_1", 0 0, L_0x600000f830c0;  1 drivers
v0x600004c18b40_0 .net *"_ivl_100", 0 0, L_0x6000015220d0;  1 drivers
v0x600004c18bd0_0 .net *"_ivl_102", 0 0, L_0x600001522060;  1 drivers
v0x600004c18c60_0 .net *"_ivl_104", 0 0, L_0x600001521ff0;  1 drivers
v0x600004c18cf0_0 .net *"_ivl_112", 0 0, L_0x600001521ea0;  1 drivers
v0x600004c18d80_0 .net *"_ivl_116", 0 0, L_0x600001521e30;  1 drivers
v0x600004c18e10_0 .net *"_ivl_120", 0 0, L_0x600001521dc0;  1 drivers
v0x600004c18ea0_0 .net *"_ivl_125", 0 0, L_0x600001521d50;  1 drivers
v0x600004c18f30_0 .net *"_ivl_13", 0 0, L_0x600000f83340;  1 drivers
v0x600004c18fc0_0 .net *"_ivl_15", 0 0, L_0x600000f833e0;  1 drivers
v0x600004c19050_0 .net *"_ivl_19", 0 0, L_0x600000f83480;  1 drivers
v0x600004c190e0_0 .net *"_ivl_21", 0 0, L_0x600000f83520;  1 drivers
v0x600004c19170_0 .net *"_ivl_25", 0 0, L_0x600000f835c0;  1 drivers
v0x600004c19200_0 .net *"_ivl_27", 0 0, L_0x600000f83660;  1 drivers
v0x600004c19290_0 .net *"_ivl_3", 0 0, L_0x600000f83160;  1 drivers
v0x600004c19320_0 .net *"_ivl_31", 0 0, L_0x600000f83700;  1 drivers
v0x600004c193b0_0 .net *"_ivl_33", 0 0, L_0x600000f837a0;  1 drivers
v0x600004c19440_0 .net *"_ivl_37", 0 0, L_0x600000f83840;  1 drivers
v0x600004c194d0_0 .net *"_ivl_39", 0 0, L_0x600000f838e0;  1 drivers
v0x600004c19560_0 .net *"_ivl_43", 0 0, L_0x600000f83980;  1 drivers
v0x600004c195f0_0 .net *"_ivl_45", 0 0, L_0x600000f83a20;  1 drivers
v0x600004c19680_0 .net *"_ivl_48", 0 0, L_0x600001522d10;  1 drivers
v0x600004c19710_0 .net *"_ivl_52", 0 0, L_0x600001522c30;  1 drivers
v0x600004c197a0_0 .net *"_ivl_54", 0 0, L_0x600001522bc0;  1 drivers
v0x600004c19830_0 .net *"_ivl_56", 0 0, L_0x600001522b50;  1 drivers
v0x600004c198c0_0 .net *"_ivl_58", 0 0, L_0x600001522a70;  1 drivers
v0x600004c19950_0 .net *"_ivl_62", 0 0, L_0x600001522ae0;  1 drivers
v0x600004c199e0_0 .net *"_ivl_64", 0 0, L_0x600001522990;  1 drivers
v0x600004c19a70_0 .net *"_ivl_66", 0 0, L_0x600001522920;  1 drivers
v0x600004c19b00_0 .net *"_ivl_68", 0 0, L_0x6000015228b0;  1 drivers
v0x600004c19b90_0 .net *"_ivl_7", 0 0, L_0x600000f83200;  1 drivers
v0x600004c19c20_0 .net *"_ivl_70", 0 0, L_0x600001522840;  1 drivers
v0x600004c19cb0_0 .net *"_ivl_72", 0 0, L_0x6000015227d0;  1 drivers
v0x600004c19d40_0 .net *"_ivl_74", 0 0, L_0x600001522760;  1 drivers
v0x600004c19dd0_0 .net *"_ivl_76", 0 0, L_0x6000015226f0;  1 drivers
v0x600004c19e60_0 .net *"_ivl_80", 0 0, L_0x600001522530;  1 drivers
v0x600004c19ef0_0 .net *"_ivl_82", 0 0, L_0x6000015224c0;  1 drivers
v0x600004c19f80_0 .net *"_ivl_84", 0 0, L_0x600001522450;  1 drivers
v0x600004c1a010_0 .net *"_ivl_86", 0 0, L_0x6000015223e0;  1 drivers
v0x600004c1a0a0_0 .net *"_ivl_88", 0 0, L_0x600001522370;  1 drivers
v0x600004c1a130_0 .net *"_ivl_9", 0 0, L_0x600000f832a0;  1 drivers
v0x600004c1a1c0_0 .net *"_ivl_90", 0 0, L_0x600001522300;  1 drivers
v0x600004c1a250_0 .net *"_ivl_92", 0 0, L_0x600001522290;  1 drivers
v0x600004c1a2e0_0 .net *"_ivl_94", 0 0, L_0x600001522220;  1 drivers
v0x600004c1a370_0 .net *"_ivl_96", 0 0, L_0x6000015221b0;  1 drivers
v0x600004c1a400_0 .net *"_ivl_98", 0 0, L_0x600001522140;  1 drivers
L_0x600000f830c0 .part L_0x600000f83b60, 0, 1;
L_0x600000f83160 .part L_0x600000f83c00, 0, 1;
L_0x600000f83200 .part L_0x600000f83b60, 1, 1;
L_0x600000f832a0 .part L_0x600000f83c00, 1, 1;
L_0x600000f83340 .part L_0x600000f83b60, 2, 1;
L_0x600000f833e0 .part L_0x600000f83c00, 2, 1;
L_0x600000f83480 .part L_0x600000f83b60, 3, 1;
L_0x600000f83520 .part L_0x600000f83c00, 3, 1;
L_0x600000f835c0 .part L_0x600000f83b60, 0, 1;
L_0x600000f83660 .part L_0x600000f83c00, 0, 1;
L_0x600000f83700 .part L_0x600000f83b60, 1, 1;
L_0x600000f837a0 .part L_0x600000f83c00, 1, 1;
L_0x600000f83840 .part L_0x600000f83b60, 2, 1;
L_0x600000f838e0 .part L_0x600000f83c00, 2, 1;
L_0x600000f83980 .part L_0x600000f83b60, 3, 1;
L_0x600000f83a20 .part L_0x600000f83c00, 3, 1;
L_0x600000f83ac0 .concat8 [ 1 1 1 1], L_0x600001521ea0, L_0x600001521e30, L_0x600001521dc0, L_0x600001521d50;
S_0x7fab8ba34680 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fab8ba341a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001521ce0 .functor XOR 1, L_0x600000f83ca0, L_0x600000f83d40, C4<0>, C4<0>;
L_0x600001521c70 .functor XOR 1, L_0x600000f83de0, L_0x600000f83e80, C4<0>, C4<0>;
L_0x600001521c00 .functor XOR 1, L_0x600000f83f20, L_0x600000f84000, C4<0>, C4<0>;
L_0x600001521b90 .functor XOR 1, L_0x600000f840a0, L_0x600000f84140, C4<0>, C4<0>;
L_0x600001521b20 .functor AND 1, L_0x600000f841e0, L_0x600000f84280, C4<1>, C4<1>;
L_0x600001521ab0 .functor AND 1, L_0x600000f84320, L_0x600000f843c0, C4<1>, C4<1>;
L_0x6000015219d0 .functor AND 1, L_0x600000f84460, L_0x600000f84500, C4<1>, C4<1>;
L_0x600001521a40 .functor AND 1, L_0x600000f845a0, L_0x600000f84640, C4<1>, C4<1>;
L_0x600001521960 .functor AND 1, L_0x600001521f10, L_0x600001521ce0, C4<1>, C4<1>;
L_0x6000015218f0 .functor OR 1, L_0x600001521b20, L_0x600001521960, C4<0>, C4<0>;
L_0x600001521880 .functor AND 1, L_0x600001521b20, L_0x600001521c70, C4<1>, C4<1>;
L_0x600001521810 .functor OR 1, L_0x600001521ab0, L_0x600001521880, C4<0>, C4<0>;
L_0x6000015217a0 .functor AND 1, L_0x600001521f10, L_0x600001521ce0, C4<1>, C4<1>;
L_0x6000015216c0 .functor AND 1, L_0x6000015217a0, L_0x600001521c70, C4<1>, C4<1>;
L_0x600001521650 .functor OR 1, L_0x600001521810, L_0x6000015216c0, C4<0>, C4<0>;
L_0x600001521730 .functor AND 1, L_0x600001521ab0, L_0x600001521c00, C4<1>, C4<1>;
L_0x6000015215e0 .functor OR 1, L_0x6000015219d0, L_0x600001521730, C4<0>, C4<0>;
L_0x600001521570 .functor AND 1, L_0x600001521b20, L_0x600001521c70, C4<1>, C4<1>;
L_0x600001521500 .functor AND 1, L_0x600001521570, L_0x600001521c00, C4<1>, C4<1>;
L_0x600001521490 .functor OR 1, L_0x6000015215e0, L_0x600001521500, C4<0>, C4<0>;
L_0x600001521420 .functor AND 1, L_0x600001521f10, L_0x600001521ce0, C4<1>, C4<1>;
L_0x6000015213b0 .functor AND 1, L_0x600001521420, L_0x600001521c70, C4<1>, C4<1>;
L_0x600001521340 .functor AND 1, L_0x6000015213b0, L_0x600001521c00, C4<1>, C4<1>;
L_0x6000015212d0 .functor OR 1, L_0x600001521490, L_0x600001521340, C4<0>, C4<0>;
L_0x600001521260 .functor AND 1, L_0x6000015219d0, L_0x600001521b90, C4<1>, C4<1>;
L_0x6000015211f0 .functor OR 1, L_0x600001521a40, L_0x600001521260, C4<0>, C4<0>;
L_0x600001521180 .functor AND 1, L_0x600001521ab0, L_0x600001521c00, C4<1>, C4<1>;
L_0x600001521110 .functor AND 1, L_0x600001521180, L_0x600001521b90, C4<1>, C4<1>;
L_0x6000015210a0 .functor OR 1, L_0x6000015211f0, L_0x600001521110, C4<0>, C4<0>;
L_0x600001521030 .functor AND 1, L_0x600001521b20, L_0x600001521c70, C4<1>, C4<1>;
L_0x600001520fc0 .functor AND 1, L_0x600001521030, L_0x600001521c00, C4<1>, C4<1>;
L_0x600001520f50 .functor AND 1, L_0x600001520fc0, L_0x600001521b90, C4<1>, C4<1>;
L_0x600001520ee0 .functor OR 1, L_0x6000015210a0, L_0x600001520f50, C4<0>, C4<0>;
L_0x600001520e70 .functor AND 1, L_0x600001521f10, L_0x600001521ce0, C4<1>, C4<1>;
L_0x600001520e00 .functor AND 1, L_0x600001520e70, L_0x600001521c70, C4<1>, C4<1>;
L_0x600001520d90 .functor AND 1, L_0x600001520e00, L_0x600001521c00, C4<1>, C4<1>;
L_0x600001520d20 .functor AND 1, L_0x600001520d90, L_0x600001521b90, C4<1>, C4<1>;
L_0x600001520cb0 .functor OR 1, L_0x600001520ee0, L_0x600001520d20, C4<0>, C4<0>;
L_0x600001520c40 .functor BUFZ 1, L_0x600001520cb0, C4<0>, C4<0>, C4<0>;
L_0x600001520bd0 .functor XOR 1, L_0x600001521ce0, L_0x600001521f10, C4<0>, C4<0>;
L_0x600001520b60 .functor XOR 1, L_0x600001521c70, L_0x6000015218f0, C4<0>, C4<0>;
L_0x600001520af0 .functor XOR 1, L_0x600001521c00, L_0x600001521650, C4<0>, C4<0>;
L_0x600001520a80 .functor XOR 1, L_0x600001521b90, L_0x6000015212d0, C4<0>, C4<0>;
v0x600004c1a490_0 .net "A", 3 0, L_0x600000f84780;  1 drivers
v0x600004c1a520_0 .net "B", 3 0, L_0x600000f84820;  1 drivers
v0x600004c1a5b0_0 .net "C0", 0 0, L_0x6000015218f0;  1 drivers
v0x600004c1a640_0 .net "C1", 0 0, L_0x600001521650;  1 drivers
v0x600004c1a6d0_0 .net "C2", 0 0, L_0x6000015212d0;  1 drivers
v0x600004c1a760_0 .net "C3", 0 0, L_0x600001520cb0;  1 drivers
v0x600004c1a7f0_0 .net "Cin", 0 0, L_0x600001521f10;  alias, 1 drivers
v0x600004c1a880_0 .net "Cout", 0 0, L_0x600001520c40;  alias, 1 drivers
v0x600004c1a910_0 .net "G0", 0 0, L_0x600001521b20;  1 drivers
v0x600004c1a9a0_0 .net "G1", 0 0, L_0x600001521ab0;  1 drivers
v0x600004c1aa30_0 .net "G2", 0 0, L_0x6000015219d0;  1 drivers
v0x600004c1aac0_0 .net "G3", 0 0, L_0x600001521a40;  1 drivers
v0x600004c1ab50_0 .net "P0", 0 0, L_0x600001521ce0;  1 drivers
v0x600004c1abe0_0 .net "P1", 0 0, L_0x600001521c70;  1 drivers
v0x600004c1ac70_0 .net "P2", 0 0, L_0x600001521c00;  1 drivers
v0x600004c1ad00_0 .net "P3", 0 0, L_0x600001521b90;  1 drivers
v0x600004c1ad90_0 .net "Sum", 3 0, L_0x600000f846e0;  1 drivers
v0x600004c1ae20_0 .net *"_ivl_1", 0 0, L_0x600000f83ca0;  1 drivers
v0x600004c1aeb0_0 .net *"_ivl_100", 0 0, L_0x600001520e00;  1 drivers
v0x600004c1af40_0 .net *"_ivl_102", 0 0, L_0x600001520d90;  1 drivers
v0x600004c1afd0_0 .net *"_ivl_104", 0 0, L_0x600001520d20;  1 drivers
v0x600004c1b060_0 .net *"_ivl_112", 0 0, L_0x600001520bd0;  1 drivers
v0x600004c1b0f0_0 .net *"_ivl_116", 0 0, L_0x600001520b60;  1 drivers
v0x600004c1b180_0 .net *"_ivl_120", 0 0, L_0x600001520af0;  1 drivers
v0x600004c1b210_0 .net *"_ivl_125", 0 0, L_0x600001520a80;  1 drivers
v0x600004c1b2a0_0 .net *"_ivl_13", 0 0, L_0x600000f83f20;  1 drivers
v0x600004c1b330_0 .net *"_ivl_15", 0 0, L_0x600000f84000;  1 drivers
v0x600004c1b3c0_0 .net *"_ivl_19", 0 0, L_0x600000f840a0;  1 drivers
v0x600004c1b450_0 .net *"_ivl_21", 0 0, L_0x600000f84140;  1 drivers
v0x600004c1b4e0_0 .net *"_ivl_25", 0 0, L_0x600000f841e0;  1 drivers
v0x600004c1b570_0 .net *"_ivl_27", 0 0, L_0x600000f84280;  1 drivers
v0x600004c1b600_0 .net *"_ivl_3", 0 0, L_0x600000f83d40;  1 drivers
v0x600004c1b690_0 .net *"_ivl_31", 0 0, L_0x600000f84320;  1 drivers
v0x600004c1b720_0 .net *"_ivl_33", 0 0, L_0x600000f843c0;  1 drivers
v0x600004c1b7b0_0 .net *"_ivl_37", 0 0, L_0x600000f84460;  1 drivers
v0x600004c1b840_0 .net *"_ivl_39", 0 0, L_0x600000f84500;  1 drivers
v0x600004c1b8d0_0 .net *"_ivl_43", 0 0, L_0x600000f845a0;  1 drivers
v0x600004c1b960_0 .net *"_ivl_45", 0 0, L_0x600000f84640;  1 drivers
v0x600004c1b9f0_0 .net *"_ivl_48", 0 0, L_0x600001521960;  1 drivers
v0x600004c1ba80_0 .net *"_ivl_52", 0 0, L_0x600001521880;  1 drivers
v0x600004c1bb10_0 .net *"_ivl_54", 0 0, L_0x600001521810;  1 drivers
v0x600004c1bba0_0 .net *"_ivl_56", 0 0, L_0x6000015217a0;  1 drivers
v0x600004c1bc30_0 .net *"_ivl_58", 0 0, L_0x6000015216c0;  1 drivers
v0x600004c1bcc0_0 .net *"_ivl_62", 0 0, L_0x600001521730;  1 drivers
v0x600004c1bd50_0 .net *"_ivl_64", 0 0, L_0x6000015215e0;  1 drivers
v0x600004c1bde0_0 .net *"_ivl_66", 0 0, L_0x600001521570;  1 drivers
v0x600004c1be70_0 .net *"_ivl_68", 0 0, L_0x600001521500;  1 drivers
v0x600004c1bf00_0 .net *"_ivl_7", 0 0, L_0x600000f83de0;  1 drivers
v0x600004c1c000_0 .net *"_ivl_70", 0 0, L_0x600001521490;  1 drivers
v0x600004c1c090_0 .net *"_ivl_72", 0 0, L_0x600001521420;  1 drivers
v0x600004c1c120_0 .net *"_ivl_74", 0 0, L_0x6000015213b0;  1 drivers
v0x600004c1c1b0_0 .net *"_ivl_76", 0 0, L_0x600001521340;  1 drivers
v0x600004c1c240_0 .net *"_ivl_80", 0 0, L_0x600001521260;  1 drivers
v0x600004c1c2d0_0 .net *"_ivl_82", 0 0, L_0x6000015211f0;  1 drivers
v0x600004c1c360_0 .net *"_ivl_84", 0 0, L_0x600001521180;  1 drivers
v0x600004c1c3f0_0 .net *"_ivl_86", 0 0, L_0x600001521110;  1 drivers
v0x600004c1c480_0 .net *"_ivl_88", 0 0, L_0x6000015210a0;  1 drivers
v0x600004c1c510_0 .net *"_ivl_9", 0 0, L_0x600000f83e80;  1 drivers
v0x600004c1c5a0_0 .net *"_ivl_90", 0 0, L_0x600001521030;  1 drivers
v0x600004c1c630_0 .net *"_ivl_92", 0 0, L_0x600001520fc0;  1 drivers
v0x600004c1c6c0_0 .net *"_ivl_94", 0 0, L_0x600001520f50;  1 drivers
v0x600004c1c750_0 .net *"_ivl_96", 0 0, L_0x600001520ee0;  1 drivers
v0x600004c1c7e0_0 .net *"_ivl_98", 0 0, L_0x600001520e70;  1 drivers
L_0x600000f83ca0 .part L_0x600000f84780, 0, 1;
L_0x600000f83d40 .part L_0x600000f84820, 0, 1;
L_0x600000f83de0 .part L_0x600000f84780, 1, 1;
L_0x600000f83e80 .part L_0x600000f84820, 1, 1;
L_0x600000f83f20 .part L_0x600000f84780, 2, 1;
L_0x600000f84000 .part L_0x600000f84820, 2, 1;
L_0x600000f840a0 .part L_0x600000f84780, 3, 1;
L_0x600000f84140 .part L_0x600000f84820, 3, 1;
L_0x600000f841e0 .part L_0x600000f84780, 0, 1;
L_0x600000f84280 .part L_0x600000f84820, 0, 1;
L_0x600000f84320 .part L_0x600000f84780, 1, 1;
L_0x600000f843c0 .part L_0x600000f84820, 1, 1;
L_0x600000f84460 .part L_0x600000f84780, 2, 1;
L_0x600000f84500 .part L_0x600000f84820, 2, 1;
L_0x600000f845a0 .part L_0x600000f84780, 3, 1;
L_0x600000f84640 .part L_0x600000f84820, 3, 1;
L_0x600000f846e0 .concat8 [ 1 1 1 1], L_0x600001520bd0, L_0x600001520b60, L_0x600001520af0, L_0x600001520a80;
S_0x7fab8ba349f0 .scope module, "CLA8_1" "CLA_8bit" 20 12, 12 1 0, S_0x7fab8ba34030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004c61320_0 .net "A", 7 0, L_0x600000f86300;  1 drivers
v0x600004c613b0_0 .net "B", 7 0, L_0x600000f863a0;  1 drivers
v0x600004c61440_0 .net "C0", 0 0, L_0x600001512920;  1 drivers
v0x600004c614d0_0 .net "Cin", 0 0, L_0x600001520c40;  alias, 1 drivers
v0x600004c61560_0 .net "Cout", 0 0, L_0x600001513480;  alias, 1 drivers
v0x600004c615f0_0 .net "Sum", 7 0, L_0x600000f86260;  1 drivers
L_0x600000f85540 .part L_0x600000f86300, 0, 4;
L_0x600000f855e0 .part L_0x600000f863a0, 0, 4;
L_0x600000f86120 .part L_0x600000f86300, 4, 4;
L_0x600000f861c0 .part L_0x600000f863a0, 4, 4;
L_0x600000f86260 .concat8 [ 4 4 0 0], L_0x600000f854a0, L_0x600000f86080;
S_0x7fab8ba34b60 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fab8ba349f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001520a10 .functor XOR 1, L_0x600000f84aa0, L_0x600000f84b40, C4<0>, C4<0>;
L_0x6000015209a0 .functor XOR 1, L_0x600000f84be0, L_0x600000f84c80, C4<0>, C4<0>;
L_0x600001520930 .functor XOR 1, L_0x600000f84d20, L_0x600000f84dc0, C4<0>, C4<0>;
L_0x6000015208c0 .functor XOR 1, L_0x600000f84e60, L_0x600000f84f00, C4<0>, C4<0>;
L_0x600001520850 .functor AND 1, L_0x600000f84fa0, L_0x600000f85040, C4<1>, C4<1>;
L_0x6000015207e0 .functor AND 1, L_0x600000f850e0, L_0x600000f85180, C4<1>, C4<1>;
L_0x600001520700 .functor AND 1, L_0x600000f85220, L_0x600000f852c0, C4<1>, C4<1>;
L_0x600001520770 .functor AND 1, L_0x600000f85360, L_0x600000f85400, C4<1>, C4<1>;
L_0x600001520690 .functor AND 1, L_0x600001520c40, L_0x600001520a10, C4<1>, C4<1>;
L_0x600001520620 .functor OR 1, L_0x600001520850, L_0x600001520690, C4<0>, C4<0>;
L_0x6000015205b0 .functor AND 1, L_0x600001520850, L_0x6000015209a0, C4<1>, C4<1>;
L_0x600001520540 .functor OR 1, L_0x6000015207e0, L_0x6000015205b0, C4<0>, C4<0>;
L_0x6000015204d0 .functor AND 1, L_0x600001520c40, L_0x600001520a10, C4<1>, C4<1>;
L_0x6000015203f0 .functor AND 1, L_0x6000015204d0, L_0x6000015209a0, C4<1>, C4<1>;
L_0x600001520380 .functor OR 1, L_0x600001520540, L_0x6000015203f0, C4<0>, C4<0>;
L_0x600001520460 .functor AND 1, L_0x6000015207e0, L_0x600001520930, C4<1>, C4<1>;
L_0x600001520310 .functor OR 1, L_0x600001520700, L_0x600001520460, C4<0>, C4<0>;
L_0x6000015202a0 .functor AND 1, L_0x600001520850, L_0x6000015209a0, C4<1>, C4<1>;
L_0x600001520230 .functor AND 1, L_0x6000015202a0, L_0x600001520930, C4<1>, C4<1>;
L_0x600001513170 .functor OR 1, L_0x600001520310, L_0x600001520230, C4<0>, C4<0>;
L_0x600001513100 .functor AND 1, L_0x600001520c40, L_0x600001520a10, C4<1>, C4<1>;
L_0x600001513090 .functor AND 1, L_0x600001513100, L_0x6000015209a0, C4<1>, C4<1>;
L_0x600001513020 .functor AND 1, L_0x600001513090, L_0x600001520930, C4<1>, C4<1>;
L_0x600001512fb0 .functor OR 1, L_0x600001513170, L_0x600001513020, C4<0>, C4<0>;
L_0x600001512f40 .functor AND 1, L_0x600001520700, L_0x6000015208c0, C4<1>, C4<1>;
L_0x600001512ed0 .functor OR 1, L_0x600001520770, L_0x600001512f40, C4<0>, C4<0>;
L_0x600001512e60 .functor AND 1, L_0x6000015207e0, L_0x600001520930, C4<1>, C4<1>;
L_0x600001512df0 .functor AND 1, L_0x600001512e60, L_0x6000015208c0, C4<1>, C4<1>;
L_0x600001512d80 .functor OR 1, L_0x600001512ed0, L_0x600001512df0, C4<0>, C4<0>;
L_0x600001512d10 .functor AND 1, L_0x600001520850, L_0x6000015209a0, C4<1>, C4<1>;
L_0x600001512ca0 .functor AND 1, L_0x600001512d10, L_0x600001520930, C4<1>, C4<1>;
L_0x600001512c30 .functor AND 1, L_0x600001512ca0, L_0x6000015208c0, C4<1>, C4<1>;
L_0x600001512bc0 .functor OR 1, L_0x600001512d80, L_0x600001512c30, C4<0>, C4<0>;
L_0x600001512b50 .functor AND 1, L_0x600001520c40, L_0x600001520a10, C4<1>, C4<1>;
L_0x600001512ae0 .functor AND 1, L_0x600001512b50, L_0x6000015209a0, C4<1>, C4<1>;
L_0x600001512a70 .functor AND 1, L_0x600001512ae0, L_0x600001520930, C4<1>, C4<1>;
L_0x600001512a00 .functor AND 1, L_0x600001512a70, L_0x6000015208c0, C4<1>, C4<1>;
L_0x600001512990 .functor OR 1, L_0x600001512bc0, L_0x600001512a00, C4<0>, C4<0>;
L_0x600001512920 .functor BUFZ 1, L_0x600001512990, C4<0>, C4<0>, C4<0>;
L_0x6000015128b0 .functor XOR 1, L_0x600001520a10, L_0x600001520c40, C4<0>, C4<0>;
L_0x600001512840 .functor XOR 1, L_0x6000015209a0, L_0x600001520620, C4<0>, C4<0>;
L_0x6000015127d0 .functor XOR 1, L_0x600001520930, L_0x600001520380, C4<0>, C4<0>;
L_0x600001512760 .functor XOR 1, L_0x6000015208c0, L_0x600001512fb0, C4<0>, C4<0>;
v0x600004c1cbd0_0 .net "A", 3 0, L_0x600000f85540;  1 drivers
v0x600004c1cc60_0 .net "B", 3 0, L_0x600000f855e0;  1 drivers
v0x600004c1ccf0_0 .net "C0", 0 0, L_0x600001520620;  1 drivers
v0x600004c1cd80_0 .net "C1", 0 0, L_0x600001520380;  1 drivers
v0x600004c1ce10_0 .net "C2", 0 0, L_0x600001512fb0;  1 drivers
v0x600004c1cea0_0 .net "C3", 0 0, L_0x600001512990;  1 drivers
v0x600004c1cf30_0 .net "Cin", 0 0, L_0x600001520c40;  alias, 1 drivers
v0x600004c1cfc0_0 .net "Cout", 0 0, L_0x600001512920;  alias, 1 drivers
v0x600004c1d050_0 .net "G0", 0 0, L_0x600001520850;  1 drivers
v0x600004c1d0e0_0 .net "G1", 0 0, L_0x6000015207e0;  1 drivers
v0x600004c1d170_0 .net "G2", 0 0, L_0x600001520700;  1 drivers
v0x600004c1d200_0 .net "G3", 0 0, L_0x600001520770;  1 drivers
v0x600004c1d290_0 .net "P0", 0 0, L_0x600001520a10;  1 drivers
v0x600004c1d320_0 .net "P1", 0 0, L_0x6000015209a0;  1 drivers
v0x600004c1d3b0_0 .net "P2", 0 0, L_0x600001520930;  1 drivers
v0x600004c1d440_0 .net "P3", 0 0, L_0x6000015208c0;  1 drivers
v0x600004c1d4d0_0 .net "Sum", 3 0, L_0x600000f854a0;  1 drivers
v0x600004c1d560_0 .net *"_ivl_1", 0 0, L_0x600000f84aa0;  1 drivers
v0x600004c1d5f0_0 .net *"_ivl_100", 0 0, L_0x600001512ae0;  1 drivers
v0x600004c1d680_0 .net *"_ivl_102", 0 0, L_0x600001512a70;  1 drivers
v0x600004c1d710_0 .net *"_ivl_104", 0 0, L_0x600001512a00;  1 drivers
v0x600004c1d7a0_0 .net *"_ivl_112", 0 0, L_0x6000015128b0;  1 drivers
v0x600004c1d830_0 .net *"_ivl_116", 0 0, L_0x600001512840;  1 drivers
v0x600004c1d8c0_0 .net *"_ivl_120", 0 0, L_0x6000015127d0;  1 drivers
v0x600004c1d950_0 .net *"_ivl_125", 0 0, L_0x600001512760;  1 drivers
v0x600004c1d9e0_0 .net *"_ivl_13", 0 0, L_0x600000f84d20;  1 drivers
v0x600004c1da70_0 .net *"_ivl_15", 0 0, L_0x600000f84dc0;  1 drivers
v0x600004c1db00_0 .net *"_ivl_19", 0 0, L_0x600000f84e60;  1 drivers
v0x600004c1db90_0 .net *"_ivl_21", 0 0, L_0x600000f84f00;  1 drivers
v0x600004c1dc20_0 .net *"_ivl_25", 0 0, L_0x600000f84fa0;  1 drivers
v0x600004c1dcb0_0 .net *"_ivl_27", 0 0, L_0x600000f85040;  1 drivers
v0x600004c1dd40_0 .net *"_ivl_3", 0 0, L_0x600000f84b40;  1 drivers
v0x600004c1ddd0_0 .net *"_ivl_31", 0 0, L_0x600000f850e0;  1 drivers
v0x600004c1de60_0 .net *"_ivl_33", 0 0, L_0x600000f85180;  1 drivers
v0x600004c1def0_0 .net *"_ivl_37", 0 0, L_0x600000f85220;  1 drivers
v0x600004c1df80_0 .net *"_ivl_39", 0 0, L_0x600000f852c0;  1 drivers
v0x600004c1e010_0 .net *"_ivl_43", 0 0, L_0x600000f85360;  1 drivers
v0x600004c1e0a0_0 .net *"_ivl_45", 0 0, L_0x600000f85400;  1 drivers
v0x600004c1e130_0 .net *"_ivl_48", 0 0, L_0x600001520690;  1 drivers
v0x600004c1e1c0_0 .net *"_ivl_52", 0 0, L_0x6000015205b0;  1 drivers
v0x600004c1e250_0 .net *"_ivl_54", 0 0, L_0x600001520540;  1 drivers
v0x600004c1e2e0_0 .net *"_ivl_56", 0 0, L_0x6000015204d0;  1 drivers
v0x600004c1e370_0 .net *"_ivl_58", 0 0, L_0x6000015203f0;  1 drivers
v0x600004c1e400_0 .net *"_ivl_62", 0 0, L_0x600001520460;  1 drivers
v0x600004c1e490_0 .net *"_ivl_64", 0 0, L_0x600001520310;  1 drivers
v0x600004c1e520_0 .net *"_ivl_66", 0 0, L_0x6000015202a0;  1 drivers
v0x600004c1e5b0_0 .net *"_ivl_68", 0 0, L_0x600001520230;  1 drivers
v0x600004c1e640_0 .net *"_ivl_7", 0 0, L_0x600000f84be0;  1 drivers
v0x600004c1e6d0_0 .net *"_ivl_70", 0 0, L_0x600001513170;  1 drivers
v0x600004c1e760_0 .net *"_ivl_72", 0 0, L_0x600001513100;  1 drivers
v0x600004c1e7f0_0 .net *"_ivl_74", 0 0, L_0x600001513090;  1 drivers
v0x600004c1e880_0 .net *"_ivl_76", 0 0, L_0x600001513020;  1 drivers
v0x600004c1e910_0 .net *"_ivl_80", 0 0, L_0x600001512f40;  1 drivers
v0x600004c1e9a0_0 .net *"_ivl_82", 0 0, L_0x600001512ed0;  1 drivers
v0x600004c1ea30_0 .net *"_ivl_84", 0 0, L_0x600001512e60;  1 drivers
v0x600004c1eac0_0 .net *"_ivl_86", 0 0, L_0x600001512df0;  1 drivers
v0x600004c1eb50_0 .net *"_ivl_88", 0 0, L_0x600001512d80;  1 drivers
v0x600004c1ebe0_0 .net *"_ivl_9", 0 0, L_0x600000f84c80;  1 drivers
v0x600004c1ec70_0 .net *"_ivl_90", 0 0, L_0x600001512d10;  1 drivers
v0x600004c1ed00_0 .net *"_ivl_92", 0 0, L_0x600001512ca0;  1 drivers
v0x600004c1ed90_0 .net *"_ivl_94", 0 0, L_0x600001512c30;  1 drivers
v0x600004c1ee20_0 .net *"_ivl_96", 0 0, L_0x600001512bc0;  1 drivers
v0x600004c1eeb0_0 .net *"_ivl_98", 0 0, L_0x600001512b50;  1 drivers
L_0x600000f84aa0 .part L_0x600000f85540, 0, 1;
L_0x600000f84b40 .part L_0x600000f855e0, 0, 1;
L_0x600000f84be0 .part L_0x600000f85540, 1, 1;
L_0x600000f84c80 .part L_0x600000f855e0, 1, 1;
L_0x600000f84d20 .part L_0x600000f85540, 2, 1;
L_0x600000f84dc0 .part L_0x600000f855e0, 2, 1;
L_0x600000f84e60 .part L_0x600000f85540, 3, 1;
L_0x600000f84f00 .part L_0x600000f855e0, 3, 1;
L_0x600000f84fa0 .part L_0x600000f85540, 0, 1;
L_0x600000f85040 .part L_0x600000f855e0, 0, 1;
L_0x600000f850e0 .part L_0x600000f85540, 1, 1;
L_0x600000f85180 .part L_0x600000f855e0, 1, 1;
L_0x600000f85220 .part L_0x600000f85540, 2, 1;
L_0x600000f852c0 .part L_0x600000f855e0, 2, 1;
L_0x600000f85360 .part L_0x600000f85540, 3, 1;
L_0x600000f85400 .part L_0x600000f855e0, 3, 1;
L_0x600000f854a0 .concat8 [ 1 1 1 1], L_0x6000015128b0, L_0x600001512840, L_0x6000015127d0, L_0x600001512760;
S_0x7fab8ba34ed0 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fab8ba349f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000015126f0 .functor XOR 1, L_0x600000f85680, L_0x600000f85720, C4<0>, C4<0>;
L_0x600001512680 .functor XOR 1, L_0x600000f857c0, L_0x600000f85860, C4<0>, C4<0>;
L_0x600001512610 .functor XOR 1, L_0x600000f85900, L_0x600000f859a0, C4<0>, C4<0>;
L_0x6000015125a0 .functor XOR 1, L_0x600000f85a40, L_0x600000f85ae0, C4<0>, C4<0>;
L_0x600001512530 .functor AND 1, L_0x600000f85b80, L_0x600000f85c20, C4<1>, C4<1>;
L_0x6000015124c0 .functor AND 1, L_0x600000f85cc0, L_0x600000f85d60, C4<1>, C4<1>;
L_0x6000015123e0 .functor AND 1, L_0x600000f85e00, L_0x600000f85ea0, C4<1>, C4<1>;
L_0x600001512450 .functor AND 1, L_0x600000f85f40, L_0x600000f85fe0, C4<1>, C4<1>;
L_0x600001512370 .functor AND 1, L_0x600001512920, L_0x6000015126f0, C4<1>, C4<1>;
L_0x600001512300 .functor OR 1, L_0x600001512530, L_0x600001512370, C4<0>, C4<0>;
L_0x600001512290 .functor AND 1, L_0x600001512530, L_0x600001512680, C4<1>, C4<1>;
L_0x600001512220 .functor OR 1, L_0x6000015124c0, L_0x600001512290, C4<0>, C4<0>;
L_0x6000015121b0 .functor AND 1, L_0x600001512920, L_0x6000015126f0, C4<1>, C4<1>;
L_0x6000015120d0 .functor AND 1, L_0x6000015121b0, L_0x600001512680, C4<1>, C4<1>;
L_0x600001512060 .functor OR 1, L_0x600001512220, L_0x6000015120d0, C4<0>, C4<0>;
L_0x600001512140 .functor AND 1, L_0x6000015124c0, L_0x600001512610, C4<1>, C4<1>;
L_0x600001511ff0 .functor OR 1, L_0x6000015123e0, L_0x600001512140, C4<0>, C4<0>;
L_0x600001511f80 .functor AND 1, L_0x600001512530, L_0x600001512680, C4<1>, C4<1>;
L_0x600001511f10 .functor AND 1, L_0x600001511f80, L_0x600001512610, C4<1>, C4<1>;
L_0x600001511ea0 .functor OR 1, L_0x600001511ff0, L_0x600001511f10, C4<0>, C4<0>;
L_0x600001511e30 .functor AND 1, L_0x600001512920, L_0x6000015126f0, C4<1>, C4<1>;
L_0x600001511dc0 .functor AND 1, L_0x600001511e30, L_0x600001512680, C4<1>, C4<1>;
L_0x600001511d50 .functor AND 1, L_0x600001511dc0, L_0x600001512610, C4<1>, C4<1>;
L_0x600001511ce0 .functor OR 1, L_0x600001511ea0, L_0x600001511d50, C4<0>, C4<0>;
L_0x600001511c70 .functor AND 1, L_0x6000015123e0, L_0x6000015125a0, C4<1>, C4<1>;
L_0x600001511c00 .functor OR 1, L_0x600001512450, L_0x600001511c70, C4<0>, C4<0>;
L_0x600001511b90 .functor AND 1, L_0x6000015124c0, L_0x600001512610, C4<1>, C4<1>;
L_0x600001511b20 .functor AND 1, L_0x600001511b90, L_0x6000015125a0, C4<1>, C4<1>;
L_0x600001511ab0 .functor OR 1, L_0x600001511c00, L_0x600001511b20, C4<0>, C4<0>;
L_0x600001513870 .functor AND 1, L_0x600001512530, L_0x600001512680, C4<1>, C4<1>;
L_0x600001513800 .functor AND 1, L_0x600001513870, L_0x600001512610, C4<1>, C4<1>;
L_0x600001513790 .functor AND 1, L_0x600001513800, L_0x6000015125a0, C4<1>, C4<1>;
L_0x600001513720 .functor OR 1, L_0x600001511ab0, L_0x600001513790, C4<0>, C4<0>;
L_0x6000015136b0 .functor AND 1, L_0x600001512920, L_0x6000015126f0, C4<1>, C4<1>;
L_0x600001513640 .functor AND 1, L_0x6000015136b0, L_0x600001512680, C4<1>, C4<1>;
L_0x6000015135d0 .functor AND 1, L_0x600001513640, L_0x600001512610, C4<1>, C4<1>;
L_0x600001513560 .functor AND 1, L_0x6000015135d0, L_0x6000015125a0, C4<1>, C4<1>;
L_0x6000015134f0 .functor OR 1, L_0x600001513720, L_0x600001513560, C4<0>, C4<0>;
L_0x600001513480 .functor BUFZ 1, L_0x6000015134f0, C4<0>, C4<0>, C4<0>;
L_0x600001513410 .functor XOR 1, L_0x6000015126f0, L_0x600001512920, C4<0>, C4<0>;
L_0x6000015133a0 .functor XOR 1, L_0x600001512680, L_0x600001512300, C4<0>, C4<0>;
L_0x600001513330 .functor XOR 1, L_0x600001512610, L_0x600001512060, C4<0>, C4<0>;
L_0x6000015132c0 .functor XOR 1, L_0x6000015125a0, L_0x600001511ce0, C4<0>, C4<0>;
v0x600004c1ef40_0 .net "A", 3 0, L_0x600000f86120;  1 drivers
v0x600004c1efd0_0 .net "B", 3 0, L_0x600000f861c0;  1 drivers
v0x600004c1f060_0 .net "C0", 0 0, L_0x600001512300;  1 drivers
v0x600004c1f0f0_0 .net "C1", 0 0, L_0x600001512060;  1 drivers
v0x600004c1f180_0 .net "C2", 0 0, L_0x600001511ce0;  1 drivers
v0x600004c1f210_0 .net "C3", 0 0, L_0x6000015134f0;  1 drivers
v0x600004c1f2a0_0 .net "Cin", 0 0, L_0x600001512920;  alias, 1 drivers
v0x600004c1f330_0 .net "Cout", 0 0, L_0x600001513480;  alias, 1 drivers
v0x600004c1f3c0_0 .net "G0", 0 0, L_0x600001512530;  1 drivers
v0x600004c1f450_0 .net "G1", 0 0, L_0x6000015124c0;  1 drivers
v0x600004c1f4e0_0 .net "G2", 0 0, L_0x6000015123e0;  1 drivers
v0x600004c1f570_0 .net "G3", 0 0, L_0x600001512450;  1 drivers
v0x600004c1f600_0 .net "P0", 0 0, L_0x6000015126f0;  1 drivers
v0x600004c1f690_0 .net "P1", 0 0, L_0x600001512680;  1 drivers
v0x600004c1f720_0 .net "P2", 0 0, L_0x600001512610;  1 drivers
v0x600004c1f7b0_0 .net "P3", 0 0, L_0x6000015125a0;  1 drivers
v0x600004c1f840_0 .net "Sum", 3 0, L_0x600000f86080;  1 drivers
v0x600004c1f8d0_0 .net *"_ivl_1", 0 0, L_0x600000f85680;  1 drivers
v0x600004c1f960_0 .net *"_ivl_100", 0 0, L_0x600001513640;  1 drivers
v0x600004c1f9f0_0 .net *"_ivl_102", 0 0, L_0x6000015135d0;  1 drivers
v0x600004c1fa80_0 .net *"_ivl_104", 0 0, L_0x600001513560;  1 drivers
v0x600004c1fb10_0 .net *"_ivl_112", 0 0, L_0x600001513410;  1 drivers
v0x600004c1fba0_0 .net *"_ivl_116", 0 0, L_0x6000015133a0;  1 drivers
v0x600004c1fc30_0 .net *"_ivl_120", 0 0, L_0x600001513330;  1 drivers
v0x600004c1fcc0_0 .net *"_ivl_125", 0 0, L_0x6000015132c0;  1 drivers
v0x600004c1fd50_0 .net *"_ivl_13", 0 0, L_0x600000f85900;  1 drivers
v0x600004c1fde0_0 .net *"_ivl_15", 0 0, L_0x600000f859a0;  1 drivers
v0x600004c1fe70_0 .net *"_ivl_19", 0 0, L_0x600000f85a40;  1 drivers
v0x600004c1ff00_0 .net *"_ivl_21", 0 0, L_0x600000f85ae0;  1 drivers
v0x600004c60000_0 .net *"_ivl_25", 0 0, L_0x600000f85b80;  1 drivers
v0x600004c60090_0 .net *"_ivl_27", 0 0, L_0x600000f85c20;  1 drivers
v0x600004c60120_0 .net *"_ivl_3", 0 0, L_0x600000f85720;  1 drivers
v0x600004c601b0_0 .net *"_ivl_31", 0 0, L_0x600000f85cc0;  1 drivers
v0x600004c60240_0 .net *"_ivl_33", 0 0, L_0x600000f85d60;  1 drivers
v0x600004c602d0_0 .net *"_ivl_37", 0 0, L_0x600000f85e00;  1 drivers
v0x600004c60360_0 .net *"_ivl_39", 0 0, L_0x600000f85ea0;  1 drivers
v0x600004c603f0_0 .net *"_ivl_43", 0 0, L_0x600000f85f40;  1 drivers
v0x600004c60480_0 .net *"_ivl_45", 0 0, L_0x600000f85fe0;  1 drivers
v0x600004c60510_0 .net *"_ivl_48", 0 0, L_0x600001512370;  1 drivers
v0x600004c605a0_0 .net *"_ivl_52", 0 0, L_0x600001512290;  1 drivers
v0x600004c60630_0 .net *"_ivl_54", 0 0, L_0x600001512220;  1 drivers
v0x600004c606c0_0 .net *"_ivl_56", 0 0, L_0x6000015121b0;  1 drivers
v0x600004c60750_0 .net *"_ivl_58", 0 0, L_0x6000015120d0;  1 drivers
v0x600004c607e0_0 .net *"_ivl_62", 0 0, L_0x600001512140;  1 drivers
v0x600004c60870_0 .net *"_ivl_64", 0 0, L_0x600001511ff0;  1 drivers
v0x600004c60900_0 .net *"_ivl_66", 0 0, L_0x600001511f80;  1 drivers
v0x600004c60990_0 .net *"_ivl_68", 0 0, L_0x600001511f10;  1 drivers
v0x600004c60a20_0 .net *"_ivl_7", 0 0, L_0x600000f857c0;  1 drivers
v0x600004c60ab0_0 .net *"_ivl_70", 0 0, L_0x600001511ea0;  1 drivers
v0x600004c60b40_0 .net *"_ivl_72", 0 0, L_0x600001511e30;  1 drivers
v0x600004c60bd0_0 .net *"_ivl_74", 0 0, L_0x600001511dc0;  1 drivers
v0x600004c60c60_0 .net *"_ivl_76", 0 0, L_0x600001511d50;  1 drivers
v0x600004c60cf0_0 .net *"_ivl_80", 0 0, L_0x600001511c70;  1 drivers
v0x600004c60d80_0 .net *"_ivl_82", 0 0, L_0x600001511c00;  1 drivers
v0x600004c60e10_0 .net *"_ivl_84", 0 0, L_0x600001511b90;  1 drivers
v0x600004c60ea0_0 .net *"_ivl_86", 0 0, L_0x600001511b20;  1 drivers
v0x600004c60f30_0 .net *"_ivl_88", 0 0, L_0x600001511ab0;  1 drivers
v0x600004c60fc0_0 .net *"_ivl_9", 0 0, L_0x600000f85860;  1 drivers
v0x600004c61050_0 .net *"_ivl_90", 0 0, L_0x600001513870;  1 drivers
v0x600004c610e0_0 .net *"_ivl_92", 0 0, L_0x600001513800;  1 drivers
v0x600004c61170_0 .net *"_ivl_94", 0 0, L_0x600001513790;  1 drivers
v0x600004c61200_0 .net *"_ivl_96", 0 0, L_0x600001513720;  1 drivers
v0x600004c61290_0 .net *"_ivl_98", 0 0, L_0x6000015136b0;  1 drivers
L_0x600000f85680 .part L_0x600000f86120, 0, 1;
L_0x600000f85720 .part L_0x600000f861c0, 0, 1;
L_0x600000f857c0 .part L_0x600000f86120, 1, 1;
L_0x600000f85860 .part L_0x600000f861c0, 1, 1;
L_0x600000f85900 .part L_0x600000f86120, 2, 1;
L_0x600000f859a0 .part L_0x600000f861c0, 2, 1;
L_0x600000f85a40 .part L_0x600000f86120, 3, 1;
L_0x600000f85ae0 .part L_0x600000f861c0, 3, 1;
L_0x600000f85b80 .part L_0x600000f86120, 0, 1;
L_0x600000f85c20 .part L_0x600000f861c0, 0, 1;
L_0x600000f85cc0 .part L_0x600000f86120, 1, 1;
L_0x600000f85d60 .part L_0x600000f861c0, 1, 1;
L_0x600000f85e00 .part L_0x600000f86120, 2, 1;
L_0x600000f85ea0 .part L_0x600000f861c0, 2, 1;
L_0x600000f85f40 .part L_0x600000f86120, 3, 1;
L_0x600000f85fe0 .part L_0x600000f861c0, 3, 1;
L_0x600000f86080 .concat8 [ 1 1 1 1], L_0x600001513410, L_0x6000015133a0, L_0x600001513330, L_0x6000015132c0;
S_0x7fab8ba35240 .scope module, "cla_inc" "CLA_16bit" 7 128, 20 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004c6af40_0 .net "A", 15 0, L_0x600000f5b520;  alias, 1 drivers
L_0x7fab8bb93638 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600004c6afd0_0 .net "B", 15 0, L_0x7fab8bb93638;  1 drivers
v0x600004c6b060_0 .net "C0", 0 0, L_0x60000156b4f0;  1 drivers
L_0x7fab8bb93680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6b0f0_0 .net "Cin", 0 0, L_0x7fab8bb93680;  1 drivers
v0x600004c6b180_0 .net "Cout", 0 0, L_0x6000015239c0;  1 drivers
v0x600004c6b210_0 .net "Sum", 15 0, L_0x600000f82da0;  alias, 1 drivers
L_0x600000f812c0 .part L_0x600000f5b520, 0, 8;
L_0x600000f81360 .part L_0x7fab8bb93638, 0, 8;
L_0x600000f82c60 .part L_0x600000f5b520, 8, 8;
L_0x600000f82d00 .part L_0x7fab8bb93638, 8, 8;
L_0x600000f82da0 .concat8 [ 8 8 0 0], L_0x600000f81220, L_0x600000f82bc0;
S_0x7fab8ba353b0 .scope module, "CLA8_0" "CLA_8bit" 20 11, 12 1 0, S_0x7fab8ba35240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004c66130_0 .net "A", 7 0, L_0x600000f812c0;  1 drivers
v0x600004c661c0_0 .net "B", 7 0, L_0x600000f81360;  1 drivers
v0x600004c66250_0 .net "C0", 0 0, L_0x60000156a220;  1 drivers
v0x600004c662e0_0 .net "Cin", 0 0, L_0x7fab8bb93680;  alias, 1 drivers
v0x600004c66370_0 .net "Cout", 0 0, L_0x60000156b4f0;  alias, 1 drivers
v0x600004c66400_0 .net "Sum", 7 0, L_0x600000f81220;  1 drivers
L_0x600000f80500 .part L_0x600000f812c0, 0, 4;
L_0x600000f805a0 .part L_0x600000f81360, 0, 4;
L_0x600000f810e0 .part L_0x600000f812c0, 4, 4;
L_0x600000f81180 .part L_0x600000f81360, 4, 4;
L_0x600000f81220 .concat8 [ 4 4 0 0], L_0x600000f80460, L_0x600000f81040;
S_0x7fab8ba35520 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fab8ba353b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000015683f0 .functor XOR 1, L_0x600000f5ba20, L_0x600000f5bac0, C4<0>, C4<0>;
L_0x600001568380 .functor XOR 1, L_0x600000f5bb60, L_0x600000f5bc00, C4<0>, C4<0>;
L_0x600001568310 .functor XOR 1, L_0x600000f5bca0, L_0x600000f5bd40, C4<0>, C4<0>;
L_0x6000015682a0 .functor XOR 1, L_0x600000f5bde0, L_0x600000f5be80, C4<0>, C4<0>;
L_0x600001568230 .functor AND 1, L_0x600000f5bf20, L_0x600000f80000, C4<1>, C4<1>;
L_0x6000015681c0 .functor AND 1, L_0x600000f800a0, L_0x600000f80140, C4<1>, C4<1>;
L_0x600001568770 .functor AND 1, L_0x600000f801e0, L_0x600000f80280, C4<1>, C4<1>;
L_0x6000015687e0 .functor AND 1, L_0x600000f80320, L_0x600000f803c0, C4<1>, C4<1>;
L_0x600001568700 .functor AND 1, L_0x7fab8bb93680, L_0x6000015683f0, C4<1>, C4<1>;
L_0x600001568690 .functor OR 1, L_0x600001568230, L_0x600001568700, C4<0>, C4<0>;
L_0x600001568620 .functor AND 1, L_0x600001568230, L_0x600001568380, C4<1>, C4<1>;
L_0x6000015685b0 .functor OR 1, L_0x6000015681c0, L_0x600001568620, C4<0>, C4<0>;
L_0x600001568540 .functor AND 1, L_0x7fab8bb93680, L_0x6000015683f0, C4<1>, C4<1>;
L_0x600001568460 .functor AND 1, L_0x600001568540, L_0x600001568380, C4<1>, C4<1>;
L_0x600001569810 .functor OR 1, L_0x6000015685b0, L_0x600001568460, C4<0>, C4<0>;
L_0x6000015684d0 .functor AND 1, L_0x6000015681c0, L_0x600001568310, C4<1>, C4<1>;
L_0x600001569880 .functor OR 1, L_0x600001568770, L_0x6000015684d0, C4<0>, C4<0>;
L_0x6000015698f0 .functor AND 1, L_0x600001568230, L_0x600001568380, C4<1>, C4<1>;
L_0x600001569960 .functor AND 1, L_0x6000015698f0, L_0x600001568310, C4<1>, C4<1>;
L_0x6000015699d0 .functor OR 1, L_0x600001569880, L_0x600001569960, C4<0>, C4<0>;
L_0x600001569a40 .functor AND 1, L_0x7fab8bb93680, L_0x6000015683f0, C4<1>, C4<1>;
L_0x600001569ab0 .functor AND 1, L_0x600001569a40, L_0x600001568380, C4<1>, C4<1>;
L_0x600001569b20 .functor AND 1, L_0x600001569ab0, L_0x600001568310, C4<1>, C4<1>;
L_0x600001569b90 .functor OR 1, L_0x6000015699d0, L_0x600001569b20, C4<0>, C4<0>;
L_0x600001569c00 .functor AND 1, L_0x600001568770, L_0x6000015682a0, C4<1>, C4<1>;
L_0x600001569c70 .functor OR 1, L_0x6000015687e0, L_0x600001569c00, C4<0>, C4<0>;
L_0x600001569ce0 .functor AND 1, L_0x6000015681c0, L_0x600001568310, C4<1>, C4<1>;
L_0x600001569d50 .functor AND 1, L_0x600001569ce0, L_0x6000015682a0, C4<1>, C4<1>;
L_0x600001569dc0 .functor OR 1, L_0x600001569c70, L_0x600001569d50, C4<0>, C4<0>;
L_0x600001569e30 .functor AND 1, L_0x600001568230, L_0x600001568380, C4<1>, C4<1>;
L_0x600001569ea0 .functor AND 1, L_0x600001569e30, L_0x600001568310, C4<1>, C4<1>;
L_0x600001569f10 .functor AND 1, L_0x600001569ea0, L_0x6000015682a0, C4<1>, C4<1>;
L_0x600001569f80 .functor OR 1, L_0x600001569dc0, L_0x600001569f10, C4<0>, C4<0>;
L_0x600001569ff0 .functor AND 1, L_0x7fab8bb93680, L_0x6000015683f0, C4<1>, C4<1>;
L_0x60000156a060 .functor AND 1, L_0x600001569ff0, L_0x600001568380, C4<1>, C4<1>;
L_0x60000156a0d0 .functor AND 1, L_0x60000156a060, L_0x600001568310, C4<1>, C4<1>;
L_0x60000156a140 .functor AND 1, L_0x60000156a0d0, L_0x6000015682a0, C4<1>, C4<1>;
L_0x60000156a1b0 .functor OR 1, L_0x600001569f80, L_0x60000156a140, C4<0>, C4<0>;
L_0x60000156a220 .functor BUFZ 1, L_0x60000156a1b0, C4<0>, C4<0>, C4<0>;
L_0x60000156a290 .functor XOR 1, L_0x6000015683f0, L_0x7fab8bb93680, C4<0>, C4<0>;
L_0x60000156a300 .functor XOR 1, L_0x600001568380, L_0x600001568690, C4<0>, C4<0>;
L_0x60000156a370 .functor XOR 1, L_0x600001568310, L_0x600001569810, C4<0>, C4<0>;
L_0x60000156a3e0 .functor XOR 1, L_0x6000015682a0, L_0x600001569b90, C4<0>, C4<0>;
v0x600004c619e0_0 .net "A", 3 0, L_0x600000f80500;  1 drivers
v0x600004c61a70_0 .net "B", 3 0, L_0x600000f805a0;  1 drivers
v0x600004c61b00_0 .net "C0", 0 0, L_0x600001568690;  1 drivers
v0x600004c61b90_0 .net "C1", 0 0, L_0x600001569810;  1 drivers
v0x600004c61c20_0 .net "C2", 0 0, L_0x600001569b90;  1 drivers
v0x600004c61cb0_0 .net "C3", 0 0, L_0x60000156a1b0;  1 drivers
v0x600004c61d40_0 .net "Cin", 0 0, L_0x7fab8bb93680;  alias, 1 drivers
v0x600004c61dd0_0 .net "Cout", 0 0, L_0x60000156a220;  alias, 1 drivers
v0x600004c61e60_0 .net "G0", 0 0, L_0x600001568230;  1 drivers
v0x600004c61ef0_0 .net "G1", 0 0, L_0x6000015681c0;  1 drivers
v0x600004c61f80_0 .net "G2", 0 0, L_0x600001568770;  1 drivers
v0x600004c62010_0 .net "G3", 0 0, L_0x6000015687e0;  1 drivers
v0x600004c620a0_0 .net "P0", 0 0, L_0x6000015683f0;  1 drivers
v0x600004c62130_0 .net "P1", 0 0, L_0x600001568380;  1 drivers
v0x600004c621c0_0 .net "P2", 0 0, L_0x600001568310;  1 drivers
v0x600004c62250_0 .net "P3", 0 0, L_0x6000015682a0;  1 drivers
v0x600004c622e0_0 .net "Sum", 3 0, L_0x600000f80460;  1 drivers
v0x600004c62370_0 .net *"_ivl_1", 0 0, L_0x600000f5ba20;  1 drivers
v0x600004c62400_0 .net *"_ivl_100", 0 0, L_0x60000156a060;  1 drivers
v0x600004c62490_0 .net *"_ivl_102", 0 0, L_0x60000156a0d0;  1 drivers
v0x600004c62520_0 .net *"_ivl_104", 0 0, L_0x60000156a140;  1 drivers
v0x600004c625b0_0 .net *"_ivl_112", 0 0, L_0x60000156a290;  1 drivers
v0x600004c62640_0 .net *"_ivl_116", 0 0, L_0x60000156a300;  1 drivers
v0x600004c626d0_0 .net *"_ivl_120", 0 0, L_0x60000156a370;  1 drivers
v0x600004c62760_0 .net *"_ivl_125", 0 0, L_0x60000156a3e0;  1 drivers
v0x600004c627f0_0 .net *"_ivl_13", 0 0, L_0x600000f5bca0;  1 drivers
v0x600004c62880_0 .net *"_ivl_15", 0 0, L_0x600000f5bd40;  1 drivers
v0x600004c62910_0 .net *"_ivl_19", 0 0, L_0x600000f5bde0;  1 drivers
v0x600004c629a0_0 .net *"_ivl_21", 0 0, L_0x600000f5be80;  1 drivers
v0x600004c62a30_0 .net *"_ivl_25", 0 0, L_0x600000f5bf20;  1 drivers
v0x600004c62ac0_0 .net *"_ivl_27", 0 0, L_0x600000f80000;  1 drivers
v0x600004c62b50_0 .net *"_ivl_3", 0 0, L_0x600000f5bac0;  1 drivers
v0x600004c62be0_0 .net *"_ivl_31", 0 0, L_0x600000f800a0;  1 drivers
v0x600004c62c70_0 .net *"_ivl_33", 0 0, L_0x600000f80140;  1 drivers
v0x600004c62d00_0 .net *"_ivl_37", 0 0, L_0x600000f801e0;  1 drivers
v0x600004c62d90_0 .net *"_ivl_39", 0 0, L_0x600000f80280;  1 drivers
v0x600004c62e20_0 .net *"_ivl_43", 0 0, L_0x600000f80320;  1 drivers
v0x600004c62eb0_0 .net *"_ivl_45", 0 0, L_0x600000f803c0;  1 drivers
v0x600004c62f40_0 .net *"_ivl_48", 0 0, L_0x600001568700;  1 drivers
v0x600004c62fd0_0 .net *"_ivl_52", 0 0, L_0x600001568620;  1 drivers
v0x600004c63060_0 .net *"_ivl_54", 0 0, L_0x6000015685b0;  1 drivers
v0x600004c630f0_0 .net *"_ivl_56", 0 0, L_0x600001568540;  1 drivers
v0x600004c63180_0 .net *"_ivl_58", 0 0, L_0x600001568460;  1 drivers
v0x600004c63210_0 .net *"_ivl_62", 0 0, L_0x6000015684d0;  1 drivers
v0x600004c632a0_0 .net *"_ivl_64", 0 0, L_0x600001569880;  1 drivers
v0x600004c63330_0 .net *"_ivl_66", 0 0, L_0x6000015698f0;  1 drivers
v0x600004c633c0_0 .net *"_ivl_68", 0 0, L_0x600001569960;  1 drivers
v0x600004c63450_0 .net *"_ivl_7", 0 0, L_0x600000f5bb60;  1 drivers
v0x600004c634e0_0 .net *"_ivl_70", 0 0, L_0x6000015699d0;  1 drivers
v0x600004c63570_0 .net *"_ivl_72", 0 0, L_0x600001569a40;  1 drivers
v0x600004c63600_0 .net *"_ivl_74", 0 0, L_0x600001569ab0;  1 drivers
v0x600004c63690_0 .net *"_ivl_76", 0 0, L_0x600001569b20;  1 drivers
v0x600004c63720_0 .net *"_ivl_80", 0 0, L_0x600001569c00;  1 drivers
v0x600004c637b0_0 .net *"_ivl_82", 0 0, L_0x600001569c70;  1 drivers
v0x600004c63840_0 .net *"_ivl_84", 0 0, L_0x600001569ce0;  1 drivers
v0x600004c638d0_0 .net *"_ivl_86", 0 0, L_0x600001569d50;  1 drivers
v0x600004c63960_0 .net *"_ivl_88", 0 0, L_0x600001569dc0;  1 drivers
v0x600004c639f0_0 .net *"_ivl_9", 0 0, L_0x600000f5bc00;  1 drivers
v0x600004c63a80_0 .net *"_ivl_90", 0 0, L_0x600001569e30;  1 drivers
v0x600004c63b10_0 .net *"_ivl_92", 0 0, L_0x600001569ea0;  1 drivers
v0x600004c63ba0_0 .net *"_ivl_94", 0 0, L_0x600001569f10;  1 drivers
v0x600004c63c30_0 .net *"_ivl_96", 0 0, L_0x600001569f80;  1 drivers
v0x600004c63cc0_0 .net *"_ivl_98", 0 0, L_0x600001569ff0;  1 drivers
L_0x600000f5ba20 .part L_0x600000f80500, 0, 1;
L_0x600000f5bac0 .part L_0x600000f805a0, 0, 1;
L_0x600000f5bb60 .part L_0x600000f80500, 1, 1;
L_0x600000f5bc00 .part L_0x600000f805a0, 1, 1;
L_0x600000f5bca0 .part L_0x600000f80500, 2, 1;
L_0x600000f5bd40 .part L_0x600000f805a0, 2, 1;
L_0x600000f5bde0 .part L_0x600000f80500, 3, 1;
L_0x600000f5be80 .part L_0x600000f805a0, 3, 1;
L_0x600000f5bf20 .part L_0x600000f80500, 0, 1;
L_0x600000f80000 .part L_0x600000f805a0, 0, 1;
L_0x600000f800a0 .part L_0x600000f80500, 1, 1;
L_0x600000f80140 .part L_0x600000f805a0, 1, 1;
L_0x600000f801e0 .part L_0x600000f80500, 2, 1;
L_0x600000f80280 .part L_0x600000f805a0, 2, 1;
L_0x600000f80320 .part L_0x600000f80500, 3, 1;
L_0x600000f803c0 .part L_0x600000f805a0, 3, 1;
L_0x600000f80460 .concat8 [ 1 1 1 1], L_0x60000156a290, L_0x60000156a300, L_0x60000156a370, L_0x60000156a3e0;
S_0x7fab8ba35890 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fab8ba353b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000156a450 .functor XOR 1, L_0x600000f80640, L_0x600000f806e0, C4<0>, C4<0>;
L_0x60000156a4c0 .functor XOR 1, L_0x600000f80780, L_0x600000f80820, C4<0>, C4<0>;
L_0x60000156a530 .functor XOR 1, L_0x600000f808c0, L_0x600000f80960, C4<0>, C4<0>;
L_0x60000156a5a0 .functor XOR 1, L_0x600000f80a00, L_0x600000f80aa0, C4<0>, C4<0>;
L_0x60000156a610 .functor AND 1, L_0x600000f80b40, L_0x600000f80be0, C4<1>, C4<1>;
L_0x60000156a680 .functor AND 1, L_0x600000f80c80, L_0x600000f80d20, C4<1>, C4<1>;
L_0x60000156a760 .functor AND 1, L_0x600000f80dc0, L_0x600000f80e60, C4<1>, C4<1>;
L_0x60000156a6f0 .functor AND 1, L_0x600000f80f00, L_0x600000f80fa0, C4<1>, C4<1>;
L_0x60000156a7d0 .functor AND 1, L_0x60000156a220, L_0x60000156a450, C4<1>, C4<1>;
L_0x60000156a840 .functor OR 1, L_0x60000156a610, L_0x60000156a7d0, C4<0>, C4<0>;
L_0x60000156a8b0 .functor AND 1, L_0x60000156a610, L_0x60000156a4c0, C4<1>, C4<1>;
L_0x60000156a920 .functor OR 1, L_0x60000156a680, L_0x60000156a8b0, C4<0>, C4<0>;
L_0x60000156a990 .functor AND 1, L_0x60000156a220, L_0x60000156a450, C4<1>, C4<1>;
L_0x60000156aa70 .functor AND 1, L_0x60000156a990, L_0x60000156a4c0, C4<1>, C4<1>;
L_0x60000156aae0 .functor OR 1, L_0x60000156a920, L_0x60000156aa70, C4<0>, C4<0>;
L_0x60000156aa00 .functor AND 1, L_0x60000156a680, L_0x60000156a530, C4<1>, C4<1>;
L_0x60000156ab50 .functor OR 1, L_0x60000156a760, L_0x60000156aa00, C4<0>, C4<0>;
L_0x60000156abc0 .functor AND 1, L_0x60000156a610, L_0x60000156a4c0, C4<1>, C4<1>;
L_0x60000156ac30 .functor AND 1, L_0x60000156abc0, L_0x60000156a530, C4<1>, C4<1>;
L_0x60000156aca0 .functor OR 1, L_0x60000156ab50, L_0x60000156ac30, C4<0>, C4<0>;
L_0x60000156ad10 .functor AND 1, L_0x60000156a220, L_0x60000156a450, C4<1>, C4<1>;
L_0x60000156ad80 .functor AND 1, L_0x60000156ad10, L_0x60000156a4c0, C4<1>, C4<1>;
L_0x60000156adf0 .functor AND 1, L_0x60000156ad80, L_0x60000156a530, C4<1>, C4<1>;
L_0x60000156ae60 .functor OR 1, L_0x60000156aca0, L_0x60000156adf0, C4<0>, C4<0>;
L_0x60000156aed0 .functor AND 1, L_0x60000156a760, L_0x60000156a5a0, C4<1>, C4<1>;
L_0x60000156af40 .functor OR 1, L_0x60000156a6f0, L_0x60000156aed0, C4<0>, C4<0>;
L_0x60000156afb0 .functor AND 1, L_0x60000156a680, L_0x60000156a530, C4<1>, C4<1>;
L_0x60000156b020 .functor AND 1, L_0x60000156afb0, L_0x60000156a5a0, C4<1>, C4<1>;
L_0x60000156b090 .functor OR 1, L_0x60000156af40, L_0x60000156b020, C4<0>, C4<0>;
L_0x60000156b100 .functor AND 1, L_0x60000156a610, L_0x60000156a4c0, C4<1>, C4<1>;
L_0x60000156b170 .functor AND 1, L_0x60000156b100, L_0x60000156a530, C4<1>, C4<1>;
L_0x60000156b1e0 .functor AND 1, L_0x60000156b170, L_0x60000156a5a0, C4<1>, C4<1>;
L_0x60000156b250 .functor OR 1, L_0x60000156b090, L_0x60000156b1e0, C4<0>, C4<0>;
L_0x60000156b2c0 .functor AND 1, L_0x60000156a220, L_0x60000156a450, C4<1>, C4<1>;
L_0x60000156b330 .functor AND 1, L_0x60000156b2c0, L_0x60000156a4c0, C4<1>, C4<1>;
L_0x60000156b3a0 .functor AND 1, L_0x60000156b330, L_0x60000156a530, C4<1>, C4<1>;
L_0x60000156b410 .functor AND 1, L_0x60000156b3a0, L_0x60000156a5a0, C4<1>, C4<1>;
L_0x60000156b480 .functor OR 1, L_0x60000156b250, L_0x60000156b410, C4<0>, C4<0>;
L_0x60000156b4f0 .functor BUFZ 1, L_0x60000156b480, C4<0>, C4<0>, C4<0>;
L_0x60000156b560 .functor XOR 1, L_0x60000156a450, L_0x60000156a220, C4<0>, C4<0>;
L_0x60000156b5d0 .functor XOR 1, L_0x60000156a4c0, L_0x60000156a840, C4<0>, C4<0>;
L_0x60000156b640 .functor XOR 1, L_0x60000156a530, L_0x60000156aae0, C4<0>, C4<0>;
L_0x60000156b6b0 .functor XOR 1, L_0x60000156a5a0, L_0x60000156ae60, C4<0>, C4<0>;
v0x600004c63d50_0 .net "A", 3 0, L_0x600000f810e0;  1 drivers
v0x600004c63de0_0 .net "B", 3 0, L_0x600000f81180;  1 drivers
v0x600004c63e70_0 .net "C0", 0 0, L_0x60000156a840;  1 drivers
v0x600004c63f00_0 .net "C1", 0 0, L_0x60000156aae0;  1 drivers
v0x600004c64000_0 .net "C2", 0 0, L_0x60000156ae60;  1 drivers
v0x600004c64090_0 .net "C3", 0 0, L_0x60000156b480;  1 drivers
v0x600004c64120_0 .net "Cin", 0 0, L_0x60000156a220;  alias, 1 drivers
v0x600004c641b0_0 .net "Cout", 0 0, L_0x60000156b4f0;  alias, 1 drivers
v0x600004c64240_0 .net "G0", 0 0, L_0x60000156a610;  1 drivers
v0x600004c642d0_0 .net "G1", 0 0, L_0x60000156a680;  1 drivers
v0x600004c64360_0 .net "G2", 0 0, L_0x60000156a760;  1 drivers
v0x600004c643f0_0 .net "G3", 0 0, L_0x60000156a6f0;  1 drivers
v0x600004c64480_0 .net "P0", 0 0, L_0x60000156a450;  1 drivers
v0x600004c64510_0 .net "P1", 0 0, L_0x60000156a4c0;  1 drivers
v0x600004c645a0_0 .net "P2", 0 0, L_0x60000156a530;  1 drivers
v0x600004c64630_0 .net "P3", 0 0, L_0x60000156a5a0;  1 drivers
v0x600004c646c0_0 .net "Sum", 3 0, L_0x600000f81040;  1 drivers
v0x600004c64750_0 .net *"_ivl_1", 0 0, L_0x600000f80640;  1 drivers
v0x600004c647e0_0 .net *"_ivl_100", 0 0, L_0x60000156b330;  1 drivers
v0x600004c64870_0 .net *"_ivl_102", 0 0, L_0x60000156b3a0;  1 drivers
v0x600004c64900_0 .net *"_ivl_104", 0 0, L_0x60000156b410;  1 drivers
v0x600004c64990_0 .net *"_ivl_112", 0 0, L_0x60000156b560;  1 drivers
v0x600004c64a20_0 .net *"_ivl_116", 0 0, L_0x60000156b5d0;  1 drivers
v0x600004c64ab0_0 .net *"_ivl_120", 0 0, L_0x60000156b640;  1 drivers
v0x600004c64b40_0 .net *"_ivl_125", 0 0, L_0x60000156b6b0;  1 drivers
v0x600004c64bd0_0 .net *"_ivl_13", 0 0, L_0x600000f808c0;  1 drivers
v0x600004c64c60_0 .net *"_ivl_15", 0 0, L_0x600000f80960;  1 drivers
v0x600004c64cf0_0 .net *"_ivl_19", 0 0, L_0x600000f80a00;  1 drivers
v0x600004c64d80_0 .net *"_ivl_21", 0 0, L_0x600000f80aa0;  1 drivers
v0x600004c64e10_0 .net *"_ivl_25", 0 0, L_0x600000f80b40;  1 drivers
v0x600004c64ea0_0 .net *"_ivl_27", 0 0, L_0x600000f80be0;  1 drivers
v0x600004c64f30_0 .net *"_ivl_3", 0 0, L_0x600000f806e0;  1 drivers
v0x600004c64fc0_0 .net *"_ivl_31", 0 0, L_0x600000f80c80;  1 drivers
v0x600004c65050_0 .net *"_ivl_33", 0 0, L_0x600000f80d20;  1 drivers
v0x600004c650e0_0 .net *"_ivl_37", 0 0, L_0x600000f80dc0;  1 drivers
v0x600004c65170_0 .net *"_ivl_39", 0 0, L_0x600000f80e60;  1 drivers
v0x600004c65200_0 .net *"_ivl_43", 0 0, L_0x600000f80f00;  1 drivers
v0x600004c65290_0 .net *"_ivl_45", 0 0, L_0x600000f80fa0;  1 drivers
v0x600004c65320_0 .net *"_ivl_48", 0 0, L_0x60000156a7d0;  1 drivers
v0x600004c653b0_0 .net *"_ivl_52", 0 0, L_0x60000156a8b0;  1 drivers
v0x600004c65440_0 .net *"_ivl_54", 0 0, L_0x60000156a920;  1 drivers
v0x600004c654d0_0 .net *"_ivl_56", 0 0, L_0x60000156a990;  1 drivers
v0x600004c65560_0 .net *"_ivl_58", 0 0, L_0x60000156aa70;  1 drivers
v0x600004c655f0_0 .net *"_ivl_62", 0 0, L_0x60000156aa00;  1 drivers
v0x600004c65680_0 .net *"_ivl_64", 0 0, L_0x60000156ab50;  1 drivers
v0x600004c65710_0 .net *"_ivl_66", 0 0, L_0x60000156abc0;  1 drivers
v0x600004c657a0_0 .net *"_ivl_68", 0 0, L_0x60000156ac30;  1 drivers
v0x600004c65830_0 .net *"_ivl_7", 0 0, L_0x600000f80780;  1 drivers
v0x600004c658c0_0 .net *"_ivl_70", 0 0, L_0x60000156aca0;  1 drivers
v0x600004c65950_0 .net *"_ivl_72", 0 0, L_0x60000156ad10;  1 drivers
v0x600004c659e0_0 .net *"_ivl_74", 0 0, L_0x60000156ad80;  1 drivers
v0x600004c65a70_0 .net *"_ivl_76", 0 0, L_0x60000156adf0;  1 drivers
v0x600004c65b00_0 .net *"_ivl_80", 0 0, L_0x60000156aed0;  1 drivers
v0x600004c65b90_0 .net *"_ivl_82", 0 0, L_0x60000156af40;  1 drivers
v0x600004c65c20_0 .net *"_ivl_84", 0 0, L_0x60000156afb0;  1 drivers
v0x600004c65cb0_0 .net *"_ivl_86", 0 0, L_0x60000156b020;  1 drivers
v0x600004c65d40_0 .net *"_ivl_88", 0 0, L_0x60000156b090;  1 drivers
v0x600004c65dd0_0 .net *"_ivl_9", 0 0, L_0x600000f80820;  1 drivers
v0x600004c65e60_0 .net *"_ivl_90", 0 0, L_0x60000156b100;  1 drivers
v0x600004c65ef0_0 .net *"_ivl_92", 0 0, L_0x60000156b170;  1 drivers
v0x600004c65f80_0 .net *"_ivl_94", 0 0, L_0x60000156b1e0;  1 drivers
v0x600004c66010_0 .net *"_ivl_96", 0 0, L_0x60000156b250;  1 drivers
v0x600004c660a0_0 .net *"_ivl_98", 0 0, L_0x60000156b2c0;  1 drivers
L_0x600000f80640 .part L_0x600000f810e0, 0, 1;
L_0x600000f806e0 .part L_0x600000f81180, 0, 1;
L_0x600000f80780 .part L_0x600000f810e0, 1, 1;
L_0x600000f80820 .part L_0x600000f81180, 1, 1;
L_0x600000f808c0 .part L_0x600000f810e0, 2, 1;
L_0x600000f80960 .part L_0x600000f81180, 2, 1;
L_0x600000f80a00 .part L_0x600000f810e0, 3, 1;
L_0x600000f80aa0 .part L_0x600000f81180, 3, 1;
L_0x600000f80b40 .part L_0x600000f810e0, 0, 1;
L_0x600000f80be0 .part L_0x600000f81180, 0, 1;
L_0x600000f80c80 .part L_0x600000f810e0, 1, 1;
L_0x600000f80d20 .part L_0x600000f81180, 1, 1;
L_0x600000f80dc0 .part L_0x600000f810e0, 2, 1;
L_0x600000f80e60 .part L_0x600000f81180, 2, 1;
L_0x600000f80f00 .part L_0x600000f810e0, 3, 1;
L_0x600000f80fa0 .part L_0x600000f81180, 3, 1;
L_0x600000f81040 .concat8 [ 1 1 1 1], L_0x60000156b560, L_0x60000156b5d0, L_0x60000156b640, L_0x60000156b6b0;
S_0x7fab8ba35c00 .scope module, "CLA8_1" "CLA_8bit" 20 12, 12 1 0, S_0x7fab8ba35240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004c6abe0_0 .net "A", 7 0, L_0x600000f82c60;  1 drivers
v0x600004c6ac70_0 .net "B", 7 0, L_0x600000f82d00;  1 drivers
v0x600004c6ad00_0 .net "C0", 0 0, L_0x60000152dff0;  1 drivers
v0x600004c6ad90_0 .net "Cin", 0 0, L_0x60000156b4f0;  alias, 1 drivers
v0x600004c6ae20_0 .net "Cout", 0 0, L_0x6000015239c0;  alias, 1 drivers
v0x600004c6aeb0_0 .net "Sum", 7 0, L_0x600000f82bc0;  1 drivers
L_0x600000f81ea0 .part L_0x600000f82c60, 0, 4;
L_0x600000f81f40 .part L_0x600000f82d00, 0, 4;
L_0x600000f82a80 .part L_0x600000f82c60, 4, 4;
L_0x600000f82b20 .part L_0x600000f82d00, 4, 4;
L_0x600000f82bc0 .concat8 [ 4 4 0 0], L_0x600000f81e00, L_0x600000f829e0;
S_0x7fab8ba35d70 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fab8ba35c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000156b720 .functor XOR 1, L_0x600000f81400, L_0x600000f814a0, C4<0>, C4<0>;
L_0x60000156b790 .functor XOR 1, L_0x600000f81540, L_0x600000f815e0, C4<0>, C4<0>;
L_0x60000156b800 .functor XOR 1, L_0x600000f81680, L_0x600000f81720, C4<0>, C4<0>;
L_0x60000156b870 .functor XOR 1, L_0x600000f817c0, L_0x600000f81860, C4<0>, C4<0>;
L_0x60000156b8e0 .functor AND 1, L_0x600000f81900, L_0x600000f819a0, C4<1>, C4<1>;
L_0x60000156b950 .functor AND 1, L_0x600000f81a40, L_0x600000f81ae0, C4<1>, C4<1>;
L_0x60000156ba30 .functor AND 1, L_0x600000f81b80, L_0x600000f81c20, C4<1>, C4<1>;
L_0x60000156b9c0 .functor AND 1, L_0x600000f81cc0, L_0x600000f81d60, C4<1>, C4<1>;
L_0x60000156baa0 .functor AND 1, L_0x60000156b4f0, L_0x60000156b720, C4<1>, C4<1>;
L_0x60000156bb10 .functor OR 1, L_0x60000156b8e0, L_0x60000156baa0, C4<0>, C4<0>;
L_0x60000156bb80 .functor AND 1, L_0x60000156b8e0, L_0x60000156b790, C4<1>, C4<1>;
L_0x60000156bbf0 .functor OR 1, L_0x60000156b950, L_0x60000156bb80, C4<0>, C4<0>;
L_0x60000156bc60 .functor AND 1, L_0x60000156b4f0, L_0x60000156b720, C4<1>, C4<1>;
L_0x60000156bd40 .functor AND 1, L_0x60000156bc60, L_0x60000156b790, C4<1>, C4<1>;
L_0x60000156bdb0 .functor OR 1, L_0x60000156bbf0, L_0x60000156bd40, C4<0>, C4<0>;
L_0x60000156bcd0 .functor AND 1, L_0x60000156b950, L_0x60000156b800, C4<1>, C4<1>;
L_0x60000156be20 .functor OR 1, L_0x60000156ba30, L_0x60000156bcd0, C4<0>, C4<0>;
L_0x60000156be90 .functor AND 1, L_0x60000156b8e0, L_0x60000156b790, C4<1>, C4<1>;
L_0x60000156bf00 .functor AND 1, L_0x60000156be90, L_0x60000156b800, C4<1>, C4<1>;
L_0x60000156bf70 .functor OR 1, L_0x60000156be20, L_0x60000156bf00, C4<0>, C4<0>;
L_0x60000152e7d0 .functor AND 1, L_0x60000156b4f0, L_0x60000156b720, C4<1>, C4<1>;
L_0x60000152e760 .functor AND 1, L_0x60000152e7d0, L_0x60000156b790, C4<1>, C4<1>;
L_0x60000152e6f0 .functor AND 1, L_0x60000152e760, L_0x60000156b800, C4<1>, C4<1>;
L_0x60000152e680 .functor OR 1, L_0x60000156bf70, L_0x60000152e6f0, C4<0>, C4<0>;
L_0x60000152e610 .functor AND 1, L_0x60000156ba30, L_0x60000156b870, C4<1>, C4<1>;
L_0x60000152e5a0 .functor OR 1, L_0x60000156b9c0, L_0x60000152e610, C4<0>, C4<0>;
L_0x60000152e530 .functor AND 1, L_0x60000156b950, L_0x60000156b800, C4<1>, C4<1>;
L_0x60000152e4c0 .functor AND 1, L_0x60000152e530, L_0x60000156b870, C4<1>, C4<1>;
L_0x60000152e450 .functor OR 1, L_0x60000152e5a0, L_0x60000152e4c0, C4<0>, C4<0>;
L_0x60000152e3e0 .functor AND 1, L_0x60000156b8e0, L_0x60000156b790, C4<1>, C4<1>;
L_0x60000152e370 .functor AND 1, L_0x60000152e3e0, L_0x60000156b800, C4<1>, C4<1>;
L_0x60000152e300 .functor AND 1, L_0x60000152e370, L_0x60000156b870, C4<1>, C4<1>;
L_0x60000152e290 .functor OR 1, L_0x60000152e450, L_0x60000152e300, C4<0>, C4<0>;
L_0x60000152e220 .functor AND 1, L_0x60000156b4f0, L_0x60000156b720, C4<1>, C4<1>;
L_0x60000152e1b0 .functor AND 1, L_0x60000152e220, L_0x60000156b790, C4<1>, C4<1>;
L_0x60000152e140 .functor AND 1, L_0x60000152e1b0, L_0x60000156b800, C4<1>, C4<1>;
L_0x60000152e0d0 .functor AND 1, L_0x60000152e140, L_0x60000156b870, C4<1>, C4<1>;
L_0x60000152e060 .functor OR 1, L_0x60000152e290, L_0x60000152e0d0, C4<0>, C4<0>;
L_0x60000152dff0 .functor BUFZ 1, L_0x60000152e060, C4<0>, C4<0>, C4<0>;
L_0x60000152df80 .functor XOR 1, L_0x60000156b720, L_0x60000156b4f0, C4<0>, C4<0>;
L_0x60000152df10 .functor XOR 1, L_0x60000156b790, L_0x60000156bb10, C4<0>, C4<0>;
L_0x60000152dea0 .functor XOR 1, L_0x60000156b800, L_0x60000156bdb0, C4<0>, C4<0>;
L_0x60000152de30 .functor XOR 1, L_0x60000156b870, L_0x60000152e680, C4<0>, C4<0>;
v0x600004c66490_0 .net "A", 3 0, L_0x600000f81ea0;  1 drivers
v0x600004c66520_0 .net "B", 3 0, L_0x600000f81f40;  1 drivers
v0x600004c665b0_0 .net "C0", 0 0, L_0x60000156bb10;  1 drivers
v0x600004c66640_0 .net "C1", 0 0, L_0x60000156bdb0;  1 drivers
v0x600004c666d0_0 .net "C2", 0 0, L_0x60000152e680;  1 drivers
v0x600004c66760_0 .net "C3", 0 0, L_0x60000152e060;  1 drivers
v0x600004c667f0_0 .net "Cin", 0 0, L_0x60000156b4f0;  alias, 1 drivers
v0x600004c66880_0 .net "Cout", 0 0, L_0x60000152dff0;  alias, 1 drivers
v0x600004c66910_0 .net "G0", 0 0, L_0x60000156b8e0;  1 drivers
v0x600004c669a0_0 .net "G1", 0 0, L_0x60000156b950;  1 drivers
v0x600004c66a30_0 .net "G2", 0 0, L_0x60000156ba30;  1 drivers
v0x600004c66ac0_0 .net "G3", 0 0, L_0x60000156b9c0;  1 drivers
v0x600004c66b50_0 .net "P0", 0 0, L_0x60000156b720;  1 drivers
v0x600004c66be0_0 .net "P1", 0 0, L_0x60000156b790;  1 drivers
v0x600004c66c70_0 .net "P2", 0 0, L_0x60000156b800;  1 drivers
v0x600004c66d00_0 .net "P3", 0 0, L_0x60000156b870;  1 drivers
v0x600004c66d90_0 .net "Sum", 3 0, L_0x600000f81e00;  1 drivers
v0x600004c66e20_0 .net *"_ivl_1", 0 0, L_0x600000f81400;  1 drivers
v0x600004c66eb0_0 .net *"_ivl_100", 0 0, L_0x60000152e1b0;  1 drivers
v0x600004c66f40_0 .net *"_ivl_102", 0 0, L_0x60000152e140;  1 drivers
v0x600004c66fd0_0 .net *"_ivl_104", 0 0, L_0x60000152e0d0;  1 drivers
v0x600004c67060_0 .net *"_ivl_112", 0 0, L_0x60000152df80;  1 drivers
v0x600004c670f0_0 .net *"_ivl_116", 0 0, L_0x60000152df10;  1 drivers
v0x600004c67180_0 .net *"_ivl_120", 0 0, L_0x60000152dea0;  1 drivers
v0x600004c67210_0 .net *"_ivl_125", 0 0, L_0x60000152de30;  1 drivers
v0x600004c672a0_0 .net *"_ivl_13", 0 0, L_0x600000f81680;  1 drivers
v0x600004c67330_0 .net *"_ivl_15", 0 0, L_0x600000f81720;  1 drivers
v0x600004c673c0_0 .net *"_ivl_19", 0 0, L_0x600000f817c0;  1 drivers
v0x600004c67450_0 .net *"_ivl_21", 0 0, L_0x600000f81860;  1 drivers
v0x600004c674e0_0 .net *"_ivl_25", 0 0, L_0x600000f81900;  1 drivers
v0x600004c67570_0 .net *"_ivl_27", 0 0, L_0x600000f819a0;  1 drivers
v0x600004c67600_0 .net *"_ivl_3", 0 0, L_0x600000f814a0;  1 drivers
v0x600004c67690_0 .net *"_ivl_31", 0 0, L_0x600000f81a40;  1 drivers
v0x600004c67720_0 .net *"_ivl_33", 0 0, L_0x600000f81ae0;  1 drivers
v0x600004c677b0_0 .net *"_ivl_37", 0 0, L_0x600000f81b80;  1 drivers
v0x600004c67840_0 .net *"_ivl_39", 0 0, L_0x600000f81c20;  1 drivers
v0x600004c678d0_0 .net *"_ivl_43", 0 0, L_0x600000f81cc0;  1 drivers
v0x600004c67960_0 .net *"_ivl_45", 0 0, L_0x600000f81d60;  1 drivers
v0x600004c679f0_0 .net *"_ivl_48", 0 0, L_0x60000156baa0;  1 drivers
v0x600004c67a80_0 .net *"_ivl_52", 0 0, L_0x60000156bb80;  1 drivers
v0x600004c67b10_0 .net *"_ivl_54", 0 0, L_0x60000156bbf0;  1 drivers
v0x600004c67ba0_0 .net *"_ivl_56", 0 0, L_0x60000156bc60;  1 drivers
v0x600004c67c30_0 .net *"_ivl_58", 0 0, L_0x60000156bd40;  1 drivers
v0x600004c67cc0_0 .net *"_ivl_62", 0 0, L_0x60000156bcd0;  1 drivers
v0x600004c67d50_0 .net *"_ivl_64", 0 0, L_0x60000156be20;  1 drivers
v0x600004c67de0_0 .net *"_ivl_66", 0 0, L_0x60000156be90;  1 drivers
v0x600004c67e70_0 .net *"_ivl_68", 0 0, L_0x60000156bf00;  1 drivers
v0x600004c67f00_0 .net *"_ivl_7", 0 0, L_0x600000f81540;  1 drivers
v0x600004c68000_0 .net *"_ivl_70", 0 0, L_0x60000156bf70;  1 drivers
v0x600004c68090_0 .net *"_ivl_72", 0 0, L_0x60000152e7d0;  1 drivers
v0x600004c68120_0 .net *"_ivl_74", 0 0, L_0x60000152e760;  1 drivers
v0x600004c681b0_0 .net *"_ivl_76", 0 0, L_0x60000152e6f0;  1 drivers
v0x600004c68240_0 .net *"_ivl_80", 0 0, L_0x60000152e610;  1 drivers
v0x600004c682d0_0 .net *"_ivl_82", 0 0, L_0x60000152e5a0;  1 drivers
v0x600004c68360_0 .net *"_ivl_84", 0 0, L_0x60000152e530;  1 drivers
v0x600004c683f0_0 .net *"_ivl_86", 0 0, L_0x60000152e4c0;  1 drivers
v0x600004c68480_0 .net *"_ivl_88", 0 0, L_0x60000152e450;  1 drivers
v0x600004c68510_0 .net *"_ivl_9", 0 0, L_0x600000f815e0;  1 drivers
v0x600004c685a0_0 .net *"_ivl_90", 0 0, L_0x60000152e3e0;  1 drivers
v0x600004c68630_0 .net *"_ivl_92", 0 0, L_0x60000152e370;  1 drivers
v0x600004c686c0_0 .net *"_ivl_94", 0 0, L_0x60000152e300;  1 drivers
v0x600004c68750_0 .net *"_ivl_96", 0 0, L_0x60000152e290;  1 drivers
v0x600004c687e0_0 .net *"_ivl_98", 0 0, L_0x60000152e220;  1 drivers
L_0x600000f81400 .part L_0x600000f81ea0, 0, 1;
L_0x600000f814a0 .part L_0x600000f81f40, 0, 1;
L_0x600000f81540 .part L_0x600000f81ea0, 1, 1;
L_0x600000f815e0 .part L_0x600000f81f40, 1, 1;
L_0x600000f81680 .part L_0x600000f81ea0, 2, 1;
L_0x600000f81720 .part L_0x600000f81f40, 2, 1;
L_0x600000f817c0 .part L_0x600000f81ea0, 3, 1;
L_0x600000f81860 .part L_0x600000f81f40, 3, 1;
L_0x600000f81900 .part L_0x600000f81ea0, 0, 1;
L_0x600000f819a0 .part L_0x600000f81f40, 0, 1;
L_0x600000f81a40 .part L_0x600000f81ea0, 1, 1;
L_0x600000f81ae0 .part L_0x600000f81f40, 1, 1;
L_0x600000f81b80 .part L_0x600000f81ea0, 2, 1;
L_0x600000f81c20 .part L_0x600000f81f40, 2, 1;
L_0x600000f81cc0 .part L_0x600000f81ea0, 3, 1;
L_0x600000f81d60 .part L_0x600000f81f40, 3, 1;
L_0x600000f81e00 .concat8 [ 1 1 1 1], L_0x60000152df80, L_0x60000152df10, L_0x60000152dea0, L_0x60000152de30;
S_0x7fab8ba360e0 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fab8ba35c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000152ddc0 .functor XOR 1, L_0x600000f81fe0, L_0x600000f82080, C4<0>, C4<0>;
L_0x60000152dd50 .functor XOR 1, L_0x600000f82120, L_0x600000f821c0, C4<0>, C4<0>;
L_0x60000152dce0 .functor XOR 1, L_0x600000f82260, L_0x600000f82300, C4<0>, C4<0>;
L_0x60000152dc70 .functor XOR 1, L_0x600000f823a0, L_0x600000f82440, C4<0>, C4<0>;
L_0x60000152dc00 .functor AND 1, L_0x600000f824e0, L_0x600000f82580, C4<1>, C4<1>;
L_0x60000152db90 .functor AND 1, L_0x600000f82620, L_0x600000f826c0, C4<1>, C4<1>;
L_0x60000152dab0 .functor AND 1, L_0x600000f82760, L_0x600000f82800, C4<1>, C4<1>;
L_0x60000152db20 .functor AND 1, L_0x600000f828a0, L_0x600000f82940, C4<1>, C4<1>;
L_0x60000152da40 .functor AND 1, L_0x60000152dff0, L_0x60000152ddc0, C4<1>, C4<1>;
L_0x60000152d9d0 .functor OR 1, L_0x60000152dc00, L_0x60000152da40, C4<0>, C4<0>;
L_0x60000152d960 .functor AND 1, L_0x60000152dc00, L_0x60000152dd50, C4<1>, C4<1>;
L_0x60000152d8f0 .functor OR 1, L_0x60000152db90, L_0x60000152d960, C4<0>, C4<0>;
L_0x60000152d880 .functor AND 1, L_0x60000152dff0, L_0x60000152ddc0, C4<1>, C4<1>;
L_0x60000152d7a0 .functor AND 1, L_0x60000152d880, L_0x60000152dd50, C4<1>, C4<1>;
L_0x60000152d730 .functor OR 1, L_0x60000152d8f0, L_0x60000152d7a0, C4<0>, C4<0>;
L_0x60000152d810 .functor AND 1, L_0x60000152db90, L_0x60000152dce0, C4<1>, C4<1>;
L_0x60000152d6c0 .functor OR 1, L_0x60000152dab0, L_0x60000152d810, C4<0>, C4<0>;
L_0x60000152d650 .functor AND 1, L_0x60000152dc00, L_0x60000152dd50, C4<1>, C4<1>;
L_0x600001523480 .functor AND 1, L_0x60000152d650, L_0x60000152dce0, C4<1>, C4<1>;
L_0x600001523410 .functor OR 1, L_0x60000152d6c0, L_0x600001523480, C4<0>, C4<0>;
L_0x6000015233a0 .functor AND 1, L_0x60000152dff0, L_0x60000152ddc0, C4<1>, C4<1>;
L_0x600001523330 .functor AND 1, L_0x6000015233a0, L_0x60000152dd50, C4<1>, C4<1>;
L_0x6000015232c0 .functor AND 1, L_0x600001523330, L_0x60000152dce0, C4<1>, C4<1>;
L_0x600001523250 .functor OR 1, L_0x600001523410, L_0x6000015232c0, C4<0>, C4<0>;
L_0x6000015231e0 .functor AND 1, L_0x60000152dab0, L_0x60000152dc70, C4<1>, C4<1>;
L_0x600001523170 .functor OR 1, L_0x60000152db20, L_0x6000015231e0, C4<0>, C4<0>;
L_0x600001523100 .functor AND 1, L_0x60000152db90, L_0x60000152dce0, C4<1>, C4<1>;
L_0x600001523090 .functor AND 1, L_0x600001523100, L_0x60000152dc70, C4<1>, C4<1>;
L_0x600001523020 .functor OR 1, L_0x600001523170, L_0x600001523090, C4<0>, C4<0>;
L_0x600001522fb0 .functor AND 1, L_0x60000152dc00, L_0x60000152dd50, C4<1>, C4<1>;
L_0x600001522f40 .functor AND 1, L_0x600001522fb0, L_0x60000152dce0, C4<1>, C4<1>;
L_0x600001522ed0 .functor AND 1, L_0x600001522f40, L_0x60000152dc70, C4<1>, C4<1>;
L_0x600001522e60 .functor OR 1, L_0x600001523020, L_0x600001522ed0, C4<0>, C4<0>;
L_0x600001522df0 .functor AND 1, L_0x60000152dff0, L_0x60000152ddc0, C4<1>, C4<1>;
L_0x600001523b80 .functor AND 1, L_0x600001522df0, L_0x60000152dd50, C4<1>, C4<1>;
L_0x600001523b10 .functor AND 1, L_0x600001523b80, L_0x60000152dce0, C4<1>, C4<1>;
L_0x600001523aa0 .functor AND 1, L_0x600001523b10, L_0x60000152dc70, C4<1>, C4<1>;
L_0x600001523a30 .functor OR 1, L_0x600001522e60, L_0x600001523aa0, C4<0>, C4<0>;
L_0x6000015239c0 .functor BUFZ 1, L_0x600001523a30, C4<0>, C4<0>, C4<0>;
L_0x600001523950 .functor XOR 1, L_0x60000152ddc0, L_0x60000152dff0, C4<0>, C4<0>;
L_0x6000015238e0 .functor XOR 1, L_0x60000152dd50, L_0x60000152d9d0, C4<0>, C4<0>;
L_0x600001523870 .functor XOR 1, L_0x60000152dce0, L_0x60000152d730, C4<0>, C4<0>;
L_0x600001523800 .functor XOR 1, L_0x60000152dc70, L_0x600001523250, C4<0>, C4<0>;
v0x600004c68870_0 .net "A", 3 0, L_0x600000f82a80;  1 drivers
v0x600004c68900_0 .net "B", 3 0, L_0x600000f82b20;  1 drivers
v0x600004c68990_0 .net "C0", 0 0, L_0x60000152d9d0;  1 drivers
v0x600004c68a20_0 .net "C1", 0 0, L_0x60000152d730;  1 drivers
v0x600004c68ab0_0 .net "C2", 0 0, L_0x600001523250;  1 drivers
v0x600004c68b40_0 .net "C3", 0 0, L_0x600001523a30;  1 drivers
v0x600004c68bd0_0 .net "Cin", 0 0, L_0x60000152dff0;  alias, 1 drivers
v0x600004c68c60_0 .net "Cout", 0 0, L_0x6000015239c0;  alias, 1 drivers
v0x600004c68cf0_0 .net "G0", 0 0, L_0x60000152dc00;  1 drivers
v0x600004c68d80_0 .net "G1", 0 0, L_0x60000152db90;  1 drivers
v0x600004c68e10_0 .net "G2", 0 0, L_0x60000152dab0;  1 drivers
v0x600004c68ea0_0 .net "G3", 0 0, L_0x60000152db20;  1 drivers
v0x600004c68f30_0 .net "P0", 0 0, L_0x60000152ddc0;  1 drivers
v0x600004c68fc0_0 .net "P1", 0 0, L_0x60000152dd50;  1 drivers
v0x600004c69050_0 .net "P2", 0 0, L_0x60000152dce0;  1 drivers
v0x600004c690e0_0 .net "P3", 0 0, L_0x60000152dc70;  1 drivers
v0x600004c69170_0 .net "Sum", 3 0, L_0x600000f829e0;  1 drivers
v0x600004c69200_0 .net *"_ivl_1", 0 0, L_0x600000f81fe0;  1 drivers
v0x600004c69290_0 .net *"_ivl_100", 0 0, L_0x600001523b80;  1 drivers
v0x600004c69320_0 .net *"_ivl_102", 0 0, L_0x600001523b10;  1 drivers
v0x600004c693b0_0 .net *"_ivl_104", 0 0, L_0x600001523aa0;  1 drivers
v0x600004c69440_0 .net *"_ivl_112", 0 0, L_0x600001523950;  1 drivers
v0x600004c694d0_0 .net *"_ivl_116", 0 0, L_0x6000015238e0;  1 drivers
v0x600004c69560_0 .net *"_ivl_120", 0 0, L_0x600001523870;  1 drivers
v0x600004c695f0_0 .net *"_ivl_125", 0 0, L_0x600001523800;  1 drivers
v0x600004c69680_0 .net *"_ivl_13", 0 0, L_0x600000f82260;  1 drivers
v0x600004c69710_0 .net *"_ivl_15", 0 0, L_0x600000f82300;  1 drivers
v0x600004c697a0_0 .net *"_ivl_19", 0 0, L_0x600000f823a0;  1 drivers
v0x600004c69830_0 .net *"_ivl_21", 0 0, L_0x600000f82440;  1 drivers
v0x600004c698c0_0 .net *"_ivl_25", 0 0, L_0x600000f824e0;  1 drivers
v0x600004c69950_0 .net *"_ivl_27", 0 0, L_0x600000f82580;  1 drivers
v0x600004c699e0_0 .net *"_ivl_3", 0 0, L_0x600000f82080;  1 drivers
v0x600004c69a70_0 .net *"_ivl_31", 0 0, L_0x600000f82620;  1 drivers
v0x600004c69b00_0 .net *"_ivl_33", 0 0, L_0x600000f826c0;  1 drivers
v0x600004c69b90_0 .net *"_ivl_37", 0 0, L_0x600000f82760;  1 drivers
v0x600004c69c20_0 .net *"_ivl_39", 0 0, L_0x600000f82800;  1 drivers
v0x600004c69cb0_0 .net *"_ivl_43", 0 0, L_0x600000f828a0;  1 drivers
v0x600004c69d40_0 .net *"_ivl_45", 0 0, L_0x600000f82940;  1 drivers
v0x600004c69dd0_0 .net *"_ivl_48", 0 0, L_0x60000152da40;  1 drivers
v0x600004c69e60_0 .net *"_ivl_52", 0 0, L_0x60000152d960;  1 drivers
v0x600004c69ef0_0 .net *"_ivl_54", 0 0, L_0x60000152d8f0;  1 drivers
v0x600004c69f80_0 .net *"_ivl_56", 0 0, L_0x60000152d880;  1 drivers
v0x600004c6a010_0 .net *"_ivl_58", 0 0, L_0x60000152d7a0;  1 drivers
v0x600004c6a0a0_0 .net *"_ivl_62", 0 0, L_0x60000152d810;  1 drivers
v0x600004c6a130_0 .net *"_ivl_64", 0 0, L_0x60000152d6c0;  1 drivers
v0x600004c6a1c0_0 .net *"_ivl_66", 0 0, L_0x60000152d650;  1 drivers
v0x600004c6a250_0 .net *"_ivl_68", 0 0, L_0x600001523480;  1 drivers
v0x600004c6a2e0_0 .net *"_ivl_7", 0 0, L_0x600000f82120;  1 drivers
v0x600004c6a370_0 .net *"_ivl_70", 0 0, L_0x600001523410;  1 drivers
v0x600004c6a400_0 .net *"_ivl_72", 0 0, L_0x6000015233a0;  1 drivers
v0x600004c6a490_0 .net *"_ivl_74", 0 0, L_0x600001523330;  1 drivers
v0x600004c6a520_0 .net *"_ivl_76", 0 0, L_0x6000015232c0;  1 drivers
v0x600004c6a5b0_0 .net *"_ivl_80", 0 0, L_0x6000015231e0;  1 drivers
v0x600004c6a640_0 .net *"_ivl_82", 0 0, L_0x600001523170;  1 drivers
v0x600004c6a6d0_0 .net *"_ivl_84", 0 0, L_0x600001523100;  1 drivers
v0x600004c6a760_0 .net *"_ivl_86", 0 0, L_0x600001523090;  1 drivers
v0x600004c6a7f0_0 .net *"_ivl_88", 0 0, L_0x600001523020;  1 drivers
v0x600004c6a880_0 .net *"_ivl_9", 0 0, L_0x600000f821c0;  1 drivers
v0x600004c6a910_0 .net *"_ivl_90", 0 0, L_0x600001522fb0;  1 drivers
v0x600004c6a9a0_0 .net *"_ivl_92", 0 0, L_0x600001522f40;  1 drivers
v0x600004c6aa30_0 .net *"_ivl_94", 0 0, L_0x600001522ed0;  1 drivers
v0x600004c6aac0_0 .net *"_ivl_96", 0 0, L_0x600001522e60;  1 drivers
v0x600004c6ab50_0 .net *"_ivl_98", 0 0, L_0x600001522df0;  1 drivers
L_0x600000f81fe0 .part L_0x600000f82a80, 0, 1;
L_0x600000f82080 .part L_0x600000f82b20, 0, 1;
L_0x600000f82120 .part L_0x600000f82a80, 1, 1;
L_0x600000f821c0 .part L_0x600000f82b20, 1, 1;
L_0x600000f82260 .part L_0x600000f82a80, 2, 1;
L_0x600000f82300 .part L_0x600000f82b20, 2, 1;
L_0x600000f823a0 .part L_0x600000f82a80, 3, 1;
L_0x600000f82440 .part L_0x600000f82b20, 3, 1;
L_0x600000f824e0 .part L_0x600000f82a80, 0, 1;
L_0x600000f82580 .part L_0x600000f82b20, 0, 1;
L_0x600000f82620 .part L_0x600000f82a80, 1, 1;
L_0x600000f826c0 .part L_0x600000f82b20, 1, 1;
L_0x600000f82760 .part L_0x600000f82a80, 2, 1;
L_0x600000f82800 .part L_0x600000f82b20, 2, 1;
L_0x600000f828a0 .part L_0x600000f82a80, 3, 1;
L_0x600000f82940 .part L_0x600000f82b20, 3, 1;
L_0x600000f829e0 .concat8 [ 1 1 1 1], L_0x600001523950, L_0x6000015238e0, L_0x600001523870, L_0x600001523800;
S_0x7fab8ba36450 .scope module, "control0" "Control" 7 246, 21 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 1 "ALUsrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "branch_inst";
    .port_info 8 /OUTPUT 1 "branch_src";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "PCs";
    .port_info 11 /OUTPUT 1 "LoadPartial";
    .port_info 12 /OUTPUT 1 "SavePC";
    .port_info 13 /OUTPUT 1 "Hlt";
    .port_info 14 /OUTPUT 1 "flagNV";
    .port_info 15 /OUTPUT 1 "flagZ";
L_0x600001532ca0 .functor NOT 1, L_0x600000fd0f00, C4<0>, C4<0>, C4<0>;
L_0x600001532c30 .functor AND 1, L_0x600000fd0fa0, L_0x600000fd10e0, C4<1>, C4<1>;
L_0x600001532bc0 .functor OR 1, L_0x600001532ca0, L_0x600001532c30, C4<0>, C4<0>;
L_0x600001532b50 .functor OR 1, L_0x600001532bc0, L_0x600000fd1180, C4<0>, C4<0>;
L_0x600001532a70 .functor OR 1, L_0x600001532b50, L_0x600000fd1220, C4<0>, C4<0>;
L_0x600001532ae0 .functor NOT 1, L_0x600000fd1400, C4<0>, C4<0>, C4<0>;
L_0x600001532a00 .functor AND 1, L_0x600000fd1360, L_0x600001532ae0, C4<1>, C4<1>;
L_0x600001532990 .functor OR 1, L_0x600001532a70, L_0x600001532a00, C4<0>, C4<0>;
L_0x600001532920 .functor NOT 1, L_0x600000fd14a0, C4<0>, C4<0>, C4<0>;
L_0x6000015328b0 .functor OR 1, L_0x600001532920, L_0x600000fd1540, C4<0>, C4<0>;
L_0x7fab8bb94910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001532840 .functor XNOR 1, L_0x600000fd1f40, L_0x7fab8bb94910, C4<0>, C4<0>;
L_0x6000015327d0 .functor AND 1, L_0x600001532840, L_0x600000fd2080, C4<1>, C4<1>;
L_0x600001532760 .functor NOT 1, L_0x600000fd21c0, C4<0>, C4<0>, C4<0>;
L_0x600001532680 .functor NOT 1, L_0x600000fd23a0, C4<0>, C4<0>, C4<0>;
L_0x600001532610 .functor AND 1, L_0x600000fd2440, L_0x600000fd2580, C4<1>, C4<1>;
v0x600004c6b2a0_0 .net "ALUOp", 2 0, L_0x600000fd2300;  1 drivers
v0x600004c6b330_0 .net "ALUsrc", 0 0, L_0x600000fd26c0;  alias, 1 drivers
v0x600004c6b3c0_0 .net "Hlt", 0 0, L_0x600000fd0aa0;  1 drivers
v0x600004c6b450_0 .net "LoadPartial", 0 0, L_0x600000fd1b80;  alias, 1 drivers
v0x600004c6b4e0_0 .net "MemRead", 0 0, L_0x600000fd17c0;  alias, 1 drivers
v0x600004c6b570_0 .net "MemWrite", 0 0, L_0x600000fd19a0;  alias, 1 drivers
v0x600004c6b600_0 .net "MemtoReg", 0 0, L_0x600000fd1860;  alias, 1 drivers
v0x600004c6b690_0 .net "PCs", 0 0, L_0x600000fd0be0;  1 drivers
v0x600004c6b720_0 .net "RegDst", 0 0, L_0x600000fd15e0;  alias, 1 drivers
v0x600004c6b7b0_0 .net "RegWrite", 0 0, L_0x600001532990;  alias, 1 drivers
v0x600004c6b840_0 .net "SavePC", 0 0, L_0x600000fd1cc0;  alias, 1 drivers
L_0x7fab8bb945b0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600004c6b8d0_0 .net/2u *"_ivl_100", 3 0, L_0x7fab8bb945b0;  1 drivers
v0x600004c6b960_0 .net *"_ivl_102", 0 0, L_0x600000fd1900;  1 drivers
L_0x7fab8bb945f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6b9f0_0 .net/2u *"_ivl_104", 0 0, L_0x7fab8bb945f8;  1 drivers
L_0x7fab8bb94640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6ba80_0 .net/2u *"_ivl_106", 0 0, L_0x7fab8bb94640;  1 drivers
v0x600004c6bb10_0 .net *"_ivl_111", 2 0, L_0x600000fd1a40;  1 drivers
L_0x7fab8bb94688 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600004c6bba0_0 .net/2u *"_ivl_112", 2 0, L_0x7fab8bb94688;  1 drivers
v0x600004c6bc30_0 .net *"_ivl_114", 0 0, L_0x600000fd1ae0;  1 drivers
L_0x7fab8bb946d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6bcc0_0 .net/2u *"_ivl_116", 0 0, L_0x7fab8bb946d0;  1 drivers
L_0x7fab8bb94718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6bd50_0 .net/2u *"_ivl_118", 0 0, L_0x7fab8bb94718;  1 drivers
L_0x7fab8bb94760 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600004c6bde0_0 .net/2u *"_ivl_122", 3 0, L_0x7fab8bb94760;  1 drivers
v0x600004c6be70_0 .net *"_ivl_124", 0 0, L_0x600000fd1c20;  1 drivers
L_0x7fab8bb947a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6bf00_0 .net/2u *"_ivl_126", 0 0, L_0x7fab8bb947a8;  1 drivers
L_0x7fab8bb947f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6c000_0 .net/2u *"_ivl_128", 0 0, L_0x7fab8bb947f0;  1 drivers
v0x600004c6c090_0 .net *"_ivl_13", 2 0, L_0x600000fd0c80;  1 drivers
v0x600004c6c120_0 .net *"_ivl_133", 2 0, L_0x600000fd1d60;  1 drivers
L_0x7fab8bb94838 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600004c6c1b0_0 .net/2u *"_ivl_134", 2 0, L_0x7fab8bb94838;  1 drivers
v0x600004c6c240_0 .net *"_ivl_136", 0 0, L_0x600000fd1e00;  1 drivers
L_0x7fab8bb94880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6c2d0_0 .net/2u *"_ivl_138", 0 0, L_0x7fab8bb94880;  1 drivers
L_0x7fab8bb941c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x600004c6c360_0 .net/2u *"_ivl_14", 2 0, L_0x7fab8bb941c0;  1 drivers
L_0x7fab8bb948c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6c3f0_0 .net/2u *"_ivl_140", 0 0, L_0x7fab8bb948c8;  1 drivers
v0x600004c6c480_0 .net *"_ivl_145", 0 0, L_0x600000fd1f40;  1 drivers
v0x600004c6c510_0 .net/2u *"_ivl_146", 0 0, L_0x7fab8bb94910;  1 drivers
v0x600004c6c5a0_0 .net *"_ivl_148", 0 0, L_0x600001532840;  1 drivers
v0x600004c6c630_0 .net *"_ivl_151", 1 0, L_0x600000fd1fe0;  1 drivers
L_0x7fab8bb94958 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x600004c6c6c0_0 .net/2u *"_ivl_152", 1 0, L_0x7fab8bb94958;  1 drivers
v0x600004c6c750_0 .net *"_ivl_154", 0 0, L_0x600000fd2080;  1 drivers
v0x600004c6c7e0_0 .net *"_ivl_156", 0 0, L_0x6000015327d0;  1 drivers
L_0x7fab8bb949a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6c870_0 .net/2u *"_ivl_158", 0 0, L_0x7fab8bb949a0;  1 drivers
v0x600004c6c900_0 .net *"_ivl_16", 0 0, L_0x600000fd0d20;  1 drivers
L_0x7fab8bb949e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6c990_0 .net/2u *"_ivl_160", 0 0, L_0x7fab8bb949e8;  1 drivers
v0x600004c6ca20_0 .net *"_ivl_165", 0 0, L_0x600000fd21c0;  1 drivers
v0x600004c6cab0_0 .net *"_ivl_166", 0 0, L_0x600001532760;  1 drivers
v0x600004c6cb40_0 .net *"_ivl_169", 2 0, L_0x600000fd2260;  1 drivers
L_0x7fab8bb94a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600004c6cbd0_0 .net/2u *"_ivl_170", 2 0, L_0x7fab8bb94a30;  1 drivers
v0x600004c6cc60_0 .net *"_ivl_175", 0 0, L_0x600000fd23a0;  1 drivers
v0x600004c6ccf0_0 .net *"_ivl_176", 0 0, L_0x600001532680;  1 drivers
v0x600004c6cd80_0 .net *"_ivl_179", 0 0, L_0x600000fd2440;  1 drivers
L_0x7fab8bb94208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6ce10_0 .net/2u *"_ivl_18", 0 0, L_0x7fab8bb94208;  1 drivers
v0x600004c6cea0_0 .net *"_ivl_181", 1 0, L_0x600000fd24e0;  1 drivers
v0x600004c6cf30_0 .net *"_ivl_183", 0 0, L_0x600000fd2580;  1 drivers
v0x600004c6cfc0_0 .net *"_ivl_184", 0 0, L_0x600001532610;  1 drivers
L_0x7fab8bb94a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6d050_0 .net/2u *"_ivl_186", 0 0, L_0x7fab8bb94a78;  1 drivers
L_0x7fab8bb94ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6d0e0_0 .net/2u *"_ivl_188", 0 0, L_0x7fab8bb94ac0;  1 drivers
v0x600004c6d170_0 .net *"_ivl_190", 0 0, L_0x600000fd2620;  1 drivers
L_0x7fab8bb94b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6d200_0 .net/2u *"_ivl_192", 0 0, L_0x7fab8bb94b08;  1 drivers
L_0x7fab8bb940e8 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600004c6d290_0 .net/2u *"_ivl_2", 3 0, L_0x7fab8bb940e8;  1 drivers
L_0x7fab8bb94250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6d320_0 .net/2u *"_ivl_20", 0 0, L_0x7fab8bb94250;  1 drivers
v0x600004c6d3b0_0 .net *"_ivl_27", 0 0, L_0x600000fd0f00;  1 drivers
v0x600004c6d440_0 .net *"_ivl_28", 0 0, L_0x600001532ca0;  1 drivers
v0x600004c6d4d0_0 .net *"_ivl_31", 0 0, L_0x600000fd0fa0;  1 drivers
v0x600004c6d560_0 .net *"_ivl_33", 2 0, L_0x600000fd1040;  1 drivers
v0x600004c6d5f0_0 .net *"_ivl_35", 0 0, L_0x600000fd10e0;  1 drivers
v0x600004c6d680_0 .net *"_ivl_36", 0 0, L_0x600001532c30;  1 drivers
v0x600004c6d710_0 .net *"_ivl_38", 0 0, L_0x600001532bc0;  1 drivers
v0x600004c6d7a0_0 .net *"_ivl_4", 0 0, L_0x600000fd0b40;  1 drivers
L_0x7fab8bb94298 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x600004c6d830_0 .net/2u *"_ivl_40", 3 0, L_0x7fab8bb94298;  1 drivers
v0x600004c6d8c0_0 .net *"_ivl_42", 0 0, L_0x600000fd1180;  1 drivers
v0x600004c6d950_0 .net *"_ivl_44", 0 0, L_0x600001532b50;  1 drivers
L_0x7fab8bb942e0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600004c6d9e0_0 .net/2u *"_ivl_46", 3 0, L_0x7fab8bb942e0;  1 drivers
v0x600004c6da70_0 .net *"_ivl_48", 0 0, L_0x600000fd1220;  1 drivers
v0x600004c6db00_0 .net *"_ivl_50", 0 0, L_0x600001532a70;  1 drivers
v0x600004c6db90_0 .net *"_ivl_53", 2 0, L_0x600000fd12c0;  1 drivers
v0x600004c6dc20_0 .net *"_ivl_55", 0 0, L_0x600000fd1360;  1 drivers
v0x600004c6dcb0_0 .net *"_ivl_57", 0 0, L_0x600000fd1400;  1 drivers
v0x600004c6dd40_0 .net *"_ivl_58", 0 0, L_0x600001532ae0;  1 drivers
L_0x7fab8bb94130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6ddd0_0 .net/2u *"_ivl_6", 0 0, L_0x7fab8bb94130;  1 drivers
v0x600004c6de60_0 .net *"_ivl_60", 0 0, L_0x600001532a00;  1 drivers
v0x600004c6def0_0 .net *"_ivl_65", 0 0, L_0x600000fd14a0;  1 drivers
v0x600004c6df80_0 .net *"_ivl_66", 0 0, L_0x600001532920;  1 drivers
L_0x7fab8bb94328 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600004c6e010_0 .net/2u *"_ivl_68", 3 0, L_0x7fab8bb94328;  1 drivers
v0x600004c6e0a0_0 .net *"_ivl_70", 0 0, L_0x600000fd1540;  1 drivers
v0x600004c6e130_0 .net *"_ivl_72", 0 0, L_0x6000015328b0;  1 drivers
L_0x7fab8bb94370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6e1c0_0 .net/2u *"_ivl_74", 0 0, L_0x7fab8bb94370;  1 drivers
L_0x7fab8bb943b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6e250_0 .net/2u *"_ivl_76", 0 0, L_0x7fab8bb943b8;  1 drivers
L_0x7fab8bb94178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6e2e0_0 .net/2u *"_ivl_8", 0 0, L_0x7fab8bb94178;  1 drivers
L_0x7fab8bb94400 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600004c6e370_0 .net/2u *"_ivl_80", 3 0, L_0x7fab8bb94400;  1 drivers
v0x600004c6e400_0 .net *"_ivl_82", 0 0, L_0x600000fd1720;  1 drivers
L_0x7fab8bb94448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6e490_0 .net/2u *"_ivl_84", 0 0, L_0x7fab8bb94448;  1 drivers
L_0x7fab8bb94490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6e520_0 .net/2u *"_ivl_86", 0 0, L_0x7fab8bb94490;  1 drivers
L_0x7fab8bb944d8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600004c6e5b0_0 .net/2u *"_ivl_90", 3 0, L_0x7fab8bb944d8;  1 drivers
v0x600004c6e640_0 .net *"_ivl_92", 0 0, L_0x600000fd1680;  1 drivers
L_0x7fab8bb94520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c6e6d0_0 .net/2u *"_ivl_94", 0 0, L_0x7fab8bb94520;  1 drivers
L_0x7fab8bb94568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c6e760_0 .net/2u *"_ivl_96", 0 0, L_0x7fab8bb94568;  1 drivers
v0x600004c6e7f0_0 .net "branch_inst", 0 0, L_0x600000fd0dc0;  alias, 1 drivers
v0x600004c6e880_0 .net "branch_src", 0 0, L_0x600000fd0e60;  alias, 1 drivers
v0x600004c6e910_0 .net "flagNV", 0 0, L_0x600000fd1ea0;  alias, 1 drivers
v0x600004c6e9a0_0 .net "flagZ", 0 0, L_0x600000fd2120;  alias, 1 drivers
v0x600004c6ea30_0 .net "opcode", 3 0, L_0x600000fd2760;  1 drivers
L_0x600000fd0aa0 .reduce/and L_0x600000fd2760;
L_0x600000fd0b40 .cmp/eq 4, L_0x600000fd2760, L_0x7fab8bb940e8;
L_0x600000fd0be0 .functor MUXZ 1, L_0x7fab8bb94178, L_0x7fab8bb94130, L_0x600000fd0b40, C4<>;
L_0x600000fd0c80 .part L_0x600000fd2760, 1, 3;
L_0x600000fd0d20 .cmp/eq 3, L_0x600000fd0c80, L_0x7fab8bb941c0;
L_0x600000fd0dc0 .functor MUXZ 1, L_0x7fab8bb94250, L_0x7fab8bb94208, L_0x600000fd0d20, C4<>;
L_0x600000fd0e60 .part L_0x600000fd2760, 0, 1;
L_0x600000fd0f00 .part L_0x600000fd2760, 3, 1;
L_0x600000fd0fa0 .part L_0x600000fd2760, 3, 1;
L_0x600000fd1040 .part L_0x600000fd2760, 0, 3;
L_0x600000fd10e0 .reduce/nor L_0x600000fd1040;
L_0x600000fd1180 .cmp/eq 4, L_0x600000fd2760, L_0x7fab8bb94298;
L_0x600000fd1220 .cmp/eq 4, L_0x600000fd2760, L_0x7fab8bb942e0;
L_0x600000fd12c0 .part L_0x600000fd2760, 1, 3;
L_0x600000fd1360 .reduce/and L_0x600000fd12c0;
L_0x600000fd1400 .part L_0x600000fd2760, 0, 1;
L_0x600000fd14a0 .part L_0x600000fd2760, 3, 1;
L_0x600000fd1540 .cmp/eq 4, L_0x600000fd2760, L_0x7fab8bb94328;
L_0x600000fd15e0 .functor MUXZ 1, L_0x7fab8bb943b8, L_0x7fab8bb94370, L_0x6000015328b0, C4<>;
L_0x600000fd1720 .cmp/eq 4, L_0x600000fd2760, L_0x7fab8bb94400;
L_0x600000fd17c0 .functor MUXZ 1, L_0x7fab8bb94490, L_0x7fab8bb94448, L_0x600000fd1720, C4<>;
L_0x600000fd1680 .cmp/eq 4, L_0x600000fd2760, L_0x7fab8bb944d8;
L_0x600000fd1860 .functor MUXZ 1, L_0x7fab8bb94568, L_0x7fab8bb94520, L_0x600000fd1680, C4<>;
L_0x600000fd1900 .cmp/eq 4, L_0x600000fd2760, L_0x7fab8bb945b0;
L_0x600000fd19a0 .functor MUXZ 1, L_0x7fab8bb94640, L_0x7fab8bb945f8, L_0x600000fd1900, C4<>;
L_0x600000fd1a40 .part L_0x600000fd2760, 1, 3;
L_0x600000fd1ae0 .cmp/eq 3, L_0x600000fd1a40, L_0x7fab8bb94688;
L_0x600000fd1b80 .functor MUXZ 1, L_0x7fab8bb94718, L_0x7fab8bb946d0, L_0x600000fd1ae0, C4<>;
L_0x600000fd1c20 .cmp/eq 4, L_0x600000fd2760, L_0x7fab8bb94760;
L_0x600000fd1cc0 .functor MUXZ 1, L_0x7fab8bb947f0, L_0x7fab8bb947a8, L_0x600000fd1c20, C4<>;
L_0x600000fd1d60 .part L_0x600000fd2760, 1, 3;
L_0x600000fd1e00 .cmp/eq 3, L_0x600000fd1d60, L_0x7fab8bb94838;
L_0x600000fd1ea0 .functor MUXZ 1, L_0x7fab8bb948c8, L_0x7fab8bb94880, L_0x600000fd1e00, C4<>;
L_0x600000fd1f40 .part L_0x600000fd2760, 3, 1;
L_0x600000fd1fe0 .part L_0x600000fd2760, 0, 2;
L_0x600000fd2080 .cmp/ne 2, L_0x600000fd1fe0, L_0x7fab8bb94958;
L_0x600000fd2120 .functor MUXZ 1, L_0x7fab8bb949e8, L_0x7fab8bb949a0, L_0x6000015327d0, C4<>;
L_0x600000fd21c0 .part L_0x600000fd2760, 3, 1;
L_0x600000fd2260 .part L_0x600000fd2760, 0, 3;
L_0x600000fd2300 .functor MUXZ 3, L_0x7fab8bb94a30, L_0x600000fd2260, L_0x600001532760, C4<>;
L_0x600000fd23a0 .part L_0x600000fd2760, 3, 1;
L_0x600000fd2440 .part L_0x600000fd2760, 2, 1;
L_0x600000fd24e0 .part L_0x600000fd2760, 0, 2;
L_0x600000fd2580 .reduce/nand L_0x600000fd24e0;
L_0x600000fd2620 .functor MUXZ 1, L_0x7fab8bb94ac0, L_0x7fab8bb94a78, L_0x600001532610, C4<>;
L_0x600000fd26c0 .functor MUXZ 1, L_0x7fab8bb94b08, L_0x600000fd2620, L_0x600001532680, C4<>;
S_0x7fab8ba36740 .scope module, "data_memory" "memory1d" 7 339, 22 73 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x6000024d0080 .param/l "ADDR_WIDTH" 0 22 75, +C4<00000000000000000000000000010000>;
L_0x60000155adf0 .functor NOT 1, v0x600004c28ab0_0, C4<0>, C4<0>, C4<0>;
L_0x60000155ae60 .functor AND 1, L_0x60000155aed0, L_0x60000155adf0, C4<1>, C4<1>;
v0x600004c6eac0_0 .net *"_ivl_0", 0 0, L_0x60000155adf0;  1 drivers
L_0x7fab8bb960f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600004c6eb50_0 .net *"_ivl_11", 2 0, L_0x7fab8bb960f8;  1 drivers
v0x600004c6ebe0_0 .net *"_ivl_12", 15 0, L_0x60000082c500;  1 drivers
L_0x7fab8bb96140 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600004c6ec70_0 .net/2u *"_ivl_14", 15 0, L_0x7fab8bb96140;  1 drivers
v0x600004c6ed00_0 .net *"_ivl_2", 0 0, L_0x60000155ae60;  1 drivers
v0x600004c6ed90_0 .net *"_ivl_4", 15 0, L_0x60000082c320;  1 drivers
v0x600004c6ee20_0 .net *"_ivl_7", 14 0, L_0x60000082c3c0;  1 drivers
v0x600004c6eeb0_0 .net *"_ivl_8", 17 0, L_0x60000082c460;  1 drivers
v0x600004c6ef40_0 .net "addr", 15 0, L_0x60000155ad80;  alias, 1 drivers
v0x600004c6efd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c6f060_0 .net "data_in", 15 0, L_0x60000082c280;  alias, 1 drivers
v0x600004c6f0f0_0 .net "data_out", 15 0, L_0x60000082c5a0;  alias, 1 drivers
v0x600004c6f180_0 .net "enable", 0 0, L_0x60000155aed0;  1 drivers
v0x600004c6f210_0 .var "loaded", 0 0;
v0x600004c6f2a0 .array "mem", 65535 0, 15 0;
v0x600004c6f330_0 .net "rst", 0 0, L_0x60000155af40;  1 drivers
v0x600004c6f3c0_0 .net "wr", 0 0, v0x600004c28ab0_0;  alias, 1 drivers
L_0x60000082c320 .array/port v0x600004c6f2a0, L_0x60000082c460;
L_0x60000082c3c0 .part L_0x60000155ad80, 1, 15;
L_0x60000082c460 .concat [ 15 3 0 0], L_0x60000082c3c0, L_0x7fab8bb960f8;
L_0x60000082c500 .concat [ 16 0 0 0], L_0x60000082c320;
L_0x60000082c5a0 .functor MUXZ 16, L_0x7fab8bb96140, L_0x60000082c500, L_0x60000155ae60, C4<>;
S_0x7fab8ba36940 .scope module, "fdFlop" "F_D_Flops" 7 99, 23 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 16 "instruction_in";
    .port_info 4 /INPUT 16 "oldPC_in";
    .port_info 5 /INPUT 16 "newPC_in";
    .port_info 6 /OUTPUT 16 "instruction_out";
    .port_info 7 /OUTPUT 16 "oldPC_out";
    .port_info 8 /OUTPUT 16 "newPC_out";
    .port_info 9 /OUTPUT 1 "stopPC";
v0x600004c4cbd0_0 .net *"_ivl_1", 3 0, L_0x600000fb8320;  1 drivers
L_0x7fab8bb93098 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600004c4cc60_0 .net/2u *"_ivl_2", 3 0, L_0x7fab8bb93098;  1 drivers
v0x600004c4ccf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4cd80_0 .net "currentHalt", 0 0, L_0x600000fb83c0;  1 drivers
v0x600004c4ce10_0 .net "instruction_in", 15 0, L_0x600000f5b840;  alias, 1 drivers
v0x600004c4cea0_0 .net8 "instruction_out", 15 0, p0x7fab8b0aeec8;  alias, 0 drivers, strength-aware
v0x600004c4cf30_0 .net "newPC_in", 15 0, L_0x600000f82da0;  alias, 1 drivers
v0x600004c4cfc0_0 .net8 "newPC_out", 15 0, p0x7fab8b0b3038;  alias, 0 drivers, strength-aware
v0x600004c4d050_0 .net "oldPC_in", 15 0, L_0x600000f5b520;  alias, 1 drivers
v0x600004c4d0e0_0 .net8 "oldPC_out", 15 0, p0x7fab8b0b71a8;  alias, 0 drivers, strength-aware
v0x600004c4d170_0 .net "rst", 0 0, L_0x60000153b480;  1 drivers
v0x600004c4d200_0 .net8 "stopPC", 0 0, RS_0x7fab8bb18ae8;  alias, 2 drivers
v0x600004c4d290_0 .net "wen", 0 0, L_0x60000153b410;  1 drivers
L_0x600000fb8320 .part L_0x600000f5b840, 12, 4;
L_0x600000fb83c0 .cmp/eq 4, L_0x600000fb8320, L_0x7fab8bb93098;
S_0x7fab8ba36ab0 .scope module, "currentlyHalted" "BitReg" 23 24, 5 20 0, S_0x7fab8ba36940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x60000150de30 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
L_0x60000150d880 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
v0x600000ef9170_0 .net "D", 0 0, L_0x600000fb83c0;  alias, 1 drivers
v0x600000ef9200_0 .net8 "Q", 0 0, RS_0x7fab8bb18ae8;  alias, 2 drivers
v0x600000ef9290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef9320_0 .net "interQ", 0 0, L_0x60000150dea0;  1 drivers
v0x600000ef93b0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600000ef9440_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8ba36c20 .scope module, "flop0" "dff" 5 26, 5 2 0, S_0x7fab8ba36ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000150dea0 .functor BUFZ 1, v0x600000ef8cf0_0, C4<0>, C4<0>, C4<0>;
v0x600004c6f450_0 .net "clk", 0 0, L_0x60000150de30;  1 drivers
v0x600004c6f4e0_0 .net "d", 0 0, L_0x600000fb83c0;  alias, 1 drivers
v0x600004c6f570_0 .net "q", 0 0, L_0x60000150dea0;  alias, 1 drivers
v0x600004c6f600_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600000ef8cf0_0 .var "state", 0 0;
v0x600000ef8d80_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
E_0x6000024d1940 .event posedge, v0x600004c6f450_0;
S_0x7fab8b98ea70 .scope module, "flop1" "dff" 5 27, 5 2 0, S_0x7fab8ba36ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ef8e10_0 .net "clk", 0 0, L_0x60000150d880;  1 drivers
v0x600000ef8ea0_0 .net "d", 0 0, L_0x60000150dea0;  alias, 1 drivers
v0x600000ef8f30_0 .net8 "q", 0 0, RS_0x7fab8bb18ae8;  alias, 2 drivers
v0x600000ef8fc0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600000ef9050_0 .var "state", 0 0;
v0x600000ef90e0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
E_0x6000024ced40 .event posedge, v0x600000ef8e10_0;
S_0x7fab8b98ebe0 .scope module, "reg_inst" "Register" 23 27, 5 100 0, S_0x7fab8ba36940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c777b0_0 .net8 "Bitline1", 15 0, p0x7fab8b0aeec8;  alias, 0 drivers, strength-aware
o0x7fab8bb1cc88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f143a0 .island tran;
p0x7fab8bb1cc88 .port I0x600003f143a0, o0x7fab8bb1cc88;
v0x600004c77840_0 .net8 "Bitline2", 15 0, p0x7fab8bb1cc88;  0 drivers, strength-aware
v0x600004c778d0_0 .net "D", 15 0, L_0x600000f5b840;  alias, 1 drivers
L_0x7fab8bb930e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c77960_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  1 drivers
L_0x7fab8bb93128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c779f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  1 drivers
v0x600004c77a80_0 .net "WriteReg", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c77b10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c77ba0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb9860 .part L_0x600000f5b840, 0, 1;
L_0x600000fb9900 .part L_0x600000f5b840, 1, 1;
L_0x600000fb99a0 .part L_0x600000f5b840, 2, 1;
L_0x600000fb9a40 .part L_0x600000f5b840, 3, 1;
L_0x600000fb9ae0 .part L_0x600000f5b840, 4, 1;
L_0x600000fb9b80 .part L_0x600000f5b840, 5, 1;
L_0x600000fb9c20 .part L_0x600000f5b840, 6, 1;
L_0x600000fb9cc0 .part L_0x600000f5b840, 7, 1;
L_0x600000fb9d60 .part L_0x600000f5b840, 8, 1;
L_0x600000fb9e00 .part L_0x600000f5b840, 9, 1;
L_0x600000fb9ea0 .part L_0x600000f5b840, 10, 1;
L_0x600000fb9f40 .part L_0x600000f5b840, 11, 1;
L_0x600000fb9fe0 .part L_0x600000f5b840, 12, 1;
L_0x600000fba080 .part L_0x600000f5b840, 13, 1;
L_0x600000fba120 .part L_0x600000f5b840, 14, 1;
L_0x600000fba1c0 .part L_0x600000f5b840, 15, 1;
p0x7fab8bb18ea8 .port I0x600003f141e0, L_0x60000155b3a0;
 .tranvp 16 1 0, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb18ea8;
p0x7fab8bb192f8 .port I0x600003f141e0, L_0x60000155b480;
 .tranvp 16 1 1, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb192f8;
p0x7fab8bb196e8 .port I0x600003f141e0, L_0x60000155b560;
 .tranvp 16 1 2, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb196e8;
p0x7fab8bb19ad8 .port I0x600003f141e0, L_0x60000155b640;
 .tranvp 16 1 3, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb19ad8;
p0x7fab8bb19ec8 .port I0x600003f141e0, L_0x60000155b720;
 .tranvp 16 1 4, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb19ec8;
p0x7fab8bb1a2b8 .port I0x600003f141e0, L_0x60000155b800;
 .tranvp 16 1 5, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1a2b8;
p0x7fab8bb1a6a8 .port I0x600003f141e0, L_0x60000155b8e0;
 .tranvp 16 1 6, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1a6a8;
p0x7fab8bb1aa98 .port I0x600003f141e0, L_0x60000155b9c0;
 .tranvp 16 1 7, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1aa98;
p0x7fab8bb1ae88 .port I0x600003f141e0, L_0x60000155baa0;
 .tranvp 16 1 8, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1ae88;
p0x7fab8bb1b278 .port I0x600003f141e0, L_0x60000155bb80;
 .tranvp 16 1 9, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1b278;
p0x7fab8bb1b668 .port I0x600003f141e0, L_0x60000155bc60;
 .tranvp 16 1 10, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1b668;
p0x7fab8bb1ba58 .port I0x600003f141e0, L_0x60000155bd40;
 .tranvp 16 1 11, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1ba58;
p0x7fab8bb1be48 .port I0x600003f141e0, L_0x60000155be20;
 .tranvp 16 1 12, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1be48;
p0x7fab8bb1c238 .port I0x600003f141e0, L_0x60000155bf00;
 .tranvp 16 1 13, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1c238;
p0x7fab8bb1c628 .port I0x600003f141e0, L_0x60000155c000;
 .tranvp 16 1 14, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1c628;
p0x7fab8bb1ca18 .port I0x600003f141e0, L_0x60000155c0e0;
 .tranvp 16 1 15, I0x600003f141e0, p0x7fab8b0aeec8 p0x7fab8bb1ca18;
p0x7fab8bb18ed8 .port I0x600003f143a0, L_0x60000155b410;
 .tranvp 16 1 0, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb18ed8;
p0x7fab8bb19328 .port I0x600003f143a0, L_0x60000155b4f0;
 .tranvp 16 1 1, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb19328;
p0x7fab8bb19718 .port I0x600003f143a0, L_0x60000155b5d0;
 .tranvp 16 1 2, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb19718;
p0x7fab8bb19b08 .port I0x600003f143a0, L_0x60000155b6b0;
 .tranvp 16 1 3, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb19b08;
p0x7fab8bb19ef8 .port I0x600003f143a0, L_0x60000155b790;
 .tranvp 16 1 4, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb19ef8;
p0x7fab8bb1a2e8 .port I0x600003f143a0, L_0x60000155b870;
 .tranvp 16 1 5, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1a2e8;
p0x7fab8bb1a6d8 .port I0x600003f143a0, L_0x60000155b950;
 .tranvp 16 1 6, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1a6d8;
p0x7fab8bb1aac8 .port I0x600003f143a0, L_0x60000155ba30;
 .tranvp 16 1 7, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1aac8;
p0x7fab8bb1aeb8 .port I0x600003f143a0, L_0x60000155bb10;
 .tranvp 16 1 8, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1aeb8;
p0x7fab8bb1b2a8 .port I0x600003f143a0, L_0x60000155bbf0;
 .tranvp 16 1 9, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1b2a8;
p0x7fab8bb1b698 .port I0x600003f143a0, L_0x60000155bcd0;
 .tranvp 16 1 10, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1b698;
p0x7fab8bb1ba88 .port I0x600003f143a0, L_0x60000155bdb0;
 .tranvp 16 1 11, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1ba88;
p0x7fab8bb1be78 .port I0x600003f143a0, L_0x60000155be90;
 .tranvp 16 1 12, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1be78;
p0x7fab8bb1c268 .port I0x600003f143a0, L_0x60000155bf70;
 .tranvp 16 1 13, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1c268;
p0x7fab8bb1c658 .port I0x600003f143a0, L_0x60000155c070;
 .tranvp 16 1 14, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1c658;
p0x7fab8bb1ca48 .port I0x600003f143a0, L_0x60000155c150;
 .tranvp 16 1 15, I0x600003f143a0, p0x7fab8bb1cc88 p0x7fab8bb1ca48;
S_0x7fab8b98ed50 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155b3a0 .functor BUFT 1, L_0x600000fb8460, C4<0>, C4<0>, C4<0>;
o0x7fab8bb18fc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155b410 .functor BUFT 1, o0x7fab8bb18fc8, C4<0>, C4<0>, C4<0>;
v0x600000ef9830_0 .net8 "Bitline1", 0 0, p0x7fab8bb18ea8;  1 drivers, strength-aware
v0x600000ef98c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb18ed8;  1 drivers, strength-aware
v0x600000ef9950_0 .net "D", 0 0, L_0x600000fb9860;  1 drivers
v0x600000ef99e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600000ef9a70_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600000ef9b00_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600000ef9b90_0 .net *"_ivl_0", 0 0, L_0x600000fb8460;  1 drivers
v0x600000ef9c20_0 .net *"_ivl_6", 0 0, L_0x600000fb8500;  1 drivers
; Elide local net with no drivers, v0x600000ef9cb0_0 name=_ivl_8
v0x600000ef9d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef9dd0_0 .net "dffOut", 0 0, v0x600000ef9710_0;  1 drivers
v0x600000ef9e60_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb8460 .functor MUXZ 1, v0x600000ef9710_0, L_0x600000fb9860, L_0x60000153b410, C4<>;
L_0x600000fb8500 .functor MUXZ 1, v0x600000ef9710_0, L_0x600000fb9860, L_0x60000153b410, C4<>;
S_0x7fab8b98eec0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98ed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ef94d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef9560_0 .net "d", 0 0, L_0x600000fb9860;  alias, 1 drivers
v0x600000ef95f0_0 .net "q", 0 0, v0x600000ef9710_0;  alias, 1 drivers
v0x600000ef9680_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600000ef9710_0 .var "state", 0 0;
v0x600000ef97a0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b98f030 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155b480 .functor BUFT 1, L_0x600000fb85a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb193b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155b4f0 .functor BUFT 1, o0x7fab8bb193b8, C4<0>, C4<0>, C4<0>;
v0x600000efa250_0 .net8 "Bitline1", 0 0, p0x7fab8bb192f8;  1 drivers, strength-aware
v0x600000efa2e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb19328;  1 drivers, strength-aware
v0x600000efa370_0 .net "D", 0 0, L_0x600000fb9900;  1 drivers
v0x600000efa400_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600000efa490_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600000efa520_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600000efa5b0_0 .net *"_ivl_0", 0 0, L_0x600000fb85a0;  1 drivers
v0x600000efa640_0 .net *"_ivl_6", 0 0, L_0x600000fb8640;  1 drivers
; Elide local net with no drivers, v0x600000efa6d0_0 name=_ivl_8
v0x600000efa760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efa7f0_0 .net "dffOut", 0 0, v0x600000efa130_0;  1 drivers
v0x600000efa880_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb85a0 .functor MUXZ 1, v0x600000efa130_0, L_0x600000fb9900, L_0x60000153b410, C4<>;
L_0x600000fb8640 .functor MUXZ 1, v0x600000efa130_0, L_0x600000fb9900, L_0x60000153b410, C4<>;
S_0x7fab8b98f1a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98f030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000ef9ef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ef9f80_0 .net "d", 0 0, L_0x600000fb9900;  alias, 1 drivers
v0x600000efa010_0 .net "q", 0 0, v0x600000efa130_0;  alias, 1 drivers
v0x600000efa0a0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600000efa130_0 .var "state", 0 0;
v0x600000efa1c0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b98f310 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155b560 .functor BUFT 1, L_0x600000fb86e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb197a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155b5d0 .functor BUFT 1, o0x7fab8bb197a8, C4<0>, C4<0>, C4<0>;
v0x600000efac70_0 .net8 "Bitline1", 0 0, p0x7fab8bb196e8;  1 drivers, strength-aware
v0x600000efad00_0 .net8 "Bitline2", 0 0, p0x7fab8bb19718;  1 drivers, strength-aware
v0x600000efad90_0 .net "D", 0 0, L_0x600000fb99a0;  1 drivers
v0x600000efae20_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600000efaeb0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600000efaf40_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600000efafd0_0 .net *"_ivl_0", 0 0, L_0x600000fb86e0;  1 drivers
v0x600000efb060_0 .net *"_ivl_6", 0 0, L_0x600000fb8780;  1 drivers
; Elide local net with no drivers, v0x600000efb0f0_0 name=_ivl_8
v0x600000efb180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efb210_0 .net "dffOut", 0 0, v0x600000efab50_0;  1 drivers
v0x600000efb2a0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb86e0 .functor MUXZ 1, v0x600000efab50_0, L_0x600000fb99a0, L_0x60000153b410, C4<>;
L_0x600000fb8780 .functor MUXZ 1, v0x600000efab50_0, L_0x600000fb99a0, L_0x60000153b410, C4<>;
S_0x7fab8b98f480 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98f310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000efa910_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efa9a0_0 .net "d", 0 0, L_0x600000fb99a0;  alias, 1 drivers
v0x600000efaa30_0 .net "q", 0 0, v0x600000efab50_0;  alias, 1 drivers
v0x600000efaac0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600000efab50_0 .var "state", 0 0;
v0x600000efabe0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b98f5f0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155b640 .functor BUFT 1, L_0x600000fb8820, C4<0>, C4<0>, C4<0>;
o0x7fab8bb19b98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155b6b0 .functor BUFT 1, o0x7fab8bb19b98, C4<0>, C4<0>, C4<0>;
v0x600000efb690_0 .net8 "Bitline1", 0 0, p0x7fab8bb19ad8;  1 drivers, strength-aware
v0x600000efb720_0 .net8 "Bitline2", 0 0, p0x7fab8bb19b08;  1 drivers, strength-aware
v0x600000efb7b0_0 .net "D", 0 0, L_0x600000fb9a40;  1 drivers
v0x600000efb840_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600000efb8d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600000efb960_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600000efb9f0_0 .net *"_ivl_0", 0 0, L_0x600000fb8820;  1 drivers
v0x600000efba80_0 .net *"_ivl_6", 0 0, L_0x600000fb88c0;  1 drivers
; Elide local net with no drivers, v0x600000efbb10_0 name=_ivl_8
v0x600000efbba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efbc30_0 .net "dffOut", 0 0, v0x600000efb570_0;  1 drivers
v0x600000efbcc0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb8820 .functor MUXZ 1, v0x600000efb570_0, L_0x600000fb9a40, L_0x60000153b410, C4<>;
L_0x600000fb88c0 .functor MUXZ 1, v0x600000efb570_0, L_0x600000fb9a40, L_0x60000153b410, C4<>;
S_0x7fab8b98f760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98f5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000efb330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efb3c0_0 .net "d", 0 0, L_0x600000fb9a40;  alias, 1 drivers
v0x600000efb450_0 .net "q", 0 0, v0x600000efb570_0;  alias, 1 drivers
v0x600000efb4e0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600000efb570_0 .var "state", 0 0;
v0x600000efb600_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b98f8d0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155b720 .functor BUFT 1, L_0x600000fb8960, C4<0>, C4<0>, C4<0>;
o0x7fab8bb19f88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155b790 .functor BUFT 1, o0x7fab8bb19f88, C4<0>, C4<0>, C4<0>;
v0x600004c70120_0 .net8 "Bitline1", 0 0, p0x7fab8bb19ec8;  1 drivers, strength-aware
v0x600004c701b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb19ef8;  1 drivers, strength-aware
v0x600004c70240_0 .net "D", 0 0, L_0x600000fb9ae0;  1 drivers
v0x600004c702d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c70360_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c703f0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c70480_0 .net *"_ivl_0", 0 0, L_0x600000fb8960;  1 drivers
v0x600004c70510_0 .net *"_ivl_6", 0 0, L_0x600000fb8a00;  1 drivers
; Elide local net with no drivers, v0x600004c705a0_0 name=_ivl_8
v0x600004c70630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c706c0_0 .net "dffOut", 0 0, v0x600004c70000_0;  1 drivers
v0x600004c70750_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb8960 .functor MUXZ 1, v0x600004c70000_0, L_0x600000fb9ae0, L_0x60000153b410, C4<>;
L_0x600000fb8a00 .functor MUXZ 1, v0x600004c70000_0, L_0x600000fb9ae0, L_0x60000153b410, C4<>;
S_0x7fab8b98fa40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98f8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000efbd50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000efbde0_0 .net "d", 0 0, L_0x600000fb9ae0;  alias, 1 drivers
v0x600000efbe70_0 .net "q", 0 0, v0x600004c70000_0;  alias, 1 drivers
v0x600000efbf00_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c70000_0 .var "state", 0 0;
v0x600004c70090_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b98fbb0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155b800 .functor BUFT 1, L_0x600000fb8aa0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1a378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155b870 .functor BUFT 1, o0x7fab8bb1a378, C4<0>, C4<0>, C4<0>;
v0x600004c70b40_0 .net8 "Bitline1", 0 0, p0x7fab8bb1a2b8;  1 drivers, strength-aware
v0x600004c70bd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb1a2e8;  1 drivers, strength-aware
v0x600004c70c60_0 .net "D", 0 0, L_0x600000fb9b80;  1 drivers
v0x600004c70cf0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c70d80_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c70e10_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c70ea0_0 .net *"_ivl_0", 0 0, L_0x600000fb8aa0;  1 drivers
v0x600004c70f30_0 .net *"_ivl_6", 0 0, L_0x600000fb8b40;  1 drivers
; Elide local net with no drivers, v0x600004c70fc0_0 name=_ivl_8
v0x600004c71050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c710e0_0 .net "dffOut", 0 0, v0x600004c70a20_0;  1 drivers
v0x600004c71170_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb8aa0 .functor MUXZ 1, v0x600004c70a20_0, L_0x600000fb9b80, L_0x60000153b410, C4<>;
L_0x600000fb8b40 .functor MUXZ 1, v0x600004c70a20_0, L_0x600000fb9b80, L_0x60000153b410, C4<>;
S_0x7fab8b98fd20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98fbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c707e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c70870_0 .net "d", 0 0, L_0x600000fb9b80;  alias, 1 drivers
v0x600004c70900_0 .net "q", 0 0, v0x600004c70a20_0;  alias, 1 drivers
v0x600004c70990_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c70a20_0 .var "state", 0 0;
v0x600004c70ab0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b98fe90 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155b8e0 .functor BUFT 1, L_0x600000fb8be0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1a768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155b950 .functor BUFT 1, o0x7fab8bb1a768, C4<0>, C4<0>, C4<0>;
v0x600004c71560_0 .net8 "Bitline1", 0 0, p0x7fab8bb1a6a8;  1 drivers, strength-aware
v0x600004c715f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb1a6d8;  1 drivers, strength-aware
v0x600004c71680_0 .net "D", 0 0, L_0x600000fb9c20;  1 drivers
v0x600004c71710_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c717a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c71830_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c718c0_0 .net *"_ivl_0", 0 0, L_0x600000fb8be0;  1 drivers
v0x600004c71950_0 .net *"_ivl_6", 0 0, L_0x600000fb8c80;  1 drivers
; Elide local net with no drivers, v0x600004c719e0_0 name=_ivl_8
v0x600004c71a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c71b00_0 .net "dffOut", 0 0, v0x600004c71440_0;  1 drivers
v0x600004c71b90_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb8be0 .functor MUXZ 1, v0x600004c71440_0, L_0x600000fb9c20, L_0x60000153b410, C4<>;
L_0x600000fb8c80 .functor MUXZ 1, v0x600004c71440_0, L_0x600000fb9c20, L_0x60000153b410, C4<>;
S_0x7fab8b990000 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b98fe90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c71200_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c71290_0 .net "d", 0 0, L_0x600000fb9c20;  alias, 1 drivers
v0x600004c71320_0 .net "q", 0 0, v0x600004c71440_0;  alias, 1 drivers
v0x600004c713b0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c71440_0 .var "state", 0 0;
v0x600004c714d0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b990570 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155b9c0 .functor BUFT 1, L_0x600000fb8d20, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1ab58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155ba30 .functor BUFT 1, o0x7fab8bb1ab58, C4<0>, C4<0>, C4<0>;
v0x600004c71f80_0 .net8 "Bitline1", 0 0, p0x7fab8bb1aa98;  1 drivers, strength-aware
v0x600004c72010_0 .net8 "Bitline2", 0 0, p0x7fab8bb1aac8;  1 drivers, strength-aware
v0x600004c720a0_0 .net "D", 0 0, L_0x600000fb9cc0;  1 drivers
v0x600004c72130_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c721c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c72250_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c722e0_0 .net *"_ivl_0", 0 0, L_0x600000fb8d20;  1 drivers
v0x600004c72370_0 .net *"_ivl_6", 0 0, L_0x600000fb8dc0;  1 drivers
; Elide local net with no drivers, v0x600004c72400_0 name=_ivl_8
v0x600004c72490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c72520_0 .net "dffOut", 0 0, v0x600004c71e60_0;  1 drivers
v0x600004c725b0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb8d20 .functor MUXZ 1, v0x600004c71e60_0, L_0x600000fb9cc0, L_0x60000153b410, C4<>;
L_0x600000fb8dc0 .functor MUXZ 1, v0x600004c71e60_0, L_0x600000fb9cc0, L_0x60000153b410, C4<>;
S_0x7fab8b9906e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b990570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c71c20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c71cb0_0 .net "d", 0 0, L_0x600000fb9cc0;  alias, 1 drivers
v0x600004c71d40_0 .net "q", 0 0, v0x600004c71e60_0;  alias, 1 drivers
v0x600004c71dd0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c71e60_0 .var "state", 0 0;
v0x600004c71ef0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b990850 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155baa0 .functor BUFT 1, L_0x600000fb8e60, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1af48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155bb10 .functor BUFT 1, o0x7fab8bb1af48, C4<0>, C4<0>, C4<0>;
v0x600004c729a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1ae88;  1 drivers, strength-aware
v0x600004c72a30_0 .net8 "Bitline2", 0 0, p0x7fab8bb1aeb8;  1 drivers, strength-aware
v0x600004c72ac0_0 .net "D", 0 0, L_0x600000fb9d60;  1 drivers
v0x600004c72b50_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c72be0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c72c70_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c72d00_0 .net *"_ivl_0", 0 0, L_0x600000fb8e60;  1 drivers
v0x600004c72d90_0 .net *"_ivl_6", 0 0, L_0x600000fb8f00;  1 drivers
; Elide local net with no drivers, v0x600004c72e20_0 name=_ivl_8
v0x600004c72eb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c72f40_0 .net "dffOut", 0 0, v0x600004c72880_0;  1 drivers
v0x600004c72fd0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb8e60 .functor MUXZ 1, v0x600004c72880_0, L_0x600000fb9d60, L_0x60000153b410, C4<>;
L_0x600000fb8f00 .functor MUXZ 1, v0x600004c72880_0, L_0x600000fb9d60, L_0x60000153b410, C4<>;
S_0x7fab8b9909c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b990850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c72640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c726d0_0 .net "d", 0 0, L_0x600000fb9d60;  alias, 1 drivers
v0x600004c72760_0 .net "q", 0 0, v0x600004c72880_0;  alias, 1 drivers
v0x600004c727f0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c72880_0 .var "state", 0 0;
v0x600004c72910_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b990b30 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155bb80 .functor BUFT 1, L_0x600000fb8fa0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1b338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155bbf0 .functor BUFT 1, o0x7fab8bb1b338, C4<0>, C4<0>, C4<0>;
v0x600004c733c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1b278;  1 drivers, strength-aware
v0x600004c73450_0 .net8 "Bitline2", 0 0, p0x7fab8bb1b2a8;  1 drivers, strength-aware
v0x600004c734e0_0 .net "D", 0 0, L_0x600000fb9e00;  1 drivers
v0x600004c73570_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c73600_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c73690_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c73720_0 .net *"_ivl_0", 0 0, L_0x600000fb8fa0;  1 drivers
v0x600004c737b0_0 .net *"_ivl_6", 0 0, L_0x600000fb9040;  1 drivers
; Elide local net with no drivers, v0x600004c73840_0 name=_ivl_8
v0x600004c738d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c73960_0 .net "dffOut", 0 0, v0x600004c732a0_0;  1 drivers
v0x600004c739f0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb8fa0 .functor MUXZ 1, v0x600004c732a0_0, L_0x600000fb9e00, L_0x60000153b410, C4<>;
L_0x600000fb9040 .functor MUXZ 1, v0x600004c732a0_0, L_0x600000fb9e00, L_0x60000153b410, C4<>;
S_0x7fab8b990ca0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b990b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c73060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c730f0_0 .net "d", 0 0, L_0x600000fb9e00;  alias, 1 drivers
v0x600004c73180_0 .net "q", 0 0, v0x600004c732a0_0;  alias, 1 drivers
v0x600004c73210_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c732a0_0 .var "state", 0 0;
v0x600004c73330_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b990e10 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155bc60 .functor BUFT 1, L_0x600000fb90e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1b728 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155bcd0 .functor BUFT 1, o0x7fab8bb1b728, C4<0>, C4<0>, C4<0>;
v0x600004c73de0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1b668;  1 drivers, strength-aware
v0x600004c73e70_0 .net8 "Bitline2", 0 0, p0x7fab8bb1b698;  1 drivers, strength-aware
v0x600004c73f00_0 .net "D", 0 0, L_0x600000fb9ea0;  1 drivers
v0x600004c74000_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c74090_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c74120_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c741b0_0 .net *"_ivl_0", 0 0, L_0x600000fb90e0;  1 drivers
v0x600004c74240_0 .net *"_ivl_6", 0 0, L_0x600000fb9180;  1 drivers
; Elide local net with no drivers, v0x600004c742d0_0 name=_ivl_8
v0x600004c74360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c743f0_0 .net "dffOut", 0 0, v0x600004c73cc0_0;  1 drivers
v0x600004c74480_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb90e0 .functor MUXZ 1, v0x600004c73cc0_0, L_0x600000fb9ea0, L_0x60000153b410, C4<>;
L_0x600000fb9180 .functor MUXZ 1, v0x600004c73cc0_0, L_0x600000fb9ea0, L_0x60000153b410, C4<>;
S_0x7fab8b990f80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b990e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c73a80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c73b10_0 .net "d", 0 0, L_0x600000fb9ea0;  alias, 1 drivers
v0x600004c73ba0_0 .net "q", 0 0, v0x600004c73cc0_0;  alias, 1 drivers
v0x600004c73c30_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c73cc0_0 .var "state", 0 0;
v0x600004c73d50_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9910f0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155bd40 .functor BUFT 1, L_0x600000fb9220, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1bb18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155bdb0 .functor BUFT 1, o0x7fab8bb1bb18, C4<0>, C4<0>, C4<0>;
v0x600004c74870_0 .net8 "Bitline1", 0 0, p0x7fab8bb1ba58;  1 drivers, strength-aware
v0x600004c74900_0 .net8 "Bitline2", 0 0, p0x7fab8bb1ba88;  1 drivers, strength-aware
v0x600004c74990_0 .net "D", 0 0, L_0x600000fb9f40;  1 drivers
v0x600004c74a20_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c74ab0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c74b40_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c74bd0_0 .net *"_ivl_0", 0 0, L_0x600000fb9220;  1 drivers
v0x600004c74c60_0 .net *"_ivl_6", 0 0, L_0x600000fb92c0;  1 drivers
; Elide local net with no drivers, v0x600004c74cf0_0 name=_ivl_8
v0x600004c74d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c74e10_0 .net "dffOut", 0 0, v0x600004c74750_0;  1 drivers
v0x600004c74ea0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb9220 .functor MUXZ 1, v0x600004c74750_0, L_0x600000fb9f40, L_0x60000153b410, C4<>;
L_0x600000fb92c0 .functor MUXZ 1, v0x600004c74750_0, L_0x600000fb9f40, L_0x60000153b410, C4<>;
S_0x7fab8b991260 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c74510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c745a0_0 .net "d", 0 0, L_0x600000fb9f40;  alias, 1 drivers
v0x600004c74630_0 .net "q", 0 0, v0x600004c74750_0;  alias, 1 drivers
v0x600004c746c0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c74750_0 .var "state", 0 0;
v0x600004c747e0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9913d0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155be20 .functor BUFT 1, L_0x600000fb9360, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1bf08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155be90 .functor BUFT 1, o0x7fab8bb1bf08, C4<0>, C4<0>, C4<0>;
v0x600004c75290_0 .net8 "Bitline1", 0 0, p0x7fab8bb1be48;  1 drivers, strength-aware
v0x600004c75320_0 .net8 "Bitline2", 0 0, p0x7fab8bb1be78;  1 drivers, strength-aware
v0x600004c753b0_0 .net "D", 0 0, L_0x600000fb9fe0;  1 drivers
v0x600004c75440_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c754d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c75560_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c755f0_0 .net *"_ivl_0", 0 0, L_0x600000fb9360;  1 drivers
v0x600004c75680_0 .net *"_ivl_6", 0 0, L_0x600000fb9400;  1 drivers
; Elide local net with no drivers, v0x600004c75710_0 name=_ivl_8
v0x600004c757a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c75830_0 .net "dffOut", 0 0, v0x600004c75170_0;  1 drivers
v0x600004c758c0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb9360 .functor MUXZ 1, v0x600004c75170_0, L_0x600000fb9fe0, L_0x60000153b410, C4<>;
L_0x600000fb9400 .functor MUXZ 1, v0x600004c75170_0, L_0x600000fb9fe0, L_0x60000153b410, C4<>;
S_0x7fab8b991540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9913d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c74f30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c74fc0_0 .net "d", 0 0, L_0x600000fb9fe0;  alias, 1 drivers
v0x600004c75050_0 .net "q", 0 0, v0x600004c75170_0;  alias, 1 drivers
v0x600004c750e0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c75170_0 .var "state", 0 0;
v0x600004c75200_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9916b0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155bf00 .functor BUFT 1, L_0x600000fb94a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1c2f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155bf70 .functor BUFT 1, o0x7fab8bb1c2f8, C4<0>, C4<0>, C4<0>;
v0x600004c75cb0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1c238;  1 drivers, strength-aware
v0x600004c75d40_0 .net8 "Bitline2", 0 0, p0x7fab8bb1c268;  1 drivers, strength-aware
v0x600004c75dd0_0 .net "D", 0 0, L_0x600000fba080;  1 drivers
v0x600004c75e60_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c75ef0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c75f80_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c76010_0 .net *"_ivl_0", 0 0, L_0x600000fb94a0;  1 drivers
v0x600004c760a0_0 .net *"_ivl_6", 0 0, L_0x600000fb9540;  1 drivers
; Elide local net with no drivers, v0x600004c76130_0 name=_ivl_8
v0x600004c761c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c76250_0 .net "dffOut", 0 0, v0x600004c75b90_0;  1 drivers
v0x600004c762e0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb94a0 .functor MUXZ 1, v0x600004c75b90_0, L_0x600000fba080, L_0x60000153b410, C4<>;
L_0x600000fb9540 .functor MUXZ 1, v0x600004c75b90_0, L_0x600000fba080, L_0x60000153b410, C4<>;
S_0x7fab8b991820 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9916b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c75950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c759e0_0 .net "d", 0 0, L_0x600000fba080;  alias, 1 drivers
v0x600004c75a70_0 .net "q", 0 0, v0x600004c75b90_0;  alias, 1 drivers
v0x600004c75b00_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c75b90_0 .var "state", 0 0;
v0x600004c75c20_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b991990 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c000 .functor BUFT 1, L_0x600000fb95e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1c6e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c070 .functor BUFT 1, o0x7fab8bb1c6e8, C4<0>, C4<0>, C4<0>;
v0x600004c766d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1c628;  1 drivers, strength-aware
v0x600004c76760_0 .net8 "Bitline2", 0 0, p0x7fab8bb1c658;  1 drivers, strength-aware
v0x600004c767f0_0 .net "D", 0 0, L_0x600000fba120;  1 drivers
v0x600004c76880_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c76910_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c769a0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c76a30_0 .net *"_ivl_0", 0 0, L_0x600000fb95e0;  1 drivers
v0x600004c76ac0_0 .net *"_ivl_6", 0 0, L_0x600000fb9680;  1 drivers
; Elide local net with no drivers, v0x600004c76b50_0 name=_ivl_8
v0x600004c76be0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c76c70_0 .net "dffOut", 0 0, v0x600004c765b0_0;  1 drivers
v0x600004c76d00_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb95e0 .functor MUXZ 1, v0x600004c765b0_0, L_0x600000fba120, L_0x60000153b410, C4<>;
L_0x600000fb9680 .functor MUXZ 1, v0x600004c765b0_0, L_0x600000fba120, L_0x60000153b410, C4<>;
S_0x7fab8b991b00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b991990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c76370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c76400_0 .net "d", 0 0, L_0x600000fba120;  alias, 1 drivers
v0x600004c76490_0 .net "q", 0 0, v0x600004c765b0_0;  alias, 1 drivers
v0x600004c76520_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c765b0_0 .var "state", 0 0;
v0x600004c76640_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b990170 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b98ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c0e0 .functor BUFT 1, L_0x600000fb9720, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1cad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c150 .functor BUFT 1, o0x7fab8bb1cad8, C4<0>, C4<0>, C4<0>;
v0x600004c770f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1ca18;  1 drivers, strength-aware
v0x600004c77180_0 .net8 "Bitline2", 0 0, p0x7fab8bb1ca48;  1 drivers, strength-aware
v0x600004c77210_0 .net "D", 0 0, L_0x600000fba1c0;  1 drivers
v0x600004c772a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb930e0;  alias, 1 drivers
v0x600004c77330_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93128;  alias, 1 drivers
v0x600004c773c0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c77450_0 .net *"_ivl_0", 0 0, L_0x600000fb9720;  1 drivers
v0x600004c774e0_0 .net *"_ivl_6", 0 0, L_0x600000fb97c0;  1 drivers
; Elide local net with no drivers, v0x600004c77570_0 name=_ivl_8
v0x600004c77600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c77690_0 .net "dffOut", 0 0, v0x600004c76fd0_0;  1 drivers
v0x600004c77720_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fb9720 .functor MUXZ 1, v0x600004c76fd0_0, L_0x600000fba1c0, L_0x60000153b410, C4<>;
L_0x600000fb97c0 .functor MUXZ 1, v0x600004c76fd0_0, L_0x600000fba1c0, L_0x60000153b410, C4<>;
S_0x7fab8b9902e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b990170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c76d90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c76e20_0 .net "d", 0 0, L_0x600000fba1c0;  alias, 1 drivers
v0x600004c76eb0_0 .net "q", 0 0, v0x600004c76fd0_0;  alias, 1 drivers
v0x600004c76f40_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c76fd0_0 .var "state", 0 0;
v0x600004c77060_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b992070 .scope module, "reg_newPC" "Register" 23 35, 5 100 0, S_0x7fab8ba36940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c41f80_0 .net8 "Bitline1", 15 0, p0x7fab8b0b3038;  alias, 0 drivers, strength-aware
o0x7fab8bb20dc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14960 .island tran;
p0x7fab8bb20dc8 .port I0x600003f14960, o0x7fab8bb20dc8;
v0x600004c42010_0 .net8 "Bitline2", 15 0, p0x7fab8bb20dc8;  0 drivers, strength-aware
v0x600004c420a0_0 .net "D", 15 0, L_0x600000f82da0;  alias, 1 drivers
L_0x7fab8bb93200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c42130_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  1 drivers
L_0x7fab8bb93248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c421c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  1 drivers
v0x600004c42250_0 .net "WriteReg", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c422e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c42370_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbd4a0 .part L_0x600000f82da0, 0, 1;
L_0x600000fbd540 .part L_0x600000f82da0, 1, 1;
L_0x600000fbd5e0 .part L_0x600000f82da0, 2, 1;
L_0x600000fbd680 .part L_0x600000f82da0, 3, 1;
L_0x600000fbd720 .part L_0x600000f82da0, 4, 1;
L_0x600000fbd7c0 .part L_0x600000f82da0, 5, 1;
L_0x600000fbd860 .part L_0x600000f82da0, 6, 1;
L_0x600000fbd900 .part L_0x600000f82da0, 7, 1;
L_0x600000fbd9a0 .part L_0x600000f82da0, 8, 1;
L_0x600000fbda40 .part L_0x600000f82da0, 9, 1;
L_0x600000fbdae0 .part L_0x600000f82da0, 10, 1;
L_0x600000fbdb80 .part L_0x600000f82da0, 11, 1;
L_0x600000fbdc20 .part L_0x600000f82da0, 12, 1;
L_0x600000fbdcc0 .part L_0x600000f82da0, 13, 1;
L_0x600000fbdd60 .part L_0x600000f82da0, 14, 1;
L_0x600000fbde00 .part L_0x600000f82da0, 15, 1;
p0x7fab8bb1cfe8 .port I0x600003f14820, L_0x60000155cfc0;
 .tranvp 16 1 0, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1cfe8;
p0x7fab8bb1d438 .port I0x600003f14820, L_0x60000155d0a0;
 .tranvp 16 1 1, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1d438;
p0x7fab8bb1d828 .port I0x600003f14820, L_0x60000155d180;
 .tranvp 16 1 2, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1d828;
p0x7fab8bb1dc18 .port I0x600003f14820, L_0x60000155d260;
 .tranvp 16 1 3, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1dc18;
p0x7fab8bb1e008 .port I0x600003f14820, L_0x60000155d340;
 .tranvp 16 1 4, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1e008;
p0x7fab8bb1e3f8 .port I0x600003f14820, L_0x60000155d420;
 .tranvp 16 1 5, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1e3f8;
p0x7fab8bb1e7e8 .port I0x600003f14820, L_0x60000155d500;
 .tranvp 16 1 6, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1e7e8;
p0x7fab8bb1ebd8 .port I0x600003f14820, L_0x60000155d5e0;
 .tranvp 16 1 7, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1ebd8;
p0x7fab8bb1efc8 .port I0x600003f14820, L_0x60000155d6c0;
 .tranvp 16 1 8, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1efc8;
p0x7fab8bb1f3b8 .port I0x600003f14820, L_0x60000155d7a0;
 .tranvp 16 1 9, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1f3b8;
p0x7fab8bb1f7a8 .port I0x600003f14820, L_0x60000155d880;
 .tranvp 16 1 10, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1f7a8;
p0x7fab8bb1fb98 .port I0x600003f14820, L_0x60000155d960;
 .tranvp 16 1 11, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1fb98;
p0x7fab8bb1ff88 .port I0x600003f14820, L_0x60000155da40;
 .tranvp 16 1 12, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb1ff88;
p0x7fab8bb20378 .port I0x600003f14820, L_0x60000155db20;
 .tranvp 16 1 13, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb20378;
p0x7fab8bb20768 .port I0x600003f14820, L_0x60000155dc00;
 .tranvp 16 1 14, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb20768;
p0x7fab8bb20b58 .port I0x600003f14820, L_0x60000155dce0;
 .tranvp 16 1 15, I0x600003f14820, p0x7fab8b0b3038 p0x7fab8bb20b58;
p0x7fab8bb1d018 .port I0x600003f14960, L_0x60000155d030;
 .tranvp 16 1 0, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1d018;
p0x7fab8bb1d468 .port I0x600003f14960, L_0x60000155d110;
 .tranvp 16 1 1, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1d468;
p0x7fab8bb1d858 .port I0x600003f14960, L_0x60000155d1f0;
 .tranvp 16 1 2, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1d858;
p0x7fab8bb1dc48 .port I0x600003f14960, L_0x60000155d2d0;
 .tranvp 16 1 3, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1dc48;
p0x7fab8bb1e038 .port I0x600003f14960, L_0x60000155d3b0;
 .tranvp 16 1 4, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1e038;
p0x7fab8bb1e428 .port I0x600003f14960, L_0x60000155d490;
 .tranvp 16 1 5, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1e428;
p0x7fab8bb1e818 .port I0x600003f14960, L_0x60000155d570;
 .tranvp 16 1 6, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1e818;
p0x7fab8bb1ec08 .port I0x600003f14960, L_0x60000155d650;
 .tranvp 16 1 7, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1ec08;
p0x7fab8bb1eff8 .port I0x600003f14960, L_0x60000155d730;
 .tranvp 16 1 8, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1eff8;
p0x7fab8bb1f3e8 .port I0x600003f14960, L_0x60000155d810;
 .tranvp 16 1 9, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1f3e8;
p0x7fab8bb1f7d8 .port I0x600003f14960, L_0x60000155d8f0;
 .tranvp 16 1 10, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1f7d8;
p0x7fab8bb1fbc8 .port I0x600003f14960, L_0x60000155d9d0;
 .tranvp 16 1 11, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1fbc8;
p0x7fab8bb1ffb8 .port I0x600003f14960, L_0x60000155dab0;
 .tranvp 16 1 12, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb1ffb8;
p0x7fab8bb203a8 .port I0x600003f14960, L_0x60000155db90;
 .tranvp 16 1 13, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb203a8;
p0x7fab8bb20798 .port I0x600003f14960, L_0x60000155dc70;
 .tranvp 16 1 14, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb20798;
p0x7fab8bb20b88 .port I0x600003f14960, L_0x60000155dd50;
 .tranvp 16 1 15, I0x600003f14960, p0x7fab8bb20dc8 p0x7fab8bb20b88;
S_0x7fab8b9921e0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155cfc0 .functor BUFT 1, L_0x600000fbc0a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1d108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d030 .functor BUFT 1, o0x7fab8bb1d108, C4<0>, C4<0>, C4<0>;
v0x600004c78000_0 .net8 "Bitline1", 0 0, p0x7fab8bb1cfe8;  1 drivers, strength-aware
v0x600004c78090_0 .net8 "Bitline2", 0 0, p0x7fab8bb1d018;  1 drivers, strength-aware
v0x600004c78120_0 .net "D", 0 0, L_0x600000fbd4a0;  1 drivers
v0x600004c781b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c78240_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c782d0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c78360_0 .net *"_ivl_0", 0 0, L_0x600000fbc0a0;  1 drivers
v0x600004c783f0_0 .net *"_ivl_6", 0 0, L_0x600000fbc140;  1 drivers
; Elide local net with no drivers, v0x600004c78480_0 name=_ivl_8
v0x600004c78510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c785a0_0 .net "dffOut", 0 0, v0x600004c77e70_0;  1 drivers
v0x600004c78630_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbc0a0 .functor MUXZ 1, v0x600004c77e70_0, L_0x600000fbd4a0, L_0x60000153b410, C4<>;
L_0x600000fbc140 .functor MUXZ 1, v0x600004c77e70_0, L_0x600000fbd4a0, L_0x60000153b410, C4<>;
S_0x7fab8b992350 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9921e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c77c30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c77cc0_0 .net "d", 0 0, L_0x600000fbd4a0;  alias, 1 drivers
v0x600004c77d50_0 .net "q", 0 0, v0x600004c77e70_0;  alias, 1 drivers
v0x600004c77de0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c77e70_0 .var "state", 0 0;
v0x600004c77f00_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9924c0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d0a0 .functor BUFT 1, L_0x600000fbc1e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1d4f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d110 .functor BUFT 1, o0x7fab8bb1d4f8, C4<0>, C4<0>, C4<0>;
v0x600004c78a20_0 .net8 "Bitline1", 0 0, p0x7fab8bb1d438;  1 drivers, strength-aware
v0x600004c78ab0_0 .net8 "Bitline2", 0 0, p0x7fab8bb1d468;  1 drivers, strength-aware
v0x600004c78b40_0 .net "D", 0 0, L_0x600000fbd540;  1 drivers
v0x600004c78bd0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c78c60_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c78cf0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c78d80_0 .net *"_ivl_0", 0 0, L_0x600000fbc1e0;  1 drivers
v0x600004c78e10_0 .net *"_ivl_6", 0 0, L_0x600000fbc280;  1 drivers
; Elide local net with no drivers, v0x600004c78ea0_0 name=_ivl_8
v0x600004c78f30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c78fc0_0 .net "dffOut", 0 0, v0x600004c78900_0;  1 drivers
v0x600004c79050_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbc1e0 .functor MUXZ 1, v0x600004c78900_0, L_0x600000fbd540, L_0x60000153b410, C4<>;
L_0x600000fbc280 .functor MUXZ 1, v0x600004c78900_0, L_0x600000fbd540, L_0x60000153b410, C4<>;
S_0x7fab8b992630 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9924c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c786c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c78750_0 .net "d", 0 0, L_0x600000fbd540;  alias, 1 drivers
v0x600004c787e0_0 .net "q", 0 0, v0x600004c78900_0;  alias, 1 drivers
v0x600004c78870_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c78900_0 .var "state", 0 0;
v0x600004c78990_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9927a0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d180 .functor BUFT 1, L_0x600000fbc320, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1d8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d1f0 .functor BUFT 1, o0x7fab8bb1d8e8, C4<0>, C4<0>, C4<0>;
v0x600004c79440_0 .net8 "Bitline1", 0 0, p0x7fab8bb1d828;  1 drivers, strength-aware
v0x600004c794d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb1d858;  1 drivers, strength-aware
v0x600004c79560_0 .net "D", 0 0, L_0x600000fbd5e0;  1 drivers
v0x600004c795f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c79680_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c79710_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c797a0_0 .net *"_ivl_0", 0 0, L_0x600000fbc320;  1 drivers
v0x600004c79830_0 .net *"_ivl_6", 0 0, L_0x600000fbc3c0;  1 drivers
; Elide local net with no drivers, v0x600004c798c0_0 name=_ivl_8
v0x600004c79950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c799e0_0 .net "dffOut", 0 0, v0x600004c79320_0;  1 drivers
v0x600004c79a70_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbc320 .functor MUXZ 1, v0x600004c79320_0, L_0x600000fbd5e0, L_0x60000153b410, C4<>;
L_0x600000fbc3c0 .functor MUXZ 1, v0x600004c79320_0, L_0x600000fbd5e0, L_0x60000153b410, C4<>;
S_0x7fab8b992910 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9927a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c790e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c79170_0 .net "d", 0 0, L_0x600000fbd5e0;  alias, 1 drivers
v0x600004c79200_0 .net "q", 0 0, v0x600004c79320_0;  alias, 1 drivers
v0x600004c79290_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c79320_0 .var "state", 0 0;
v0x600004c793b0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b992a80 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d260 .functor BUFT 1, L_0x600000fbc460, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1dcd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d2d0 .functor BUFT 1, o0x7fab8bb1dcd8, C4<0>, C4<0>, C4<0>;
v0x600004c79e60_0 .net8 "Bitline1", 0 0, p0x7fab8bb1dc18;  1 drivers, strength-aware
v0x600004c79ef0_0 .net8 "Bitline2", 0 0, p0x7fab8bb1dc48;  1 drivers, strength-aware
v0x600004c79f80_0 .net "D", 0 0, L_0x600000fbd680;  1 drivers
v0x600004c7a010_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7a0a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7a130_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7a1c0_0 .net *"_ivl_0", 0 0, L_0x600000fbc460;  1 drivers
v0x600004c7a250_0 .net *"_ivl_6", 0 0, L_0x600000fbc500;  1 drivers
; Elide local net with no drivers, v0x600004c7a2e0_0 name=_ivl_8
v0x600004c7a370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7a400_0 .net "dffOut", 0 0, v0x600004c79d40_0;  1 drivers
v0x600004c7a490_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbc460 .functor MUXZ 1, v0x600004c79d40_0, L_0x600000fbd680, L_0x60000153b410, C4<>;
L_0x600000fbc500 .functor MUXZ 1, v0x600004c79d40_0, L_0x600000fbd680, L_0x60000153b410, C4<>;
S_0x7fab8b992bf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b992a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c79b00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c79b90_0 .net "d", 0 0, L_0x600000fbd680;  alias, 1 drivers
v0x600004c79c20_0 .net "q", 0 0, v0x600004c79d40_0;  alias, 1 drivers
v0x600004c79cb0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c79d40_0 .var "state", 0 0;
v0x600004c79dd0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b992d60 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d340 .functor BUFT 1, L_0x600000fbc5a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1e0c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d3b0 .functor BUFT 1, o0x7fab8bb1e0c8, C4<0>, C4<0>, C4<0>;
v0x600004c7a880_0 .net8 "Bitline1", 0 0, p0x7fab8bb1e008;  1 drivers, strength-aware
v0x600004c7a910_0 .net8 "Bitline2", 0 0, p0x7fab8bb1e038;  1 drivers, strength-aware
v0x600004c7a9a0_0 .net "D", 0 0, L_0x600000fbd720;  1 drivers
v0x600004c7aa30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7aac0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7ab50_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7abe0_0 .net *"_ivl_0", 0 0, L_0x600000fbc5a0;  1 drivers
v0x600004c7ac70_0 .net *"_ivl_6", 0 0, L_0x600000fbc640;  1 drivers
; Elide local net with no drivers, v0x600004c7ad00_0 name=_ivl_8
v0x600004c7ad90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7ae20_0 .net "dffOut", 0 0, v0x600004c7a760_0;  1 drivers
v0x600004c7aeb0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbc5a0 .functor MUXZ 1, v0x600004c7a760_0, L_0x600000fbd720, L_0x60000153b410, C4<>;
L_0x600000fbc640 .functor MUXZ 1, v0x600004c7a760_0, L_0x600000fbd720, L_0x60000153b410, C4<>;
S_0x7fab8b992ed0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b992d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7a520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7a5b0_0 .net "d", 0 0, L_0x600000fbd720;  alias, 1 drivers
v0x600004c7a640_0 .net "q", 0 0, v0x600004c7a760_0;  alias, 1 drivers
v0x600004c7a6d0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7a760_0 .var "state", 0 0;
v0x600004c7a7f0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b993040 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d420 .functor BUFT 1, L_0x600000fbc6e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1e4b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d490 .functor BUFT 1, o0x7fab8bb1e4b8, C4<0>, C4<0>, C4<0>;
v0x600004c7b2a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1e3f8;  1 drivers, strength-aware
v0x600004c7b330_0 .net8 "Bitline2", 0 0, p0x7fab8bb1e428;  1 drivers, strength-aware
v0x600004c7b3c0_0 .net "D", 0 0, L_0x600000fbd7c0;  1 drivers
v0x600004c7b450_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7b4e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7b570_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7b600_0 .net *"_ivl_0", 0 0, L_0x600000fbc6e0;  1 drivers
v0x600004c7b690_0 .net *"_ivl_6", 0 0, L_0x600000fbc780;  1 drivers
; Elide local net with no drivers, v0x600004c7b720_0 name=_ivl_8
v0x600004c7b7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7b840_0 .net "dffOut", 0 0, v0x600004c7b180_0;  1 drivers
v0x600004c7b8d0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbc6e0 .functor MUXZ 1, v0x600004c7b180_0, L_0x600000fbd7c0, L_0x60000153b410, C4<>;
L_0x600000fbc780 .functor MUXZ 1, v0x600004c7b180_0, L_0x600000fbd7c0, L_0x60000153b410, C4<>;
S_0x7fab8b9931b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b993040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7af40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7afd0_0 .net "d", 0 0, L_0x600000fbd7c0;  alias, 1 drivers
v0x600004c7b060_0 .net "q", 0 0, v0x600004c7b180_0;  alias, 1 drivers
v0x600004c7b0f0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7b180_0 .var "state", 0 0;
v0x600004c7b210_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b993320 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d500 .functor BUFT 1, L_0x600000fbc820, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1e8a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d570 .functor BUFT 1, o0x7fab8bb1e8a8, C4<0>, C4<0>, C4<0>;
v0x600004c7bcc0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1e7e8;  1 drivers, strength-aware
v0x600004c7bd50_0 .net8 "Bitline2", 0 0, p0x7fab8bb1e818;  1 drivers, strength-aware
v0x600004c7bde0_0 .net "D", 0 0, L_0x600000fbd860;  1 drivers
v0x600004c7be70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7bf00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7c000_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7c090_0 .net *"_ivl_0", 0 0, L_0x600000fbc820;  1 drivers
v0x600004c7c120_0 .net *"_ivl_6", 0 0, L_0x600000fbc8c0;  1 drivers
; Elide local net with no drivers, v0x600004c7c1b0_0 name=_ivl_8
v0x600004c7c240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7c2d0_0 .net "dffOut", 0 0, v0x600004c7bba0_0;  1 drivers
v0x600004c7c360_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbc820 .functor MUXZ 1, v0x600004c7bba0_0, L_0x600000fbd860, L_0x60000153b410, C4<>;
L_0x600000fbc8c0 .functor MUXZ 1, v0x600004c7bba0_0, L_0x600000fbd860, L_0x60000153b410, C4<>;
S_0x7fab8b993490 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b993320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7b960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7b9f0_0 .net "d", 0 0, L_0x600000fbd860;  alias, 1 drivers
v0x600004c7ba80_0 .net "q", 0 0, v0x600004c7bba0_0;  alias, 1 drivers
v0x600004c7bb10_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7bba0_0 .var "state", 0 0;
v0x600004c7bc30_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b993600 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d5e0 .functor BUFT 1, L_0x600000fbc960, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1ec98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d650 .functor BUFT 1, o0x7fab8bb1ec98, C4<0>, C4<0>, C4<0>;
v0x600004c7c750_0 .net8 "Bitline1", 0 0, p0x7fab8bb1ebd8;  1 drivers, strength-aware
v0x600004c7c7e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb1ec08;  1 drivers, strength-aware
v0x600004c7c870_0 .net "D", 0 0, L_0x600000fbd900;  1 drivers
v0x600004c7c900_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7c990_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7ca20_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7cab0_0 .net *"_ivl_0", 0 0, L_0x600000fbc960;  1 drivers
v0x600004c7cb40_0 .net *"_ivl_6", 0 0, L_0x600000fbca00;  1 drivers
; Elide local net with no drivers, v0x600004c7cbd0_0 name=_ivl_8
v0x600004c7cc60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7ccf0_0 .net "dffOut", 0 0, v0x600004c7c630_0;  1 drivers
v0x600004c7cd80_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbc960 .functor MUXZ 1, v0x600004c7c630_0, L_0x600000fbd900, L_0x60000153b410, C4<>;
L_0x600000fbca00 .functor MUXZ 1, v0x600004c7c630_0, L_0x600000fbd900, L_0x60000153b410, C4<>;
S_0x7fab8b993770 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b993600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7c3f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7c480_0 .net "d", 0 0, L_0x600000fbd900;  alias, 1 drivers
v0x600004c7c510_0 .net "q", 0 0, v0x600004c7c630_0;  alias, 1 drivers
v0x600004c7c5a0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7c630_0 .var "state", 0 0;
v0x600004c7c6c0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9938e0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d6c0 .functor BUFT 1, L_0x600000fbcaa0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1f088 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d730 .functor BUFT 1, o0x7fab8bb1f088, C4<0>, C4<0>, C4<0>;
v0x600004c7d170_0 .net8 "Bitline1", 0 0, p0x7fab8bb1efc8;  1 drivers, strength-aware
v0x600004c7d200_0 .net8 "Bitline2", 0 0, p0x7fab8bb1eff8;  1 drivers, strength-aware
v0x600004c7d290_0 .net "D", 0 0, L_0x600000fbd9a0;  1 drivers
v0x600004c7d320_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7d3b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7d440_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7d4d0_0 .net *"_ivl_0", 0 0, L_0x600000fbcaa0;  1 drivers
v0x600004c7d560_0 .net *"_ivl_6", 0 0, L_0x600000fbcb40;  1 drivers
; Elide local net with no drivers, v0x600004c7d5f0_0 name=_ivl_8
v0x600004c7d680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7d710_0 .net "dffOut", 0 0, v0x600004c7d050_0;  1 drivers
v0x600004c7d7a0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbcaa0 .functor MUXZ 1, v0x600004c7d050_0, L_0x600000fbd9a0, L_0x60000153b410, C4<>;
L_0x600000fbcb40 .functor MUXZ 1, v0x600004c7d050_0, L_0x600000fbd9a0, L_0x60000153b410, C4<>;
S_0x7fab8b993a50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9938e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7ce10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7cea0_0 .net "d", 0 0, L_0x600000fbd9a0;  alias, 1 drivers
v0x600004c7cf30_0 .net "q", 0 0, v0x600004c7d050_0;  alias, 1 drivers
v0x600004c7cfc0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7d050_0 .var "state", 0 0;
v0x600004c7d0e0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b993bc0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d7a0 .functor BUFT 1, L_0x600000fbcbe0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1f478 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d810 .functor BUFT 1, o0x7fab8bb1f478, C4<0>, C4<0>, C4<0>;
v0x600004c7db90_0 .net8 "Bitline1", 0 0, p0x7fab8bb1f3b8;  1 drivers, strength-aware
v0x600004c7dc20_0 .net8 "Bitline2", 0 0, p0x7fab8bb1f3e8;  1 drivers, strength-aware
v0x600004c7dcb0_0 .net "D", 0 0, L_0x600000fbda40;  1 drivers
v0x600004c7dd40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7ddd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7de60_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7def0_0 .net *"_ivl_0", 0 0, L_0x600000fbcbe0;  1 drivers
v0x600004c7df80_0 .net *"_ivl_6", 0 0, L_0x600000fbcc80;  1 drivers
; Elide local net with no drivers, v0x600004c7e010_0 name=_ivl_8
v0x600004c7e0a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7e130_0 .net "dffOut", 0 0, v0x600004c7da70_0;  1 drivers
v0x600004c7e1c0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbcbe0 .functor MUXZ 1, v0x600004c7da70_0, L_0x600000fbda40, L_0x60000153b410, C4<>;
L_0x600000fbcc80 .functor MUXZ 1, v0x600004c7da70_0, L_0x600000fbda40, L_0x60000153b410, C4<>;
S_0x7fab8b993d30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b993bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7d830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7d8c0_0 .net "d", 0 0, L_0x600000fbda40;  alias, 1 drivers
v0x600004c7d950_0 .net "q", 0 0, v0x600004c7da70_0;  alias, 1 drivers
v0x600004c7d9e0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7da70_0 .var "state", 0 0;
v0x600004c7db00_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b993ea0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d880 .functor BUFT 1, L_0x600000fbcd20, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1f868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d8f0 .functor BUFT 1, o0x7fab8bb1f868, C4<0>, C4<0>, C4<0>;
v0x600004c7e5b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1f7a8;  1 drivers, strength-aware
v0x600004c7e640_0 .net8 "Bitline2", 0 0, p0x7fab8bb1f7d8;  1 drivers, strength-aware
v0x600004c7e6d0_0 .net "D", 0 0, L_0x600000fbdae0;  1 drivers
v0x600004c7e760_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7e7f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7e880_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7e910_0 .net *"_ivl_0", 0 0, L_0x600000fbcd20;  1 drivers
v0x600004c7e9a0_0 .net *"_ivl_6", 0 0, L_0x600000fbcdc0;  1 drivers
; Elide local net with no drivers, v0x600004c7ea30_0 name=_ivl_8
v0x600004c7eac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7eb50_0 .net "dffOut", 0 0, v0x600004c7e490_0;  1 drivers
v0x600004c7ebe0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbcd20 .functor MUXZ 1, v0x600004c7e490_0, L_0x600000fbdae0, L_0x60000153b410, C4<>;
L_0x600000fbcdc0 .functor MUXZ 1, v0x600004c7e490_0, L_0x600000fbdae0, L_0x60000153b410, C4<>;
S_0x7fab8b994010 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b993ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7e250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7e2e0_0 .net "d", 0 0, L_0x600000fbdae0;  alias, 1 drivers
v0x600004c7e370_0 .net "q", 0 0, v0x600004c7e490_0;  alias, 1 drivers
v0x600004c7e400_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7e490_0 .var "state", 0 0;
v0x600004c7e520_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b994180 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155d960 .functor BUFT 1, L_0x600000fbce60, C4<0>, C4<0>, C4<0>;
o0x7fab8bb1fc58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155d9d0 .functor BUFT 1, o0x7fab8bb1fc58, C4<0>, C4<0>, C4<0>;
v0x600004c7efd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1fb98;  1 drivers, strength-aware
v0x600004c7f060_0 .net8 "Bitline2", 0 0, p0x7fab8bb1fbc8;  1 drivers, strength-aware
v0x600004c7f0f0_0 .net "D", 0 0, L_0x600000fbdb80;  1 drivers
v0x600004c7f180_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7f210_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7f2a0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7f330_0 .net *"_ivl_0", 0 0, L_0x600000fbce60;  1 drivers
v0x600004c7f3c0_0 .net *"_ivl_6", 0 0, L_0x600000fbcf00;  1 drivers
; Elide local net with no drivers, v0x600004c7f450_0 name=_ivl_8
v0x600004c7f4e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7f570_0 .net "dffOut", 0 0, v0x600004c7eeb0_0;  1 drivers
v0x600004c7f600_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbce60 .functor MUXZ 1, v0x600004c7eeb0_0, L_0x600000fbdb80, L_0x60000153b410, C4<>;
L_0x600000fbcf00 .functor MUXZ 1, v0x600004c7eeb0_0, L_0x600000fbdb80, L_0x60000153b410, C4<>;
S_0x7fab8b9942f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b994180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7ec70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7ed00_0 .net "d", 0 0, L_0x600000fbdb80;  alias, 1 drivers
v0x600004c7ed90_0 .net "q", 0 0, v0x600004c7eeb0_0;  alias, 1 drivers
v0x600004c7ee20_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7eeb0_0 .var "state", 0 0;
v0x600004c7ef40_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b994460 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155da40 .functor BUFT 1, L_0x600000fbcfa0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb20048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155dab0 .functor BUFT 1, o0x7fab8bb20048, C4<0>, C4<0>, C4<0>;
v0x600004c7f9f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb1ff88;  1 drivers, strength-aware
v0x600004c7fa80_0 .net8 "Bitline2", 0 0, p0x7fab8bb1ffb8;  1 drivers, strength-aware
v0x600004c7fb10_0 .net "D", 0 0, L_0x600000fbdc20;  1 drivers
v0x600004c7fba0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c7fc30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c7fcc0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c7fd50_0 .net *"_ivl_0", 0 0, L_0x600000fbcfa0;  1 drivers
v0x600004c7fde0_0 .net *"_ivl_6", 0 0, L_0x600000fbd040;  1 drivers
; Elide local net with no drivers, v0x600004c7fe70_0 name=_ivl_8
v0x600004c7ff00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c40000_0 .net "dffOut", 0 0, v0x600004c7f8d0_0;  1 drivers
v0x600004c40090_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbcfa0 .functor MUXZ 1, v0x600004c7f8d0_0, L_0x600000fbdc20, L_0x60000153b410, C4<>;
L_0x600000fbd040 .functor MUXZ 1, v0x600004c7f8d0_0, L_0x600000fbdc20, L_0x60000153b410, C4<>;
S_0x7fab8b9945d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b994460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c7f690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c7f720_0 .net "d", 0 0, L_0x600000fbdc20;  alias, 1 drivers
v0x600004c7f7b0_0 .net "q", 0 0, v0x600004c7f8d0_0;  alias, 1 drivers
v0x600004c7f840_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c7f8d0_0 .var "state", 0 0;
v0x600004c7f960_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b994740 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155db20 .functor BUFT 1, L_0x600000fbd0e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb20438 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155db90 .functor BUFT 1, o0x7fab8bb20438, C4<0>, C4<0>, C4<0>;
v0x600004c40480_0 .net8 "Bitline1", 0 0, p0x7fab8bb20378;  1 drivers, strength-aware
v0x600004c40510_0 .net8 "Bitline2", 0 0, p0x7fab8bb203a8;  1 drivers, strength-aware
v0x600004c405a0_0 .net "D", 0 0, L_0x600000fbdcc0;  1 drivers
v0x600004c40630_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c406c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c40750_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c407e0_0 .net *"_ivl_0", 0 0, L_0x600000fbd0e0;  1 drivers
v0x600004c40870_0 .net *"_ivl_6", 0 0, L_0x600000fbd180;  1 drivers
; Elide local net with no drivers, v0x600004c40900_0 name=_ivl_8
v0x600004c40990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c40a20_0 .net "dffOut", 0 0, v0x600004c40360_0;  1 drivers
v0x600004c40ab0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbd0e0 .functor MUXZ 1, v0x600004c40360_0, L_0x600000fbdcc0, L_0x60000153b410, C4<>;
L_0x600000fbd180 .functor MUXZ 1, v0x600004c40360_0, L_0x600000fbdcc0, L_0x60000153b410, C4<>;
S_0x7fab8b9948b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b994740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c40120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c401b0_0 .net "d", 0 0, L_0x600000fbdcc0;  alias, 1 drivers
v0x600004c40240_0 .net "q", 0 0, v0x600004c40360_0;  alias, 1 drivers
v0x600004c402d0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c40360_0 .var "state", 0 0;
v0x600004c403f0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b994a20 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155dc00 .functor BUFT 1, L_0x600000fbd220, C4<0>, C4<0>, C4<0>;
o0x7fab8bb20828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155dc70 .functor BUFT 1, o0x7fab8bb20828, C4<0>, C4<0>, C4<0>;
v0x600004c40ea0_0 .net8 "Bitline1", 0 0, p0x7fab8bb20768;  1 drivers, strength-aware
v0x600004c40f30_0 .net8 "Bitline2", 0 0, p0x7fab8bb20798;  1 drivers, strength-aware
v0x600004c40fc0_0 .net "D", 0 0, L_0x600000fbdd60;  1 drivers
v0x600004c41050_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c410e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c41170_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c41200_0 .net *"_ivl_0", 0 0, L_0x600000fbd220;  1 drivers
v0x600004c41290_0 .net *"_ivl_6", 0 0, L_0x600000fbd2c0;  1 drivers
; Elide local net with no drivers, v0x600004c41320_0 name=_ivl_8
v0x600004c413b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c41440_0 .net "dffOut", 0 0, v0x600004c40d80_0;  1 drivers
v0x600004c414d0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbd220 .functor MUXZ 1, v0x600004c40d80_0, L_0x600000fbdd60, L_0x60000153b410, C4<>;
L_0x600000fbd2c0 .functor MUXZ 1, v0x600004c40d80_0, L_0x600000fbdd60, L_0x60000153b410, C4<>;
S_0x7fab8b994b90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b994a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c40b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c40bd0_0 .net "d", 0 0, L_0x600000fbdd60;  alias, 1 drivers
v0x600004c40c60_0 .net "q", 0 0, v0x600004c40d80_0;  alias, 1 drivers
v0x600004c40cf0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c40d80_0 .var "state", 0 0;
v0x600004c40e10_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b994d00 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b992070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155dce0 .functor BUFT 1, L_0x600000fbd360, C4<0>, C4<0>, C4<0>;
o0x7fab8bb20c18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155dd50 .functor BUFT 1, o0x7fab8bb20c18, C4<0>, C4<0>, C4<0>;
v0x600004c418c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb20b58;  1 drivers, strength-aware
v0x600004c41950_0 .net8 "Bitline2", 0 0, p0x7fab8bb20b88;  1 drivers, strength-aware
v0x600004c419e0_0 .net "D", 0 0, L_0x600000fbde00;  1 drivers
v0x600004c41a70_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93200;  alias, 1 drivers
v0x600004c41b00_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93248;  alias, 1 drivers
v0x600004c41b90_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c41c20_0 .net *"_ivl_0", 0 0, L_0x600000fbd360;  1 drivers
v0x600004c41cb0_0 .net *"_ivl_6", 0 0, L_0x600000fbd400;  1 drivers
; Elide local net with no drivers, v0x600004c41d40_0 name=_ivl_8
v0x600004c41dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c41e60_0 .net "dffOut", 0 0, v0x600004c417a0_0;  1 drivers
v0x600004c41ef0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbd360 .functor MUXZ 1, v0x600004c417a0_0, L_0x600000fbde00, L_0x60000153b410, C4<>;
L_0x600000fbd400 .functor MUXZ 1, v0x600004c417a0_0, L_0x600000fbde00, L_0x60000153b410, C4<>;
S_0x7fab8b994e70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b994d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c41560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c415f0_0 .net "d", 0 0, L_0x600000fbde00;  alias, 1 drivers
v0x600004c41680_0 .net "q", 0 0, v0x600004c417a0_0;  alias, 1 drivers
v0x600004c41710_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c417a0_0 .var "state", 0 0;
v0x600004c41830_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9953e0 .scope module, "reg_oldPC" "Register" 23 31, 5 100 0, S_0x7fab8ba36940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c4c750_0 .net8 "Bitline1", 15 0, p0x7fab8b0b71a8;  alias, 0 drivers, strength-aware
o0x7fab8bb24ed8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f146c0 .island tran;
p0x7fab8bb24ed8 .port I0x600003f146c0, o0x7fab8bb24ed8;
v0x600004c4c7e0_0 .net8 "Bitline2", 15 0, p0x7fab8bb24ed8;  0 drivers, strength-aware
v0x600004c4c870_0 .net "D", 15 0, L_0x600000f5b520;  alias, 1 drivers
L_0x7fab8bb93170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c4c900_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  1 drivers
L_0x7fab8bb931b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c4c990_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  1 drivers
v0x600004c4ca20_0 .net "WriteReg", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c4cab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4cb40_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbb660 .part L_0x600000f5b520, 0, 1;
L_0x600000fbb700 .part L_0x600000f5b520, 1, 1;
L_0x600000fbb7a0 .part L_0x600000f5b520, 2, 1;
L_0x600000fbb840 .part L_0x600000f5b520, 3, 1;
L_0x600000fbb8e0 .part L_0x600000f5b520, 4, 1;
L_0x600000fbb980 .part L_0x600000f5b520, 5, 1;
L_0x600000fbba20 .part L_0x600000f5b520, 6, 1;
L_0x600000fbbac0 .part L_0x600000f5b520, 7, 1;
L_0x600000fbbb60 .part L_0x600000f5b520, 8, 1;
L_0x600000fbbc00 .part L_0x600000f5b520, 9, 1;
L_0x600000fbbca0 .part L_0x600000f5b520, 10, 1;
L_0x600000fbbd40 .part L_0x600000f5b520, 11, 1;
L_0x600000fbbde0 .part L_0x600000f5b520, 12, 1;
L_0x600000fbbe80 .part L_0x600000f5b520, 13, 1;
L_0x600000fbbf20 .part L_0x600000f5b520, 14, 1;
L_0x600000fbc000 .part L_0x600000f5b520, 15, 1;
p0x7fab8bb210f8 .port I0x600003f14540, L_0x60000155c1c0;
 .tranvp 16 1 0, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb210f8;
p0x7fab8bb21548 .port I0x600003f14540, L_0x60000155c2a0;
 .tranvp 16 1 1, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb21548;
p0x7fab8bb21938 .port I0x600003f14540, L_0x60000155c380;
 .tranvp 16 1 2, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb21938;
p0x7fab8bb21d28 .port I0x600003f14540, L_0x60000155c460;
 .tranvp 16 1 3, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb21d28;
p0x7fab8bb22118 .port I0x600003f14540, L_0x60000155c540;
 .tranvp 16 1 4, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb22118;
p0x7fab8bb22508 .port I0x600003f14540, L_0x60000155c620;
 .tranvp 16 1 5, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb22508;
p0x7fab8bb228f8 .port I0x600003f14540, L_0x60000155c700;
 .tranvp 16 1 6, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb228f8;
p0x7fab8bb22ce8 .port I0x600003f14540, L_0x60000155c7e0;
 .tranvp 16 1 7, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb22ce8;
p0x7fab8bb230d8 .port I0x600003f14540, L_0x60000155c8c0;
 .tranvp 16 1 8, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb230d8;
p0x7fab8bb234c8 .port I0x600003f14540, L_0x60000155c9a0;
 .tranvp 16 1 9, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb234c8;
p0x7fab8bb238b8 .port I0x600003f14540, L_0x60000155ca80;
 .tranvp 16 1 10, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb238b8;
p0x7fab8bb23ca8 .port I0x600003f14540, L_0x60000155cb60;
 .tranvp 16 1 11, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb23ca8;
p0x7fab8bb24098 .port I0x600003f14540, L_0x60000155cc40;
 .tranvp 16 1 12, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb24098;
p0x7fab8bb24488 .port I0x600003f14540, L_0x60000155cd20;
 .tranvp 16 1 13, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb24488;
p0x7fab8bb24878 .port I0x600003f14540, L_0x60000155ce00;
 .tranvp 16 1 14, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb24878;
p0x7fab8bb24c68 .port I0x600003f14540, L_0x60000155cee0;
 .tranvp 16 1 15, I0x600003f14540, p0x7fab8b0b71a8 p0x7fab8bb24c68;
p0x7fab8bb21128 .port I0x600003f146c0, L_0x60000155c230;
 .tranvp 16 1 0, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb21128;
p0x7fab8bb21578 .port I0x600003f146c0, L_0x60000155c310;
 .tranvp 16 1 1, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb21578;
p0x7fab8bb21968 .port I0x600003f146c0, L_0x60000155c3f0;
 .tranvp 16 1 2, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb21968;
p0x7fab8bb21d58 .port I0x600003f146c0, L_0x60000155c4d0;
 .tranvp 16 1 3, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb21d58;
p0x7fab8bb22148 .port I0x600003f146c0, L_0x60000155c5b0;
 .tranvp 16 1 4, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb22148;
p0x7fab8bb22538 .port I0x600003f146c0, L_0x60000155c690;
 .tranvp 16 1 5, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb22538;
p0x7fab8bb22928 .port I0x600003f146c0, L_0x60000155c770;
 .tranvp 16 1 6, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb22928;
p0x7fab8bb22d18 .port I0x600003f146c0, L_0x60000155c850;
 .tranvp 16 1 7, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb22d18;
p0x7fab8bb23108 .port I0x600003f146c0, L_0x60000155c930;
 .tranvp 16 1 8, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb23108;
p0x7fab8bb234f8 .port I0x600003f146c0, L_0x60000155ca10;
 .tranvp 16 1 9, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb234f8;
p0x7fab8bb238e8 .port I0x600003f146c0, L_0x60000155caf0;
 .tranvp 16 1 10, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb238e8;
p0x7fab8bb23cd8 .port I0x600003f146c0, L_0x60000155cbd0;
 .tranvp 16 1 11, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb23cd8;
p0x7fab8bb240c8 .port I0x600003f146c0, L_0x60000155ccb0;
 .tranvp 16 1 12, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb240c8;
p0x7fab8bb244b8 .port I0x600003f146c0, L_0x60000155cd90;
 .tranvp 16 1 13, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb244b8;
p0x7fab8bb248a8 .port I0x600003f146c0, L_0x60000155ce70;
 .tranvp 16 1 14, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb248a8;
p0x7fab8bb24c98 .port I0x600003f146c0, L_0x60000155cf50;
 .tranvp 16 1 15, I0x600003f146c0, p0x7fab8bb24ed8 p0x7fab8bb24c98;
S_0x7fab8b995550 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c1c0 .functor BUFT 1, L_0x600000fba260, C4<0>, C4<0>, C4<0>;
o0x7fab8bb21218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c230 .functor BUFT 1, o0x7fab8bb21218, C4<0>, C4<0>, C4<0>;
v0x600004c42760_0 .net8 "Bitline1", 0 0, p0x7fab8bb210f8;  1 drivers, strength-aware
v0x600004c427f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb21128;  1 drivers, strength-aware
v0x600004c42880_0 .net "D", 0 0, L_0x600000fbb660;  1 drivers
v0x600004c42910_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c429a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c42a30_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c42ac0_0 .net *"_ivl_0", 0 0, L_0x600000fba260;  1 drivers
v0x600004c42b50_0 .net *"_ivl_6", 0 0, L_0x600000fba300;  1 drivers
; Elide local net with no drivers, v0x600004c42be0_0 name=_ivl_8
v0x600004c42c70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c42d00_0 .net "dffOut", 0 0, v0x600004c42640_0;  1 drivers
v0x600004c42d90_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fba260 .functor MUXZ 1, v0x600004c42640_0, L_0x600000fbb660, L_0x60000153b410, C4<>;
L_0x600000fba300 .functor MUXZ 1, v0x600004c42640_0, L_0x600000fbb660, L_0x60000153b410, C4<>;
S_0x7fab8b9956c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b995550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c42400_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c42490_0 .net "d", 0 0, L_0x600000fbb660;  alias, 1 drivers
v0x600004c42520_0 .net "q", 0 0, v0x600004c42640_0;  alias, 1 drivers
v0x600004c425b0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c42640_0 .var "state", 0 0;
v0x600004c426d0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b995830 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c2a0 .functor BUFT 1, L_0x600000fba3a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb21608 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c310 .functor BUFT 1, o0x7fab8bb21608, C4<0>, C4<0>, C4<0>;
v0x600004c43180_0 .net8 "Bitline1", 0 0, p0x7fab8bb21548;  1 drivers, strength-aware
v0x600004c43210_0 .net8 "Bitline2", 0 0, p0x7fab8bb21578;  1 drivers, strength-aware
v0x600004c432a0_0 .net "D", 0 0, L_0x600000fbb700;  1 drivers
v0x600004c43330_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c433c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c43450_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c434e0_0 .net *"_ivl_0", 0 0, L_0x600000fba3a0;  1 drivers
v0x600004c43570_0 .net *"_ivl_6", 0 0, L_0x600000fba440;  1 drivers
; Elide local net with no drivers, v0x600004c43600_0 name=_ivl_8
v0x600004c43690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c43720_0 .net "dffOut", 0 0, v0x600004c43060_0;  1 drivers
v0x600004c437b0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fba3a0 .functor MUXZ 1, v0x600004c43060_0, L_0x600000fbb700, L_0x60000153b410, C4<>;
L_0x600000fba440 .functor MUXZ 1, v0x600004c43060_0, L_0x600000fbb700, L_0x60000153b410, C4<>;
S_0x7fab8b9959a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b995830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c42e20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c42eb0_0 .net "d", 0 0, L_0x600000fbb700;  alias, 1 drivers
v0x600004c42f40_0 .net "q", 0 0, v0x600004c43060_0;  alias, 1 drivers
v0x600004c42fd0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c43060_0 .var "state", 0 0;
v0x600004c430f0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b995b10 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c380 .functor BUFT 1, L_0x600000fba4e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb219f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c3f0 .functor BUFT 1, o0x7fab8bb219f8, C4<0>, C4<0>, C4<0>;
v0x600004c43ba0_0 .net8 "Bitline1", 0 0, p0x7fab8bb21938;  1 drivers, strength-aware
v0x600004c43c30_0 .net8 "Bitline2", 0 0, p0x7fab8bb21968;  1 drivers, strength-aware
v0x600004c43cc0_0 .net "D", 0 0, L_0x600000fbb7a0;  1 drivers
v0x600004c43d50_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c43de0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c43e70_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c43f00_0 .net *"_ivl_0", 0 0, L_0x600000fba4e0;  1 drivers
v0x600004c44000_0 .net *"_ivl_6", 0 0, L_0x600000fba580;  1 drivers
; Elide local net with no drivers, v0x600004c44090_0 name=_ivl_8
v0x600004c44120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c441b0_0 .net "dffOut", 0 0, v0x600004c43a80_0;  1 drivers
v0x600004c44240_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fba4e0 .functor MUXZ 1, v0x600004c43a80_0, L_0x600000fbb7a0, L_0x60000153b410, C4<>;
L_0x600000fba580 .functor MUXZ 1, v0x600004c43a80_0, L_0x600000fbb7a0, L_0x60000153b410, C4<>;
S_0x7fab8b995c80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b995b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c43840_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c438d0_0 .net "d", 0 0, L_0x600000fbb7a0;  alias, 1 drivers
v0x600004c43960_0 .net "q", 0 0, v0x600004c43a80_0;  alias, 1 drivers
v0x600004c439f0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c43a80_0 .var "state", 0 0;
v0x600004c43b10_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b995df0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c460 .functor BUFT 1, L_0x600000fba620, C4<0>, C4<0>, C4<0>;
o0x7fab8bb21de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c4d0 .functor BUFT 1, o0x7fab8bb21de8, C4<0>, C4<0>, C4<0>;
v0x600004c44630_0 .net8 "Bitline1", 0 0, p0x7fab8bb21d28;  1 drivers, strength-aware
v0x600004c446c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb21d58;  1 drivers, strength-aware
v0x600004c44750_0 .net "D", 0 0, L_0x600000fbb840;  1 drivers
v0x600004c447e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c44870_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c44900_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c44990_0 .net *"_ivl_0", 0 0, L_0x600000fba620;  1 drivers
v0x600004c44a20_0 .net *"_ivl_6", 0 0, L_0x600000fba6c0;  1 drivers
; Elide local net with no drivers, v0x600004c44ab0_0 name=_ivl_8
v0x600004c44b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c44bd0_0 .net "dffOut", 0 0, v0x600004c44510_0;  1 drivers
v0x600004c44c60_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fba620 .functor MUXZ 1, v0x600004c44510_0, L_0x600000fbb840, L_0x60000153b410, C4<>;
L_0x600000fba6c0 .functor MUXZ 1, v0x600004c44510_0, L_0x600000fbb840, L_0x60000153b410, C4<>;
S_0x7fab8b995f60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b995df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c442d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c44360_0 .net "d", 0 0, L_0x600000fbb840;  alias, 1 drivers
v0x600004c443f0_0 .net "q", 0 0, v0x600004c44510_0;  alias, 1 drivers
v0x600004c44480_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c44510_0 .var "state", 0 0;
v0x600004c445a0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9960d0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c540 .functor BUFT 1, L_0x600000fba760, C4<0>, C4<0>, C4<0>;
o0x7fab8bb221d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c5b0 .functor BUFT 1, o0x7fab8bb221d8, C4<0>, C4<0>, C4<0>;
v0x600004c45050_0 .net8 "Bitline1", 0 0, p0x7fab8bb22118;  1 drivers, strength-aware
v0x600004c450e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb22148;  1 drivers, strength-aware
v0x600004c45170_0 .net "D", 0 0, L_0x600000fbb8e0;  1 drivers
v0x600004c45200_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c45290_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c45320_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c453b0_0 .net *"_ivl_0", 0 0, L_0x600000fba760;  1 drivers
v0x600004c45440_0 .net *"_ivl_6", 0 0, L_0x600000fba800;  1 drivers
; Elide local net with no drivers, v0x600004c454d0_0 name=_ivl_8
v0x600004c45560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c455f0_0 .net "dffOut", 0 0, v0x600004c44f30_0;  1 drivers
v0x600004c45680_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fba760 .functor MUXZ 1, v0x600004c44f30_0, L_0x600000fbb8e0, L_0x60000153b410, C4<>;
L_0x600000fba800 .functor MUXZ 1, v0x600004c44f30_0, L_0x600000fbb8e0, L_0x60000153b410, C4<>;
S_0x7fab8b996240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9960d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c44cf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c44d80_0 .net "d", 0 0, L_0x600000fbb8e0;  alias, 1 drivers
v0x600004c44e10_0 .net "q", 0 0, v0x600004c44f30_0;  alias, 1 drivers
v0x600004c44ea0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c44f30_0 .var "state", 0 0;
v0x600004c44fc0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9963b0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c620 .functor BUFT 1, L_0x600000fba8a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb225c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c690 .functor BUFT 1, o0x7fab8bb225c8, C4<0>, C4<0>, C4<0>;
v0x600004c45a70_0 .net8 "Bitline1", 0 0, p0x7fab8bb22508;  1 drivers, strength-aware
v0x600004c45b00_0 .net8 "Bitline2", 0 0, p0x7fab8bb22538;  1 drivers, strength-aware
v0x600004c45b90_0 .net "D", 0 0, L_0x600000fbb980;  1 drivers
v0x600004c45c20_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c45cb0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c45d40_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c45dd0_0 .net *"_ivl_0", 0 0, L_0x600000fba8a0;  1 drivers
v0x600004c45e60_0 .net *"_ivl_6", 0 0, L_0x600000fba940;  1 drivers
; Elide local net with no drivers, v0x600004c45ef0_0 name=_ivl_8
v0x600004c45f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c46010_0 .net "dffOut", 0 0, v0x600004c45950_0;  1 drivers
v0x600004c460a0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fba8a0 .functor MUXZ 1, v0x600004c45950_0, L_0x600000fbb980, L_0x60000153b410, C4<>;
L_0x600000fba940 .functor MUXZ 1, v0x600004c45950_0, L_0x600000fbb980, L_0x60000153b410, C4<>;
S_0x7fab8b996520 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9963b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c45710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c457a0_0 .net "d", 0 0, L_0x600000fbb980;  alias, 1 drivers
v0x600004c45830_0 .net "q", 0 0, v0x600004c45950_0;  alias, 1 drivers
v0x600004c458c0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c45950_0 .var "state", 0 0;
v0x600004c459e0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b996690 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c700 .functor BUFT 1, L_0x600000fba9e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb229b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c770 .functor BUFT 1, o0x7fab8bb229b8, C4<0>, C4<0>, C4<0>;
v0x600004c46490_0 .net8 "Bitline1", 0 0, p0x7fab8bb228f8;  1 drivers, strength-aware
v0x600004c46520_0 .net8 "Bitline2", 0 0, p0x7fab8bb22928;  1 drivers, strength-aware
v0x600004c465b0_0 .net "D", 0 0, L_0x600000fbba20;  1 drivers
v0x600004c46640_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c466d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c46760_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c467f0_0 .net *"_ivl_0", 0 0, L_0x600000fba9e0;  1 drivers
v0x600004c46880_0 .net *"_ivl_6", 0 0, L_0x600000fbaa80;  1 drivers
; Elide local net with no drivers, v0x600004c46910_0 name=_ivl_8
v0x600004c469a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c46a30_0 .net "dffOut", 0 0, v0x600004c46370_0;  1 drivers
v0x600004c46ac0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fba9e0 .functor MUXZ 1, v0x600004c46370_0, L_0x600000fbba20, L_0x60000153b410, C4<>;
L_0x600000fbaa80 .functor MUXZ 1, v0x600004c46370_0, L_0x600000fbba20, L_0x60000153b410, C4<>;
S_0x7fab8b996800 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b996690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c46130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c461c0_0 .net "d", 0 0, L_0x600000fbba20;  alias, 1 drivers
v0x600004c46250_0 .net "q", 0 0, v0x600004c46370_0;  alias, 1 drivers
v0x600004c462e0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c46370_0 .var "state", 0 0;
v0x600004c46400_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b996970 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c7e0 .functor BUFT 1, L_0x600000fbab20, C4<0>, C4<0>, C4<0>;
o0x7fab8bb22da8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c850 .functor BUFT 1, o0x7fab8bb22da8, C4<0>, C4<0>, C4<0>;
v0x600004c46eb0_0 .net8 "Bitline1", 0 0, p0x7fab8bb22ce8;  1 drivers, strength-aware
v0x600004c46f40_0 .net8 "Bitline2", 0 0, p0x7fab8bb22d18;  1 drivers, strength-aware
v0x600004c46fd0_0 .net "D", 0 0, L_0x600000fbbac0;  1 drivers
v0x600004c47060_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c470f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c47180_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c47210_0 .net *"_ivl_0", 0 0, L_0x600000fbab20;  1 drivers
v0x600004c472a0_0 .net *"_ivl_6", 0 0, L_0x600000fbabc0;  1 drivers
; Elide local net with no drivers, v0x600004c47330_0 name=_ivl_8
v0x600004c473c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c47450_0 .net "dffOut", 0 0, v0x600004c46d90_0;  1 drivers
v0x600004c474e0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbab20 .functor MUXZ 1, v0x600004c46d90_0, L_0x600000fbbac0, L_0x60000153b410, C4<>;
L_0x600000fbabc0 .functor MUXZ 1, v0x600004c46d90_0, L_0x600000fbbac0, L_0x60000153b410, C4<>;
S_0x7fab8b996ae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b996970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c46b50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c46be0_0 .net "d", 0 0, L_0x600000fbbac0;  alias, 1 drivers
v0x600004c46c70_0 .net "q", 0 0, v0x600004c46d90_0;  alias, 1 drivers
v0x600004c46d00_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c46d90_0 .var "state", 0 0;
v0x600004c46e20_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b996c50 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c8c0 .functor BUFT 1, L_0x600000fbac60, C4<0>, C4<0>, C4<0>;
o0x7fab8bb23198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155c930 .functor BUFT 1, o0x7fab8bb23198, C4<0>, C4<0>, C4<0>;
v0x600004c478d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb230d8;  1 drivers, strength-aware
v0x600004c47960_0 .net8 "Bitline2", 0 0, p0x7fab8bb23108;  1 drivers, strength-aware
v0x600004c479f0_0 .net "D", 0 0, L_0x600000fbbb60;  1 drivers
v0x600004c47a80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c47b10_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c47ba0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c47c30_0 .net *"_ivl_0", 0 0, L_0x600000fbac60;  1 drivers
v0x600004c47cc0_0 .net *"_ivl_6", 0 0, L_0x600000fbad00;  1 drivers
; Elide local net with no drivers, v0x600004c47d50_0 name=_ivl_8
v0x600004c47de0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c47e70_0 .net "dffOut", 0 0, v0x600004c477b0_0;  1 drivers
v0x600004c47f00_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbac60 .functor MUXZ 1, v0x600004c477b0_0, L_0x600000fbbb60, L_0x60000153b410, C4<>;
L_0x600000fbad00 .functor MUXZ 1, v0x600004c477b0_0, L_0x600000fbbb60, L_0x60000153b410, C4<>;
S_0x7fab8b996dc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b996c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c47570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c47600_0 .net "d", 0 0, L_0x600000fbbb60;  alias, 1 drivers
v0x600004c47690_0 .net "q", 0 0, v0x600004c477b0_0;  alias, 1 drivers
v0x600004c47720_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c477b0_0 .var "state", 0 0;
v0x600004c47840_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b996f30 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155c9a0 .functor BUFT 1, L_0x600000fbada0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb23588 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155ca10 .functor BUFT 1, o0x7fab8bb23588, C4<0>, C4<0>, C4<0>;
v0x600004c48360_0 .net8 "Bitline1", 0 0, p0x7fab8bb234c8;  1 drivers, strength-aware
v0x600004c483f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb234f8;  1 drivers, strength-aware
v0x600004c48480_0 .net "D", 0 0, L_0x600000fbbc00;  1 drivers
v0x600004c48510_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c485a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c48630_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c486c0_0 .net *"_ivl_0", 0 0, L_0x600000fbada0;  1 drivers
v0x600004c48750_0 .net *"_ivl_6", 0 0, L_0x600000fbae40;  1 drivers
; Elide local net with no drivers, v0x600004c487e0_0 name=_ivl_8
v0x600004c48870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c48900_0 .net "dffOut", 0 0, v0x600004c48240_0;  1 drivers
v0x600004c48990_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbada0 .functor MUXZ 1, v0x600004c48240_0, L_0x600000fbbc00, L_0x60000153b410, C4<>;
L_0x600000fbae40 .functor MUXZ 1, v0x600004c48240_0, L_0x600000fbbc00, L_0x60000153b410, C4<>;
S_0x7fab8b9970a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b996f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c48000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c48090_0 .net "d", 0 0, L_0x600000fbbc00;  alias, 1 drivers
v0x600004c48120_0 .net "q", 0 0, v0x600004c48240_0;  alias, 1 drivers
v0x600004c481b0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c48240_0 .var "state", 0 0;
v0x600004c482d0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b997210 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ca80 .functor BUFT 1, L_0x600000fbaee0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb23978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155caf0 .functor BUFT 1, o0x7fab8bb23978, C4<0>, C4<0>, C4<0>;
v0x600004c48d80_0 .net8 "Bitline1", 0 0, p0x7fab8bb238b8;  1 drivers, strength-aware
v0x600004c48e10_0 .net8 "Bitline2", 0 0, p0x7fab8bb238e8;  1 drivers, strength-aware
v0x600004c48ea0_0 .net "D", 0 0, L_0x600000fbbca0;  1 drivers
v0x600004c48f30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c48fc0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c49050_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c490e0_0 .net *"_ivl_0", 0 0, L_0x600000fbaee0;  1 drivers
v0x600004c49170_0 .net *"_ivl_6", 0 0, L_0x600000fbaf80;  1 drivers
; Elide local net with no drivers, v0x600004c49200_0 name=_ivl_8
v0x600004c49290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c49320_0 .net "dffOut", 0 0, v0x600004c48c60_0;  1 drivers
v0x600004c493b0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbaee0 .functor MUXZ 1, v0x600004c48c60_0, L_0x600000fbbca0, L_0x60000153b410, C4<>;
L_0x600000fbaf80 .functor MUXZ 1, v0x600004c48c60_0, L_0x600000fbbca0, L_0x60000153b410, C4<>;
S_0x7fab8b997380 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b997210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c48a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c48ab0_0 .net "d", 0 0, L_0x600000fbbca0;  alias, 1 drivers
v0x600004c48b40_0 .net "q", 0 0, v0x600004c48c60_0;  alias, 1 drivers
v0x600004c48bd0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c48c60_0 .var "state", 0 0;
v0x600004c48cf0_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9974f0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155cb60 .functor BUFT 1, L_0x600000fbb020, C4<0>, C4<0>, C4<0>;
o0x7fab8bb23d68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155cbd0 .functor BUFT 1, o0x7fab8bb23d68, C4<0>, C4<0>, C4<0>;
v0x600004c497a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb23ca8;  1 drivers, strength-aware
v0x600004c49830_0 .net8 "Bitline2", 0 0, p0x7fab8bb23cd8;  1 drivers, strength-aware
v0x600004c498c0_0 .net "D", 0 0, L_0x600000fbbd40;  1 drivers
v0x600004c49950_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c499e0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c49a70_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c49b00_0 .net *"_ivl_0", 0 0, L_0x600000fbb020;  1 drivers
v0x600004c49b90_0 .net *"_ivl_6", 0 0, L_0x600000fbb0c0;  1 drivers
; Elide local net with no drivers, v0x600004c49c20_0 name=_ivl_8
v0x600004c49cb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c49d40_0 .net "dffOut", 0 0, v0x600004c49680_0;  1 drivers
v0x600004c49dd0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbb020 .functor MUXZ 1, v0x600004c49680_0, L_0x600000fbbd40, L_0x60000153b410, C4<>;
L_0x600000fbb0c0 .functor MUXZ 1, v0x600004c49680_0, L_0x600000fbbd40, L_0x60000153b410, C4<>;
S_0x7fab8b997660 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9974f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c49440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c494d0_0 .net "d", 0 0, L_0x600000fbbd40;  alias, 1 drivers
v0x600004c49560_0 .net "q", 0 0, v0x600004c49680_0;  alias, 1 drivers
v0x600004c495f0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c49680_0 .var "state", 0 0;
v0x600004c49710_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b9977d0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155cc40 .functor BUFT 1, L_0x600000fbb160, C4<0>, C4<0>, C4<0>;
o0x7fab8bb24158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155ccb0 .functor BUFT 1, o0x7fab8bb24158, C4<0>, C4<0>, C4<0>;
v0x600004c4a1c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb24098;  1 drivers, strength-aware
v0x600004c4a250_0 .net8 "Bitline2", 0 0, p0x7fab8bb240c8;  1 drivers, strength-aware
v0x600004c4a2e0_0 .net "D", 0 0, L_0x600000fbbde0;  1 drivers
v0x600004c4a370_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c4a400_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c4a490_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c4a520_0 .net *"_ivl_0", 0 0, L_0x600000fbb160;  1 drivers
v0x600004c4a5b0_0 .net *"_ivl_6", 0 0, L_0x600000fbb200;  1 drivers
; Elide local net with no drivers, v0x600004c4a640_0 name=_ivl_8
v0x600004c4a6d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4a760_0 .net "dffOut", 0 0, v0x600004c4a0a0_0;  1 drivers
v0x600004c4a7f0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbb160 .functor MUXZ 1, v0x600004c4a0a0_0, L_0x600000fbbde0, L_0x60000153b410, C4<>;
L_0x600000fbb200 .functor MUXZ 1, v0x600004c4a0a0_0, L_0x600000fbbde0, L_0x60000153b410, C4<>;
S_0x7fab8b997940 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9977d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c49e60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c49ef0_0 .net "d", 0 0, L_0x600000fbbde0;  alias, 1 drivers
v0x600004c49f80_0 .net "q", 0 0, v0x600004c4a0a0_0;  alias, 1 drivers
v0x600004c4a010_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c4a0a0_0 .var "state", 0 0;
v0x600004c4a130_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b997ab0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155cd20 .functor BUFT 1, L_0x600000fbb2a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb24548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155cd90 .functor BUFT 1, o0x7fab8bb24548, C4<0>, C4<0>, C4<0>;
v0x600004c4abe0_0 .net8 "Bitline1", 0 0, p0x7fab8bb24488;  1 drivers, strength-aware
v0x600004c4ac70_0 .net8 "Bitline2", 0 0, p0x7fab8bb244b8;  1 drivers, strength-aware
v0x600004c4ad00_0 .net "D", 0 0, L_0x600000fbbe80;  1 drivers
v0x600004c4ad90_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c4ae20_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c4aeb0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c4af40_0 .net *"_ivl_0", 0 0, L_0x600000fbb2a0;  1 drivers
v0x600004c4afd0_0 .net *"_ivl_6", 0 0, L_0x600000fbb340;  1 drivers
; Elide local net with no drivers, v0x600004c4b060_0 name=_ivl_8
v0x600004c4b0f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4b180_0 .net "dffOut", 0 0, v0x600004c4aac0_0;  1 drivers
v0x600004c4b210_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbb2a0 .functor MUXZ 1, v0x600004c4aac0_0, L_0x600000fbbe80, L_0x60000153b410, C4<>;
L_0x600000fbb340 .functor MUXZ 1, v0x600004c4aac0_0, L_0x600000fbbe80, L_0x60000153b410, C4<>;
S_0x7fab8b997c20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b997ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c4a880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4a910_0 .net "d", 0 0, L_0x600000fbbe80;  alias, 1 drivers
v0x600004c4a9a0_0 .net "q", 0 0, v0x600004c4aac0_0;  alias, 1 drivers
v0x600004c4aa30_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c4aac0_0 .var "state", 0 0;
v0x600004c4ab50_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b997d90 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ce00 .functor BUFT 1, L_0x600000fbb3e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb24938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155ce70 .functor BUFT 1, o0x7fab8bb24938, C4<0>, C4<0>, C4<0>;
v0x600004c4b600_0 .net8 "Bitline1", 0 0, p0x7fab8bb24878;  1 drivers, strength-aware
v0x600004c4b690_0 .net8 "Bitline2", 0 0, p0x7fab8bb248a8;  1 drivers, strength-aware
v0x600004c4b720_0 .net "D", 0 0, L_0x600000fbbf20;  1 drivers
v0x600004c4b7b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c4b840_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c4b8d0_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c4b960_0 .net *"_ivl_0", 0 0, L_0x600000fbb3e0;  1 drivers
v0x600004c4b9f0_0 .net *"_ivl_6", 0 0, L_0x600000fbb480;  1 drivers
; Elide local net with no drivers, v0x600004c4ba80_0 name=_ivl_8
v0x600004c4bb10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4bba0_0 .net "dffOut", 0 0, v0x600004c4b4e0_0;  1 drivers
v0x600004c4bc30_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbb3e0 .functor MUXZ 1, v0x600004c4b4e0_0, L_0x600000fbbf20, L_0x60000153b410, C4<>;
L_0x600000fbb480 .functor MUXZ 1, v0x600004c4b4e0_0, L_0x600000fbbf20, L_0x60000153b410, C4<>;
S_0x7fab8b997f00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b997d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c4b2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4b330_0 .net "d", 0 0, L_0x600000fbbf20;  alias, 1 drivers
v0x600004c4b3c0_0 .net "q", 0 0, v0x600004c4b4e0_0;  alias, 1 drivers
v0x600004c4b450_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c4b4e0_0 .var "state", 0 0;
v0x600004c4b570_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b998070 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9953e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155cee0 .functor BUFT 1, L_0x600000fbb520, C4<0>, C4<0>, C4<0>;
o0x7fab8bb24d28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155cf50 .functor BUFT 1, o0x7fab8bb24d28, C4<0>, C4<0>, C4<0>;
v0x600004c4c090_0 .net8 "Bitline1", 0 0, p0x7fab8bb24c68;  1 drivers, strength-aware
v0x600004c4c120_0 .net8 "Bitline2", 0 0, p0x7fab8bb24c98;  1 drivers, strength-aware
v0x600004c4c1b0_0 .net "D", 0 0, L_0x600000fbc000;  1 drivers
v0x600004c4c240_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93170;  alias, 1 drivers
v0x600004c4c2d0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb931b8;  alias, 1 drivers
v0x600004c4c360_0 .net "WriteEnable", 0 0, L_0x60000153b410;  alias, 1 drivers
v0x600004c4c3f0_0 .net *"_ivl_0", 0 0, L_0x600000fbb520;  1 drivers
v0x600004c4c480_0 .net *"_ivl_6", 0 0, L_0x600000fbb5c0;  1 drivers
; Elide local net with no drivers, v0x600004c4c510_0 name=_ivl_8
v0x600004c4c5a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4c630_0 .net "dffOut", 0 0, v0x600004c4bf00_0;  1 drivers
v0x600004c4c6c0_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
L_0x600000fbb520 .functor MUXZ 1, v0x600004c4bf00_0, L_0x600000fbc000, L_0x60000153b410, C4<>;
L_0x600000fbb5c0 .functor MUXZ 1, v0x600004c4bf00_0, L_0x600000fbc000, L_0x60000153b410, C4<>;
S_0x7fab8b9981e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b998070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c4bcc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4bd50_0 .net "d", 0 0, L_0x600000fbc000;  alias, 1 drivers
v0x600004c4bde0_0 .net "q", 0 0, v0x600004c4bf00_0;  alias, 1 drivers
v0x600004c4be70_0 .net "rst", 0 0, L_0x60000153b480;  alias, 1 drivers
v0x600004c4bf00_0 .var "state", 0 0;
v0x600004c4c000_0 .net "wen", 0 0, L_0x60000153b410;  alias, 1 drivers
S_0x7fab8b998750 .scope module, "flg_reg0" "FLAG_reg" 7 211, 24 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 3 "flags";
    .port_info 5 /OUTPUT 1 "N_flag";
    .port_info 6 /OUTPUT 1 "Z_flag";
    .port_info 7 /OUTPUT 1 "V_flag";
L_0x6000015335d0 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x600001533560 .functor AND 1, L_0x600001532e60, L_0x600000fcfde0, C4<1>, C4<1>;
L_0x600001533330 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x6000015332c0 .functor AND 1, L_0x600001532e60, L_0x600000fd0000, C4<1>, C4<1>;
L_0x600001533090 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x600001533020 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x600001532fb0 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x600001532f40 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
v0x600004c4f180_0 .net "N_flag", 0 0, L_0x600000fd0320;  1 drivers
v0x600004c4f210_0 .net "V_flag", 0 0, L_0x600000fd0460;  1 drivers
v0x600004c4f2a0_0 .net "Z_flag", 0 0, L_0x600000fd05a0;  1 drivers
v0x600004c4f330_0 .net *"_ivl_15", 1 0, L_0x600000fcff20;  1 drivers
v0x600004c4f3c0_0 .net *"_ivl_17", 0 0, L_0x600000fd0000;  1 drivers
v0x600004c4f450_0 .net *"_ivl_3", 1 0, L_0x600000fcfd40;  1 drivers
v0x600004c4f4e0_0 .net *"_ivl_31", 0 0, L_0x600001533020;  1 drivers
L_0x7fab8bb93fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c4f570_0 .net/2u *"_ivl_33", 0 0, L_0x7fab8bb93fc8;  1 drivers
v0x600004c4f600_0 .net *"_ivl_36", 0 0, L_0x600000fd0280;  1 drivers
v0x600004c4f690_0 .net *"_ivl_39", 0 0, L_0x600001532fb0;  1 drivers
L_0x7fab8bb94010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c4f720_0 .net/2u *"_ivl_41", 0 0, L_0x7fab8bb94010;  1 drivers
v0x600004c4f7b0_0 .net *"_ivl_44", 0 0, L_0x600000fd03c0;  1 drivers
v0x600004c4f840_0 .net *"_ivl_47", 0 0, L_0x600001532f40;  1 drivers
L_0x7fab8bb94058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c4f8d0_0 .net/2u *"_ivl_49", 0 0, L_0x7fab8bb94058;  1 drivers
v0x600004c4f960_0 .net *"_ivl_5", 0 0, L_0x600000fcfde0;  1 drivers
v0x600004c4f9f0_0 .net *"_ivl_52", 0 0, L_0x600000fd0500;  1 drivers
v0x600004c4fa80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4fb10_0 .net "en", 0 0, L_0x600001532e60;  1 drivers
v0x600004c4fba0_0 .net "flagOuputs", 2 0, L_0x600000fd01e0;  1 drivers
v0x600004c4fc30_0 .net "flags", 2 0, L_0x6000008280a0;  alias, 1 drivers
v0x600004c4fcc0_0 .net "opcode", 2 0, L_0x600000fd06e0;  1 drivers
v0x600004c4fd50_0 .net "rst_n", 0 0, v0x600004d73060_0;  alias, 1 drivers
L_0x600000fcfd40 .part L_0x600000fd06e0, 1, 2;
L_0x600000fcfde0 .reduce/nor L_0x600000fcfd40;
L_0x600000fcfe80 .part L_0x6000008280a0, 2, 1;
L_0x600000fcff20 .part L_0x600000fd06e0, 1, 2;
L_0x600000fd0000 .reduce/nor L_0x600000fcff20;
L_0x600000fd00a0 .part L_0x6000008280a0, 1, 1;
L_0x600000fd0140 .part L_0x6000008280a0, 0, 1;
L_0x600000fd01e0 .concat8 [ 1 1 1 0], v0x600004c4ed00_0, v0x600004c4e2e0_0, v0x600004c4d8c0_0;
L_0x600000fd0280 .part L_0x600000fd01e0, 2, 1;
L_0x600000fd0320 .functor MUXZ 1, L_0x600000fd0280, L_0x7fab8bb93fc8, L_0x600001533020, C4<>;
L_0x600000fd03c0 .part L_0x600000fd01e0, 1, 1;
L_0x600000fd0460 .functor MUXZ 1, L_0x600000fd03c0, L_0x7fab8bb94010, L_0x600001532fb0, C4<>;
L_0x600000fd0500 .part L_0x600000fd01e0, 0, 1;
L_0x600000fd05a0 .functor MUXZ 1, L_0x600000fd0500, L_0x7fab8bb94058, L_0x600001532f40, C4<>;
S_0x7fab8b9988c0 .scope module, "regn" "BitReg" 24 12, 5 20 0, S_0x7fab8b998750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001533720 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
L_0x600001533640 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
v0x600004c4d9e0_0 .net "D", 0 0, L_0x600000fcfe80;  1 drivers
v0x600004c4da70_0 .net "Q", 0 0, v0x600004c4d8c0_0;  1 drivers
v0x600004c4db00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4db90_0 .net "interQ", 0 0, L_0x600001533790;  1 drivers
v0x600004c4dc20_0 .net "rst", 0 0, L_0x6000015335d0;  1 drivers
v0x600004c4dcb0_0 .net "wen", 0 0, L_0x600001533560;  1 drivers
S_0x7fab8b998a30 .scope module, "flop0" "dff" 5 26, 5 2 0, S_0x7fab8b9988c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001533790 .functor BUFZ 1, v0x600004c4d560_0, C4<0>, C4<0>, C4<0>;
v0x600004c4d320_0 .net "clk", 0 0, L_0x600001533720;  1 drivers
v0x600004c4d3b0_0 .net "d", 0 0, L_0x600000fcfe80;  alias, 1 drivers
v0x600004c4d440_0 .net "q", 0 0, L_0x600001533790;  alias, 1 drivers
v0x600004c4d4d0_0 .net "rst", 0 0, L_0x6000015335d0;  alias, 1 drivers
v0x600004c4d560_0 .var "state", 0 0;
v0x600004c4d5f0_0 .net "wen", 0 0, L_0x600001533560;  alias, 1 drivers
E_0x6000024d52c0 .event posedge, v0x600004c4d320_0;
S_0x7fab8b998ba0 .scope module, "flop1" "dff" 5 27, 5 2 0, S_0x7fab8b9988c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c4d680_0 .net "clk", 0 0, L_0x600001533640;  1 drivers
v0x600004c4d710_0 .net "d", 0 0, L_0x600001533790;  alias, 1 drivers
v0x600004c4d7a0_0 .net "q", 0 0, v0x600004c4d8c0_0;  alias, 1 drivers
v0x600004c4d830_0 .net "rst", 0 0, L_0x6000015335d0;  alias, 1 drivers
v0x600004c4d8c0_0 .var "state", 0 0;
v0x600004c4d950_0 .net "wen", 0 0, L_0x600001533560;  alias, 1 drivers
E_0x6000024d5340 .event posedge, v0x600004c4d680_0;
S_0x7fab8b998d10 .scope module, "regv" "BitReg" 24 14, 5 20 0, S_0x7fab8b998750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001533480 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000015333a0 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
v0x600004c4e400_0 .net "D", 0 0, L_0x600000fd00a0;  1 drivers
v0x600004c4e490_0 .net "Q", 0 0, v0x600004c4e2e0_0;  1 drivers
v0x600004c4e520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4e5b0_0 .net "interQ", 0 0, L_0x6000015334f0;  1 drivers
v0x600004c4e640_0 .net "rst", 0 0, L_0x600001533330;  1 drivers
v0x600004c4e6d0_0 .net "wen", 0 0, L_0x6000015332c0;  1 drivers
S_0x7fab8b998e80 .scope module, "flop0" "dff" 5 26, 5 2 0, S_0x7fab8b998d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000015334f0 .functor BUFZ 1, v0x600004c4df80_0, C4<0>, C4<0>, C4<0>;
v0x600004c4dd40_0 .net "clk", 0 0, L_0x600001533480;  1 drivers
v0x600004c4ddd0_0 .net "d", 0 0, L_0x600000fd00a0;  alias, 1 drivers
v0x600004c4de60_0 .net "q", 0 0, L_0x6000015334f0;  alias, 1 drivers
v0x600004c4def0_0 .net "rst", 0 0, L_0x600001533330;  alias, 1 drivers
v0x600004c4df80_0 .var "state", 0 0;
v0x600004c4e010_0 .net "wen", 0 0, L_0x6000015332c0;  alias, 1 drivers
E_0x6000024d54c0 .event posedge, v0x600004c4dd40_0;
S_0x7fab8b998ff0 .scope module, "flop1" "dff" 5 27, 5 2 0, S_0x7fab8b998d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c4e0a0_0 .net "clk", 0 0, L_0x6000015333a0;  1 drivers
v0x600004c4e130_0 .net "d", 0 0, L_0x6000015334f0;  alias, 1 drivers
v0x600004c4e1c0_0 .net "q", 0 0, v0x600004c4e2e0_0;  alias, 1 drivers
v0x600004c4e250_0 .net "rst", 0 0, L_0x600001533330;  alias, 1 drivers
v0x600004c4e2e0_0 .var "state", 0 0;
v0x600004c4e370_0 .net "wen", 0 0, L_0x6000015332c0;  alias, 1 drivers
E_0x6000024d5540 .event posedge, v0x600004c4e0a0_0;
S_0x7fab8b999160 .scope module, "regz" "BitReg" 24 16, 5 20 0, S_0x7fab8b998750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x6000015331e0 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
L_0x600001533100 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
v0x600004c4ee20_0 .net "D", 0 0, L_0x600000fd0140;  1 drivers
v0x600004c4eeb0_0 .net "Q", 0 0, v0x600004c4ed00_0;  1 drivers
v0x600004c4ef40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c4efd0_0 .net "interQ", 0 0, L_0x600001533250;  1 drivers
v0x600004c4f060_0 .net "rst", 0 0, L_0x600001533090;  1 drivers
v0x600004c4f0f0_0 .net "wen", 0 0, L_0x600001532e60;  alias, 1 drivers
S_0x7fab8b9992d0 .scope module, "flop0" "dff" 5 26, 5 2 0, S_0x7fab8b999160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001533250 .functor BUFZ 1, v0x600004c4e9a0_0, C4<0>, C4<0>, C4<0>;
v0x600004c4e760_0 .net "clk", 0 0, L_0x6000015331e0;  1 drivers
v0x600004c4e7f0_0 .net "d", 0 0, L_0x600000fd0140;  alias, 1 drivers
v0x600004c4e880_0 .net "q", 0 0, L_0x600001533250;  alias, 1 drivers
v0x600004c4e910_0 .net "rst", 0 0, L_0x600001533090;  alias, 1 drivers
v0x600004c4e9a0_0 .var "state", 0 0;
v0x600004c4ea30_0 .net "wen", 0 0, L_0x600001532e60;  alias, 1 drivers
E_0x6000024d56c0 .event posedge, v0x600004c4e760_0;
S_0x7fab8b999440 .scope module, "flop1" "dff" 5 27, 5 2 0, S_0x7fab8b999160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c4eac0_0 .net "clk", 0 0, L_0x600001533100;  1 drivers
v0x600004c4eb50_0 .net "d", 0 0, L_0x600001533250;  alias, 1 drivers
v0x600004c4ebe0_0 .net "q", 0 0, v0x600004c4ed00_0;  alias, 1 drivers
v0x600004c4ec70_0 .net "rst", 0 0, L_0x600001533090;  alias, 1 drivers
v0x600004c4ed00_0 .var "state", 0 0;
v0x600004c4ed90_0 .net "wen", 0 0, L_0x600001532e60;  alias, 1 drivers
E_0x6000024d5740 .event posedge, v0x600004c4eac0_0;
S_0x7fab8b9995b0 .scope module, "frwd_unit" "Forwarding_Unit" 7 299, 25 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X_M_RegWrite";
    .port_info 1 /INPUT 1 "X_M_MemWrite";
    .port_info 2 /INPUT 1 "M_W_RegWrite";
    .port_info 3 /INPUT 4 "X_M_reg_dest";
    .port_info 4 /INPUT 4 "M_W_reg_dest";
    .port_info 5 /INPUT 4 "D_X_reg_source1";
    .port_info 6 /INPUT 4 "D_X_reg_source2";
    .port_info 7 /INPUT 4 "X_M_reg_source2";
    .port_info 8 /OUTPUT 1 "EXtoEX_frwdA";
    .port_info 9 /OUTPUT 1 "EXtoEX_frwdB";
    .port_info 10 /OUTPUT 1 "MEMtoMEM_frwdB";
    .port_info 11 /OUTPUT 1 "MEMtoEX_frwdA";
    .port_info 12 /OUTPUT 1 "MEMtoEX_frwdB";
L_0x600001557b80 .functor AND 1, v0x600004c29170_0, L_0x6000008281e0, C4<1>, C4<1>;
L_0x600001557bf0 .functor NOT 1, L_0x600000828280, C4<0>, C4<0>, C4<0>;
L_0x600001557c60 .functor AND 1, L_0x600001557b80, L_0x600001557bf0, C4<1>, C4<1>;
L_0x600001557cd0 .functor AND 1, v0x600004c29170_0, L_0x600000828320, C4<1>, C4<1>;
L_0x600001557d40 .functor NOT 1, L_0x6000008283c0, C4<0>, C4<0>, C4<0>;
L_0x600001557db0 .functor AND 1, L_0x600001557cd0, L_0x600001557d40, C4<1>, C4<1>;
L_0x600001557e20 .functor AND 1, v0x600004c28ab0_0, v0x600000eed320_0, C4<1>, C4<1>;
L_0x600001557e90 .functor AND 1, L_0x600001557e20, L_0x600000828460, C4<1>, C4<1>;
L_0x600001557f00 .functor NOT 1, L_0x600000828500, C4<0>, C4<0>, C4<0>;
L_0x600001557f70 .functor AND 1, L_0x600001557e90, L_0x600001557f00, C4<1>, C4<1>;
L_0x600001558000 .functor AND 1, v0x600000eed320_0, L_0x6000008285a0, C4<1>, C4<1>;
L_0x600001558070 .functor AND 1, v0x600004c29170_0, L_0x600000828640, C4<1>, C4<1>;
L_0x6000015580e0 .functor AND 1, L_0x600001558070, L_0x6000008286e0, C4<1>, C4<1>;
L_0x6000015581c0 .functor NOT 1, L_0x6000015580e0, C4<0>, C4<0>, C4<0>;
L_0x600001558230 .functor AND 1, L_0x600001558000, L_0x6000015581c0, C4<1>, C4<1>;
L_0x600001558150 .functor NOT 1, L_0x600000828780, C4<0>, C4<0>, C4<0>;
L_0x6000015582a0 .functor AND 1, L_0x600001558230, L_0x600001558150, C4<1>, C4<1>;
L_0x600001558310 .functor AND 1, v0x600000eed320_0, L_0x600000828820, C4<1>, C4<1>;
L_0x600001558380 .functor AND 1, v0x600004c29170_0, L_0x6000008288c0, C4<1>, C4<1>;
L_0x600001558460 .functor AND 1, L_0x600001558380, L_0x600000828a00, C4<1>, C4<1>;
L_0x6000015584d0 .functor NOT 1, L_0x600001558460, C4<0>, C4<0>, C4<0>;
L_0x600001558540 .functor AND 1, L_0x600001558310, L_0x6000015584d0, C4<1>, C4<1>;
L_0x6000015585b0 .functor NOT 1, L_0x600000828960, C4<0>, C4<0>, C4<0>;
L_0x600001558620 .functor AND 1, L_0x600001558540, L_0x6000015585b0, C4<1>, C4<1>;
v0x600004c4fde0_0 .net "D_X_reg_source1", 3 0, L_0x600000f87480;  alias, 1 drivers
v0x600004c4fe70_0 .net "D_X_reg_source2", 3 0, L_0x600000f877a0;  alias, 1 drivers
v0x600004c4ff00_0 .net "EXtoEX_frwdA", 0 0, L_0x600001557c60;  alias, 1 drivers
v0x600004c50000_0 .net "EXtoEX_frwdB", 0 0, L_0x600001557db0;  alias, 1 drivers
v0x600004c50090_0 .net "MEMtoEX_frwdA", 0 0, L_0x6000015582a0;  alias, 1 drivers
v0x600004c50120_0 .net "MEMtoEX_frwdB", 0 0, L_0x600001558620;  alias, 1 drivers
v0x600004c501b0_0 .net "MEMtoMEM_frwdB", 0 0, L_0x600001557f70;  alias, 1 drivers
v0x600004c50240_0 .net "M_W_RegWrite", 0 0, v0x600000eed320_0;  alias, 1 drivers
v0x600004c502d0_0 .net "M_W_reg_dest", 3 0, L_0x600000828d20;  alias, 1 drivers
v0x600004c50360_0 .net "X_M_MemWrite", 0 0, v0x600004c28ab0_0;  alias, 1 drivers
v0x600004c503f0_0 .net "X_M_RegWrite", 0 0, v0x600004c29170_0;  alias, 1 drivers
v0x600004c50480_0 .net "X_M_reg_dest", 3 0, L_0x600000fd2800;  alias, 1 drivers
v0x600004c50510_0 .net "X_M_reg_source2", 3 0, L_0x600000fd2b20;  alias, 1 drivers
v0x600004c505a0_0 .net *"_ivl_0", 0 0, L_0x6000008281e0;  1 drivers
v0x600004c50630_0 .net *"_ivl_12", 0 0, L_0x600000828320;  1 drivers
v0x600004c506c0_0 .net *"_ivl_14", 0 0, L_0x600001557cd0;  1 drivers
L_0x7fab8bb95c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004c50750_0 .net/2u *"_ivl_16", 3 0, L_0x7fab8bb95c30;  1 drivers
v0x600004c507e0_0 .net *"_ivl_18", 0 0, L_0x6000008283c0;  1 drivers
v0x600004c50870_0 .net *"_ivl_2", 0 0, L_0x600001557b80;  1 drivers
v0x600004c50900_0 .net *"_ivl_20", 0 0, L_0x600001557d40;  1 drivers
v0x600004c50990_0 .net *"_ivl_24", 0 0, L_0x600001557e20;  1 drivers
v0x600004c50a20_0 .net *"_ivl_26", 0 0, L_0x600000828460;  1 drivers
v0x600004c50ab0_0 .net *"_ivl_28", 0 0, L_0x600001557e90;  1 drivers
L_0x7fab8bb95c78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004c50b40_0 .net/2u *"_ivl_30", 3 0, L_0x7fab8bb95c78;  1 drivers
v0x600004c50bd0_0 .net *"_ivl_32", 0 0, L_0x600000828500;  1 drivers
v0x600004c50c60_0 .net *"_ivl_34", 0 0, L_0x600001557f00;  1 drivers
v0x600004c50cf0_0 .net *"_ivl_38", 0 0, L_0x6000008285a0;  1 drivers
L_0x7fab8bb95be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004c50d80_0 .net/2u *"_ivl_4", 3 0, L_0x7fab8bb95be8;  1 drivers
v0x600004c50e10_0 .net *"_ivl_40", 0 0, L_0x600001558000;  1 drivers
v0x600004c50ea0_0 .net *"_ivl_42", 0 0, L_0x600000828640;  1 drivers
v0x600004c50f30_0 .net *"_ivl_44", 0 0, L_0x600001558070;  1 drivers
L_0x7fab8bb95cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004c50fc0_0 .net/2u *"_ivl_46", 3 0, L_0x7fab8bb95cc0;  1 drivers
v0x600004c51050_0 .net *"_ivl_48", 0 0, L_0x6000008286e0;  1 drivers
v0x600004c510e0_0 .net *"_ivl_50", 0 0, L_0x6000015580e0;  1 drivers
v0x600004c51170_0 .net *"_ivl_52", 0 0, L_0x6000015581c0;  1 drivers
v0x600004c51200_0 .net *"_ivl_54", 0 0, L_0x600001558230;  1 drivers
L_0x7fab8bb95d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004c51290_0 .net/2u *"_ivl_56", 3 0, L_0x7fab8bb95d08;  1 drivers
v0x600004c51320_0 .net *"_ivl_58", 0 0, L_0x600000828780;  1 drivers
v0x600004c513b0_0 .net *"_ivl_6", 0 0, L_0x600000828280;  1 drivers
v0x600004c51440_0 .net *"_ivl_60", 0 0, L_0x600001558150;  1 drivers
v0x600004c514d0_0 .net *"_ivl_64", 0 0, L_0x600000828820;  1 drivers
v0x600004c51560_0 .net *"_ivl_66", 0 0, L_0x600001558310;  1 drivers
v0x600004c515f0_0 .net *"_ivl_68", 0 0, L_0x6000008288c0;  1 drivers
v0x600004c51680_0 .net *"_ivl_70", 0 0, L_0x600001558380;  1 drivers
L_0x7fab8bb95d50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004c51710_0 .net/2u *"_ivl_72", 3 0, L_0x7fab8bb95d50;  1 drivers
v0x600004c517a0_0 .net *"_ivl_74", 0 0, L_0x600000828a00;  1 drivers
v0x600004c51830_0 .net *"_ivl_76", 0 0, L_0x600001558460;  1 drivers
v0x600004c518c0_0 .net *"_ivl_78", 0 0, L_0x6000015584d0;  1 drivers
v0x600004c51950_0 .net *"_ivl_8", 0 0, L_0x600001557bf0;  1 drivers
v0x600004c519e0_0 .net *"_ivl_80", 0 0, L_0x600001558540;  1 drivers
L_0x7fab8bb95d98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004c51a70_0 .net/2u *"_ivl_82", 3 0, L_0x7fab8bb95d98;  1 drivers
v0x600004c51b00_0 .net *"_ivl_84", 0 0, L_0x600000828960;  1 drivers
v0x600004c51b90_0 .net *"_ivl_86", 0 0, L_0x6000015585b0;  1 drivers
L_0x6000008281e0 .cmp/eq 4, L_0x600000fd2800, L_0x600000f87480;
L_0x600000828280 .cmp/eq 4, L_0x600000f87480, L_0x7fab8bb95be8;
L_0x600000828320 .cmp/eq 4, L_0x600000fd2800, L_0x600000f877a0;
L_0x6000008283c0 .cmp/eq 4, L_0x600000f877a0, L_0x7fab8bb95c30;
L_0x600000828460 .cmp/eq 4, L_0x600000828d20, L_0x600000fd2b20;
L_0x600000828500 .cmp/eq 4, L_0x600000828d20, L_0x7fab8bb95c78;
L_0x6000008285a0 .cmp/eq 4, L_0x600000828d20, L_0x600000f87480;
L_0x600000828640 .cmp/eq 4, L_0x600000fd2800, L_0x600000f87480;
L_0x6000008286e0 .cmp/ne 4, L_0x600000fd2800, L_0x7fab8bb95cc0;
L_0x600000828780 .cmp/eq 4, L_0x600000828d20, L_0x7fab8bb95d08;
L_0x600000828820 .cmp/eq 4, L_0x600000828d20, L_0x600000f877a0;
L_0x6000008288c0 .cmp/eq 4, L_0x600000fd2800, L_0x600000f877a0;
L_0x600000828a00 .cmp/ne 4, L_0x600000fd2800, L_0x7fab8bb95d50;
L_0x600000828960 .cmp/eq 4, L_0x600000828d20, L_0x7fab8bb95d98;
S_0x7fab8b999920 .scope module, "hazard_detect0" "Data_Hazard_Detect" 7 216, 26 6 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 4 "D_X_destination_reg";
    .port_info 2 /INPUT 4 "D_source_reg";
    .port_info 3 /OUTPUT 1 "stall";
L_0x600001532df0 .functor AND 1, L_0x600000fd08c0, L_0x600000fd0960, C4<1>, C4<1>;
v0x600004c51c20_0 .net "D_X_destination_reg", 3 0, L_0x600000f87160;  alias, 1 drivers
v0x600004c51cb0_0 .net "D_source_reg", 3 0, L_0x600000f930c0;  alias, 1 drivers
L_0x7fab8bb940a0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600004c51d40_0 .net/2u *"_ivl_0", 3 0, L_0x7fab8bb940a0;  1 drivers
v0x600004c51dd0_0 .net *"_ivl_2", 0 0, L_0x600000fd08c0;  1 drivers
v0x600004c51e60_0 .net *"_ivl_4", 0 0, L_0x600000fd0960;  1 drivers
v0x600004c51ef0_0 .net "opcode", 3 0, L_0x600000fd0a00;  1 drivers
v0x600004c51f80_0 .net "stall", 0 0, L_0x600001532df0;  alias, 1 drivers
L_0x600000fd08c0 .cmp/eq 4, L_0x600000fd0a00, L_0x7fab8bb940a0;
L_0x600000fd0960 .cmp/eq 4, L_0x600000f87160, L_0x600000f930c0;
S_0x7fab8b999a90 .scope module, "inst_memory" "memory1c" 7 121, 22 31 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x6000024d5a00 .param/l "ADDR_WIDTH" 0 22 33, +C4<00000000000000000000000000010000>;
L_0x7fab8bb93560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001568fc0 .functor NOT 1, L_0x7fab8bb93560, C4<0>, C4<0>, C4<0>;
L_0x7fab8bb93518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600001568f50 .functor AND 1, L_0x7fab8bb93518, L_0x600001568fc0, C4<1>, C4<1>;
v0x600004c52010_0 .net *"_ivl_0", 0 0, L_0x600001568fc0;  1 drivers
L_0x7fab8bb93440 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600004c520a0_0 .net *"_ivl_11", 2 0, L_0x7fab8bb93440;  1 drivers
v0x600004c52130_0 .net *"_ivl_12", 15 0, L_0x600000f5b7a0;  1 drivers
L_0x7fab8bb93488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600004c521c0_0 .net/2u *"_ivl_14", 15 0, L_0x7fab8bb93488;  1 drivers
v0x600004c52250_0 .net *"_ivl_2", 0 0, L_0x600001568f50;  1 drivers
v0x600004c522e0_0 .net *"_ivl_4", 15 0, L_0x600000f5b5c0;  1 drivers
v0x600004c52370_0 .net *"_ivl_7", 14 0, L_0x600000f5b660;  1 drivers
v0x600004c52400_0 .net *"_ivl_8", 17 0, L_0x600000f5b700;  1 drivers
v0x600004c52490_0 .net "addr", 15 0, L_0x600000f5b520;  alias, 1 drivers
v0x600004c52520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
L_0x7fab8bb934d0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600004c525b0_0 .net "data_in", 15 0, L_0x7fab8bb934d0;  1 drivers
v0x600004c52640_0 .net "data_out", 15 0, L_0x600000f5b840;  alias, 1 drivers
v0x600004c526d0_0 .net "enable", 0 0, L_0x7fab8bb93518;  1 drivers
v0x600004c52760_0 .var "loaded", 0 0;
v0x600004c527f0 .array "mem", 65535 0, 15 0;
L_0x7fab8bb935a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c52880_0 .net "rst", 0 0, L_0x7fab8bb935a8;  1 drivers
v0x600004c52910_0 .net "wr", 0 0, L_0x7fab8bb93560;  1 drivers
L_0x600000f5b5c0 .array/port v0x600004c527f0, L_0x600000f5b700;
L_0x600000f5b660 .part L_0x600000f5b520, 1, 15;
L_0x600000f5b700 .concat [ 15 3 0 0], L_0x600000f5b660, L_0x7fab8bb93440;
L_0x600000f5b7a0 .concat [ 16 0 0 0], L_0x600000f5b5c0;
L_0x600000f5b840 .functor MUXZ 16, L_0x7fab8bb93488, L_0x600000f5b7a0, L_0x600001568f50, C4<>;
S_0x7fab8b999c00 .scope module, "pc0" "PC" 7 118, 27 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "next";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "PC";
L_0x600001568d20 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
L_0x600001568cb0 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x600001568c40 .functor NOT 1, v0x600004d72eb0_0, C4<0>, C4<0>, C4<0>;
L_0x600001568bd0 .functor AND 1, L_0x600001569030, L_0x600001568c40, C4<1>, C4<1>;
L_0x600001569260 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
L_0x6000015691f0 .functor AND 1, L_0x600001569030, v0x600004d72eb0_0, C4<1>, C4<1>;
L_0x600001569180 .functor NOT 1, v0x600004d73060_0, C4<0>, C4<0>, C4<0>;
v0x600004ca78d0_0 .net "PC", 15 0, L_0x600000f5b520;  alias, 1 drivers
v0x600004ca7960_0 .net *"_ivl_20", 0 0, L_0x600001569180;  1 drivers
L_0x7fab8bb933b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600004ca79f0_0 .net/2u *"_ivl_22", 15 0, L_0x7fab8bb933b0;  1 drivers
v0x600004ca7a80_0 .net *"_ivl_25", 0 0, L_0x600000f5b3e0;  1 drivers
L_0x7fab8bb933f8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600004ca7b10_0 .net/2u *"_ivl_26", 15 0, L_0x7fab8bb933f8;  1 drivers
v0x600004ca7ba0_0 .net *"_ivl_28", 15 0, L_0x600000f5b480;  1 drivers
v0x600004ca7c30_0 .net *"_ivl_4", 0 0, L_0x600001568c40;  1 drivers
o0x7fab8bb2b5c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14b80 .island tran;
p0x7fab8bb2b5c8 .port I0x600003f14b80, o0x7fab8bb2b5c8;
v0x600004ca7cc0_0 .net8 "blank1", 15 0, p0x7fab8bb2b5c8;  0 drivers, strength-aware
o0x7fab8bb2f798 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14d20 .island tran;
p0x7fab8bb2f798 .port I0x600003f14d20, o0x7fab8bb2f798;
v0x600004ca7d50_0 .net8 "blank2", 15 0, p0x7fab8bb2f798;  0 drivers, strength-aware
v0x600004ca7de0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca7e70_0 .net "en", 0 0, L_0x600001569030;  1 drivers
o0x7fab8bb2b598 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14a80 .island tran;
p0x7fab8bb2b598 .port I0x600003f14a80, o0x7fab8bb2b598;
v0x600004ca7f00_0 .net8 "internalPC1", 15 0, p0x7fab8bb2b598;  0 drivers, strength-aware
o0x7fab8bb2f768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f14c60 .island tran;
p0x7fab8bb2f768 .port I0x600003f14c60, o0x7fab8bb2f768;
v0x600004ca8000_0 .net8 "internalPC2", 15 0, p0x7fab8bb2f768;  0 drivers, strength-aware
v0x600004ca8090_0 .net "next", 15 0, o0x7fab8bb2b5f8;  alias, 0 drivers
v0x600004ca8120_0 .net "rst_n", 0 0, v0x600004d73060_0;  alias, 1 drivers
L_0x600000f5b3e0 .reduce/and p0x7fab8bb2f768;
L_0x600000f5b480 .functor MUXZ 16, p0x7fab8bb2f768, L_0x7fab8bb933f8, L_0x600000f5b3e0, C4<>;
L_0x600000f5b520 .functor MUXZ 16, L_0x600000f5b480, L_0x7fab8bb933b0, L_0x600001569180, C4<>;
S_0x7fab8b999d70 .scope module, "reg0" "Register" 27 11, 5 100 0, S_0x7fab8b999c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c5ccf0_0 .net8 "Bitline1", 15 0, p0x7fab8bb2b598;  alias, 0 drivers, strength-aware
v0x600004c5cd80_0 .net8 "Bitline2", 15 0, p0x7fab8bb2b5c8;  alias, 0 drivers, strength-aware
v0x600004c5ce10_0 .net "D", 15 0, o0x7fab8bb2b5f8;  alias, 0 drivers
L_0x7fab8bb93290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004c5cea0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  1 drivers
L_0x7fab8bb932d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004c5cf30_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  1 drivers
v0x600004c5cfc0_0 .net "WriteReg", 0 0, L_0x600001568bd0;  1 drivers
v0x600004c5d050_0 .net "clk", 0 0, L_0x600001568d20;  1 drivers
v0x600004c5d0e0_0 .net "rst", 0 0, L_0x600001568cb0;  1 drivers
L_0x600000f58be0 .part o0x7fab8bb2b5f8, 0, 1;
L_0x600000f58c80 .part o0x7fab8bb2b5f8, 1, 1;
L_0x600000f58d20 .part o0x7fab8bb2b5f8, 2, 1;
L_0x600000f58dc0 .part o0x7fab8bb2b5f8, 3, 1;
L_0x600000f58e60 .part o0x7fab8bb2b5f8, 4, 1;
L_0x600000f58f00 .part o0x7fab8bb2b5f8, 5, 1;
L_0x600000f58fa0 .part o0x7fab8bb2b5f8, 6, 1;
L_0x600000f59040 .part o0x7fab8bb2b5f8, 7, 1;
L_0x600000f590e0 .part o0x7fab8bb2b5f8, 8, 1;
L_0x600000f59180 .part o0x7fab8bb2b5f8, 9, 1;
L_0x600000f59220 .part o0x7fab8bb2b5f8, 10, 1;
L_0x600000f592c0 .part o0x7fab8bb2b5f8, 11, 1;
L_0x600000f59360 .part o0x7fab8bb2b5f8, 12, 1;
L_0x600000f59400 .part o0x7fab8bb2b5f8, 13, 1;
L_0x600000f594a0 .part o0x7fab8bb2b5f8, 14, 1;
L_0x600000f59540 .part o0x7fab8bb2b5f8, 15, 1;
p0x7fab8bb277b8 .port I0x600003f14a80, L_0x60000155ddc0;
 .tranvp 16 1 0, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb277b8;
p0x7fab8bb27c08 .port I0x600003f14a80, L_0x60000155dea0;
 .tranvp 16 1 1, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb27c08;
p0x7fab8bb27ff8 .port I0x600003f14a80, L_0x60000155df80;
 .tranvp 16 1 2, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb27ff8;
p0x7fab8bb283e8 .port I0x600003f14a80, L_0x60000155e060;
 .tranvp 16 1 3, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb283e8;
p0x7fab8bb287d8 .port I0x600003f14a80, L_0x60000155e140;
 .tranvp 16 1 4, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb287d8;
p0x7fab8bb28bc8 .port I0x600003f14a80, L_0x60000155e220;
 .tranvp 16 1 5, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb28bc8;
p0x7fab8bb28fb8 .port I0x600003f14a80, L_0x60000155e300;
 .tranvp 16 1 6, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb28fb8;
p0x7fab8bb293a8 .port I0x600003f14a80, L_0x60000155e3e0;
 .tranvp 16 1 7, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb293a8;
p0x7fab8bb29798 .port I0x600003f14a80, L_0x60000155e4c0;
 .tranvp 16 1 8, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb29798;
p0x7fab8bb29b88 .port I0x600003f14a80, L_0x60000155e5a0;
 .tranvp 16 1 9, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb29b88;
p0x7fab8bb29f78 .port I0x600003f14a80, L_0x60000155e680;
 .tranvp 16 1 10, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb29f78;
p0x7fab8bb2a368 .port I0x600003f14a80, L_0x60000155e760;
 .tranvp 16 1 11, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb2a368;
p0x7fab8bb2a758 .port I0x600003f14a80, L_0x60000155e840;
 .tranvp 16 1 12, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb2a758;
p0x7fab8bb2ab48 .port I0x600003f14a80, L_0x60000155e920;
 .tranvp 16 1 13, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb2ab48;
p0x7fab8bb2af38 .port I0x600003f14a80, L_0x60000155ea00;
 .tranvp 16 1 14, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb2af38;
p0x7fab8bb2b328 .port I0x600003f14a80, L_0x60000155eae0;
 .tranvp 16 1 15, I0x600003f14a80, p0x7fab8bb2b598 p0x7fab8bb2b328;
p0x7fab8bb277e8 .port I0x600003f14b80, L_0x60000155de30;
 .tranvp 16 1 0, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb277e8;
p0x7fab8bb27c38 .port I0x600003f14b80, L_0x60000155df10;
 .tranvp 16 1 1, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb27c38;
p0x7fab8bb28028 .port I0x600003f14b80, L_0x60000155dff0;
 .tranvp 16 1 2, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb28028;
p0x7fab8bb28418 .port I0x600003f14b80, L_0x60000155e0d0;
 .tranvp 16 1 3, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb28418;
p0x7fab8bb28808 .port I0x600003f14b80, L_0x60000155e1b0;
 .tranvp 16 1 4, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb28808;
p0x7fab8bb28bf8 .port I0x600003f14b80, L_0x60000155e290;
 .tranvp 16 1 5, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb28bf8;
p0x7fab8bb28fe8 .port I0x600003f14b80, L_0x60000155e370;
 .tranvp 16 1 6, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb28fe8;
p0x7fab8bb293d8 .port I0x600003f14b80, L_0x60000155e450;
 .tranvp 16 1 7, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb293d8;
p0x7fab8bb297c8 .port I0x600003f14b80, L_0x60000155e530;
 .tranvp 16 1 8, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb297c8;
p0x7fab8bb29bb8 .port I0x600003f14b80, L_0x60000155e610;
 .tranvp 16 1 9, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb29bb8;
p0x7fab8bb29fa8 .port I0x600003f14b80, L_0x60000155e6f0;
 .tranvp 16 1 10, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb29fa8;
p0x7fab8bb2a398 .port I0x600003f14b80, L_0x60000155e7d0;
 .tranvp 16 1 11, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb2a398;
p0x7fab8bb2a788 .port I0x600003f14b80, L_0x60000155e8b0;
 .tranvp 16 1 12, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb2a788;
p0x7fab8bb2ab78 .port I0x600003f14b80, L_0x60000155e990;
 .tranvp 16 1 13, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb2ab78;
p0x7fab8bb2af68 .port I0x600003f14b80, L_0x60000155ea70;
 .tranvp 16 1 14, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb2af68;
p0x7fab8bb2b358 .port I0x600003f14b80, L_0x60000155eb50;
 .tranvp 16 1 15, I0x600003f14b80, p0x7fab8bb2b5c8 p0x7fab8bb2b358;
S_0x7fab8b999ee0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ddc0 .functor BUFT 1, L_0x600000fbdea0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb278d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155de30 .functor BUFT 1, o0x7fab8bb278d8, C4<0>, C4<0>, C4<0>;
v0x600004c52d00_0 .net8 "Bitline1", 0 0, p0x7fab8bb277b8;  1 drivers, strength-aware
v0x600004c52d90_0 .net8 "Bitline2", 0 0, p0x7fab8bb277e8;  1 drivers, strength-aware
v0x600004c52e20_0 .net "D", 0 0, L_0x600000f58be0;  1 drivers
v0x600004c52eb0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c52f40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c52fd0_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c53060_0 .net *"_ivl_0", 0 0, L_0x600000fbdea0;  1 drivers
v0x600004c530f0_0 .net *"_ivl_6", 0 0, L_0x600000fbdf40;  1 drivers
; Elide local net with no drivers, v0x600004c53180_0 name=_ivl_8
v0x600004c53210_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c532a0_0 .net "dffOut", 0 0, v0x600004c52be0_0;  1 drivers
v0x600004c53330_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbdea0 .functor MUXZ 1, v0x600004c52be0_0, L_0x600000f58be0, L_0x600001568bd0, C4<>;
L_0x600000fbdf40 .functor MUXZ 1, v0x600004c52be0_0, L_0x600000f58be0, L_0x600001568bd0, C4<>;
S_0x7fab8b99a050 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b999ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c529a0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c52a30_0 .net "d", 0 0, L_0x600000f58be0;  alias, 1 drivers
v0x600004c52ac0_0 .net "q", 0 0, v0x600004c52be0_0;  alias, 1 drivers
v0x600004c52b50_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c52be0_0 .var "state", 0 0;
v0x600004c52c70_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
E_0x6000024d5b80 .event posedge, v0x600004c529a0_0;
S_0x7fab8b99a1c0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155dea0 .functor BUFT 1, L_0x600000fbdfe0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb27cc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155df10 .functor BUFT 1, o0x7fab8bb27cc8, C4<0>, C4<0>, C4<0>;
v0x600004c53720_0 .net8 "Bitline1", 0 0, p0x7fab8bb27c08;  1 drivers, strength-aware
v0x600004c537b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb27c38;  1 drivers, strength-aware
v0x600004c53840_0 .net "D", 0 0, L_0x600000f58c80;  1 drivers
v0x600004c538d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c53960_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c539f0_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c53a80_0 .net *"_ivl_0", 0 0, L_0x600000fbdfe0;  1 drivers
v0x600004c53b10_0 .net *"_ivl_6", 0 0, L_0x600000fbe080;  1 drivers
; Elide local net with no drivers, v0x600004c53ba0_0 name=_ivl_8
v0x600004c53c30_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c53cc0_0 .net "dffOut", 0 0, v0x600004c53600_0;  1 drivers
v0x600004c53d50_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbdfe0 .functor MUXZ 1, v0x600004c53600_0, L_0x600000f58c80, L_0x600001568bd0, C4<>;
L_0x600000fbe080 .functor MUXZ 1, v0x600004c53600_0, L_0x600000f58c80, L_0x600001568bd0, C4<>;
S_0x7fab8b99a330 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99a1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c533c0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c53450_0 .net "d", 0 0, L_0x600000f58c80;  alias, 1 drivers
v0x600004c534e0_0 .net "q", 0 0, v0x600004c53600_0;  alias, 1 drivers
v0x600004c53570_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c53600_0 .var "state", 0 0;
v0x600004c53690_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99a4a0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155df80 .functor BUFT 1, L_0x600000fbe120, C4<0>, C4<0>, C4<0>;
o0x7fab8bb280b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155dff0 .functor BUFT 1, o0x7fab8bb280b8, C4<0>, C4<0>, C4<0>;
v0x600004c541b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb27ff8;  1 drivers, strength-aware
v0x600004c54240_0 .net8 "Bitline2", 0 0, p0x7fab8bb28028;  1 drivers, strength-aware
v0x600004c542d0_0 .net "D", 0 0, L_0x600000f58d20;  1 drivers
v0x600004c54360_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c543f0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c54480_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c54510_0 .net *"_ivl_0", 0 0, L_0x600000fbe120;  1 drivers
v0x600004c545a0_0 .net *"_ivl_6", 0 0, L_0x600000fbe1c0;  1 drivers
; Elide local net with no drivers, v0x600004c54630_0 name=_ivl_8
v0x600004c546c0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c54750_0 .net "dffOut", 0 0, v0x600004c54090_0;  1 drivers
v0x600004c547e0_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbe120 .functor MUXZ 1, v0x600004c54090_0, L_0x600000f58d20, L_0x600001568bd0, C4<>;
L_0x600000fbe1c0 .functor MUXZ 1, v0x600004c54090_0, L_0x600000f58d20, L_0x600001568bd0, C4<>;
S_0x7fab8b99a610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c53de0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c53e70_0 .net "d", 0 0, L_0x600000f58d20;  alias, 1 drivers
v0x600004c53f00_0 .net "q", 0 0, v0x600004c54090_0;  alias, 1 drivers
v0x600004c54000_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c54090_0 .var "state", 0 0;
v0x600004c54120_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99a780 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e060 .functor BUFT 1, L_0x600000fbe260, C4<0>, C4<0>, C4<0>;
o0x7fab8bb284a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e0d0 .functor BUFT 1, o0x7fab8bb284a8, C4<0>, C4<0>, C4<0>;
v0x600004c54bd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb283e8;  1 drivers, strength-aware
v0x600004c54c60_0 .net8 "Bitline2", 0 0, p0x7fab8bb28418;  1 drivers, strength-aware
v0x600004c54cf0_0 .net "D", 0 0, L_0x600000f58dc0;  1 drivers
v0x600004c54d80_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c54e10_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c54ea0_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c54f30_0 .net *"_ivl_0", 0 0, L_0x600000fbe260;  1 drivers
v0x600004c54fc0_0 .net *"_ivl_6", 0 0, L_0x600000fbe300;  1 drivers
; Elide local net with no drivers, v0x600004c55050_0 name=_ivl_8
v0x600004c550e0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c55170_0 .net "dffOut", 0 0, v0x600004c54ab0_0;  1 drivers
v0x600004c55200_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbe260 .functor MUXZ 1, v0x600004c54ab0_0, L_0x600000f58dc0, L_0x600001568bd0, C4<>;
L_0x600000fbe300 .functor MUXZ 1, v0x600004c54ab0_0, L_0x600000f58dc0, L_0x600001568bd0, C4<>;
S_0x7fab8b99a8f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99a780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c54870_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c54900_0 .net "d", 0 0, L_0x600000f58dc0;  alias, 1 drivers
v0x600004c54990_0 .net "q", 0 0, v0x600004c54ab0_0;  alias, 1 drivers
v0x600004c54a20_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c54ab0_0 .var "state", 0 0;
v0x600004c54b40_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99aa60 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e140 .functor BUFT 1, L_0x600000fbe3a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb28898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e1b0 .functor BUFT 1, o0x7fab8bb28898, C4<0>, C4<0>, C4<0>;
v0x600004c555f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb287d8;  1 drivers, strength-aware
v0x600004c55680_0 .net8 "Bitline2", 0 0, p0x7fab8bb28808;  1 drivers, strength-aware
v0x600004c55710_0 .net "D", 0 0, L_0x600000f58e60;  1 drivers
v0x600004c557a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c55830_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c558c0_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c55950_0 .net *"_ivl_0", 0 0, L_0x600000fbe3a0;  1 drivers
v0x600004c559e0_0 .net *"_ivl_6", 0 0, L_0x600000fbe440;  1 drivers
; Elide local net with no drivers, v0x600004c55a70_0 name=_ivl_8
v0x600004c55b00_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c55b90_0 .net "dffOut", 0 0, v0x600004c554d0_0;  1 drivers
v0x600004c55c20_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbe3a0 .functor MUXZ 1, v0x600004c554d0_0, L_0x600000f58e60, L_0x600001568bd0, C4<>;
L_0x600000fbe440 .functor MUXZ 1, v0x600004c554d0_0, L_0x600000f58e60, L_0x600001568bd0, C4<>;
S_0x7fab8b99abd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99aa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c55290_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c55320_0 .net "d", 0 0, L_0x600000f58e60;  alias, 1 drivers
v0x600004c553b0_0 .net "q", 0 0, v0x600004c554d0_0;  alias, 1 drivers
v0x600004c55440_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c554d0_0 .var "state", 0 0;
v0x600004c55560_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99ad40 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e220 .functor BUFT 1, L_0x600000fbe4e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb28c88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e290 .functor BUFT 1, o0x7fab8bb28c88, C4<0>, C4<0>, C4<0>;
v0x600004c56010_0 .net8 "Bitline1", 0 0, p0x7fab8bb28bc8;  1 drivers, strength-aware
v0x600004c560a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb28bf8;  1 drivers, strength-aware
v0x600004c56130_0 .net "D", 0 0, L_0x600000f58f00;  1 drivers
v0x600004c561c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c56250_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c562e0_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c56370_0 .net *"_ivl_0", 0 0, L_0x600000fbe4e0;  1 drivers
v0x600004c56400_0 .net *"_ivl_6", 0 0, L_0x600000fbe580;  1 drivers
; Elide local net with no drivers, v0x600004c56490_0 name=_ivl_8
v0x600004c56520_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c565b0_0 .net "dffOut", 0 0, v0x600004c55ef0_0;  1 drivers
v0x600004c56640_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbe4e0 .functor MUXZ 1, v0x600004c55ef0_0, L_0x600000f58f00, L_0x600001568bd0, C4<>;
L_0x600000fbe580 .functor MUXZ 1, v0x600004c55ef0_0, L_0x600000f58f00, L_0x600001568bd0, C4<>;
S_0x7fab8b99aeb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99ad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c55cb0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c55d40_0 .net "d", 0 0, L_0x600000f58f00;  alias, 1 drivers
v0x600004c55dd0_0 .net "q", 0 0, v0x600004c55ef0_0;  alias, 1 drivers
v0x600004c55e60_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c55ef0_0 .var "state", 0 0;
v0x600004c55f80_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99b020 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e300 .functor BUFT 1, L_0x600000fbe620, C4<0>, C4<0>, C4<0>;
o0x7fab8bb29078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e370 .functor BUFT 1, o0x7fab8bb29078, C4<0>, C4<0>, C4<0>;
v0x600004c56a30_0 .net8 "Bitline1", 0 0, p0x7fab8bb28fb8;  1 drivers, strength-aware
v0x600004c56ac0_0 .net8 "Bitline2", 0 0, p0x7fab8bb28fe8;  1 drivers, strength-aware
v0x600004c56b50_0 .net "D", 0 0, L_0x600000f58fa0;  1 drivers
v0x600004c56be0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c56c70_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c56d00_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c56d90_0 .net *"_ivl_0", 0 0, L_0x600000fbe620;  1 drivers
v0x600004c56e20_0 .net *"_ivl_6", 0 0, L_0x600000fbe6c0;  1 drivers
; Elide local net with no drivers, v0x600004c56eb0_0 name=_ivl_8
v0x600004c56f40_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c56fd0_0 .net "dffOut", 0 0, v0x600004c56910_0;  1 drivers
v0x600004c57060_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbe620 .functor MUXZ 1, v0x600004c56910_0, L_0x600000f58fa0, L_0x600001568bd0, C4<>;
L_0x600000fbe6c0 .functor MUXZ 1, v0x600004c56910_0, L_0x600000f58fa0, L_0x600001568bd0, C4<>;
S_0x7fab8b99b190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99b020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c566d0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c56760_0 .net "d", 0 0, L_0x600000f58fa0;  alias, 1 drivers
v0x600004c567f0_0 .net "q", 0 0, v0x600004c56910_0;  alias, 1 drivers
v0x600004c56880_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c56910_0 .var "state", 0 0;
v0x600004c569a0_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99b300 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e3e0 .functor BUFT 1, L_0x600000fbe760, C4<0>, C4<0>, C4<0>;
o0x7fab8bb29468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e450 .functor BUFT 1, o0x7fab8bb29468, C4<0>, C4<0>, C4<0>;
v0x600004c57450_0 .net8 "Bitline1", 0 0, p0x7fab8bb293a8;  1 drivers, strength-aware
v0x600004c574e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb293d8;  1 drivers, strength-aware
v0x600004c57570_0 .net "D", 0 0, L_0x600000f59040;  1 drivers
v0x600004c57600_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c57690_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c57720_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c577b0_0 .net *"_ivl_0", 0 0, L_0x600000fbe760;  1 drivers
v0x600004c57840_0 .net *"_ivl_6", 0 0, L_0x600000fbe800;  1 drivers
; Elide local net with no drivers, v0x600004c578d0_0 name=_ivl_8
v0x600004c57960_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c579f0_0 .net "dffOut", 0 0, v0x600004c57330_0;  1 drivers
v0x600004c57a80_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbe760 .functor MUXZ 1, v0x600004c57330_0, L_0x600000f59040, L_0x600001568bd0, C4<>;
L_0x600000fbe800 .functor MUXZ 1, v0x600004c57330_0, L_0x600000f59040, L_0x600001568bd0, C4<>;
S_0x7fab8b99b470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99b300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c570f0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c57180_0 .net "d", 0 0, L_0x600000f59040;  alias, 1 drivers
v0x600004c57210_0 .net "q", 0 0, v0x600004c57330_0;  alias, 1 drivers
v0x600004c572a0_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c57330_0 .var "state", 0 0;
v0x600004c573c0_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99b5e0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e4c0 .functor BUFT 1, L_0x600000fbe8a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb29858 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e530 .functor BUFT 1, o0x7fab8bb29858, C4<0>, C4<0>, C4<0>;
v0x600004c57e70_0 .net8 "Bitline1", 0 0, p0x7fab8bb29798;  1 drivers, strength-aware
v0x600004c57f00_0 .net8 "Bitline2", 0 0, p0x7fab8bb297c8;  1 drivers, strength-aware
v0x600004c58000_0 .net "D", 0 0, L_0x600000f590e0;  1 drivers
v0x600004c58090_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c58120_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c581b0_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c58240_0 .net *"_ivl_0", 0 0, L_0x600000fbe8a0;  1 drivers
v0x600004c582d0_0 .net *"_ivl_6", 0 0, L_0x600000fbe940;  1 drivers
; Elide local net with no drivers, v0x600004c58360_0 name=_ivl_8
v0x600004c583f0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c58480_0 .net "dffOut", 0 0, v0x600004c57d50_0;  1 drivers
v0x600004c58510_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbe8a0 .functor MUXZ 1, v0x600004c57d50_0, L_0x600000f590e0, L_0x600001568bd0, C4<>;
L_0x600000fbe940 .functor MUXZ 1, v0x600004c57d50_0, L_0x600000f590e0, L_0x600001568bd0, C4<>;
S_0x7fab8b99b750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99b5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c57b10_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c57ba0_0 .net "d", 0 0, L_0x600000f590e0;  alias, 1 drivers
v0x600004c57c30_0 .net "q", 0 0, v0x600004c57d50_0;  alias, 1 drivers
v0x600004c57cc0_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c57d50_0 .var "state", 0 0;
v0x600004c57de0_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99bec0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e5a0 .functor BUFT 1, L_0x600000fbe9e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb29c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e610 .functor BUFT 1, o0x7fab8bb29c48, C4<0>, C4<0>, C4<0>;
v0x600004c58900_0 .net8 "Bitline1", 0 0, p0x7fab8bb29b88;  1 drivers, strength-aware
v0x600004c58990_0 .net8 "Bitline2", 0 0, p0x7fab8bb29bb8;  1 drivers, strength-aware
v0x600004c58a20_0 .net "D", 0 0, L_0x600000f59180;  1 drivers
v0x600004c58ab0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c58b40_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c58bd0_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c58c60_0 .net *"_ivl_0", 0 0, L_0x600000fbe9e0;  1 drivers
v0x600004c58cf0_0 .net *"_ivl_6", 0 0, L_0x600000fbea80;  1 drivers
; Elide local net with no drivers, v0x600004c58d80_0 name=_ivl_8
v0x600004c58e10_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c58ea0_0 .net "dffOut", 0 0, v0x600004c587e0_0;  1 drivers
v0x600004c58f30_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000fbe9e0 .functor MUXZ 1, v0x600004c587e0_0, L_0x600000f59180, L_0x600001568bd0, C4<>;
L_0x600000fbea80 .functor MUXZ 1, v0x600004c587e0_0, L_0x600000f59180, L_0x600001568bd0, C4<>;
S_0x7fab8b99c030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99bec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c585a0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c58630_0 .net "d", 0 0, L_0x600000f59180;  alias, 1 drivers
v0x600004c586c0_0 .net "q", 0 0, v0x600004c587e0_0;  alias, 1 drivers
v0x600004c58750_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c587e0_0 .var "state", 0 0;
v0x600004c58870_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99c1a0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e680 .functor BUFT 1, L_0x600000f58460, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2a038 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e6f0 .functor BUFT 1, o0x7fab8bb2a038, C4<0>, C4<0>, C4<0>;
v0x600004c59320_0 .net8 "Bitline1", 0 0, p0x7fab8bb29f78;  1 drivers, strength-aware
v0x600004c593b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb29fa8;  1 drivers, strength-aware
v0x600004c59440_0 .net "D", 0 0, L_0x600000f59220;  1 drivers
v0x600004c594d0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c59560_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c595f0_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c59680_0 .net *"_ivl_0", 0 0, L_0x600000f58460;  1 drivers
v0x600004c59710_0 .net *"_ivl_6", 0 0, L_0x600000f58500;  1 drivers
; Elide local net with no drivers, v0x600004c597a0_0 name=_ivl_8
v0x600004c59830_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c598c0_0 .net "dffOut", 0 0, v0x600004c59200_0;  1 drivers
v0x600004c59950_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000f58460 .functor MUXZ 1, v0x600004c59200_0, L_0x600000f59220, L_0x600001568bd0, C4<>;
L_0x600000f58500 .functor MUXZ 1, v0x600004c59200_0, L_0x600000f59220, L_0x600001568bd0, C4<>;
S_0x7fab8b99c310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99c1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c58fc0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c59050_0 .net "d", 0 0, L_0x600000f59220;  alias, 1 drivers
v0x600004c590e0_0 .net "q", 0 0, v0x600004c59200_0;  alias, 1 drivers
v0x600004c59170_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c59200_0 .var "state", 0 0;
v0x600004c59290_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99c480 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e760 .functor BUFT 1, L_0x600000f585a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2a428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e7d0 .functor BUFT 1, o0x7fab8bb2a428, C4<0>, C4<0>, C4<0>;
v0x600004c59d40_0 .net8 "Bitline1", 0 0, p0x7fab8bb2a368;  1 drivers, strength-aware
v0x600004c59dd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2a398;  1 drivers, strength-aware
v0x600004c59e60_0 .net "D", 0 0, L_0x600000f592c0;  1 drivers
v0x600004c59ef0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c59f80_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c5a010_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c5a0a0_0 .net *"_ivl_0", 0 0, L_0x600000f585a0;  1 drivers
v0x600004c5a130_0 .net *"_ivl_6", 0 0, L_0x600000f58640;  1 drivers
; Elide local net with no drivers, v0x600004c5a1c0_0 name=_ivl_8
v0x600004c5a250_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5a2e0_0 .net "dffOut", 0 0, v0x600004c59c20_0;  1 drivers
v0x600004c5a370_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000f585a0 .functor MUXZ 1, v0x600004c59c20_0, L_0x600000f592c0, L_0x600001568bd0, C4<>;
L_0x600000f58640 .functor MUXZ 1, v0x600004c59c20_0, L_0x600000f592c0, L_0x600001568bd0, C4<>;
S_0x7fab8b99c5f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99c480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c599e0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c59a70_0 .net "d", 0 0, L_0x600000f592c0;  alias, 1 drivers
v0x600004c59b00_0 .net "q", 0 0, v0x600004c59c20_0;  alias, 1 drivers
v0x600004c59b90_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c59c20_0 .var "state", 0 0;
v0x600004c59cb0_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99c760 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e840 .functor BUFT 1, L_0x600000f586e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2a818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e8b0 .functor BUFT 1, o0x7fab8bb2a818, C4<0>, C4<0>, C4<0>;
v0x600004c5a760_0 .net8 "Bitline1", 0 0, p0x7fab8bb2a758;  1 drivers, strength-aware
v0x600004c5a7f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2a788;  1 drivers, strength-aware
v0x600004c5a880_0 .net "D", 0 0, L_0x600000f59360;  1 drivers
v0x600004c5a910_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c5a9a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c5aa30_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c5aac0_0 .net *"_ivl_0", 0 0, L_0x600000f586e0;  1 drivers
v0x600004c5ab50_0 .net *"_ivl_6", 0 0, L_0x600000f58780;  1 drivers
; Elide local net with no drivers, v0x600004c5abe0_0 name=_ivl_8
v0x600004c5ac70_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5ad00_0 .net "dffOut", 0 0, v0x600004c5a640_0;  1 drivers
v0x600004c5ad90_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000f586e0 .functor MUXZ 1, v0x600004c5a640_0, L_0x600000f59360, L_0x600001568bd0, C4<>;
L_0x600000f58780 .functor MUXZ 1, v0x600004c5a640_0, L_0x600000f59360, L_0x600001568bd0, C4<>;
S_0x7fab8b99c8d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99c760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5a400_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5a490_0 .net "d", 0 0, L_0x600000f59360;  alias, 1 drivers
v0x600004c5a520_0 .net "q", 0 0, v0x600004c5a640_0;  alias, 1 drivers
v0x600004c5a5b0_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c5a640_0 .var "state", 0 0;
v0x600004c5a6d0_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99ca40 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155e920 .functor BUFT 1, L_0x600000f58820, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2ac08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155e990 .functor BUFT 1, o0x7fab8bb2ac08, C4<0>, C4<0>, C4<0>;
v0x600004c5b180_0 .net8 "Bitline1", 0 0, p0x7fab8bb2ab48;  1 drivers, strength-aware
v0x600004c5b210_0 .net8 "Bitline2", 0 0, p0x7fab8bb2ab78;  1 drivers, strength-aware
v0x600004c5b2a0_0 .net "D", 0 0, L_0x600000f59400;  1 drivers
v0x600004c5b330_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c5b3c0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c5b450_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c5b4e0_0 .net *"_ivl_0", 0 0, L_0x600000f58820;  1 drivers
v0x600004c5b570_0 .net *"_ivl_6", 0 0, L_0x600000f588c0;  1 drivers
; Elide local net with no drivers, v0x600004c5b600_0 name=_ivl_8
v0x600004c5b690_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5b720_0 .net "dffOut", 0 0, v0x600004c5b060_0;  1 drivers
v0x600004c5b7b0_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000f58820 .functor MUXZ 1, v0x600004c5b060_0, L_0x600000f59400, L_0x600001568bd0, C4<>;
L_0x600000f588c0 .functor MUXZ 1, v0x600004c5b060_0, L_0x600000f59400, L_0x600001568bd0, C4<>;
S_0x7fab8b99cbb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99ca40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5ae20_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5aeb0_0 .net "d", 0 0, L_0x600000f59400;  alias, 1 drivers
v0x600004c5af40_0 .net "q", 0 0, v0x600004c5b060_0;  alias, 1 drivers
v0x600004c5afd0_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c5b060_0 .var "state", 0 0;
v0x600004c5b0f0_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99cd20 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ea00 .functor BUFT 1, L_0x600000f58960, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2aff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155ea70 .functor BUFT 1, o0x7fab8bb2aff8, C4<0>, C4<0>, C4<0>;
v0x600004c5bba0_0 .net8 "Bitline1", 0 0, p0x7fab8bb2af38;  1 drivers, strength-aware
v0x600004c5bc30_0 .net8 "Bitline2", 0 0, p0x7fab8bb2af68;  1 drivers, strength-aware
v0x600004c5bcc0_0 .net "D", 0 0, L_0x600000f594a0;  1 drivers
v0x600004c5bd50_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c5bde0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c5be70_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c5bf00_0 .net *"_ivl_0", 0 0, L_0x600000f58960;  1 drivers
v0x600004c5c000_0 .net *"_ivl_6", 0 0, L_0x600000f58a00;  1 drivers
; Elide local net with no drivers, v0x600004c5c090_0 name=_ivl_8
v0x600004c5c120_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5c1b0_0 .net "dffOut", 0 0, v0x600004c5ba80_0;  1 drivers
v0x600004c5c240_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000f58960 .functor MUXZ 1, v0x600004c5ba80_0, L_0x600000f594a0, L_0x600001568bd0, C4<>;
L_0x600000f58a00 .functor MUXZ 1, v0x600004c5ba80_0, L_0x600000f594a0, L_0x600001568bd0, C4<>;
S_0x7fab8b99ce90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99cd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5b840_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5b8d0_0 .net "d", 0 0, L_0x600000f594a0;  alias, 1 drivers
v0x600004c5b960_0 .net "q", 0 0, v0x600004c5ba80_0;  alias, 1 drivers
v0x600004c5b9f0_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c5ba80_0 .var "state", 0 0;
v0x600004c5bb10_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99d000 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b999d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155eae0 .functor BUFT 1, L_0x600000f58aa0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2b3e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155eb50 .functor BUFT 1, o0x7fab8bb2b3e8, C4<0>, C4<0>, C4<0>;
v0x600004c5c630_0 .net8 "Bitline1", 0 0, p0x7fab8bb2b328;  1 drivers, strength-aware
v0x600004c5c6c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2b358;  1 drivers, strength-aware
v0x600004c5c750_0 .net "D", 0 0, L_0x600000f59540;  1 drivers
v0x600004c5c7e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93290;  alias, 1 drivers
v0x600004c5c870_0 .net "ReadEnable2", 0 0, L_0x7fab8bb932d8;  alias, 1 drivers
v0x600004c5c900_0 .net "WriteEnable", 0 0, L_0x600001568bd0;  alias, 1 drivers
v0x600004c5c990_0 .net *"_ivl_0", 0 0, L_0x600000f58aa0;  1 drivers
v0x600004c5ca20_0 .net *"_ivl_6", 0 0, L_0x600000f58b40;  1 drivers
; Elide local net with no drivers, v0x600004c5cab0_0 name=_ivl_8
v0x600004c5cb40_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5cbd0_0 .net "dffOut", 0 0, v0x600004c5c510_0;  1 drivers
v0x600004c5cc60_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
L_0x600000f58aa0 .functor MUXZ 1, v0x600004c5c510_0, L_0x600000f59540, L_0x600001568bd0, C4<>;
L_0x600000f58b40 .functor MUXZ 1, v0x600004c5c510_0, L_0x600000f59540, L_0x600001568bd0, C4<>;
S_0x7fab8b99d170 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99d000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5c2d0_0 .net "clk", 0 0, L_0x600001568d20;  alias, 1 drivers
v0x600004c5c360_0 .net "d", 0 0, L_0x600000f59540;  alias, 1 drivers
v0x600004c5c3f0_0 .net "q", 0 0, v0x600004c5c510_0;  alias, 1 drivers
v0x600004c5c480_0 .net "rst", 0 0, L_0x600001568cb0;  alias, 1 drivers
v0x600004c5c510_0 .var "state", 0 0;
v0x600004c5c5a0_0 .net "wen", 0 0, L_0x600001568bd0;  alias, 1 drivers
S_0x7fab8b99b8c0 .scope module, "reg1" "Register" 27 22, 5 100 0, S_0x7fab8b999c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004ca7450_0 .net8 "Bitline1", 15 0, p0x7fab8bb2f768;  alias, 0 drivers, strength-aware
v0x600004ca74e0_0 .net8 "Bitline2", 15 0, p0x7fab8bb2f798;  alias, 0 drivers, strength-aware
v0x600004ca7570_0 .net8 "D", 15 0, p0x7fab8bb2b598;  alias, 0 drivers, strength-aware
L_0x7fab8bb93320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004ca7600_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  1 drivers
L_0x7fab8bb93368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004ca7690_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  1 drivers
v0x600004ca7720_0 .net "WriteReg", 0 0, L_0x6000015691f0;  1 drivers
v0x600004ca77b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca7840_0 .net "rst", 0 0, L_0x600001569260;  1 drivers
L_0x600000f5a9e0 .part p0x7fab8bb2b598, 0, 1;
L_0x600000f5aa80 .part p0x7fab8bb2b598, 1, 1;
L_0x600000f5ab20 .part p0x7fab8bb2b598, 2, 1;
L_0x600000f5abc0 .part p0x7fab8bb2b598, 3, 1;
L_0x600000f5ac60 .part p0x7fab8bb2b598, 4, 1;
L_0x600000f5ad00 .part p0x7fab8bb2b598, 5, 1;
L_0x600000f5ada0 .part p0x7fab8bb2b598, 6, 1;
L_0x600000f5ae40 .part p0x7fab8bb2b598, 7, 1;
L_0x600000f5aee0 .part p0x7fab8bb2b598, 8, 1;
L_0x600000f5af80 .part p0x7fab8bb2b598, 9, 1;
L_0x600000f5b020 .part p0x7fab8bb2b598, 10, 1;
L_0x600000f5b0c0 .part p0x7fab8bb2b598, 11, 1;
L_0x600000f5b160 .part p0x7fab8bb2b598, 12, 1;
L_0x600000f5b200 .part p0x7fab8bb2b598, 13, 1;
L_0x600000f5b2a0 .part p0x7fab8bb2b598, 14, 1;
L_0x600000f5b340 .part p0x7fab8bb2b598, 15, 1;
p0x7fab8bb2b988 .port I0x600003f14c60, L_0x60000155ebc0;
 .tranvp 16 1 0, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2b988;
p0x7fab8bb2bdd8 .port I0x600003f14c60, L_0x60000155eca0;
 .tranvp 16 1 1, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2bdd8;
p0x7fab8bb2c1c8 .port I0x600003f14c60, L_0x60000155ed80;
 .tranvp 16 1 2, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2c1c8;
p0x7fab8bb2c5b8 .port I0x600003f14c60, L_0x60000155ee60;
 .tranvp 16 1 3, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2c5b8;
p0x7fab8bb2c9a8 .port I0x600003f14c60, L_0x60000155ef40;
 .tranvp 16 1 4, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2c9a8;
p0x7fab8bb2cd98 .port I0x600003f14c60, L_0x60000155f020;
 .tranvp 16 1 5, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2cd98;
p0x7fab8bb2d188 .port I0x600003f14c60, L_0x60000155f100;
 .tranvp 16 1 6, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2d188;
p0x7fab8bb2d578 .port I0x600003f14c60, L_0x60000155f1e0;
 .tranvp 16 1 7, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2d578;
p0x7fab8bb2d968 .port I0x600003f14c60, L_0x60000155f2c0;
 .tranvp 16 1 8, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2d968;
p0x7fab8bb2dd58 .port I0x600003f14c60, L_0x60000155f3a0;
 .tranvp 16 1 9, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2dd58;
p0x7fab8bb2e148 .port I0x600003f14c60, L_0x60000155f480;
 .tranvp 16 1 10, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2e148;
p0x7fab8bb2e538 .port I0x600003f14c60, L_0x60000155f560;
 .tranvp 16 1 11, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2e538;
p0x7fab8bb2e928 .port I0x600003f14c60, L_0x60000155f640;
 .tranvp 16 1 12, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2e928;
p0x7fab8bb2ed18 .port I0x600003f14c60, L_0x60000155f720;
 .tranvp 16 1 13, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2ed18;
p0x7fab8bb2f108 .port I0x600003f14c60, L_0x60000155f800;
 .tranvp 16 1 14, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2f108;
p0x7fab8bb2f4f8 .port I0x600003f14c60, L_0x60000155f8e0;
 .tranvp 16 1 15, I0x600003f14c60, p0x7fab8bb2f768 p0x7fab8bb2f4f8;
p0x7fab8bb2b9b8 .port I0x600003f14d20, L_0x60000155ec30;
 .tranvp 16 1 0, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2b9b8;
p0x7fab8bb2be08 .port I0x600003f14d20, L_0x60000155ed10;
 .tranvp 16 1 1, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2be08;
p0x7fab8bb2c1f8 .port I0x600003f14d20, L_0x60000155edf0;
 .tranvp 16 1 2, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2c1f8;
p0x7fab8bb2c5e8 .port I0x600003f14d20, L_0x60000155eed0;
 .tranvp 16 1 3, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2c5e8;
p0x7fab8bb2c9d8 .port I0x600003f14d20, L_0x60000155efb0;
 .tranvp 16 1 4, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2c9d8;
p0x7fab8bb2cdc8 .port I0x600003f14d20, L_0x60000155f090;
 .tranvp 16 1 5, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2cdc8;
p0x7fab8bb2d1b8 .port I0x600003f14d20, L_0x60000155f170;
 .tranvp 16 1 6, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2d1b8;
p0x7fab8bb2d5a8 .port I0x600003f14d20, L_0x60000155f250;
 .tranvp 16 1 7, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2d5a8;
p0x7fab8bb2d998 .port I0x600003f14d20, L_0x60000155f330;
 .tranvp 16 1 8, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2d998;
p0x7fab8bb2dd88 .port I0x600003f14d20, L_0x60000155f410;
 .tranvp 16 1 9, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2dd88;
p0x7fab8bb2e178 .port I0x600003f14d20, L_0x60000155f4f0;
 .tranvp 16 1 10, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2e178;
p0x7fab8bb2e568 .port I0x600003f14d20, L_0x60000155f5d0;
 .tranvp 16 1 11, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2e568;
p0x7fab8bb2e958 .port I0x600003f14d20, L_0x60000155f6b0;
 .tranvp 16 1 12, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2e958;
p0x7fab8bb2ed48 .port I0x600003f14d20, L_0x60000155f790;
 .tranvp 16 1 13, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2ed48;
p0x7fab8bb2f138 .port I0x600003f14d20, L_0x60000155f870;
 .tranvp 16 1 14, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2f138;
p0x7fab8bb2f528 .port I0x600003f14d20, L_0x60000155f950;
 .tranvp 16 1 15, I0x600003f14d20, p0x7fab8bb2f798 p0x7fab8bb2f528;
S_0x7fab8b99ba30 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ebc0 .functor BUFT 1, L_0x600000f595e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2baa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155ec30 .functor BUFT 1, o0x7fab8bb2baa8, C4<0>, C4<0>, C4<0>;
v0x600004c5d4d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb2b988;  1 drivers, strength-aware
v0x600004c5d560_0 .net8 "Bitline2", 0 0, p0x7fab8bb2b9b8;  1 drivers, strength-aware
v0x600004c5d5f0_0 .net "D", 0 0, L_0x600000f5a9e0;  1 drivers
v0x600004c5d680_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004c5d710_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004c5d7a0_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004c5d830_0 .net *"_ivl_0", 0 0, L_0x600000f595e0;  1 drivers
v0x600004c5d8c0_0 .net *"_ivl_6", 0 0, L_0x600000f59680;  1 drivers
; Elide local net with no drivers, v0x600004c5d950_0 name=_ivl_8
v0x600004c5d9e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5da70_0 .net "dffOut", 0 0, v0x600004c5d3b0_0;  1 drivers
v0x600004c5db00_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f595e0 .functor MUXZ 1, v0x600004c5d3b0_0, L_0x600000f5a9e0, L_0x6000015691f0, C4<>;
L_0x600000f59680 .functor MUXZ 1, v0x600004c5d3b0_0, L_0x600000f5a9e0, L_0x6000015691f0, C4<>;
S_0x7fab8b99bba0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5d170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5d200_0 .net "d", 0 0, L_0x600000f5a9e0;  alias, 1 drivers
v0x600004c5d290_0 .net "q", 0 0, v0x600004c5d3b0_0;  alias, 1 drivers
v0x600004c5d320_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004c5d3b0_0 .var "state", 0 0;
v0x600004c5d440_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99bd10 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155eca0 .functor BUFT 1, L_0x600000f59720, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2be98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155ed10 .functor BUFT 1, o0x7fab8bb2be98, C4<0>, C4<0>, C4<0>;
v0x600004c5def0_0 .net8 "Bitline1", 0 0, p0x7fab8bb2bdd8;  1 drivers, strength-aware
v0x600004c5df80_0 .net8 "Bitline2", 0 0, p0x7fab8bb2be08;  1 drivers, strength-aware
v0x600004c5e010_0 .net "D", 0 0, L_0x600000f5aa80;  1 drivers
v0x600004c5e0a0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004c5e130_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004c5e1c0_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004c5e250_0 .net *"_ivl_0", 0 0, L_0x600000f59720;  1 drivers
v0x600004c5e2e0_0 .net *"_ivl_6", 0 0, L_0x600000f597c0;  1 drivers
; Elide local net with no drivers, v0x600004c5e370_0 name=_ivl_8
v0x600004c5e400_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5e490_0 .net "dffOut", 0 0, v0x600004c5ddd0_0;  1 drivers
v0x600004c5e520_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f59720 .functor MUXZ 1, v0x600004c5ddd0_0, L_0x600000f5aa80, L_0x6000015691f0, C4<>;
L_0x600000f597c0 .functor MUXZ 1, v0x600004c5ddd0_0, L_0x600000f5aa80, L_0x6000015691f0, C4<>;
S_0x7fab8b99d6e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99bd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5db90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5dc20_0 .net "d", 0 0, L_0x600000f5aa80;  alias, 1 drivers
v0x600004c5dcb0_0 .net "q", 0 0, v0x600004c5ddd0_0;  alias, 1 drivers
v0x600004c5dd40_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004c5ddd0_0 .var "state", 0 0;
v0x600004c5de60_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99d850 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ed80 .functor BUFT 1, L_0x600000f59860, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2c288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155edf0 .functor BUFT 1, o0x7fab8bb2c288, C4<0>, C4<0>, C4<0>;
v0x600004c5e910_0 .net8 "Bitline1", 0 0, p0x7fab8bb2c1c8;  1 drivers, strength-aware
v0x600004c5e9a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2c1f8;  1 drivers, strength-aware
v0x600004c5ea30_0 .net "D", 0 0, L_0x600000f5ab20;  1 drivers
v0x600004c5eac0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004c5eb50_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004c5ebe0_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004c5ec70_0 .net *"_ivl_0", 0 0, L_0x600000f59860;  1 drivers
v0x600004c5ed00_0 .net *"_ivl_6", 0 0, L_0x600000f59900;  1 drivers
; Elide local net with no drivers, v0x600004c5ed90_0 name=_ivl_8
v0x600004c5ee20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5eeb0_0 .net "dffOut", 0 0, v0x600004c5e7f0_0;  1 drivers
v0x600004c5ef40_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f59860 .functor MUXZ 1, v0x600004c5e7f0_0, L_0x600000f5ab20, L_0x6000015691f0, C4<>;
L_0x600000f59900 .functor MUXZ 1, v0x600004c5e7f0_0, L_0x600000f5ab20, L_0x6000015691f0, C4<>;
S_0x7fab8b99d9c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99d850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5e5b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5e640_0 .net "d", 0 0, L_0x600000f5ab20;  alias, 1 drivers
v0x600004c5e6d0_0 .net "q", 0 0, v0x600004c5e7f0_0;  alias, 1 drivers
v0x600004c5e760_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004c5e7f0_0 .var "state", 0 0;
v0x600004c5e880_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99db30 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ee60 .functor BUFT 1, L_0x600000f599a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2c678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155eed0 .functor BUFT 1, o0x7fab8bb2c678, C4<0>, C4<0>, C4<0>;
v0x600004c5f330_0 .net8 "Bitline1", 0 0, p0x7fab8bb2c5b8;  1 drivers, strength-aware
v0x600004c5f3c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2c5e8;  1 drivers, strength-aware
v0x600004c5f450_0 .net "D", 0 0, L_0x600000f5abc0;  1 drivers
v0x600004c5f4e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004c5f570_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004c5f600_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004c5f690_0 .net *"_ivl_0", 0 0, L_0x600000f599a0;  1 drivers
v0x600004c5f720_0 .net *"_ivl_6", 0 0, L_0x600000f59a40;  1 drivers
; Elide local net with no drivers, v0x600004c5f7b0_0 name=_ivl_8
v0x600004c5f840_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5f8d0_0 .net "dffOut", 0 0, v0x600004c5f210_0;  1 drivers
v0x600004c5f960_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f599a0 .functor MUXZ 1, v0x600004c5f210_0, L_0x600000f5abc0, L_0x6000015691f0, C4<>;
L_0x600000f59a40 .functor MUXZ 1, v0x600004c5f210_0, L_0x600000f5abc0, L_0x6000015691f0, C4<>;
S_0x7fab8b99dca0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99db30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5efd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5f060_0 .net "d", 0 0, L_0x600000f5abc0;  alias, 1 drivers
v0x600004c5f0f0_0 .net "q", 0 0, v0x600004c5f210_0;  alias, 1 drivers
v0x600004c5f180_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004c5f210_0 .var "state", 0 0;
v0x600004c5f2a0_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99de10 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155ef40 .functor BUFT 1, L_0x600000f59ae0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2ca68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155efb0 .functor BUFT 1, o0x7fab8bb2ca68, C4<0>, C4<0>, C4<0>;
v0x600004c5fd50_0 .net8 "Bitline1", 0 0, p0x7fab8bb2c9a8;  1 drivers, strength-aware
v0x600004c5fde0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2c9d8;  1 drivers, strength-aware
v0x600004c5fe70_0 .net "D", 0 0, L_0x600000f5ac60;  1 drivers
v0x600004c5ff00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca0000_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca0090_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca0120_0 .net *"_ivl_0", 0 0, L_0x600000f59ae0;  1 drivers
v0x600004ca01b0_0 .net *"_ivl_6", 0 0, L_0x600000f59b80;  1 drivers
; Elide local net with no drivers, v0x600004ca0240_0 name=_ivl_8
v0x600004ca02d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca0360_0 .net "dffOut", 0 0, v0x600004c5fc30_0;  1 drivers
v0x600004ca03f0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f59ae0 .functor MUXZ 1, v0x600004c5fc30_0, L_0x600000f5ac60, L_0x6000015691f0, C4<>;
L_0x600000f59b80 .functor MUXZ 1, v0x600004c5fc30_0, L_0x600000f5ac60, L_0x6000015691f0, C4<>;
S_0x7fab8b99df80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99de10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c5f9f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c5fa80_0 .net "d", 0 0, L_0x600000f5ac60;  alias, 1 drivers
v0x600004c5fb10_0 .net "q", 0 0, v0x600004c5fc30_0;  alias, 1 drivers
v0x600004c5fba0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004c5fc30_0 .var "state", 0 0;
v0x600004c5fcc0_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99e0f0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f020 .functor BUFT 1, L_0x600000f59c20, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2ce58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f090 .functor BUFT 1, o0x7fab8bb2ce58, C4<0>, C4<0>, C4<0>;
v0x600004ca07e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb2cd98;  1 drivers, strength-aware
v0x600004ca0870_0 .net8 "Bitline2", 0 0, p0x7fab8bb2cdc8;  1 drivers, strength-aware
v0x600004ca0900_0 .net "D", 0 0, L_0x600000f5ad00;  1 drivers
v0x600004ca0990_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca0a20_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca0ab0_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca0b40_0 .net *"_ivl_0", 0 0, L_0x600000f59c20;  1 drivers
v0x600004ca0bd0_0 .net *"_ivl_6", 0 0, L_0x600000f59cc0;  1 drivers
; Elide local net with no drivers, v0x600004ca0c60_0 name=_ivl_8
v0x600004ca0cf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca0d80_0 .net "dffOut", 0 0, v0x600004ca06c0_0;  1 drivers
v0x600004ca0e10_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f59c20 .functor MUXZ 1, v0x600004ca06c0_0, L_0x600000f5ad00, L_0x6000015691f0, C4<>;
L_0x600000f59cc0 .functor MUXZ 1, v0x600004ca06c0_0, L_0x600000f5ad00, L_0x6000015691f0, C4<>;
S_0x7fab8b99e260 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca0480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca0510_0 .net "d", 0 0, L_0x600000f5ad00;  alias, 1 drivers
v0x600004ca05a0_0 .net "q", 0 0, v0x600004ca06c0_0;  alias, 1 drivers
v0x600004ca0630_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca06c0_0 .var "state", 0 0;
v0x600004ca0750_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99e3d0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f100 .functor BUFT 1, L_0x600000f59d60, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2d248 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f170 .functor BUFT 1, o0x7fab8bb2d248, C4<0>, C4<0>, C4<0>;
v0x600004ca1200_0 .net8 "Bitline1", 0 0, p0x7fab8bb2d188;  1 drivers, strength-aware
v0x600004ca1290_0 .net8 "Bitline2", 0 0, p0x7fab8bb2d1b8;  1 drivers, strength-aware
v0x600004ca1320_0 .net "D", 0 0, L_0x600000f5ada0;  1 drivers
v0x600004ca13b0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca1440_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca14d0_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca1560_0 .net *"_ivl_0", 0 0, L_0x600000f59d60;  1 drivers
v0x600004ca15f0_0 .net *"_ivl_6", 0 0, L_0x600000f59e00;  1 drivers
; Elide local net with no drivers, v0x600004ca1680_0 name=_ivl_8
v0x600004ca1710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca17a0_0 .net "dffOut", 0 0, v0x600004ca10e0_0;  1 drivers
v0x600004ca1830_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f59d60 .functor MUXZ 1, v0x600004ca10e0_0, L_0x600000f5ada0, L_0x6000015691f0, C4<>;
L_0x600000f59e00 .functor MUXZ 1, v0x600004ca10e0_0, L_0x600000f5ada0, L_0x6000015691f0, C4<>;
S_0x7fab8b99e540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99e3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca0ea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca0f30_0 .net "d", 0 0, L_0x600000f5ada0;  alias, 1 drivers
v0x600004ca0fc0_0 .net "q", 0 0, v0x600004ca10e0_0;  alias, 1 drivers
v0x600004ca1050_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca10e0_0 .var "state", 0 0;
v0x600004ca1170_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99e6b0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f1e0 .functor BUFT 1, L_0x600000f59ea0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2d638 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f250 .functor BUFT 1, o0x7fab8bb2d638, C4<0>, C4<0>, C4<0>;
v0x600004ca1c20_0 .net8 "Bitline1", 0 0, p0x7fab8bb2d578;  1 drivers, strength-aware
v0x600004ca1cb0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2d5a8;  1 drivers, strength-aware
v0x600004ca1d40_0 .net "D", 0 0, L_0x600000f5ae40;  1 drivers
v0x600004ca1dd0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca1e60_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca1ef0_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca1f80_0 .net *"_ivl_0", 0 0, L_0x600000f59ea0;  1 drivers
v0x600004ca2010_0 .net *"_ivl_6", 0 0, L_0x600000f59f40;  1 drivers
; Elide local net with no drivers, v0x600004ca20a0_0 name=_ivl_8
v0x600004ca2130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca21c0_0 .net "dffOut", 0 0, v0x600004ca1b00_0;  1 drivers
v0x600004ca2250_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f59ea0 .functor MUXZ 1, v0x600004ca1b00_0, L_0x600000f5ae40, L_0x6000015691f0, C4<>;
L_0x600000f59f40 .functor MUXZ 1, v0x600004ca1b00_0, L_0x600000f5ae40, L_0x6000015691f0, C4<>;
S_0x7fab8b99e820 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99e6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca18c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca1950_0 .net "d", 0 0, L_0x600000f5ae40;  alias, 1 drivers
v0x600004ca19e0_0 .net "q", 0 0, v0x600004ca1b00_0;  alias, 1 drivers
v0x600004ca1a70_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca1b00_0 .var "state", 0 0;
v0x600004ca1b90_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99e990 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f2c0 .functor BUFT 1, L_0x600000f59fe0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2da28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f330 .functor BUFT 1, o0x7fab8bb2da28, C4<0>, C4<0>, C4<0>;
v0x600004ca2640_0 .net8 "Bitline1", 0 0, p0x7fab8bb2d968;  1 drivers, strength-aware
v0x600004ca26d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2d998;  1 drivers, strength-aware
v0x600004ca2760_0 .net "D", 0 0, L_0x600000f5aee0;  1 drivers
v0x600004ca27f0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca2880_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca2910_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca29a0_0 .net *"_ivl_0", 0 0, L_0x600000f59fe0;  1 drivers
v0x600004ca2a30_0 .net *"_ivl_6", 0 0, L_0x600000f5a080;  1 drivers
; Elide local net with no drivers, v0x600004ca2ac0_0 name=_ivl_8
v0x600004ca2b50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca2be0_0 .net "dffOut", 0 0, v0x600004ca2520_0;  1 drivers
v0x600004ca2c70_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f59fe0 .functor MUXZ 1, v0x600004ca2520_0, L_0x600000f5aee0, L_0x6000015691f0, C4<>;
L_0x600000f5a080 .functor MUXZ 1, v0x600004ca2520_0, L_0x600000f5aee0, L_0x6000015691f0, C4<>;
S_0x7fab8b99eb00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca22e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca2370_0 .net "d", 0 0, L_0x600000f5aee0;  alias, 1 drivers
v0x600004ca2400_0 .net "q", 0 0, v0x600004ca2520_0;  alias, 1 drivers
v0x600004ca2490_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca2520_0 .var "state", 0 0;
v0x600004ca25b0_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99f070 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f3a0 .functor BUFT 1, L_0x600000f5a120, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2de18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f410 .functor BUFT 1, o0x7fab8bb2de18, C4<0>, C4<0>, C4<0>;
v0x600004ca3060_0 .net8 "Bitline1", 0 0, p0x7fab8bb2dd58;  1 drivers, strength-aware
v0x600004ca30f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2dd88;  1 drivers, strength-aware
v0x600004ca3180_0 .net "D", 0 0, L_0x600000f5af80;  1 drivers
v0x600004ca3210_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca32a0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca3330_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca33c0_0 .net *"_ivl_0", 0 0, L_0x600000f5a120;  1 drivers
v0x600004ca3450_0 .net *"_ivl_6", 0 0, L_0x600000f5a1c0;  1 drivers
; Elide local net with no drivers, v0x600004ca34e0_0 name=_ivl_8
v0x600004ca3570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca3600_0 .net "dffOut", 0 0, v0x600004ca2f40_0;  1 drivers
v0x600004ca3690_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f5a120 .functor MUXZ 1, v0x600004ca2f40_0, L_0x600000f5af80, L_0x6000015691f0, C4<>;
L_0x600000f5a1c0 .functor MUXZ 1, v0x600004ca2f40_0, L_0x600000f5af80, L_0x6000015691f0, C4<>;
S_0x7fab8b99f1e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99f070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca2d00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca2d90_0 .net "d", 0 0, L_0x600000f5af80;  alias, 1 drivers
v0x600004ca2e20_0 .net "q", 0 0, v0x600004ca2f40_0;  alias, 1 drivers
v0x600004ca2eb0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca2f40_0 .var "state", 0 0;
v0x600004ca2fd0_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99f350 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f480 .functor BUFT 1, L_0x600000f5a260, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2e208 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f4f0 .functor BUFT 1, o0x7fab8bb2e208, C4<0>, C4<0>, C4<0>;
v0x600004ca3a80_0 .net8 "Bitline1", 0 0, p0x7fab8bb2e148;  1 drivers, strength-aware
v0x600004ca3b10_0 .net8 "Bitline2", 0 0, p0x7fab8bb2e178;  1 drivers, strength-aware
v0x600004ca3ba0_0 .net "D", 0 0, L_0x600000f5b020;  1 drivers
v0x600004ca3c30_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca3cc0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca3d50_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca3de0_0 .net *"_ivl_0", 0 0, L_0x600000f5a260;  1 drivers
v0x600004ca3e70_0 .net *"_ivl_6", 0 0, L_0x600000f5a300;  1 drivers
; Elide local net with no drivers, v0x600004ca3f00_0 name=_ivl_8
v0x600004ca4000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca4090_0 .net "dffOut", 0 0, v0x600004ca3960_0;  1 drivers
v0x600004ca4120_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f5a260 .functor MUXZ 1, v0x600004ca3960_0, L_0x600000f5b020, L_0x6000015691f0, C4<>;
L_0x600000f5a300 .functor MUXZ 1, v0x600004ca3960_0, L_0x600000f5b020, L_0x6000015691f0, C4<>;
S_0x7fab8b99f4c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99f350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca3720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca37b0_0 .net "d", 0 0, L_0x600000f5b020;  alias, 1 drivers
v0x600004ca3840_0 .net "q", 0 0, v0x600004ca3960_0;  alias, 1 drivers
v0x600004ca38d0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca3960_0 .var "state", 0 0;
v0x600004ca39f0_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99f630 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f560 .functor BUFT 1, L_0x600000f5a3a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2e5f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f5d0 .functor BUFT 1, o0x7fab8bb2e5f8, C4<0>, C4<0>, C4<0>;
v0x600004ca4510_0 .net8 "Bitline1", 0 0, p0x7fab8bb2e538;  1 drivers, strength-aware
v0x600004ca45a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2e568;  1 drivers, strength-aware
v0x600004ca4630_0 .net "D", 0 0, L_0x600000f5b0c0;  1 drivers
v0x600004ca46c0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca4750_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca47e0_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca4870_0 .net *"_ivl_0", 0 0, L_0x600000f5a3a0;  1 drivers
v0x600004ca4900_0 .net *"_ivl_6", 0 0, L_0x600000f5a440;  1 drivers
; Elide local net with no drivers, v0x600004ca4990_0 name=_ivl_8
v0x600004ca4a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca4ab0_0 .net "dffOut", 0 0, v0x600004ca43f0_0;  1 drivers
v0x600004ca4b40_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f5a3a0 .functor MUXZ 1, v0x600004ca43f0_0, L_0x600000f5b0c0, L_0x6000015691f0, C4<>;
L_0x600000f5a440 .functor MUXZ 1, v0x600004ca43f0_0, L_0x600000f5b0c0, L_0x6000015691f0, C4<>;
S_0x7fab8b99f7a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99f630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca41b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca4240_0 .net "d", 0 0, L_0x600000f5b0c0;  alias, 1 drivers
v0x600004ca42d0_0 .net "q", 0 0, v0x600004ca43f0_0;  alias, 1 drivers
v0x600004ca4360_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca43f0_0 .var "state", 0 0;
v0x600004ca4480_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99f910 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f640 .functor BUFT 1, L_0x600000f5a4e0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2e9e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f6b0 .functor BUFT 1, o0x7fab8bb2e9e8, C4<0>, C4<0>, C4<0>;
v0x600004ca4f30_0 .net8 "Bitline1", 0 0, p0x7fab8bb2e928;  1 drivers, strength-aware
v0x600004ca4fc0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2e958;  1 drivers, strength-aware
v0x600004ca5050_0 .net "D", 0 0, L_0x600000f5b160;  1 drivers
v0x600004ca50e0_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca5170_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca5200_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca5290_0 .net *"_ivl_0", 0 0, L_0x600000f5a4e0;  1 drivers
v0x600004ca5320_0 .net *"_ivl_6", 0 0, L_0x600000f5a580;  1 drivers
; Elide local net with no drivers, v0x600004ca53b0_0 name=_ivl_8
v0x600004ca5440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca54d0_0 .net "dffOut", 0 0, v0x600004ca4e10_0;  1 drivers
v0x600004ca5560_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f5a4e0 .functor MUXZ 1, v0x600004ca4e10_0, L_0x600000f5b160, L_0x6000015691f0, C4<>;
L_0x600000f5a580 .functor MUXZ 1, v0x600004ca4e10_0, L_0x600000f5b160, L_0x6000015691f0, C4<>;
S_0x7fab8b99fa80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca4bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca4c60_0 .net "d", 0 0, L_0x600000f5b160;  alias, 1 drivers
v0x600004ca4cf0_0 .net "q", 0 0, v0x600004ca4e10_0;  alias, 1 drivers
v0x600004ca4d80_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca4e10_0 .var "state", 0 0;
v0x600004ca4ea0_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99fbf0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f720 .functor BUFT 1, L_0x600000f5a620, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2edd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f790 .functor BUFT 1, o0x7fab8bb2edd8, C4<0>, C4<0>, C4<0>;
v0x600004ca5950_0 .net8 "Bitline1", 0 0, p0x7fab8bb2ed18;  1 drivers, strength-aware
v0x600004ca59e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb2ed48;  1 drivers, strength-aware
v0x600004ca5a70_0 .net "D", 0 0, L_0x600000f5b200;  1 drivers
v0x600004ca5b00_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca5b90_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca5c20_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca5cb0_0 .net *"_ivl_0", 0 0, L_0x600000f5a620;  1 drivers
v0x600004ca5d40_0 .net *"_ivl_6", 0 0, L_0x600000f5a6c0;  1 drivers
; Elide local net with no drivers, v0x600004ca5dd0_0 name=_ivl_8
v0x600004ca5e60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca5ef0_0 .net "dffOut", 0 0, v0x600004ca5830_0;  1 drivers
v0x600004ca5f80_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f5a620 .functor MUXZ 1, v0x600004ca5830_0, L_0x600000f5b200, L_0x6000015691f0, C4<>;
L_0x600000f5a6c0 .functor MUXZ 1, v0x600004ca5830_0, L_0x600000f5b200, L_0x6000015691f0, C4<>;
S_0x7fab8b99fd60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99fbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca55f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca5680_0 .net "d", 0 0, L_0x600000f5b200;  alias, 1 drivers
v0x600004ca5710_0 .net "q", 0 0, v0x600004ca5830_0;  alias, 1 drivers
v0x600004ca57a0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca5830_0 .var "state", 0 0;
v0x600004ca58c0_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99fed0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f800 .functor BUFT 1, L_0x600000f5a760, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2f1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f870 .functor BUFT 1, o0x7fab8bb2f1c8, C4<0>, C4<0>, C4<0>;
v0x600004ca6370_0 .net8 "Bitline1", 0 0, p0x7fab8bb2f108;  1 drivers, strength-aware
v0x600004ca6400_0 .net8 "Bitline2", 0 0, p0x7fab8bb2f138;  1 drivers, strength-aware
v0x600004ca6490_0 .net "D", 0 0, L_0x600000f5b2a0;  1 drivers
v0x600004ca6520_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca65b0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca6640_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca66d0_0 .net *"_ivl_0", 0 0, L_0x600000f5a760;  1 drivers
v0x600004ca6760_0 .net *"_ivl_6", 0 0, L_0x600000f5a800;  1 drivers
; Elide local net with no drivers, v0x600004ca67f0_0 name=_ivl_8
v0x600004ca6880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca6910_0 .net "dffOut", 0 0, v0x600004ca6250_0;  1 drivers
v0x600004ca69a0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f5a760 .functor MUXZ 1, v0x600004ca6250_0, L_0x600000f5b2a0, L_0x6000015691f0, C4<>;
L_0x600000f5a800 .functor MUXZ 1, v0x600004ca6250_0, L_0x600000f5b2a0, L_0x6000015691f0, C4<>;
S_0x7fab8b9a0040 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b99fed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca6010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca60a0_0 .net "d", 0 0, L_0x600000f5b2a0;  alias, 1 drivers
v0x600004ca6130_0 .net "q", 0 0, v0x600004ca6250_0;  alias, 1 drivers
v0x600004ca61c0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca6250_0 .var "state", 0 0;
v0x600004ca62e0_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b9a01b0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b99b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x60000155f8e0 .functor BUFT 1, L_0x600000f5a8a0, C4<0>, C4<0>, C4<0>;
o0x7fab8bb2f5b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60000155f950 .functor BUFT 1, o0x7fab8bb2f5b8, C4<0>, C4<0>, C4<0>;
v0x600004ca6d90_0 .net8 "Bitline1", 0 0, p0x7fab8bb2f4f8;  1 drivers, strength-aware
v0x600004ca6e20_0 .net8 "Bitline2", 0 0, p0x7fab8bb2f528;  1 drivers, strength-aware
v0x600004ca6eb0_0 .net "D", 0 0, L_0x600000f5b340;  1 drivers
v0x600004ca6f40_0 .net "ReadEnable1", 0 0, L_0x7fab8bb93320;  alias, 1 drivers
v0x600004ca6fd0_0 .net "ReadEnable2", 0 0, L_0x7fab8bb93368;  alias, 1 drivers
v0x600004ca7060_0 .net "WriteEnable", 0 0, L_0x6000015691f0;  alias, 1 drivers
v0x600004ca70f0_0 .net *"_ivl_0", 0 0, L_0x600000f5a8a0;  1 drivers
v0x600004ca7180_0 .net *"_ivl_6", 0 0, L_0x600000f5a940;  1 drivers
; Elide local net with no drivers, v0x600004ca7210_0 name=_ivl_8
v0x600004ca72a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca7330_0 .net "dffOut", 0 0, v0x600004ca6c70_0;  1 drivers
v0x600004ca73c0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
L_0x600000f5a8a0 .functor MUXZ 1, v0x600004ca6c70_0, L_0x600000f5b340, L_0x6000015691f0, C4<>;
L_0x600000f5a940 .functor MUXZ 1, v0x600004ca6c70_0, L_0x600000f5b340, L_0x6000015691f0, C4<>;
S_0x7fab8b9a0320 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9a01b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca6a30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca6ac0_0 .net "d", 0 0, L_0x600000f5b340;  alias, 1 drivers
v0x600004ca6b50_0 .net "q", 0 0, v0x600004ca6c70_0;  alias, 1 drivers
v0x600004ca6be0_0 .net "rst", 0 0, L_0x600001569260;  alias, 1 drivers
v0x600004ca6c70_0 .var "state", 0 0;
v0x600004ca6d00_0 .net "wen", 0 0, L_0x6000015691f0;  alias, 1 drivers
S_0x7fab8b99ec70 .scope module, "rf_0" "RegisterFile" 7 206, 4 1 0, S_0x7fab8b5ebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "SrcReg1";
    .port_info 3 /INPUT 4 "SrcReg2";
    .port_info 4 /INPUT 4 "DstReg";
    .port_info 5 /INPUT 1 "WriteReg";
    .port_info 6 /INPUT 16 "DstData";
    .port_info 7 /INOUT 16 "SrcData1";
    .port_info 8 /INOUT 16 "SrcData2";
v0x600004d6c510_0 .net "DstData", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004d6c5a0_0 .net "DstReg", 3 0, L_0x600000828d20;  alias, 1 drivers
v0x600004d6c630_0 .net "ReadLine1", 15 0, L_0x600000f977a0;  1 drivers
v0x600004d6c6c0_0 .net "ReadLine2", 15 0, L_0x600000f9b480;  1 drivers
v0x600004d6c750_0 .net "SrcData1", 15 0, L_0x600000fcfb60;  alias, 1 drivers
v0x600004d6c7e0_0 .net "SrcData2", 15 0, L_0x600000fcfca0;  alias, 1 drivers
v0x600004d6c870_0 .net "SrcReg1", 3 0, L_0x600000f930c0;  alias, 1 drivers
v0x600004d6c900_0 .net "SrcReg2", 3 0, L_0x600000f932a0;  alias, 1 drivers
v0x600004d6c990_0 .net "WriteLine", 15 0, L_0x600000f9f160;  1 drivers
v0x600004d6ca20_0 .net "WriteReg", 0 0, v0x600000eed320_0;  alias, 1 drivers
v0x600004d6cab0_0 .net *"_ivl_49", 0 0, L_0x600000fcfac0;  1 drivers
L_0x7fab8bb93f38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600004d6cb40_0 .net/2u *"_ivl_50", 15 0, L_0x7fab8bb93f38;  1 drivers
v0x600004d6cbd0_0 .net *"_ivl_55", 0 0, L_0x600000fcfc00;  1 drivers
L_0x7fab8bb93f80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600004d6cc60_0 .net/2u *"_ivl_56", 15 0, L_0x7fab8bb93f80;  1 drivers
v0x600004d6ccf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
o0x7fab8bb38568 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f12000 .island tran;
p0x7fab8bb38568 .port I0x600003f12000, o0x7fab8bb38568;
v0x600004d6cd80_0 .net8 "imm1", 15 0, p0x7fab8bb38568;  0 drivers, strength-aware
o0x7fab8bb38598 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003f71fe0 .island tran;
p0x7fab8bb38598 .port I0x600003f71fe0, o0x7fab8bb38598;
v0x600004d6ce10_0 .net8 "imm2", 15 0, p0x7fab8bb38598;  0 drivers, strength-aware
v0x600004d6cea0_0 .net "rst", 0 0, L_0x600001533870;  1 drivers
L_0x600000fcdcc0 .part L_0x600000f9f160, 0, 1;
L_0x600000fcdd60 .part L_0x600000f9f160, 1, 1;
L_0x600000fcde00 .part L_0x600000f9f160, 2, 1;
L_0x600000fcdea0 .part L_0x600000f9f160, 3, 1;
L_0x600000fcdf40 .part L_0x600000f9f160, 4, 1;
L_0x600000fcdfe0 .part L_0x600000f9f160, 5, 1;
L_0x600000fce080 .part L_0x600000f9f160, 6, 1;
L_0x600000fce120 .part L_0x600000f9f160, 7, 1;
L_0x600000fce1c0 .part L_0x600000f9f160, 8, 1;
L_0x600000fce260 .part L_0x600000f9f160, 9, 1;
L_0x600000fce300 .part L_0x600000f9f160, 10, 1;
L_0x600000fce3a0 .part L_0x600000f9f160, 11, 1;
L_0x600000fce440 .part L_0x600000f9f160, 12, 1;
L_0x600000fce4e0 .part L_0x600000f9f160, 13, 1;
L_0x600000fce580 .part L_0x600000f9f160, 14, 1;
L_0x600000fce620 .part L_0x600000f9f160, 15, 1;
L_0x600000fce6c0 .part L_0x600000f977a0, 0, 1;
L_0x600000fce760 .part L_0x600000f977a0, 1, 1;
L_0x600000fce800 .part L_0x600000f977a0, 2, 1;
L_0x600000fce940 .part L_0x600000f977a0, 3, 1;
L_0x600000fce9e0 .part L_0x600000f977a0, 4, 1;
L_0x600000fce8a0 .part L_0x600000f977a0, 5, 1;
L_0x600000fcea80 .part L_0x600000f977a0, 6, 1;
L_0x600000fceb20 .part L_0x600000f977a0, 7, 1;
L_0x600000fcebc0 .part L_0x600000f977a0, 8, 1;
L_0x600000fcec60 .part L_0x600000f977a0, 9, 1;
L_0x600000fced00 .part L_0x600000f977a0, 10, 1;
L_0x600000fceda0 .part L_0x600000f977a0, 11, 1;
L_0x600000fcee40 .part L_0x600000f977a0, 12, 1;
L_0x600000fceee0 .part L_0x600000f977a0, 13, 1;
L_0x600000fcef80 .part L_0x600000f977a0, 14, 1;
L_0x600000fcf020 .part L_0x600000f977a0, 15, 1;
L_0x600000fcf0c0 .part L_0x600000f9b480, 0, 1;
L_0x600000fcf160 .part L_0x600000f9b480, 1, 1;
L_0x600000fcf200 .part L_0x600000f9b480, 2, 1;
L_0x600000fcf2a0 .part L_0x600000f9b480, 3, 1;
L_0x600000fcf340 .part L_0x600000f9b480, 4, 1;
L_0x600000fcf3e0 .part L_0x600000f9b480, 5, 1;
L_0x600000fcf480 .part L_0x600000f9b480, 6, 1;
L_0x600000fcf520 .part L_0x600000f9b480, 7, 1;
L_0x600000fcf5c0 .part L_0x600000f9b480, 8, 1;
L_0x600000fcf660 .part L_0x600000f9b480, 9, 1;
L_0x600000fcf700 .part L_0x600000f9b480, 10, 1;
L_0x600000fcf7a0 .part L_0x600000f9b480, 11, 1;
L_0x600000fcf840 .part L_0x600000f9b480, 12, 1;
L_0x600000fcf8e0 .part L_0x600000f9b480, 13, 1;
L_0x600000fcf980 .part L_0x600000f9b480, 14, 1;
L_0x600000fcfa20 .part L_0x600000f9b480, 15, 1;
L_0x600000fcfac0 .reduce/nor L_0x600000f930c0;
L_0x600000fcfb60 .functor MUXZ 16, p0x7fab8bb38568, L_0x7fab8bb93f38, L_0x600000fcfac0, C4<>;
L_0x600000fcfc00 .reduce/nor L_0x600000f932a0;
L_0x600000fcfca0 .functor MUXZ 16, p0x7fab8bb38598, L_0x7fab8bb93f80, L_0x600000fcfc00, C4<>;
S_0x7fab8b99ede0 .scope module, "readDecoder1" "ReadDecoder_4_16" 4 18, 5 53 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x60000157a5a0 .functor AND 1, L_0x600000f940a0, L_0x600000f94140, C4<1>, C4<1>;
L_0x60000157a610 .functor AND 1, L_0x60000157a5a0, L_0x600000f941e0, C4<1>, C4<1>;
L_0x60000157a680 .functor AND 1, L_0x60000157a610, L_0x600000f94280, C4<1>, C4<1>;
L_0x60000157a6f0 .functor AND 1, L_0x600000f94320, L_0x600000f943c0, C4<1>, C4<1>;
L_0x60000157a760 .functor AND 1, L_0x60000157a6f0, L_0x600000f94460, C4<1>, C4<1>;
L_0x60000157a7d0 .functor AND 1, L_0x60000157a760, L_0x600000f945a0, C4<1>, C4<1>;
L_0x60000157a840 .functor AND 1, L_0x600000f94640, L_0x600000f946e0, C4<1>, C4<1>;
L_0x60000157a920 .functor AND 1, L_0x60000157a840, L_0x600000f94820, C4<1>, C4<1>;
L_0x60000157a990 .functor AND 1, L_0x60000157a920, L_0x600000f948c0, C4<1>, C4<1>;
L_0x60000157a8b0 .functor AND 1, L_0x600000f94960, L_0x600000f94a00, C4<1>, C4<1>;
L_0x60000157aa00 .functor AND 1, L_0x60000157a8b0, L_0x600000f94b40, C4<1>, C4<1>;
L_0x60000157aa70 .functor AND 1, L_0x60000157aa00, L_0x600000f94d20, C4<1>, C4<1>;
L_0x60000157aae0 .functor AND 1, L_0x600000f94dc0, L_0x600000f94e60, C4<1>, C4<1>;
L_0x60000157abc0 .functor AND 1, L_0x60000157aae0, L_0x600000f94f00, C4<1>, C4<1>;
L_0x60000157ac30 .functor AND 1, L_0x60000157abc0, L_0x600000f94fa0, C4<1>, C4<1>;
L_0x60000157ab50 .functor AND 1, L_0x600000f95040, L_0x600000f95180, C4<1>, C4<1>;
L_0x60000157aca0 .functor AND 1, L_0x60000157ab50, L_0x600000f95220, C4<1>, C4<1>;
L_0x60000157ad10 .functor AND 1, L_0x60000157aca0, L_0x600000f95360, C4<1>, C4<1>;
L_0x60000157ad80 .functor AND 1, L_0x600000f95400, L_0x600000f95540, C4<1>, C4<1>;
L_0x60000157adf0 .functor AND 1, L_0x60000157ad80, L_0x600000f95720, C4<1>, C4<1>;
L_0x60000157ae60 .functor AND 1, L_0x60000157adf0, L_0x600000f957c0, C4<1>, C4<1>;
L_0x60000157aed0 .functor AND 1, L_0x600000f955e0, L_0x600000f95900, C4<1>, C4<1>;
L_0x60000157af40 .functor AND 1, L_0x60000157aed0, L_0x600000f95a40, C4<1>, C4<1>;
L_0x60000157afb0 .functor AND 1, L_0x60000157af40, L_0x600000f95b80, C4<1>, C4<1>;
L_0x60000157b020 .functor AND 1, L_0x600000f95cc0, L_0x600000f95d60, C4<1>, C4<1>;
L_0x60000157b090 .functor AND 1, L_0x60000157b020, L_0x600000f95e00, C4<1>, C4<1>;
L_0x60000157b100 .functor AND 1, L_0x60000157b090, L_0x600000f95ea0, C4<1>, C4<1>;
L_0x60000157b170 .functor AND 1, L_0x600000f95fe0, L_0x600000f96080, C4<1>, C4<1>;
L_0x60000157b1e0 .functor AND 1, L_0x60000157b170, L_0x600000f96120, C4<1>, C4<1>;
L_0x60000157b250 .functor AND 1, L_0x60000157b1e0, L_0x600000f96260, C4<1>, C4<1>;
L_0x60000157b2c0 .functor AND 1, L_0x600000f963a0, L_0x600000f96440, C4<1>, C4<1>;
L_0x60000157b330 .functor AND 1, L_0x60000157b2c0, L_0x600000f96580, C4<1>, C4<1>;
L_0x60000157b3a0 .functor AND 1, L_0x60000157b330, L_0x600000f96620, C4<1>, C4<1>;
L_0x60000157b410 .functor AND 1, L_0x600000f96760, L_0x600000f96800, C4<1>, C4<1>;
L_0x60000157b480 .functor AND 1, L_0x60000157b410, L_0x600000f96940, C4<1>, C4<1>;
L_0x60000157b4f0 .functor AND 1, L_0x60000157b480, L_0x600000f96a80, C4<1>, C4<1>;
L_0x60000157b560 .functor AND 1, L_0x600000f96bc0, L_0x600000f96d00, C4<1>, C4<1>;
L_0x60000157b5d0 .functor AND 1, L_0x60000157b560, L_0x600000f96da0, C4<1>, C4<1>;
L_0x60000157b640 .functor AND 1, L_0x60000157b5d0, L_0x600000f96e40, C4<1>, C4<1>;
L_0x60000157b6b0 .functor AND 1, L_0x600000f96f80, L_0x600000f970c0, C4<1>, C4<1>;
L_0x60000157b720 .functor AND 1, L_0x60000157b6b0, L_0x600000f97160, C4<1>, C4<1>;
L_0x60000157b790 .functor AND 1, L_0x60000157b720, L_0x600000f972a0, C4<1>, C4<1>;
L_0x60000157b800 .functor AND 1, L_0x600000f973e0, L_0x600000f97520, C4<1>, C4<1>;
L_0x60000157b870 .functor AND 1, L_0x60000157b800, L_0x600000f97660, C4<1>, C4<1>;
L_0x60000157b8e0 .functor AND 1, L_0x60000157b870, L_0x600000f97700, C4<1>, C4<1>;
L_0x60000157b950 .functor AND 1, L_0x600000f978e0, L_0x600000f97a20, C4<1>, C4<1>;
L_0x60000157b9c0 .functor AND 1, L_0x60000157b950, L_0x600000f97b60, C4<1>, C4<1>;
L_0x60000157ba30 .functor AND 1, L_0x60000157b9c0, L_0x600000f97ca0, C4<1>, C4<1>;
v0x600004ca81b0_0 .net "RegId", 3 0, L_0x600000f930c0;  alias, 1 drivers
v0x600004ca8240_0 .net "Wordline", 15 0, L_0x600000f977a0;  alias, 1 drivers
v0x600004ca82d0_0 .net *"_ivl_101", 0 0, L_0x600000f95220;  1 drivers
v0x600004ca8360_0 .net *"_ivl_103", 0 0, L_0x60000157aca0;  1 drivers
v0x600004ca83f0_0 .net *"_ivl_105", 0 0, L_0x600000f952c0;  1 drivers
v0x600004ca8480_0 .net *"_ivl_107", 0 0, L_0x600000f95360;  1 drivers
v0x600004ca8510_0 .net *"_ivl_109", 0 0, L_0x60000157ad10;  1 drivers
v0x600004ca85a0_0 .net *"_ivl_11", 0 0, L_0x60000157a610;  1 drivers
v0x600004ca8630_0 .net *"_ivl_113", 0 0, L_0x600000f95400;  1 drivers
v0x600004ca86c0_0 .net *"_ivl_115", 0 0, L_0x600000f954a0;  1 drivers
v0x600004ca8750_0 .net *"_ivl_117", 0 0, L_0x600000f95540;  1 drivers
v0x600004ca87e0_0 .net *"_ivl_119", 0 0, L_0x60000157ad80;  1 drivers
v0x600004ca8870_0 .net *"_ivl_121", 0 0, L_0x600000f95680;  1 drivers
v0x600004ca8900_0 .net *"_ivl_123", 0 0, L_0x600000f95720;  1 drivers
v0x600004ca8990_0 .net *"_ivl_125", 0 0, L_0x60000157adf0;  1 drivers
v0x600004ca8a20_0 .net *"_ivl_127", 0 0, L_0x600000f957c0;  1 drivers
v0x600004ca8ab0_0 .net *"_ivl_129", 0 0, L_0x60000157ae60;  1 drivers
v0x600004ca8b40_0 .net *"_ivl_13", 0 0, L_0x600000f94280;  1 drivers
v0x600004ca8bd0_0 .net *"_ivl_133", 0 0, L_0x600000f955e0;  1 drivers
v0x600004ca8c60_0 .net *"_ivl_135", 0 0, L_0x600000f95860;  1 drivers
v0x600004ca8cf0_0 .net *"_ivl_137", 0 0, L_0x600000f95900;  1 drivers
v0x600004ca8d80_0 .net *"_ivl_139", 0 0, L_0x60000157aed0;  1 drivers
v0x600004ca8e10_0 .net *"_ivl_141", 0 0, L_0x600000f959a0;  1 drivers
v0x600004ca8ea0_0 .net *"_ivl_143", 0 0, L_0x600000f95a40;  1 drivers
v0x600004ca8f30_0 .net *"_ivl_145", 0 0, L_0x60000157af40;  1 drivers
v0x600004ca8fc0_0 .net *"_ivl_147", 0 0, L_0x600000f95ae0;  1 drivers
v0x600000efd440_0 .net *"_ivl_149", 0 0, L_0x600000f95b80;  1 drivers
v0x600000efd4d0_0 .net *"_ivl_15", 0 0, L_0x60000157a680;  1 drivers
v0x600000efd560_0 .net *"_ivl_151", 0 0, L_0x60000157afb0;  1 drivers
v0x600000efd5f0_0 .net *"_ivl_155", 0 0, L_0x600000f95c20;  1 drivers
v0x600000efd680_0 .net *"_ivl_157", 0 0, L_0x600000f95cc0;  1 drivers
v0x600000efd710_0 .net *"_ivl_159", 0 0, L_0x600000f95d60;  1 drivers
v0x600000efd7a0_0 .net *"_ivl_161", 0 0, L_0x60000157b020;  1 drivers
v0x600000efd830_0 .net *"_ivl_163", 0 0, L_0x600000f95e00;  1 drivers
v0x600000efd8c0_0 .net *"_ivl_165", 0 0, L_0x60000157b090;  1 drivers
v0x600000efd950_0 .net *"_ivl_167", 0 0, L_0x600000f95ea0;  1 drivers
v0x600000efd9e0_0 .net *"_ivl_169", 0 0, L_0x60000157b100;  1 drivers
v0x600000efda70_0 .net *"_ivl_173", 0 0, L_0x600000f95f40;  1 drivers
v0x600000efdb00_0 .net *"_ivl_175", 0 0, L_0x600000f95fe0;  1 drivers
v0x600000efdb90_0 .net *"_ivl_177", 0 0, L_0x600000f96080;  1 drivers
v0x600000efdc20_0 .net *"_ivl_179", 0 0, L_0x60000157b170;  1 drivers
v0x600000efdcb0_0 .net *"_ivl_181", 0 0, L_0x600000f96120;  1 drivers
v0x600000efdd40_0 .net *"_ivl_183", 0 0, L_0x60000157b1e0;  1 drivers
v0x600000efddd0_0 .net *"_ivl_185", 0 0, L_0x600000f961c0;  1 drivers
v0x600000efde60_0 .net *"_ivl_187", 0 0, L_0x600000f96260;  1 drivers
v0x600000efdef0_0 .net *"_ivl_189", 0 0, L_0x60000157b250;  1 drivers
v0x600000efdf80_0 .net *"_ivl_19", 0 0, L_0x600000f94320;  1 drivers
v0x600000efe010_0 .net *"_ivl_193", 0 0, L_0x600000f96300;  1 drivers
v0x600000efe0a0_0 .net *"_ivl_195", 0 0, L_0x600000f963a0;  1 drivers
v0x600000efe130_0 .net *"_ivl_197", 0 0, L_0x600000f96440;  1 drivers
v0x600000efe1c0_0 .net *"_ivl_199", 0 0, L_0x60000157b2c0;  1 drivers
v0x600000efe250_0 .net *"_ivl_201", 0 0, L_0x600000f964e0;  1 drivers
v0x600000efe2e0_0 .net *"_ivl_203", 0 0, L_0x600000f96580;  1 drivers
v0x600000efe370_0 .net *"_ivl_205", 0 0, L_0x60000157b330;  1 drivers
v0x600000efe400_0 .net *"_ivl_207", 0 0, L_0x600000f96620;  1 drivers
v0x600000efe490_0 .net *"_ivl_209", 0 0, L_0x60000157b3a0;  1 drivers
v0x600000efe520_0 .net *"_ivl_21", 0 0, L_0x600000f943c0;  1 drivers
v0x600000efe5b0_0 .net *"_ivl_213", 0 0, L_0x600000f966c0;  1 drivers
v0x600000efe640_0 .net *"_ivl_215", 0 0, L_0x600000f96760;  1 drivers
v0x600000efe6d0_0 .net *"_ivl_217", 0 0, L_0x600000f96800;  1 drivers
v0x600000efe760_0 .net *"_ivl_219", 0 0, L_0x60000157b410;  1 drivers
v0x600000efe7f0_0 .net *"_ivl_221", 0 0, L_0x600000f968a0;  1 drivers
v0x600000efe880_0 .net *"_ivl_223", 0 0, L_0x600000f96940;  1 drivers
v0x600000efe910_0 .net *"_ivl_225", 0 0, L_0x60000157b480;  1 drivers
v0x600000efe9a0_0 .net *"_ivl_227", 0 0, L_0x600000f969e0;  1 drivers
v0x600000efea30_0 .net *"_ivl_229", 0 0, L_0x600000f96a80;  1 drivers
v0x600000efeac0_0 .net *"_ivl_23", 0 0, L_0x60000157a6f0;  1 drivers
v0x600000efeb50_0 .net *"_ivl_231", 0 0, L_0x60000157b4f0;  1 drivers
v0x600000efebe0_0 .net *"_ivl_235", 0 0, L_0x600000f96b20;  1 drivers
v0x600000efec70_0 .net *"_ivl_237", 0 0, L_0x600000f96bc0;  1 drivers
v0x600000efed00_0 .net *"_ivl_239", 0 0, L_0x600000f96c60;  1 drivers
v0x600000efed90_0 .net *"_ivl_241", 0 0, L_0x600000f96d00;  1 drivers
v0x600000efee20_0 .net *"_ivl_243", 0 0, L_0x60000157b560;  1 drivers
v0x600000efeeb0_0 .net *"_ivl_245", 0 0, L_0x600000f96da0;  1 drivers
v0x600000efef40_0 .net *"_ivl_247", 0 0, L_0x60000157b5d0;  1 drivers
v0x600000efefd0_0 .net *"_ivl_249", 0 0, L_0x600000f96e40;  1 drivers
v0x600000eff060_0 .net *"_ivl_25", 0 0, L_0x600000f94460;  1 drivers
v0x600000eff0f0_0 .net *"_ivl_251", 0 0, L_0x60000157b640;  1 drivers
v0x600000eff180_0 .net *"_ivl_255", 0 0, L_0x600000f96ee0;  1 drivers
v0x600000eff210_0 .net *"_ivl_257", 0 0, L_0x600000f96f80;  1 drivers
v0x600000eff2a0_0 .net *"_ivl_259", 0 0, L_0x600000f97020;  1 drivers
v0x600000eff330_0 .net *"_ivl_261", 0 0, L_0x600000f970c0;  1 drivers
v0x600000eff3c0_0 .net *"_ivl_263", 0 0, L_0x60000157b6b0;  1 drivers
v0x600000eff450_0 .net *"_ivl_265", 0 0, L_0x600000f97160;  1 drivers
v0x600000eff4e0_0 .net *"_ivl_267", 0 0, L_0x60000157b720;  1 drivers
v0x600000eff570_0 .net *"_ivl_269", 0 0, L_0x600000f97200;  1 drivers
v0x600000eff600_0 .net *"_ivl_27", 0 0, L_0x60000157a760;  1 drivers
v0x600000eff690_0 .net *"_ivl_271", 0 0, L_0x600000f972a0;  1 drivers
v0x600000eff720_0 .net *"_ivl_273", 0 0, L_0x60000157b790;  1 drivers
v0x600000eff7b0_0 .net *"_ivl_277", 0 0, L_0x600000f97340;  1 drivers
v0x600000eff840_0 .net *"_ivl_279", 0 0, L_0x600000f973e0;  1 drivers
v0x600000eff8d0_0 .net *"_ivl_281", 0 0, L_0x600000f97480;  1 drivers
v0x600000eff960_0 .net *"_ivl_283", 0 0, L_0x600000f97520;  1 drivers
v0x600000eff9f0_0 .net *"_ivl_285", 0 0, L_0x60000157b800;  1 drivers
v0x600000effa80_0 .net *"_ivl_287", 0 0, L_0x600000f975c0;  1 drivers
v0x600000effb10_0 .net *"_ivl_289", 0 0, L_0x600000f97660;  1 drivers
v0x600000effba0_0 .net *"_ivl_29", 0 0, L_0x600000f94500;  1 drivers
v0x600000effc30_0 .net *"_ivl_291", 0 0, L_0x60000157b870;  1 drivers
v0x600000effcc0_0 .net *"_ivl_293", 0 0, L_0x600000f97700;  1 drivers
v0x600000effd50_0 .net *"_ivl_295", 0 0, L_0x60000157b8e0;  1 drivers
v0x600000effde0_0 .net *"_ivl_3", 0 0, L_0x600000f940a0;  1 drivers
v0x600000effe70_0 .net *"_ivl_300", 0 0, L_0x600000f97840;  1 drivers
v0x600000efff00_0 .net *"_ivl_302", 0 0, L_0x600000f978e0;  1 drivers
v0x600004cac000_0 .net *"_ivl_304", 0 0, L_0x600000f97980;  1 drivers
v0x600004cac090_0 .net *"_ivl_306", 0 0, L_0x600000f97a20;  1 drivers
v0x600004cac120_0 .net *"_ivl_308", 0 0, L_0x60000157b950;  1 drivers
v0x600004cac1b0_0 .net *"_ivl_31", 0 0, L_0x600000f945a0;  1 drivers
v0x600004cac240_0 .net *"_ivl_310", 0 0, L_0x600000f97ac0;  1 drivers
v0x600004cac2d0_0 .net *"_ivl_312", 0 0, L_0x600000f97b60;  1 drivers
v0x600004cac360_0 .net *"_ivl_314", 0 0, L_0x60000157b9c0;  1 drivers
v0x600004cac3f0_0 .net *"_ivl_316", 0 0, L_0x600000f97c00;  1 drivers
v0x600004cac480_0 .net *"_ivl_318", 0 0, L_0x600000f97ca0;  1 drivers
v0x600004cac510_0 .net *"_ivl_320", 0 0, L_0x60000157ba30;  1 drivers
v0x600004cac5a0_0 .net *"_ivl_33", 0 0, L_0x60000157a7d0;  1 drivers
v0x600004cac630_0 .net *"_ivl_37", 0 0, L_0x600000f94640;  1 drivers
v0x600004cac6c0_0 .net *"_ivl_39", 0 0, L_0x600000f946e0;  1 drivers
v0x600004cac750_0 .net *"_ivl_41", 0 0, L_0x60000157a840;  1 drivers
v0x600004cac7e0_0 .net *"_ivl_43", 0 0, L_0x600000f94780;  1 drivers
v0x600004cac870_0 .net *"_ivl_45", 0 0, L_0x600000f94820;  1 drivers
v0x600004cac900_0 .net *"_ivl_47", 0 0, L_0x60000157a920;  1 drivers
v0x600004cac990_0 .net *"_ivl_49", 0 0, L_0x600000f948c0;  1 drivers
v0x600004caca20_0 .net *"_ivl_5", 0 0, L_0x600000f94140;  1 drivers
v0x600004cacab0_0 .net *"_ivl_51", 0 0, L_0x60000157a990;  1 drivers
v0x600004cacb40_0 .net *"_ivl_55", 0 0, L_0x600000f94960;  1 drivers
v0x600004cacbd0_0 .net *"_ivl_57", 0 0, L_0x600000f94a00;  1 drivers
v0x600004cacc60_0 .net *"_ivl_59", 0 0, L_0x60000157a8b0;  1 drivers
v0x600004caccf0_0 .net *"_ivl_61", 0 0, L_0x600000f94aa0;  1 drivers
v0x600004cacd80_0 .net *"_ivl_63", 0 0, L_0x600000f94b40;  1 drivers
v0x600004cace10_0 .net *"_ivl_65", 0 0, L_0x60000157aa00;  1 drivers
v0x600004cacea0_0 .net *"_ivl_67", 0 0, L_0x600000f94be0;  1 drivers
v0x600004cacf30_0 .net *"_ivl_69", 0 0, L_0x600000f94d20;  1 drivers
v0x600004cacfc0_0 .net *"_ivl_7", 0 0, L_0x60000157a5a0;  1 drivers
v0x600004cad050_0 .net *"_ivl_71", 0 0, L_0x60000157aa70;  1 drivers
v0x600004cad0e0_0 .net *"_ivl_75", 0 0, L_0x600000f94dc0;  1 drivers
v0x600004cad170_0 .net *"_ivl_77", 0 0, L_0x600000f94c80;  1 drivers
v0x600004cad200_0 .net *"_ivl_79", 0 0, L_0x600000f94e60;  1 drivers
v0x600004cad290_0 .net *"_ivl_81", 0 0, L_0x60000157aae0;  1 drivers
v0x600004cad320_0 .net *"_ivl_83", 0 0, L_0x600000f94f00;  1 drivers
v0x600004cad3b0_0 .net *"_ivl_85", 0 0, L_0x60000157abc0;  1 drivers
v0x600004cad440_0 .net *"_ivl_87", 0 0, L_0x600000f94fa0;  1 drivers
v0x600004cad4d0_0 .net *"_ivl_89", 0 0, L_0x60000157ac30;  1 drivers
v0x600004cad560_0 .net *"_ivl_9", 0 0, L_0x600000f941e0;  1 drivers
v0x600004cad5f0_0 .net *"_ivl_93", 0 0, L_0x600000f95040;  1 drivers
v0x600004cad680_0 .net *"_ivl_95", 0 0, L_0x600000f950e0;  1 drivers
v0x600004cad710_0 .net *"_ivl_97", 0 0, L_0x600000f95180;  1 drivers
v0x600004cad7a0_0 .net *"_ivl_99", 0 0, L_0x60000157ab50;  1 drivers
L_0x600000f940a0 .part L_0x600000f930c0, 3, 1;
L_0x600000f94140 .part L_0x600000f930c0, 2, 1;
L_0x600000f941e0 .part L_0x600000f930c0, 1, 1;
L_0x600000f94280 .part L_0x600000f930c0, 0, 1;
L_0x600000f94320 .part L_0x600000f930c0, 3, 1;
L_0x600000f943c0 .part L_0x600000f930c0, 2, 1;
L_0x600000f94460 .part L_0x600000f930c0, 1, 1;
L_0x600000f94500 .part L_0x600000f930c0, 0, 1;
L_0x600000f945a0 .reduce/nor L_0x600000f94500;
L_0x600000f94640 .part L_0x600000f930c0, 3, 1;
L_0x600000f946e0 .part L_0x600000f930c0, 2, 1;
L_0x600000f94780 .part L_0x600000f930c0, 1, 1;
L_0x600000f94820 .reduce/nor L_0x600000f94780;
L_0x600000f948c0 .part L_0x600000f930c0, 0, 1;
L_0x600000f94960 .part L_0x600000f930c0, 3, 1;
L_0x600000f94a00 .part L_0x600000f930c0, 2, 1;
L_0x600000f94aa0 .part L_0x600000f930c0, 1, 1;
L_0x600000f94b40 .reduce/nor L_0x600000f94aa0;
L_0x600000f94be0 .part L_0x600000f930c0, 0, 1;
L_0x600000f94d20 .reduce/nor L_0x600000f94be0;
L_0x600000f94dc0 .part L_0x600000f930c0, 3, 1;
L_0x600000f94c80 .part L_0x600000f930c0, 2, 1;
L_0x600000f94e60 .reduce/nor L_0x600000f94c80;
L_0x600000f94f00 .part L_0x600000f930c0, 1, 1;
L_0x600000f94fa0 .part L_0x600000f930c0, 0, 1;
L_0x600000f95040 .part L_0x600000f930c0, 3, 1;
L_0x600000f950e0 .part L_0x600000f930c0, 2, 1;
L_0x600000f95180 .reduce/nor L_0x600000f950e0;
L_0x600000f95220 .part L_0x600000f930c0, 1, 1;
L_0x600000f952c0 .part L_0x600000f930c0, 0, 1;
L_0x600000f95360 .reduce/nor L_0x600000f952c0;
L_0x600000f95400 .part L_0x600000f930c0, 3, 1;
L_0x600000f954a0 .part L_0x600000f930c0, 2, 1;
L_0x600000f95540 .reduce/nor L_0x600000f954a0;
L_0x600000f95680 .part L_0x600000f930c0, 1, 1;
L_0x600000f95720 .reduce/nor L_0x600000f95680;
L_0x600000f957c0 .part L_0x600000f930c0, 0, 1;
L_0x600000f955e0 .part L_0x600000f930c0, 3, 1;
L_0x600000f95860 .part L_0x600000f930c0, 2, 1;
L_0x600000f95900 .reduce/nor L_0x600000f95860;
L_0x600000f959a0 .part L_0x600000f930c0, 1, 1;
L_0x600000f95a40 .reduce/nor L_0x600000f959a0;
L_0x600000f95ae0 .part L_0x600000f930c0, 0, 1;
L_0x600000f95b80 .reduce/nor L_0x600000f95ae0;
L_0x600000f95c20 .part L_0x600000f930c0, 3, 1;
L_0x600000f95cc0 .reduce/nor L_0x600000f95c20;
L_0x600000f95d60 .part L_0x600000f930c0, 2, 1;
L_0x600000f95e00 .part L_0x600000f930c0, 1, 1;
L_0x600000f95ea0 .part L_0x600000f930c0, 0, 1;
L_0x600000f95f40 .part L_0x600000f930c0, 3, 1;
L_0x600000f95fe0 .reduce/nor L_0x600000f95f40;
L_0x600000f96080 .part L_0x600000f930c0, 2, 1;
L_0x600000f96120 .part L_0x600000f930c0, 1, 1;
L_0x600000f961c0 .part L_0x600000f930c0, 0, 1;
L_0x600000f96260 .reduce/nor L_0x600000f961c0;
L_0x600000f96300 .part L_0x600000f930c0, 3, 1;
L_0x600000f963a0 .reduce/nor L_0x600000f96300;
L_0x600000f96440 .part L_0x600000f930c0, 2, 1;
L_0x600000f964e0 .part L_0x600000f930c0, 1, 1;
L_0x600000f96580 .reduce/nor L_0x600000f964e0;
L_0x600000f96620 .part L_0x600000f930c0, 0, 1;
L_0x600000f966c0 .part L_0x600000f930c0, 3, 1;
L_0x600000f96760 .reduce/nor L_0x600000f966c0;
L_0x600000f96800 .part L_0x600000f930c0, 2, 1;
L_0x600000f968a0 .part L_0x600000f930c0, 1, 1;
L_0x600000f96940 .reduce/nor L_0x600000f968a0;
L_0x600000f969e0 .part L_0x600000f930c0, 0, 1;
L_0x600000f96a80 .reduce/nor L_0x600000f969e0;
L_0x600000f96b20 .part L_0x600000f930c0, 3, 1;
L_0x600000f96bc0 .reduce/nor L_0x600000f96b20;
L_0x600000f96c60 .part L_0x600000f930c0, 2, 1;
L_0x600000f96d00 .reduce/nor L_0x600000f96c60;
L_0x600000f96da0 .part L_0x600000f930c0, 1, 1;
L_0x600000f96e40 .part L_0x600000f930c0, 0, 1;
L_0x600000f96ee0 .part L_0x600000f930c0, 3, 1;
L_0x600000f96f80 .reduce/nor L_0x600000f96ee0;
L_0x600000f97020 .part L_0x600000f930c0, 2, 1;
L_0x600000f970c0 .reduce/nor L_0x600000f97020;
L_0x600000f97160 .part L_0x600000f930c0, 1, 1;
L_0x600000f97200 .part L_0x600000f930c0, 0, 1;
L_0x600000f972a0 .reduce/nor L_0x600000f97200;
L_0x600000f97340 .part L_0x600000f930c0, 3, 1;
L_0x600000f973e0 .reduce/nor L_0x600000f97340;
L_0x600000f97480 .part L_0x600000f930c0, 2, 1;
L_0x600000f97520 .reduce/nor L_0x600000f97480;
L_0x600000f975c0 .part L_0x600000f930c0, 1, 1;
L_0x600000f97660 .reduce/nor L_0x600000f975c0;
L_0x600000f97700 .part L_0x600000f930c0, 0, 1;
LS_0x600000f977a0_0_0 .concat8 [ 1 1 1 1], L_0x60000157ba30, L_0x60000157b8e0, L_0x60000157b790, L_0x60000157b640;
LS_0x600000f977a0_0_4 .concat8 [ 1 1 1 1], L_0x60000157b4f0, L_0x60000157b3a0, L_0x60000157b250, L_0x60000157b100;
LS_0x600000f977a0_0_8 .concat8 [ 1 1 1 1], L_0x60000157afb0, L_0x60000157ae60, L_0x60000157ad10, L_0x60000157ac30;
LS_0x600000f977a0_0_12 .concat8 [ 1 1 1 1], L_0x60000157aa70, L_0x60000157a990, L_0x60000157a7d0, L_0x60000157a680;
L_0x600000f977a0 .concat8 [ 4 4 4 4], LS_0x600000f977a0_0_0, LS_0x600000f977a0_0_4, LS_0x600000f977a0_0_8, LS_0x600000f977a0_0_12;
L_0x600000f97840 .part L_0x600000f930c0, 3, 1;
L_0x600000f978e0 .reduce/nor L_0x600000f97840;
L_0x600000f97980 .part L_0x600000f930c0, 2, 1;
L_0x600000f97a20 .reduce/nor L_0x600000f97980;
L_0x600000f97ac0 .part L_0x600000f930c0, 1, 1;
L_0x600000f97b60 .reduce/nor L_0x600000f97ac0;
L_0x600000f97c00 .part L_0x600000f930c0, 0, 1;
L_0x600000f97ca0 .reduce/nor L_0x600000f97c00;
S_0x7fab89766540 .scope module, "readDecoder2" "ReadDecoder_4_16" 4 19, 5 53 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x60000157baa0 .functor AND 1, L_0x600000f97d40, L_0x600000f97de0, C4<1>, C4<1>;
L_0x60000157bb10 .functor AND 1, L_0x60000157baa0, L_0x600000f97e80, C4<1>, C4<1>;
L_0x60000157bb80 .functor AND 1, L_0x60000157bb10, L_0x600000f97f20, C4<1>, C4<1>;
L_0x60000157bbf0 .functor AND 1, L_0x600000f98000, L_0x600000f980a0, C4<1>, C4<1>;
L_0x60000157bc60 .functor AND 1, L_0x60000157bbf0, L_0x600000f98140, C4<1>, C4<1>;
L_0x60000157bcd0 .functor AND 1, L_0x60000157bc60, L_0x600000f98280, C4<1>, C4<1>;
L_0x60000157bd40 .functor AND 1, L_0x600000f98320, L_0x600000f983c0, C4<1>, C4<1>;
L_0x60000157be20 .functor AND 1, L_0x60000157bd40, L_0x600000f98500, C4<1>, C4<1>;
L_0x60000157be90 .functor AND 1, L_0x60000157be20, L_0x600000f985a0, C4<1>, C4<1>;
L_0x60000157bdb0 .functor AND 1, L_0x600000f98640, L_0x600000f986e0, C4<1>, C4<1>;
L_0x60000157bf00 .functor AND 1, L_0x60000157bdb0, L_0x600000f98820, C4<1>, C4<1>;
L_0x60000157bf70 .functor AND 1, L_0x60000157bf00, L_0x600000f98a00, C4<1>, C4<1>;
L_0x60000157c000 .functor AND 1, L_0x600000f98aa0, L_0x600000f98b40, C4<1>, C4<1>;
L_0x60000157c0e0 .functor AND 1, L_0x60000157c000, L_0x600000f98be0, C4<1>, C4<1>;
L_0x60000157c150 .functor AND 1, L_0x60000157c0e0, L_0x600000f98c80, C4<1>, C4<1>;
L_0x60000157c070 .functor AND 1, L_0x600000f98d20, L_0x600000f98e60, C4<1>, C4<1>;
L_0x60000157c1c0 .functor AND 1, L_0x60000157c070, L_0x600000f98f00, C4<1>, C4<1>;
L_0x60000157c230 .functor AND 1, L_0x60000157c1c0, L_0x600000f99040, C4<1>, C4<1>;
L_0x60000157c2a0 .functor AND 1, L_0x600000f990e0, L_0x600000f99220, C4<1>, C4<1>;
L_0x60000157c310 .functor AND 1, L_0x60000157c2a0, L_0x600000f99400, C4<1>, C4<1>;
L_0x60000157c380 .functor AND 1, L_0x60000157c310, L_0x600000f994a0, C4<1>, C4<1>;
L_0x60000157c3f0 .functor AND 1, L_0x600000f992c0, L_0x600000f995e0, C4<1>, C4<1>;
L_0x60000157c460 .functor AND 1, L_0x60000157c3f0, L_0x600000f99720, C4<1>, C4<1>;
L_0x60000157c4d0 .functor AND 1, L_0x60000157c460, L_0x600000f99860, C4<1>, C4<1>;
L_0x60000157c540 .functor AND 1, L_0x600000f999a0, L_0x600000f99a40, C4<1>, C4<1>;
L_0x60000157c5b0 .functor AND 1, L_0x60000157c540, L_0x600000f99ae0, C4<1>, C4<1>;
L_0x60000157c620 .functor AND 1, L_0x60000157c5b0, L_0x600000f99b80, C4<1>, C4<1>;
L_0x60000157c690 .functor AND 1, L_0x600000f99cc0, L_0x600000f99d60, C4<1>, C4<1>;
L_0x60000157c700 .functor AND 1, L_0x60000157c690, L_0x600000f99e00, C4<1>, C4<1>;
L_0x60000157c770 .functor AND 1, L_0x60000157c700, L_0x600000f99f40, C4<1>, C4<1>;
L_0x60000157c7e0 .functor AND 1, L_0x600000f9a080, L_0x600000f9a120, C4<1>, C4<1>;
L_0x60000157c850 .functor AND 1, L_0x60000157c7e0, L_0x600000f9a260, C4<1>, C4<1>;
L_0x60000157c8c0 .functor AND 1, L_0x60000157c850, L_0x600000f9a300, C4<1>, C4<1>;
L_0x60000157c930 .functor AND 1, L_0x600000f9a440, L_0x600000f9a4e0, C4<1>, C4<1>;
L_0x60000157c9a0 .functor AND 1, L_0x60000157c930, L_0x600000f9a620, C4<1>, C4<1>;
L_0x60000157ca10 .functor AND 1, L_0x60000157c9a0, L_0x600000f9a760, C4<1>, C4<1>;
L_0x60000157ca80 .functor AND 1, L_0x600000f9a8a0, L_0x600000f9a9e0, C4<1>, C4<1>;
L_0x60000157caf0 .functor AND 1, L_0x60000157ca80, L_0x600000f9aa80, C4<1>, C4<1>;
L_0x60000157cb60 .functor AND 1, L_0x60000157caf0, L_0x600000f9ab20, C4<1>, C4<1>;
L_0x60000157cbd0 .functor AND 1, L_0x600000f9ac60, L_0x600000f9ada0, C4<1>, C4<1>;
L_0x60000157cc40 .functor AND 1, L_0x60000157cbd0, L_0x600000f9ae40, C4<1>, C4<1>;
L_0x60000157ccb0 .functor AND 1, L_0x60000157cc40, L_0x600000f9af80, C4<1>, C4<1>;
L_0x60000157cd20 .functor AND 1, L_0x600000f9b0c0, L_0x600000f9b200, C4<1>, C4<1>;
L_0x60000157cd90 .functor AND 1, L_0x60000157cd20, L_0x600000f9b340, C4<1>, C4<1>;
L_0x60000157ce00 .functor AND 1, L_0x60000157cd90, L_0x600000f9b3e0, C4<1>, C4<1>;
L_0x60000157ce70 .functor AND 1, L_0x600000f9b5c0, L_0x600000f9b700, C4<1>, C4<1>;
L_0x60000157cee0 .functor AND 1, L_0x60000157ce70, L_0x600000f9b840, C4<1>, C4<1>;
L_0x60000157cf50 .functor AND 1, L_0x60000157cee0, L_0x600000f9b980, C4<1>, C4<1>;
v0x600004cad830_0 .net "RegId", 3 0, L_0x600000f932a0;  alias, 1 drivers
v0x600004cad8c0_0 .net "Wordline", 15 0, L_0x600000f9b480;  alias, 1 drivers
v0x600004cad950_0 .net *"_ivl_101", 0 0, L_0x600000f98f00;  1 drivers
v0x600004cad9e0_0 .net *"_ivl_103", 0 0, L_0x60000157c1c0;  1 drivers
v0x600004cada70_0 .net *"_ivl_105", 0 0, L_0x600000f98fa0;  1 drivers
v0x600004cadb00_0 .net *"_ivl_107", 0 0, L_0x600000f99040;  1 drivers
v0x600004cadb90_0 .net *"_ivl_109", 0 0, L_0x60000157c230;  1 drivers
v0x600004cadc20_0 .net *"_ivl_11", 0 0, L_0x60000157bb10;  1 drivers
v0x600004cadcb0_0 .net *"_ivl_113", 0 0, L_0x600000f990e0;  1 drivers
v0x600004cadd40_0 .net *"_ivl_115", 0 0, L_0x600000f99180;  1 drivers
v0x600004caddd0_0 .net *"_ivl_117", 0 0, L_0x600000f99220;  1 drivers
v0x600004cade60_0 .net *"_ivl_119", 0 0, L_0x60000157c2a0;  1 drivers
v0x600004cadef0_0 .net *"_ivl_121", 0 0, L_0x600000f99360;  1 drivers
v0x600004cadf80_0 .net *"_ivl_123", 0 0, L_0x600000f99400;  1 drivers
v0x600004cae010_0 .net *"_ivl_125", 0 0, L_0x60000157c310;  1 drivers
v0x600004cae0a0_0 .net *"_ivl_127", 0 0, L_0x600000f994a0;  1 drivers
v0x600004cae130_0 .net *"_ivl_129", 0 0, L_0x60000157c380;  1 drivers
v0x600004cae1c0_0 .net *"_ivl_13", 0 0, L_0x600000f97f20;  1 drivers
v0x600004cae250_0 .net *"_ivl_133", 0 0, L_0x600000f992c0;  1 drivers
v0x600004cae2e0_0 .net *"_ivl_135", 0 0, L_0x600000f99540;  1 drivers
v0x600004cae370_0 .net *"_ivl_137", 0 0, L_0x600000f995e0;  1 drivers
v0x600004cae400_0 .net *"_ivl_139", 0 0, L_0x60000157c3f0;  1 drivers
v0x600004cae490_0 .net *"_ivl_141", 0 0, L_0x600000f99680;  1 drivers
v0x600004cae520_0 .net *"_ivl_143", 0 0, L_0x600000f99720;  1 drivers
v0x600004cae5b0_0 .net *"_ivl_145", 0 0, L_0x60000157c460;  1 drivers
v0x600004cae640_0 .net *"_ivl_147", 0 0, L_0x600000f997c0;  1 drivers
v0x600004cae6d0_0 .net *"_ivl_149", 0 0, L_0x600000f99860;  1 drivers
v0x600004cae760_0 .net *"_ivl_15", 0 0, L_0x60000157bb80;  1 drivers
v0x600004cae7f0_0 .net *"_ivl_151", 0 0, L_0x60000157c4d0;  1 drivers
v0x600004cae880_0 .net *"_ivl_155", 0 0, L_0x600000f99900;  1 drivers
v0x600004cae910_0 .net *"_ivl_157", 0 0, L_0x600000f999a0;  1 drivers
v0x600004cae9a0_0 .net *"_ivl_159", 0 0, L_0x600000f99a40;  1 drivers
v0x600004caea30_0 .net *"_ivl_161", 0 0, L_0x60000157c540;  1 drivers
v0x600004caeac0_0 .net *"_ivl_163", 0 0, L_0x600000f99ae0;  1 drivers
v0x600004caeb50_0 .net *"_ivl_165", 0 0, L_0x60000157c5b0;  1 drivers
v0x600004caebe0_0 .net *"_ivl_167", 0 0, L_0x600000f99b80;  1 drivers
v0x600004caec70_0 .net *"_ivl_169", 0 0, L_0x60000157c620;  1 drivers
v0x600004caed00_0 .net *"_ivl_173", 0 0, L_0x600000f99c20;  1 drivers
v0x600004caed90_0 .net *"_ivl_175", 0 0, L_0x600000f99cc0;  1 drivers
v0x600004caee20_0 .net *"_ivl_177", 0 0, L_0x600000f99d60;  1 drivers
v0x600004caeeb0_0 .net *"_ivl_179", 0 0, L_0x60000157c690;  1 drivers
v0x600004caef40_0 .net *"_ivl_181", 0 0, L_0x600000f99e00;  1 drivers
v0x600004caefd0_0 .net *"_ivl_183", 0 0, L_0x60000157c700;  1 drivers
v0x600004caf060_0 .net *"_ivl_185", 0 0, L_0x600000f99ea0;  1 drivers
v0x600004caf0f0_0 .net *"_ivl_187", 0 0, L_0x600000f99f40;  1 drivers
v0x600004caf180_0 .net *"_ivl_189", 0 0, L_0x60000157c770;  1 drivers
v0x600004caf210_0 .net *"_ivl_19", 0 0, L_0x600000f98000;  1 drivers
v0x600004caf2a0_0 .net *"_ivl_193", 0 0, L_0x600000f99fe0;  1 drivers
v0x600004caf330_0 .net *"_ivl_195", 0 0, L_0x600000f9a080;  1 drivers
v0x600004caf3c0_0 .net *"_ivl_197", 0 0, L_0x600000f9a120;  1 drivers
v0x600004caf450_0 .net *"_ivl_199", 0 0, L_0x60000157c7e0;  1 drivers
v0x600004caf4e0_0 .net *"_ivl_201", 0 0, L_0x600000f9a1c0;  1 drivers
v0x600004caf570_0 .net *"_ivl_203", 0 0, L_0x600000f9a260;  1 drivers
v0x600004caf600_0 .net *"_ivl_205", 0 0, L_0x60000157c850;  1 drivers
v0x600004caf690_0 .net *"_ivl_207", 0 0, L_0x600000f9a300;  1 drivers
v0x600004caf720_0 .net *"_ivl_209", 0 0, L_0x60000157c8c0;  1 drivers
v0x600004caf7b0_0 .net *"_ivl_21", 0 0, L_0x600000f980a0;  1 drivers
v0x600004caf840_0 .net *"_ivl_213", 0 0, L_0x600000f9a3a0;  1 drivers
v0x600004caf8d0_0 .net *"_ivl_215", 0 0, L_0x600000f9a440;  1 drivers
v0x600004caf960_0 .net *"_ivl_217", 0 0, L_0x600000f9a4e0;  1 drivers
v0x600004caf9f0_0 .net *"_ivl_219", 0 0, L_0x60000157c930;  1 drivers
v0x600004cafa80_0 .net *"_ivl_221", 0 0, L_0x600000f9a580;  1 drivers
v0x600004cafb10_0 .net *"_ivl_223", 0 0, L_0x600000f9a620;  1 drivers
v0x600004cafba0_0 .net *"_ivl_225", 0 0, L_0x60000157c9a0;  1 drivers
v0x600004cafc30_0 .net *"_ivl_227", 0 0, L_0x600000f9a6c0;  1 drivers
v0x600004cafcc0_0 .net *"_ivl_229", 0 0, L_0x600000f9a760;  1 drivers
v0x600004cafd50_0 .net *"_ivl_23", 0 0, L_0x60000157bbf0;  1 drivers
v0x600004cafde0_0 .net *"_ivl_231", 0 0, L_0x60000157ca10;  1 drivers
v0x600004cafe70_0 .net *"_ivl_235", 0 0, L_0x600000f9a800;  1 drivers
v0x600004caff00_0 .net *"_ivl_237", 0 0, L_0x600000f9a8a0;  1 drivers
v0x600004cb0000_0 .net *"_ivl_239", 0 0, L_0x600000f9a940;  1 drivers
v0x600004cb0090_0 .net *"_ivl_241", 0 0, L_0x600000f9a9e0;  1 drivers
v0x600004cb0120_0 .net *"_ivl_243", 0 0, L_0x60000157ca80;  1 drivers
v0x600004cb01b0_0 .net *"_ivl_245", 0 0, L_0x600000f9aa80;  1 drivers
v0x600004cb0240_0 .net *"_ivl_247", 0 0, L_0x60000157caf0;  1 drivers
v0x600004cb02d0_0 .net *"_ivl_249", 0 0, L_0x600000f9ab20;  1 drivers
v0x600004cb0360_0 .net *"_ivl_25", 0 0, L_0x600000f98140;  1 drivers
v0x600004cb03f0_0 .net *"_ivl_251", 0 0, L_0x60000157cb60;  1 drivers
v0x600004cb0480_0 .net *"_ivl_255", 0 0, L_0x600000f9abc0;  1 drivers
v0x600004cb0510_0 .net *"_ivl_257", 0 0, L_0x600000f9ac60;  1 drivers
v0x600004cb05a0_0 .net *"_ivl_259", 0 0, L_0x600000f9ad00;  1 drivers
v0x600004cb0630_0 .net *"_ivl_261", 0 0, L_0x600000f9ada0;  1 drivers
v0x600004cb06c0_0 .net *"_ivl_263", 0 0, L_0x60000157cbd0;  1 drivers
v0x600004cb0750_0 .net *"_ivl_265", 0 0, L_0x600000f9ae40;  1 drivers
v0x600004cb07e0_0 .net *"_ivl_267", 0 0, L_0x60000157cc40;  1 drivers
v0x600004cb0870_0 .net *"_ivl_269", 0 0, L_0x600000f9aee0;  1 drivers
v0x600004cb0900_0 .net *"_ivl_27", 0 0, L_0x60000157bc60;  1 drivers
v0x600004cb0990_0 .net *"_ivl_271", 0 0, L_0x600000f9af80;  1 drivers
v0x600004cb0a20_0 .net *"_ivl_273", 0 0, L_0x60000157ccb0;  1 drivers
v0x600004cb0ab0_0 .net *"_ivl_277", 0 0, L_0x600000f9b020;  1 drivers
v0x600004cb0b40_0 .net *"_ivl_279", 0 0, L_0x600000f9b0c0;  1 drivers
v0x600004cb0bd0_0 .net *"_ivl_281", 0 0, L_0x600000f9b160;  1 drivers
v0x600004cb0c60_0 .net *"_ivl_283", 0 0, L_0x600000f9b200;  1 drivers
v0x600004cb0cf0_0 .net *"_ivl_285", 0 0, L_0x60000157cd20;  1 drivers
v0x600004cb0d80_0 .net *"_ivl_287", 0 0, L_0x600000f9b2a0;  1 drivers
v0x600004cb0e10_0 .net *"_ivl_289", 0 0, L_0x600000f9b340;  1 drivers
v0x600004cb0ea0_0 .net *"_ivl_29", 0 0, L_0x600000f981e0;  1 drivers
v0x600004cb0f30_0 .net *"_ivl_291", 0 0, L_0x60000157cd90;  1 drivers
v0x600004cb0fc0_0 .net *"_ivl_293", 0 0, L_0x600000f9b3e0;  1 drivers
v0x600004cb1050_0 .net *"_ivl_295", 0 0, L_0x60000157ce00;  1 drivers
v0x600004cb10e0_0 .net *"_ivl_3", 0 0, L_0x600000f97d40;  1 drivers
v0x600004cb1170_0 .net *"_ivl_300", 0 0, L_0x600000f9b520;  1 drivers
v0x600004cb1200_0 .net *"_ivl_302", 0 0, L_0x600000f9b5c0;  1 drivers
v0x600004cb1290_0 .net *"_ivl_304", 0 0, L_0x600000f9b660;  1 drivers
v0x600004cb1320_0 .net *"_ivl_306", 0 0, L_0x600000f9b700;  1 drivers
v0x600004cb13b0_0 .net *"_ivl_308", 0 0, L_0x60000157ce70;  1 drivers
v0x600004cb1440_0 .net *"_ivl_31", 0 0, L_0x600000f98280;  1 drivers
v0x600004cb14d0_0 .net *"_ivl_310", 0 0, L_0x600000f9b7a0;  1 drivers
v0x600004cb1560_0 .net *"_ivl_312", 0 0, L_0x600000f9b840;  1 drivers
v0x600004cb15f0_0 .net *"_ivl_314", 0 0, L_0x60000157cee0;  1 drivers
v0x600004cb1680_0 .net *"_ivl_316", 0 0, L_0x600000f9b8e0;  1 drivers
v0x600004cb1710_0 .net *"_ivl_318", 0 0, L_0x600000f9b980;  1 drivers
v0x600004cb17a0_0 .net *"_ivl_320", 0 0, L_0x60000157cf50;  1 drivers
v0x600004cb1830_0 .net *"_ivl_33", 0 0, L_0x60000157bcd0;  1 drivers
v0x600004cb18c0_0 .net *"_ivl_37", 0 0, L_0x600000f98320;  1 drivers
v0x600004cb1950_0 .net *"_ivl_39", 0 0, L_0x600000f983c0;  1 drivers
v0x600004cb19e0_0 .net *"_ivl_41", 0 0, L_0x60000157bd40;  1 drivers
v0x600004cb1a70_0 .net *"_ivl_43", 0 0, L_0x600000f98460;  1 drivers
v0x600004cb1b00_0 .net *"_ivl_45", 0 0, L_0x600000f98500;  1 drivers
v0x600004cb1b90_0 .net *"_ivl_47", 0 0, L_0x60000157be20;  1 drivers
v0x600004cb1c20_0 .net *"_ivl_49", 0 0, L_0x600000f985a0;  1 drivers
v0x600004cb1cb0_0 .net *"_ivl_5", 0 0, L_0x600000f97de0;  1 drivers
v0x600004cb1d40_0 .net *"_ivl_51", 0 0, L_0x60000157be90;  1 drivers
v0x600004cb1dd0_0 .net *"_ivl_55", 0 0, L_0x600000f98640;  1 drivers
v0x600004cb1e60_0 .net *"_ivl_57", 0 0, L_0x600000f986e0;  1 drivers
v0x600004cb1ef0_0 .net *"_ivl_59", 0 0, L_0x60000157bdb0;  1 drivers
v0x600004cb1f80_0 .net *"_ivl_61", 0 0, L_0x600000f98780;  1 drivers
v0x600004cb2010_0 .net *"_ivl_63", 0 0, L_0x600000f98820;  1 drivers
v0x600004cb20a0_0 .net *"_ivl_65", 0 0, L_0x60000157bf00;  1 drivers
v0x600004cb2130_0 .net *"_ivl_67", 0 0, L_0x600000f988c0;  1 drivers
v0x600004cb21c0_0 .net *"_ivl_69", 0 0, L_0x600000f98a00;  1 drivers
v0x600004cb2250_0 .net *"_ivl_7", 0 0, L_0x60000157baa0;  1 drivers
v0x600004cb22e0_0 .net *"_ivl_71", 0 0, L_0x60000157bf70;  1 drivers
v0x600004cb2370_0 .net *"_ivl_75", 0 0, L_0x600000f98aa0;  1 drivers
v0x600004cb2400_0 .net *"_ivl_77", 0 0, L_0x600000f98960;  1 drivers
v0x600004cb2490_0 .net *"_ivl_79", 0 0, L_0x600000f98b40;  1 drivers
v0x600004cb2520_0 .net *"_ivl_81", 0 0, L_0x60000157c000;  1 drivers
v0x600004cb25b0_0 .net *"_ivl_83", 0 0, L_0x600000f98be0;  1 drivers
v0x600004cb2640_0 .net *"_ivl_85", 0 0, L_0x60000157c0e0;  1 drivers
v0x600004cb26d0_0 .net *"_ivl_87", 0 0, L_0x600000f98c80;  1 drivers
v0x600004cb2760_0 .net *"_ivl_89", 0 0, L_0x60000157c150;  1 drivers
v0x600004cb27f0_0 .net *"_ivl_9", 0 0, L_0x600000f97e80;  1 drivers
v0x600004cb2880_0 .net *"_ivl_93", 0 0, L_0x600000f98d20;  1 drivers
v0x600004cb2910_0 .net *"_ivl_95", 0 0, L_0x600000f98dc0;  1 drivers
v0x600004cb29a0_0 .net *"_ivl_97", 0 0, L_0x600000f98e60;  1 drivers
v0x600004cb2a30_0 .net *"_ivl_99", 0 0, L_0x60000157c070;  1 drivers
L_0x600000f97d40 .part L_0x600000f932a0, 3, 1;
L_0x600000f97de0 .part L_0x600000f932a0, 2, 1;
L_0x600000f97e80 .part L_0x600000f932a0, 1, 1;
L_0x600000f97f20 .part L_0x600000f932a0, 0, 1;
L_0x600000f98000 .part L_0x600000f932a0, 3, 1;
L_0x600000f980a0 .part L_0x600000f932a0, 2, 1;
L_0x600000f98140 .part L_0x600000f932a0, 1, 1;
L_0x600000f981e0 .part L_0x600000f932a0, 0, 1;
L_0x600000f98280 .reduce/nor L_0x600000f981e0;
L_0x600000f98320 .part L_0x600000f932a0, 3, 1;
L_0x600000f983c0 .part L_0x600000f932a0, 2, 1;
L_0x600000f98460 .part L_0x600000f932a0, 1, 1;
L_0x600000f98500 .reduce/nor L_0x600000f98460;
L_0x600000f985a0 .part L_0x600000f932a0, 0, 1;
L_0x600000f98640 .part L_0x600000f932a0, 3, 1;
L_0x600000f986e0 .part L_0x600000f932a0, 2, 1;
L_0x600000f98780 .part L_0x600000f932a0, 1, 1;
L_0x600000f98820 .reduce/nor L_0x600000f98780;
L_0x600000f988c0 .part L_0x600000f932a0, 0, 1;
L_0x600000f98a00 .reduce/nor L_0x600000f988c0;
L_0x600000f98aa0 .part L_0x600000f932a0, 3, 1;
L_0x600000f98960 .part L_0x600000f932a0, 2, 1;
L_0x600000f98b40 .reduce/nor L_0x600000f98960;
L_0x600000f98be0 .part L_0x600000f932a0, 1, 1;
L_0x600000f98c80 .part L_0x600000f932a0, 0, 1;
L_0x600000f98d20 .part L_0x600000f932a0, 3, 1;
L_0x600000f98dc0 .part L_0x600000f932a0, 2, 1;
L_0x600000f98e60 .reduce/nor L_0x600000f98dc0;
L_0x600000f98f00 .part L_0x600000f932a0, 1, 1;
L_0x600000f98fa0 .part L_0x600000f932a0, 0, 1;
L_0x600000f99040 .reduce/nor L_0x600000f98fa0;
L_0x600000f990e0 .part L_0x600000f932a0, 3, 1;
L_0x600000f99180 .part L_0x600000f932a0, 2, 1;
L_0x600000f99220 .reduce/nor L_0x600000f99180;
L_0x600000f99360 .part L_0x600000f932a0, 1, 1;
L_0x600000f99400 .reduce/nor L_0x600000f99360;
L_0x600000f994a0 .part L_0x600000f932a0, 0, 1;
L_0x600000f992c0 .part L_0x600000f932a0, 3, 1;
L_0x600000f99540 .part L_0x600000f932a0, 2, 1;
L_0x600000f995e0 .reduce/nor L_0x600000f99540;
L_0x600000f99680 .part L_0x600000f932a0, 1, 1;
L_0x600000f99720 .reduce/nor L_0x600000f99680;
L_0x600000f997c0 .part L_0x600000f932a0, 0, 1;
L_0x600000f99860 .reduce/nor L_0x600000f997c0;
L_0x600000f99900 .part L_0x600000f932a0, 3, 1;
L_0x600000f999a0 .reduce/nor L_0x600000f99900;
L_0x600000f99a40 .part L_0x600000f932a0, 2, 1;
L_0x600000f99ae0 .part L_0x600000f932a0, 1, 1;
L_0x600000f99b80 .part L_0x600000f932a0, 0, 1;
L_0x600000f99c20 .part L_0x600000f932a0, 3, 1;
L_0x600000f99cc0 .reduce/nor L_0x600000f99c20;
L_0x600000f99d60 .part L_0x600000f932a0, 2, 1;
L_0x600000f99e00 .part L_0x600000f932a0, 1, 1;
L_0x600000f99ea0 .part L_0x600000f932a0, 0, 1;
L_0x600000f99f40 .reduce/nor L_0x600000f99ea0;
L_0x600000f99fe0 .part L_0x600000f932a0, 3, 1;
L_0x600000f9a080 .reduce/nor L_0x600000f99fe0;
L_0x600000f9a120 .part L_0x600000f932a0, 2, 1;
L_0x600000f9a1c0 .part L_0x600000f932a0, 1, 1;
L_0x600000f9a260 .reduce/nor L_0x600000f9a1c0;
L_0x600000f9a300 .part L_0x600000f932a0, 0, 1;
L_0x600000f9a3a0 .part L_0x600000f932a0, 3, 1;
L_0x600000f9a440 .reduce/nor L_0x600000f9a3a0;
L_0x600000f9a4e0 .part L_0x600000f932a0, 2, 1;
L_0x600000f9a580 .part L_0x600000f932a0, 1, 1;
L_0x600000f9a620 .reduce/nor L_0x600000f9a580;
L_0x600000f9a6c0 .part L_0x600000f932a0, 0, 1;
L_0x600000f9a760 .reduce/nor L_0x600000f9a6c0;
L_0x600000f9a800 .part L_0x600000f932a0, 3, 1;
L_0x600000f9a8a0 .reduce/nor L_0x600000f9a800;
L_0x600000f9a940 .part L_0x600000f932a0, 2, 1;
L_0x600000f9a9e0 .reduce/nor L_0x600000f9a940;
L_0x600000f9aa80 .part L_0x600000f932a0, 1, 1;
L_0x600000f9ab20 .part L_0x600000f932a0, 0, 1;
L_0x600000f9abc0 .part L_0x600000f932a0, 3, 1;
L_0x600000f9ac60 .reduce/nor L_0x600000f9abc0;
L_0x600000f9ad00 .part L_0x600000f932a0, 2, 1;
L_0x600000f9ada0 .reduce/nor L_0x600000f9ad00;
L_0x600000f9ae40 .part L_0x600000f932a0, 1, 1;
L_0x600000f9aee0 .part L_0x600000f932a0, 0, 1;
L_0x600000f9af80 .reduce/nor L_0x600000f9aee0;
L_0x600000f9b020 .part L_0x600000f932a0, 3, 1;
L_0x600000f9b0c0 .reduce/nor L_0x600000f9b020;
L_0x600000f9b160 .part L_0x600000f932a0, 2, 1;
L_0x600000f9b200 .reduce/nor L_0x600000f9b160;
L_0x600000f9b2a0 .part L_0x600000f932a0, 1, 1;
L_0x600000f9b340 .reduce/nor L_0x600000f9b2a0;
L_0x600000f9b3e0 .part L_0x600000f932a0, 0, 1;
LS_0x600000f9b480_0_0 .concat8 [ 1 1 1 1], L_0x60000157cf50, L_0x60000157ce00, L_0x60000157ccb0, L_0x60000157cb60;
LS_0x600000f9b480_0_4 .concat8 [ 1 1 1 1], L_0x60000157ca10, L_0x60000157c8c0, L_0x60000157c770, L_0x60000157c620;
LS_0x600000f9b480_0_8 .concat8 [ 1 1 1 1], L_0x60000157c4d0, L_0x60000157c380, L_0x60000157c230, L_0x60000157c150;
LS_0x600000f9b480_0_12 .concat8 [ 1 1 1 1], L_0x60000157bf70, L_0x60000157be90, L_0x60000157bcd0, L_0x60000157bb80;
L_0x600000f9b480 .concat8 [ 4 4 4 4], LS_0x600000f9b480_0_0, LS_0x600000f9b480_0_4, LS_0x600000f9b480_0_8, LS_0x600000f9b480_0_12;
L_0x600000f9b520 .part L_0x600000f932a0, 3, 1;
L_0x600000f9b5c0 .reduce/nor L_0x600000f9b520;
L_0x600000f9b660 .part L_0x600000f932a0, 2, 1;
L_0x600000f9b700 .reduce/nor L_0x600000f9b660;
L_0x600000f9b7a0 .part L_0x600000f932a0, 1, 1;
L_0x600000f9b840 .reduce/nor L_0x600000f9b7a0;
L_0x600000f9b8e0 .part L_0x600000f932a0, 0, 1;
L_0x600000f9b980 .reduce/nor L_0x600000f9b8e0;
S_0x7fab897666b0 .scope module, "regArray[0]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004cbd710_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004cbd7a0_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004cbd830_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004cbd8c0_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  1 drivers
v0x600004cbd950_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  1 drivers
v0x600004cbd9e0_0 .net "WriteReg", 0 0, L_0x600000fcdcc0;  1 drivers
v0x600004cbda70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbdb00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe1f40 .part L_0x60000082c6e0, 0, 1;
L_0x600000fe1fe0 .part L_0x60000082c6e0, 1, 1;
L_0x600000fe2080 .part L_0x60000082c6e0, 2, 1;
L_0x600000fe2120 .part L_0x60000082c6e0, 3, 1;
L_0x600000fe21c0 .part L_0x60000082c6e0, 4, 1;
L_0x600000fe2260 .part L_0x60000082c6e0, 5, 1;
L_0x600000fe2300 .part L_0x60000082c6e0, 6, 1;
L_0x600000fe23a0 .part L_0x60000082c6e0, 7, 1;
L_0x600000fe2440 .part L_0x60000082c6e0, 8, 1;
L_0x600000fe24e0 .part L_0x60000082c6e0, 9, 1;
L_0x600000fe2580 .part L_0x60000082c6e0, 10, 1;
L_0x600000fe2620 .part L_0x60000082c6e0, 11, 1;
L_0x600000fe26c0 .part L_0x60000082c6e0, 12, 1;
L_0x600000fe2760 .part L_0x60000082c6e0, 13, 1;
L_0x600000fe2800 .part L_0x60000082c6e0, 14, 1;
L_0x600000fe28a0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb34488 .port I0x600003f12000, L_0x600000f9f7a0;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb34488;
p0x7fab8bb34908 .port I0x600003f12000, L_0x600000f9fa20;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb34908;
p0x7fab8bb34d28 .port I0x600003f12000, L_0x600000f9fca0;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb34d28;
p0x7fab8bb35148 .port I0x600003f12000, L_0x600000f9ff20;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb35148;
p0x7fab8bb35568 .port I0x600003f12000, L_0x600000fe01e0;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb35568;
p0x7fab8bb35988 .port I0x600003f12000, L_0x600000fe0460;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb35988;
p0x7fab8bb35da8 .port I0x600003f12000, L_0x600000fe06e0;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb35da8;
p0x7fab8bb361c8 .port I0x600003f12000, L_0x600000fe0960;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb361c8;
p0x7fab8bb365e8 .port I0x600003f12000, L_0x600000fe0be0;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb365e8;
p0x7fab8bb36a08 .port I0x600003f12000, L_0x600000fe0e60;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb36a08;
p0x7fab8bb36e28 .port I0x600003f12000, L_0x600000fe10e0;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb36e28;
p0x7fab8bb37248 .port I0x600003f12000, L_0x600000fe1360;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb37248;
p0x7fab8bb37668 .port I0x600003f12000, L_0x600000fe15e0;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb37668;
p0x7fab8bb37a88 .port I0x600003f12000, L_0x600000fe1860;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb37a88;
p0x7fab8bb37ea8 .port I0x600003f12000, L_0x600000fe1ae0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb37ea8;
p0x7fab8bb382c8 .port I0x600003f12000, L_0x600000fe1d60;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb382c8;
p0x7fab8bb344b8 .port I0x600003f71fe0, L_0x600000f9f8e0;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb344b8;
p0x7fab8bb34938 .port I0x600003f71fe0, L_0x600000f9fb60;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb34938;
p0x7fab8bb34d58 .port I0x600003f71fe0, L_0x600000f9fde0;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb34d58;
p0x7fab8bb35178 .port I0x600003f71fe0, L_0x600000fe00a0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb35178;
p0x7fab8bb35598 .port I0x600003f71fe0, L_0x600000fe0320;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb35598;
p0x7fab8bb359b8 .port I0x600003f71fe0, L_0x600000fe05a0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb359b8;
p0x7fab8bb35dd8 .port I0x600003f71fe0, L_0x600000fe0820;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb35dd8;
p0x7fab8bb361f8 .port I0x600003f71fe0, L_0x600000fe0aa0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb361f8;
p0x7fab8bb36618 .port I0x600003f71fe0, L_0x600000fe0d20;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb36618;
p0x7fab8bb36a38 .port I0x600003f71fe0, L_0x600000fe0fa0;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb36a38;
p0x7fab8bb36e58 .port I0x600003f71fe0, L_0x600000fe1220;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb36e58;
p0x7fab8bb37278 .port I0x600003f71fe0, L_0x600000fe14a0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb37278;
p0x7fab8bb37698 .port I0x600003f71fe0, L_0x600000fe1720;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb37698;
p0x7fab8bb37ab8 .port I0x600003f71fe0, L_0x600000fe19a0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb37ab8;
p0x7fab8bb37ed8 .port I0x600003f71fe0, L_0x600000fe1c20;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb37ed8;
p0x7fab8bb382f8 .port I0x600003f71fe0, L_0x600000fe1ea0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb382f8;
S_0x7fab89766940 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb2e20_0 .net8 "Bitline1", 0 0, p0x7fab8bb34488;  1 drivers, strength-aware
v0x600004cb2eb0_0 .net8 "Bitline2", 0 0, p0x7fab8bb344b8;  1 drivers, strength-aware
v0x600004cb2f40_0 .net "D", 0 0, L_0x600000fe1f40;  1 drivers
v0x600004cb2fd0_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb3060_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb30f0_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb3180_0 .net *"_ivl_0", 0 0, L_0x600000f9f700;  1 drivers
o0x7fab8bb34578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb3210_0 name=_ivl_2
v0x600004cb32a0_0 .net *"_ivl_6", 0 0, L_0x600000f9f840;  1 drivers
o0x7fab8bb345d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb3330_0 name=_ivl_8
v0x600004cb33c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb3450_0 .net "dffOut", 0 0, v0x600004cb2d00_0;  1 drivers
v0x600004cb34e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f9f700 .functor MUXZ 1, v0x600004cb2d00_0, L_0x600000fe1f40, L_0x600000fcdcc0, C4<>;
L_0x600000f9f7a0 .functor MUXZ 1, o0x7fab8bb34578, L_0x600000f9f700, L_0x600000fce6c0, C4<>;
L_0x600000f9f840 .functor MUXZ 1, v0x600004cb2d00_0, L_0x600000fe1f40, L_0x600000fcdcc0, C4<>;
L_0x600000f9f8e0 .functor MUXZ 1, o0x7fab8bb345d8, L_0x600000f9f840, L_0x600000fcf0c0, C4<>;
S_0x7fab89766ab0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89766940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb2ac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb2b50_0 .net "d", 0 0, L_0x600000fe1f40;  alias, 1 drivers
v0x600004cb2be0_0 .net "q", 0 0, v0x600004cb2d00_0;  alias, 1 drivers
v0x600004cb2c70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb2d00_0 .var "state", 0 0;
v0x600004cb2d90_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89766c20 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb38d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb34908;  1 drivers, strength-aware
v0x600004cb3960_0 .net8 "Bitline2", 0 0, p0x7fab8bb34938;  1 drivers, strength-aware
v0x600004cb39f0_0 .net "D", 0 0, L_0x600000fe1fe0;  1 drivers
v0x600004cb3a80_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb3b10_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb3ba0_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb3c30_0 .net *"_ivl_0", 0 0, L_0x600000f9f980;  1 drivers
o0x7fab8bb34998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb3cc0_0 name=_ivl_2
v0x600004cb3d50_0 .net *"_ivl_6", 0 0, L_0x600000f9fac0;  1 drivers
o0x7fab8bb349f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb3de0_0 name=_ivl_8
v0x600004cb3e70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb3f00_0 .net "dffOut", 0 0, v0x600004cb37b0_0;  1 drivers
v0x600004cb4000_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f9f980 .functor MUXZ 1, v0x600004cb37b0_0, L_0x600000fe1fe0, L_0x600000fcdcc0, C4<>;
L_0x600000f9fa20 .functor MUXZ 1, o0x7fab8bb34998, L_0x600000f9f980, L_0x600000fce6c0, C4<>;
L_0x600000f9fac0 .functor MUXZ 1, v0x600004cb37b0_0, L_0x600000fe1fe0, L_0x600000fcdcc0, C4<>;
L_0x600000f9fb60 .functor MUXZ 1, o0x7fab8bb349f8, L_0x600000f9fac0, L_0x600000fcf0c0, C4<>;
S_0x7fab89766d90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89766c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb3570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb3600_0 .net "d", 0 0, L_0x600000fe1fe0;  alias, 1 drivers
v0x600004cb3690_0 .net "q", 0 0, v0x600004cb37b0_0;  alias, 1 drivers
v0x600004cb3720_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb37b0_0 .var "state", 0 0;
v0x600004cb3840_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89766f00 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb43f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb34d28;  1 drivers, strength-aware
v0x600004cb4480_0 .net8 "Bitline2", 0 0, p0x7fab8bb34d58;  1 drivers, strength-aware
v0x600004cb4510_0 .net "D", 0 0, L_0x600000fe2080;  1 drivers
v0x600004cb45a0_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb4630_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb46c0_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb4750_0 .net *"_ivl_0", 0 0, L_0x600000f9fc00;  1 drivers
o0x7fab8bb34db8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb47e0_0 name=_ivl_2
v0x600004cb4870_0 .net *"_ivl_6", 0 0, L_0x600000f9fd40;  1 drivers
o0x7fab8bb34e18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb4900_0 name=_ivl_8
v0x600004cb4990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb4a20_0 .net "dffOut", 0 0, v0x600004cb42d0_0;  1 drivers
v0x600004cb4ab0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f9fc00 .functor MUXZ 1, v0x600004cb42d0_0, L_0x600000fe2080, L_0x600000fcdcc0, C4<>;
L_0x600000f9fca0 .functor MUXZ 1, o0x7fab8bb34db8, L_0x600000f9fc00, L_0x600000fce6c0, C4<>;
L_0x600000f9fd40 .functor MUXZ 1, v0x600004cb42d0_0, L_0x600000fe2080, L_0x600000fcdcc0, C4<>;
L_0x600000f9fde0 .functor MUXZ 1, o0x7fab8bb34e18, L_0x600000f9fd40, L_0x600000fcf0c0, C4<>;
S_0x7fab89767070 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89766f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb4090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb4120_0 .net "d", 0 0, L_0x600000fe2080;  alias, 1 drivers
v0x600004cb41b0_0 .net "q", 0 0, v0x600004cb42d0_0;  alias, 1 drivers
v0x600004cb4240_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb42d0_0 .var "state", 0 0;
v0x600004cb4360_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab897671e0 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb4ea0_0 .net8 "Bitline1", 0 0, p0x7fab8bb35148;  1 drivers, strength-aware
v0x600004cb4f30_0 .net8 "Bitline2", 0 0, p0x7fab8bb35178;  1 drivers, strength-aware
v0x600004cb4fc0_0 .net "D", 0 0, L_0x600000fe2120;  1 drivers
v0x600004cb5050_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb50e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb5170_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb5200_0 .net *"_ivl_0", 0 0, L_0x600000f9fe80;  1 drivers
o0x7fab8bb351d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb5290_0 name=_ivl_2
v0x600004cb5320_0 .net *"_ivl_6", 0 0, L_0x600000fe0000;  1 drivers
o0x7fab8bb35238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb53b0_0 name=_ivl_8
v0x600004cb5440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb54d0_0 .net "dffOut", 0 0, v0x600004cb4d80_0;  1 drivers
v0x600004cb5560_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f9fe80 .functor MUXZ 1, v0x600004cb4d80_0, L_0x600000fe2120, L_0x600000fcdcc0, C4<>;
L_0x600000f9ff20 .functor MUXZ 1, o0x7fab8bb351d8, L_0x600000f9fe80, L_0x600000fce6c0, C4<>;
L_0x600000fe0000 .functor MUXZ 1, v0x600004cb4d80_0, L_0x600000fe2120, L_0x600000fcdcc0, C4<>;
L_0x600000fe00a0 .functor MUXZ 1, o0x7fab8bb35238, L_0x600000fe0000, L_0x600000fcf0c0, C4<>;
S_0x7fab89767350 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897671e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb4b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb4bd0_0 .net "d", 0 0, L_0x600000fe2120;  alias, 1 drivers
v0x600004cb4c60_0 .net "q", 0 0, v0x600004cb4d80_0;  alias, 1 drivers
v0x600004cb4cf0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb4d80_0 .var "state", 0 0;
v0x600004cb4e10_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab897674c0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb5950_0 .net8 "Bitline1", 0 0, p0x7fab8bb35568;  1 drivers, strength-aware
v0x600004cb59e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb35598;  1 drivers, strength-aware
v0x600004cb5a70_0 .net "D", 0 0, L_0x600000fe21c0;  1 drivers
v0x600004cb5b00_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb5b90_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb5c20_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb5cb0_0 .net *"_ivl_0", 0 0, L_0x600000fe0140;  1 drivers
o0x7fab8bb355f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb5d40_0 name=_ivl_2
v0x600004cb5dd0_0 .net *"_ivl_6", 0 0, L_0x600000fe0280;  1 drivers
o0x7fab8bb35658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb5e60_0 name=_ivl_8
v0x600004cb5ef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb5f80_0 .net "dffOut", 0 0, v0x600004cb5830_0;  1 drivers
v0x600004cb6010_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe0140 .functor MUXZ 1, v0x600004cb5830_0, L_0x600000fe21c0, L_0x600000fcdcc0, C4<>;
L_0x600000fe01e0 .functor MUXZ 1, o0x7fab8bb355f8, L_0x600000fe0140, L_0x600000fce6c0, C4<>;
L_0x600000fe0280 .functor MUXZ 1, v0x600004cb5830_0, L_0x600000fe21c0, L_0x600000fcdcc0, C4<>;
L_0x600000fe0320 .functor MUXZ 1, o0x7fab8bb35658, L_0x600000fe0280, L_0x600000fcf0c0, C4<>;
S_0x7fab89767630 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897674c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb55f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb5680_0 .net "d", 0 0, L_0x600000fe21c0;  alias, 1 drivers
v0x600004cb5710_0 .net "q", 0 0, v0x600004cb5830_0;  alias, 1 drivers
v0x600004cb57a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb5830_0 .var "state", 0 0;
v0x600004cb58c0_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab897677a0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb6400_0 .net8 "Bitline1", 0 0, p0x7fab8bb35988;  1 drivers, strength-aware
v0x600004cb6490_0 .net8 "Bitline2", 0 0, p0x7fab8bb359b8;  1 drivers, strength-aware
v0x600004cb6520_0 .net "D", 0 0, L_0x600000fe2260;  1 drivers
v0x600004cb65b0_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb6640_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb66d0_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb6760_0 .net *"_ivl_0", 0 0, L_0x600000fe03c0;  1 drivers
o0x7fab8bb35a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb67f0_0 name=_ivl_2
v0x600004cb6880_0 .net *"_ivl_6", 0 0, L_0x600000fe0500;  1 drivers
o0x7fab8bb35a78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb6910_0 name=_ivl_8
v0x600004cb69a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb6a30_0 .net "dffOut", 0 0, v0x600004cb62e0_0;  1 drivers
v0x600004cb6ac0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe03c0 .functor MUXZ 1, v0x600004cb62e0_0, L_0x600000fe2260, L_0x600000fcdcc0, C4<>;
L_0x600000fe0460 .functor MUXZ 1, o0x7fab8bb35a18, L_0x600000fe03c0, L_0x600000fce6c0, C4<>;
L_0x600000fe0500 .functor MUXZ 1, v0x600004cb62e0_0, L_0x600000fe2260, L_0x600000fcdcc0, C4<>;
L_0x600000fe05a0 .functor MUXZ 1, o0x7fab8bb35a78, L_0x600000fe0500, L_0x600000fcf0c0, C4<>;
S_0x7fab89767910 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897677a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb60a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb6130_0 .net "d", 0 0, L_0x600000fe2260;  alias, 1 drivers
v0x600004cb61c0_0 .net "q", 0 0, v0x600004cb62e0_0;  alias, 1 drivers
v0x600004cb6250_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb62e0_0 .var "state", 0 0;
v0x600004cb6370_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89767a80 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb6eb0_0 .net8 "Bitline1", 0 0, p0x7fab8bb35da8;  1 drivers, strength-aware
v0x600004cb6f40_0 .net8 "Bitline2", 0 0, p0x7fab8bb35dd8;  1 drivers, strength-aware
v0x600004cb6fd0_0 .net "D", 0 0, L_0x600000fe2300;  1 drivers
v0x600004cb7060_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb70f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb7180_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb7210_0 .net *"_ivl_0", 0 0, L_0x600000fe0640;  1 drivers
o0x7fab8bb35e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb72a0_0 name=_ivl_2
v0x600004cb7330_0 .net *"_ivl_6", 0 0, L_0x600000fe0780;  1 drivers
o0x7fab8bb35e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb73c0_0 name=_ivl_8
v0x600004cb7450_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb74e0_0 .net "dffOut", 0 0, v0x600004cb6d90_0;  1 drivers
v0x600004cb7570_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe0640 .functor MUXZ 1, v0x600004cb6d90_0, L_0x600000fe2300, L_0x600000fcdcc0, C4<>;
L_0x600000fe06e0 .functor MUXZ 1, o0x7fab8bb35e38, L_0x600000fe0640, L_0x600000fce6c0, C4<>;
L_0x600000fe0780 .functor MUXZ 1, v0x600004cb6d90_0, L_0x600000fe2300, L_0x600000fcdcc0, C4<>;
L_0x600000fe0820 .functor MUXZ 1, o0x7fab8bb35e98, L_0x600000fe0780, L_0x600000fcf0c0, C4<>;
S_0x7fab89767bf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89767a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb6b50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb6be0_0 .net "d", 0 0, L_0x600000fe2300;  alias, 1 drivers
v0x600004cb6c70_0 .net "q", 0 0, v0x600004cb6d90_0;  alias, 1 drivers
v0x600004cb6d00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb6d90_0 .var "state", 0 0;
v0x600004cb6e20_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89767d60 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb7960_0 .net8 "Bitline1", 0 0, p0x7fab8bb361c8;  1 drivers, strength-aware
v0x600004cb79f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb361f8;  1 drivers, strength-aware
v0x600004cb7a80_0 .net "D", 0 0, L_0x600000fe23a0;  1 drivers
v0x600004cb7b10_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb7ba0_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb7c30_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb7cc0_0 .net *"_ivl_0", 0 0, L_0x600000fe08c0;  1 drivers
o0x7fab8bb36258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb7d50_0 name=_ivl_2
v0x600004cb7de0_0 .net *"_ivl_6", 0 0, L_0x600000fe0a00;  1 drivers
o0x7fab8bb362b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb7e70_0 name=_ivl_8
v0x600004cb7f00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb8000_0 .net "dffOut", 0 0, v0x600004cb7840_0;  1 drivers
v0x600004cb8090_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe08c0 .functor MUXZ 1, v0x600004cb7840_0, L_0x600000fe23a0, L_0x600000fcdcc0, C4<>;
L_0x600000fe0960 .functor MUXZ 1, o0x7fab8bb36258, L_0x600000fe08c0, L_0x600000fce6c0, C4<>;
L_0x600000fe0a00 .functor MUXZ 1, v0x600004cb7840_0, L_0x600000fe23a0, L_0x600000fcdcc0, C4<>;
L_0x600000fe0aa0 .functor MUXZ 1, o0x7fab8bb362b8, L_0x600000fe0a00, L_0x600000fcf0c0, C4<>;
S_0x7fab89767ed0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89767d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb7600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb7690_0 .net "d", 0 0, L_0x600000fe23a0;  alias, 1 drivers
v0x600004cb7720_0 .net "q", 0 0, v0x600004cb7840_0;  alias, 1 drivers
v0x600004cb77b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb7840_0 .var "state", 0 0;
v0x600004cb78d0_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89768040 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb8480_0 .net8 "Bitline1", 0 0, p0x7fab8bb365e8;  1 drivers, strength-aware
v0x600004cb8510_0 .net8 "Bitline2", 0 0, p0x7fab8bb36618;  1 drivers, strength-aware
v0x600004cb85a0_0 .net "D", 0 0, L_0x600000fe2440;  1 drivers
v0x600004cb8630_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb86c0_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb8750_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb87e0_0 .net *"_ivl_0", 0 0, L_0x600000fe0b40;  1 drivers
o0x7fab8bb36678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb8870_0 name=_ivl_2
v0x600004cb8900_0 .net *"_ivl_6", 0 0, L_0x600000fe0c80;  1 drivers
o0x7fab8bb366d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb8990_0 name=_ivl_8
v0x600004cb8a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb8ab0_0 .net "dffOut", 0 0, v0x600004cb8360_0;  1 drivers
v0x600004cb8b40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe0b40 .functor MUXZ 1, v0x600004cb8360_0, L_0x600000fe2440, L_0x600000fcdcc0, C4<>;
L_0x600000fe0be0 .functor MUXZ 1, o0x7fab8bb36678, L_0x600000fe0b40, L_0x600000fce6c0, C4<>;
L_0x600000fe0c80 .functor MUXZ 1, v0x600004cb8360_0, L_0x600000fe2440, L_0x600000fcdcc0, C4<>;
L_0x600000fe0d20 .functor MUXZ 1, o0x7fab8bb366d8, L_0x600000fe0c80, L_0x600000fcf0c0, C4<>;
S_0x7fab897681b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89768040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb8120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb81b0_0 .net "d", 0 0, L_0x600000fe2440;  alias, 1 drivers
v0x600004cb8240_0 .net "q", 0 0, v0x600004cb8360_0;  alias, 1 drivers
v0x600004cb82d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb8360_0 .var "state", 0 0;
v0x600004cb83f0_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89768720 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb8f30_0 .net8 "Bitline1", 0 0, p0x7fab8bb36a08;  1 drivers, strength-aware
v0x600004cb8fc0_0 .net8 "Bitline2", 0 0, p0x7fab8bb36a38;  1 drivers, strength-aware
v0x600004cb9050_0 .net "D", 0 0, L_0x600000fe24e0;  1 drivers
v0x600004cb90e0_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb9170_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb9200_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb9290_0 .net *"_ivl_0", 0 0, L_0x600000fe0dc0;  1 drivers
o0x7fab8bb36a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb9320_0 name=_ivl_2
v0x600004cb93b0_0 .net *"_ivl_6", 0 0, L_0x600000fe0f00;  1 drivers
o0x7fab8bb36af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb9440_0 name=_ivl_8
v0x600004cb94d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb9560_0 .net "dffOut", 0 0, v0x600004cb8e10_0;  1 drivers
v0x600004cb95f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe0dc0 .functor MUXZ 1, v0x600004cb8e10_0, L_0x600000fe24e0, L_0x600000fcdcc0, C4<>;
L_0x600000fe0e60 .functor MUXZ 1, o0x7fab8bb36a98, L_0x600000fe0dc0, L_0x600000fce6c0, C4<>;
L_0x600000fe0f00 .functor MUXZ 1, v0x600004cb8e10_0, L_0x600000fe24e0, L_0x600000fcdcc0, C4<>;
L_0x600000fe0fa0 .functor MUXZ 1, o0x7fab8bb36af8, L_0x600000fe0f00, L_0x600000fcf0c0, C4<>;
S_0x7fab89768890 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89768720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb8bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb8c60_0 .net "d", 0 0, L_0x600000fe24e0;  alias, 1 drivers
v0x600004cb8cf0_0 .net "q", 0 0, v0x600004cb8e10_0;  alias, 1 drivers
v0x600004cb8d80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb8e10_0 .var "state", 0 0;
v0x600004cb8ea0_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89768a00 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cb99e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb36e28;  1 drivers, strength-aware
v0x600004cb9a70_0 .net8 "Bitline2", 0 0, p0x7fab8bb36e58;  1 drivers, strength-aware
v0x600004cb9b00_0 .net "D", 0 0, L_0x600000fe2580;  1 drivers
v0x600004cb9b90_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cb9c20_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cb9cb0_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cb9d40_0 .net *"_ivl_0", 0 0, L_0x600000fe1040;  1 drivers
o0x7fab8bb36eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb9dd0_0 name=_ivl_2
v0x600004cb9e60_0 .net *"_ivl_6", 0 0, L_0x600000fe1180;  1 drivers
o0x7fab8bb36f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cb9ef0_0 name=_ivl_8
v0x600004cb9f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cba010_0 .net "dffOut", 0 0, v0x600004cb98c0_0;  1 drivers
v0x600004cba0a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe1040 .functor MUXZ 1, v0x600004cb98c0_0, L_0x600000fe2580, L_0x600000fcdcc0, C4<>;
L_0x600000fe10e0 .functor MUXZ 1, o0x7fab8bb36eb8, L_0x600000fe1040, L_0x600000fce6c0, C4<>;
L_0x600000fe1180 .functor MUXZ 1, v0x600004cb98c0_0, L_0x600000fe2580, L_0x600000fcdcc0, C4<>;
L_0x600000fe1220 .functor MUXZ 1, o0x7fab8bb36f18, L_0x600000fe1180, L_0x600000fcf0c0, C4<>;
S_0x7fab89768b70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89768a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cb9680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cb9710_0 .net "d", 0 0, L_0x600000fe2580;  alias, 1 drivers
v0x600004cb97a0_0 .net "q", 0 0, v0x600004cb98c0_0;  alias, 1 drivers
v0x600004cb9830_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cb98c0_0 .var "state", 0 0;
v0x600004cb9950_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89768ce0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cba490_0 .net8 "Bitline1", 0 0, p0x7fab8bb37248;  1 drivers, strength-aware
v0x600004cba520_0 .net8 "Bitline2", 0 0, p0x7fab8bb37278;  1 drivers, strength-aware
v0x600004cba5b0_0 .net "D", 0 0, L_0x600000fe2620;  1 drivers
v0x600004cba640_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cba6d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cba760_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cba7f0_0 .net *"_ivl_0", 0 0, L_0x600000fe12c0;  1 drivers
o0x7fab8bb372d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cba880_0 name=_ivl_2
v0x600004cba910_0 .net *"_ivl_6", 0 0, L_0x600000fe1400;  1 drivers
o0x7fab8bb37338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cba9a0_0 name=_ivl_8
v0x600004cbaa30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbaac0_0 .net "dffOut", 0 0, v0x600004cba370_0;  1 drivers
v0x600004cbab50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe12c0 .functor MUXZ 1, v0x600004cba370_0, L_0x600000fe2620, L_0x600000fcdcc0, C4<>;
L_0x600000fe1360 .functor MUXZ 1, o0x7fab8bb372d8, L_0x600000fe12c0, L_0x600000fce6c0, C4<>;
L_0x600000fe1400 .functor MUXZ 1, v0x600004cba370_0, L_0x600000fe2620, L_0x600000fcdcc0, C4<>;
L_0x600000fe14a0 .functor MUXZ 1, o0x7fab8bb37338, L_0x600000fe1400, L_0x600000fcf0c0, C4<>;
S_0x7fab89768e50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89768ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cba130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cba1c0_0 .net "d", 0 0, L_0x600000fe2620;  alias, 1 drivers
v0x600004cba250_0 .net "q", 0 0, v0x600004cba370_0;  alias, 1 drivers
v0x600004cba2e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cba370_0 .var "state", 0 0;
v0x600004cba400_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89768fc0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cbaf40_0 .net8 "Bitline1", 0 0, p0x7fab8bb37668;  1 drivers, strength-aware
v0x600004cbafd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb37698;  1 drivers, strength-aware
v0x600004cbb060_0 .net "D", 0 0, L_0x600000fe26c0;  1 drivers
v0x600004cbb0f0_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cbb180_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cbb210_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cbb2a0_0 .net *"_ivl_0", 0 0, L_0x600000fe1540;  1 drivers
o0x7fab8bb376f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbb330_0 name=_ivl_2
v0x600004cbb3c0_0 .net *"_ivl_6", 0 0, L_0x600000fe1680;  1 drivers
o0x7fab8bb37758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbb450_0 name=_ivl_8
v0x600004cbb4e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbb570_0 .net "dffOut", 0 0, v0x600004cbae20_0;  1 drivers
v0x600004cbb600_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe1540 .functor MUXZ 1, v0x600004cbae20_0, L_0x600000fe26c0, L_0x600000fcdcc0, C4<>;
L_0x600000fe15e0 .functor MUXZ 1, o0x7fab8bb376f8, L_0x600000fe1540, L_0x600000fce6c0, C4<>;
L_0x600000fe1680 .functor MUXZ 1, v0x600004cbae20_0, L_0x600000fe26c0, L_0x600000fcdcc0, C4<>;
L_0x600000fe1720 .functor MUXZ 1, o0x7fab8bb37758, L_0x600000fe1680, L_0x600000fcf0c0, C4<>;
S_0x7fab89769130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89768fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cbabe0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbac70_0 .net "d", 0 0, L_0x600000fe26c0;  alias, 1 drivers
v0x600004cbad00_0 .net "q", 0 0, v0x600004cbae20_0;  alias, 1 drivers
v0x600004cbad90_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cbae20_0 .var "state", 0 0;
v0x600004cbaeb0_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab897692a0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cbb9f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb37a88;  1 drivers, strength-aware
v0x600004cbba80_0 .net8 "Bitline2", 0 0, p0x7fab8bb37ab8;  1 drivers, strength-aware
v0x600004cbbb10_0 .net "D", 0 0, L_0x600000fe2760;  1 drivers
v0x600004cbbba0_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cbbc30_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cbbcc0_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cbbd50_0 .net *"_ivl_0", 0 0, L_0x600000fe17c0;  1 drivers
o0x7fab8bb37b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbbde0_0 name=_ivl_2
v0x600004cbbe70_0 .net *"_ivl_6", 0 0, L_0x600000fe1900;  1 drivers
o0x7fab8bb37b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbbf00_0 name=_ivl_8
v0x600004cbc000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbc090_0 .net "dffOut", 0 0, v0x600004cbb8d0_0;  1 drivers
v0x600004cbc120_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe17c0 .functor MUXZ 1, v0x600004cbb8d0_0, L_0x600000fe2760, L_0x600000fcdcc0, C4<>;
L_0x600000fe1860 .functor MUXZ 1, o0x7fab8bb37b18, L_0x600000fe17c0, L_0x600000fce6c0, C4<>;
L_0x600000fe1900 .functor MUXZ 1, v0x600004cbb8d0_0, L_0x600000fe2760, L_0x600000fcdcc0, C4<>;
L_0x600000fe19a0 .functor MUXZ 1, o0x7fab8bb37b78, L_0x600000fe1900, L_0x600000fcf0c0, C4<>;
S_0x7fab89769410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897692a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cbb690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbb720_0 .net "d", 0 0, L_0x600000fe2760;  alias, 1 drivers
v0x600004cbb7b0_0 .net "q", 0 0, v0x600004cbb8d0_0;  alias, 1 drivers
v0x600004cbb840_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cbb8d0_0 .var "state", 0 0;
v0x600004cbb960_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89769580 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cbc510_0 .net8 "Bitline1", 0 0, p0x7fab8bb37ea8;  1 drivers, strength-aware
v0x600004cbc5a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb37ed8;  1 drivers, strength-aware
v0x600004cbc630_0 .net "D", 0 0, L_0x600000fe2800;  1 drivers
v0x600004cbc6c0_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cbc750_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cbc7e0_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cbc870_0 .net *"_ivl_0", 0 0, L_0x600000fe1a40;  1 drivers
o0x7fab8bb37f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbc900_0 name=_ivl_2
v0x600004cbc990_0 .net *"_ivl_6", 0 0, L_0x600000fe1b80;  1 drivers
o0x7fab8bb37f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbca20_0 name=_ivl_8
v0x600004cbcab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbcb40_0 .net "dffOut", 0 0, v0x600004cbc3f0_0;  1 drivers
v0x600004cbcbd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe1a40 .functor MUXZ 1, v0x600004cbc3f0_0, L_0x600000fe2800, L_0x600000fcdcc0, C4<>;
L_0x600000fe1ae0 .functor MUXZ 1, o0x7fab8bb37f38, L_0x600000fe1a40, L_0x600000fce6c0, C4<>;
L_0x600000fe1b80 .functor MUXZ 1, v0x600004cbc3f0_0, L_0x600000fe2800, L_0x600000fcdcc0, C4<>;
L_0x600000fe1c20 .functor MUXZ 1, o0x7fab8bb37f98, L_0x600000fe1b80, L_0x600000fcf0c0, C4<>;
S_0x7fab897696f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89769580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cbc1b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbc240_0 .net "d", 0 0, L_0x600000fe2800;  alias, 1 drivers
v0x600004cbc2d0_0 .net "q", 0 0, v0x600004cbc3f0_0;  alias, 1 drivers
v0x600004cbc360_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cbc3f0_0 .var "state", 0 0;
v0x600004cbc480_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89769860 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab897666b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cbcfc0_0 .net8 "Bitline1", 0 0, p0x7fab8bb382c8;  1 drivers, strength-aware
v0x600004cbd050_0 .net8 "Bitline2", 0 0, p0x7fab8bb382f8;  1 drivers, strength-aware
v0x600004cbd0e0_0 .net "D", 0 0, L_0x600000fe28a0;  1 drivers
v0x600004cbd170_0 .net "ReadEnable1", 0 0, L_0x600000fce6c0;  alias, 1 drivers
v0x600004cbd200_0 .net "ReadEnable2", 0 0, L_0x600000fcf0c0;  alias, 1 drivers
v0x600004cbd290_0 .net "WriteEnable", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
v0x600004cbd320_0 .net *"_ivl_0", 0 0, L_0x600000fe1cc0;  1 drivers
o0x7fab8bb38358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbd3b0_0 name=_ivl_2
v0x600004cbd440_0 .net *"_ivl_6", 0 0, L_0x600000fe1e00;  1 drivers
o0x7fab8bb383b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbd4d0_0 name=_ivl_8
v0x600004cbd560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbd5f0_0 .net "dffOut", 0 0, v0x600004cbcea0_0;  1 drivers
v0x600004cbd680_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe1cc0 .functor MUXZ 1, v0x600004cbcea0_0, L_0x600000fe28a0, L_0x600000fcdcc0, C4<>;
L_0x600000fe1d60 .functor MUXZ 1, o0x7fab8bb38358, L_0x600000fe1cc0, L_0x600000fce6c0, C4<>;
L_0x600000fe1e00 .functor MUXZ 1, v0x600004cbcea0_0, L_0x600000fe28a0, L_0x600000fcdcc0, C4<>;
L_0x600000fe1ea0 .functor MUXZ 1, o0x7fab8bb383b8, L_0x600000fe1e00, L_0x600000fcf0c0, C4<>;
S_0x7fab897699d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89769860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cbcc60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbccf0_0 .net "d", 0 0, L_0x600000fe28a0;  alias, 1 drivers
v0x600004cbcd80_0 .net "q", 0 0, v0x600004cbcea0_0;  alias, 1 drivers
v0x600004cbce10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cbcea0_0 .var "state", 0 0;
v0x600004cbcf30_0 .net "wen", 0 0, L_0x600000fcdcc0;  alias, 1 drivers
S_0x7fab89768320 .scope module, "regArray[1]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c887e0_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004c88870_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004c88900_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004c88990_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  1 drivers
v0x600004c88a20_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  1 drivers
v0x600004c88ab0_0 .net "WriteReg", 0 0, L_0x600000fcdd60;  1 drivers
v0x600004c88b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c88bd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe5180 .part L_0x60000082c6e0, 0, 1;
L_0x600000fe5220 .part L_0x60000082c6e0, 1, 1;
L_0x600000fe52c0 .part L_0x60000082c6e0, 2, 1;
L_0x600000fe5360 .part L_0x60000082c6e0, 3, 1;
L_0x600000fe5400 .part L_0x60000082c6e0, 4, 1;
L_0x600000fe54a0 .part L_0x60000082c6e0, 5, 1;
L_0x600000fe5540 .part L_0x60000082c6e0, 6, 1;
L_0x600000fe55e0 .part L_0x60000082c6e0, 7, 1;
L_0x600000fe5680 .part L_0x60000082c6e0, 8, 1;
L_0x600000fe5720 .part L_0x60000082c6e0, 9, 1;
L_0x600000fe57c0 .part L_0x60000082c6e0, 10, 1;
L_0x600000fe5860 .part L_0x60000082c6e0, 11, 1;
L_0x600000fe5900 .part L_0x60000082c6e0, 12, 1;
L_0x600000fe59a0 .part L_0x60000082c6e0, 13, 1;
L_0x600000fe5a40 .part L_0x60000082c6e0, 14, 1;
L_0x600000fe5ae0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb38928 .port I0x600003f12000, L_0x600000fe29e0;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb38928;
p0x7fab8bb38da8 .port I0x600003f12000, L_0x600000fe2c60;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb38da8;
p0x7fab8bb391c8 .port I0x600003f12000, L_0x600000fe2ee0;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb391c8;
p0x7fab8bb395e8 .port I0x600003f12000, L_0x600000fe3160;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb395e8;
p0x7fab8bb39a08 .port I0x600003f12000, L_0x600000fe33e0;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb39a08;
p0x7fab8bb39e28 .port I0x600003f12000, L_0x600000fe3660;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb39e28;
p0x7fab8bb3a248 .port I0x600003f12000, L_0x600000fe38e0;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3a248;
p0x7fab8bb3a668 .port I0x600003f12000, L_0x600000fe3b60;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3a668;
p0x7fab8bb3aa88 .port I0x600003f12000, L_0x600000fe3de0;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3aa88;
p0x7fab8bb3aea8 .port I0x600003f12000, L_0x600000fe40a0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3aea8;
p0x7fab8bb3b2c8 .port I0x600003f12000, L_0x600000fe4320;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3b2c8;
p0x7fab8bb3b6e8 .port I0x600003f12000, L_0x600000fe45a0;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3b6e8;
p0x7fab8bb3bb08 .port I0x600003f12000, L_0x600000fe4820;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3bb08;
p0x7fab8bb3bf28 .port I0x600003f12000, L_0x600000fe4aa0;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3bf28;
p0x7fab8bb3c348 .port I0x600003f12000, L_0x600000fe4d20;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3c348;
p0x7fab8bb3c768 .port I0x600003f12000, L_0x600000fe4fa0;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3c768;
p0x7fab8bb38958 .port I0x600003f71fe0, L_0x600000fe2b20;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb38958;
p0x7fab8bb38dd8 .port I0x600003f71fe0, L_0x600000fe2da0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb38dd8;
p0x7fab8bb391f8 .port I0x600003f71fe0, L_0x600000fe3020;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb391f8;
p0x7fab8bb39618 .port I0x600003f71fe0, L_0x600000fe32a0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb39618;
p0x7fab8bb39a38 .port I0x600003f71fe0, L_0x600000fe3520;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb39a38;
p0x7fab8bb39e58 .port I0x600003f71fe0, L_0x600000fe37a0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb39e58;
p0x7fab8bb3a278 .port I0x600003f71fe0, L_0x600000fe3a20;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3a278;
p0x7fab8bb3a698 .port I0x600003f71fe0, L_0x600000fe3ca0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3a698;
p0x7fab8bb3aab8 .port I0x600003f71fe0, L_0x600000fe3f20;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3aab8;
p0x7fab8bb3aed8 .port I0x600003f71fe0, L_0x600000fe41e0;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3aed8;
p0x7fab8bb3b2f8 .port I0x600003f71fe0, L_0x600000fe4460;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3b2f8;
p0x7fab8bb3b718 .port I0x600003f71fe0, L_0x600000fe46e0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3b718;
p0x7fab8bb3bb38 .port I0x600003f71fe0, L_0x600000fe4960;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3bb38;
p0x7fab8bb3bf58 .port I0x600003f71fe0, L_0x600000fe4be0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3bf58;
p0x7fab8bb3c378 .port I0x600003f71fe0, L_0x600000fe4e60;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3c378;
p0x7fab8bb3c798 .port I0x600003f71fe0, L_0x600000fe50e0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3c798;
S_0x7fab89768490 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cbdef0_0 .net8 "Bitline1", 0 0, p0x7fab8bb38928;  1 drivers, strength-aware
v0x600004cbdf80_0 .net8 "Bitline2", 0 0, p0x7fab8bb38958;  1 drivers, strength-aware
v0x600004cbe010_0 .net "D", 0 0, L_0x600000fe5180;  1 drivers
v0x600004cbe0a0_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004cbe130_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004cbe1c0_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004cbe250_0 .net *"_ivl_0", 0 0, L_0x600000fe2940;  1 drivers
o0x7fab8bb38a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbe2e0_0 name=_ivl_2
v0x600004cbe370_0 .net *"_ivl_6", 0 0, L_0x600000fe2a80;  1 drivers
o0x7fab8bb38a78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbe400_0 name=_ivl_8
v0x600004cbe490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbe520_0 .net "dffOut", 0 0, v0x600004cbddd0_0;  1 drivers
v0x600004cbe5b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe2940 .functor MUXZ 1, v0x600004cbddd0_0, L_0x600000fe5180, L_0x600000fcdd60, C4<>;
L_0x600000fe29e0 .functor MUXZ 1, o0x7fab8bb38a18, L_0x600000fe2940, L_0x600000fce760, C4<>;
L_0x600000fe2a80 .functor MUXZ 1, v0x600004cbddd0_0, L_0x600000fe5180, L_0x600000fcdd60, C4<>;
L_0x600000fe2b20 .functor MUXZ 1, o0x7fab8bb38a78, L_0x600000fe2a80, L_0x600000fcf160, C4<>;
S_0x7fab89769f40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89768490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cbdb90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbdc20_0 .net "d", 0 0, L_0x600000fe5180;  alias, 1 drivers
v0x600004cbdcb0_0 .net "q", 0 0, v0x600004cbddd0_0;  alias, 1 drivers
v0x600004cbdd40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cbddd0_0 .var "state", 0 0;
v0x600004cbde60_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976a0b0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cbe9a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb38da8;  1 drivers, strength-aware
v0x600004cbea30_0 .net8 "Bitline2", 0 0, p0x7fab8bb38dd8;  1 drivers, strength-aware
v0x600004cbeac0_0 .net "D", 0 0, L_0x600000fe5220;  1 drivers
v0x600004cbeb50_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004cbebe0_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004cbec70_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004cbed00_0 .net *"_ivl_0", 0 0, L_0x600000fe2bc0;  1 drivers
o0x7fab8bb38e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbed90_0 name=_ivl_2
v0x600004cbee20_0 .net *"_ivl_6", 0 0, L_0x600000fe2d00;  1 drivers
o0x7fab8bb38e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbeeb0_0 name=_ivl_8
v0x600004cbef40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbefd0_0 .net "dffOut", 0 0, v0x600004cbe880_0;  1 drivers
v0x600004cbf060_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe2bc0 .functor MUXZ 1, v0x600004cbe880_0, L_0x600000fe5220, L_0x600000fcdd60, C4<>;
L_0x600000fe2c60 .functor MUXZ 1, o0x7fab8bb38e38, L_0x600000fe2bc0, L_0x600000fce760, C4<>;
L_0x600000fe2d00 .functor MUXZ 1, v0x600004cbe880_0, L_0x600000fe5220, L_0x600000fcdd60, C4<>;
L_0x600000fe2da0 .functor MUXZ 1, o0x7fab8bb38e98, L_0x600000fe2d00, L_0x600000fcf160, C4<>;
S_0x7fab8976a220 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976a0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cbe640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbe6d0_0 .net "d", 0 0, L_0x600000fe5220;  alias, 1 drivers
v0x600004cbe760_0 .net "q", 0 0, v0x600004cbe880_0;  alias, 1 drivers
v0x600004cbe7f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cbe880_0 .var "state", 0 0;
v0x600004cbe910_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976a390 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cbf450_0 .net8 "Bitline1", 0 0, p0x7fab8bb391c8;  1 drivers, strength-aware
v0x600004cbf4e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb391f8;  1 drivers, strength-aware
v0x600004cbf570_0 .net "D", 0 0, L_0x600000fe52c0;  1 drivers
v0x600004cbf600_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004cbf690_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004cbf720_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004cbf7b0_0 .net *"_ivl_0", 0 0, L_0x600000fe2e40;  1 drivers
o0x7fab8bb39258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbf840_0 name=_ivl_2
v0x600004cbf8d0_0 .net *"_ivl_6", 0 0, L_0x600000fe2f80;  1 drivers
o0x7fab8bb392b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cbf960_0 name=_ivl_8
v0x600004cbf9f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbfa80_0 .net "dffOut", 0 0, v0x600004cbf330_0;  1 drivers
v0x600004cbfb10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe2e40 .functor MUXZ 1, v0x600004cbf330_0, L_0x600000fe52c0, L_0x600000fcdd60, C4<>;
L_0x600000fe2ee0 .functor MUXZ 1, o0x7fab8bb39258, L_0x600000fe2e40, L_0x600000fce760, C4<>;
L_0x600000fe2f80 .functor MUXZ 1, v0x600004cbf330_0, L_0x600000fe52c0, L_0x600000fcdd60, C4<>;
L_0x600000fe3020 .functor MUXZ 1, o0x7fab8bb392b8, L_0x600000fe2f80, L_0x600000fcf160, C4<>;
S_0x7fab8976a500 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976a390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cbf0f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbf180_0 .net "d", 0 0, L_0x600000fe52c0;  alias, 1 drivers
v0x600004cbf210_0 .net "q", 0 0, v0x600004cbf330_0;  alias, 1 drivers
v0x600004cbf2a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cbf330_0 .var "state", 0 0;
v0x600004cbf3c0_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976a670 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cbff00_0 .net8 "Bitline1", 0 0, p0x7fab8bb395e8;  1 drivers, strength-aware
v0x600004c80000_0 .net8 "Bitline2", 0 0, p0x7fab8bb39618;  1 drivers, strength-aware
v0x600004c80090_0 .net "D", 0 0, L_0x600000fe5360;  1 drivers
v0x600004c80120_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c801b0_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c80240_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c802d0_0 .net *"_ivl_0", 0 0, L_0x600000fe30c0;  1 drivers
o0x7fab8bb39678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c80360_0 name=_ivl_2
v0x600004c803f0_0 .net *"_ivl_6", 0 0, L_0x600000fe3200;  1 drivers
o0x7fab8bb396d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c80480_0 name=_ivl_8
v0x600004c80510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c805a0_0 .net "dffOut", 0 0, v0x600004cbfde0_0;  1 drivers
v0x600004c80630_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe30c0 .functor MUXZ 1, v0x600004cbfde0_0, L_0x600000fe5360, L_0x600000fcdd60, C4<>;
L_0x600000fe3160 .functor MUXZ 1, o0x7fab8bb39678, L_0x600000fe30c0, L_0x600000fce760, C4<>;
L_0x600000fe3200 .functor MUXZ 1, v0x600004cbfde0_0, L_0x600000fe5360, L_0x600000fcdd60, C4<>;
L_0x600000fe32a0 .functor MUXZ 1, o0x7fab8bb396d8, L_0x600000fe3200, L_0x600000fcf160, C4<>;
S_0x7fab8976a7e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976a670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cbfba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cbfc30_0 .net "d", 0 0, L_0x600000fe5360;  alias, 1 drivers
v0x600004cbfcc0_0 .net "q", 0 0, v0x600004cbfde0_0;  alias, 1 drivers
v0x600004cbfd50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cbfde0_0 .var "state", 0 0;
v0x600004cbfe70_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976a950 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c80a20_0 .net8 "Bitline1", 0 0, p0x7fab8bb39a08;  1 drivers, strength-aware
v0x600004c80ab0_0 .net8 "Bitline2", 0 0, p0x7fab8bb39a38;  1 drivers, strength-aware
v0x600004c80b40_0 .net "D", 0 0, L_0x600000fe5400;  1 drivers
v0x600004c80bd0_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c80c60_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c80cf0_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c80d80_0 .net *"_ivl_0", 0 0, L_0x600000fe3340;  1 drivers
o0x7fab8bb39a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c80e10_0 name=_ivl_2
v0x600004c80ea0_0 .net *"_ivl_6", 0 0, L_0x600000fe3480;  1 drivers
o0x7fab8bb39af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c80f30_0 name=_ivl_8
v0x600004c80fc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c81050_0 .net "dffOut", 0 0, v0x600004c80900_0;  1 drivers
v0x600004c810e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe3340 .functor MUXZ 1, v0x600004c80900_0, L_0x600000fe5400, L_0x600000fcdd60, C4<>;
L_0x600000fe33e0 .functor MUXZ 1, o0x7fab8bb39a98, L_0x600000fe3340, L_0x600000fce760, C4<>;
L_0x600000fe3480 .functor MUXZ 1, v0x600004c80900_0, L_0x600000fe5400, L_0x600000fcdd60, C4<>;
L_0x600000fe3520 .functor MUXZ 1, o0x7fab8bb39af8, L_0x600000fe3480, L_0x600000fcf160, C4<>;
S_0x7fab8976aac0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976a950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c806c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c80750_0 .net "d", 0 0, L_0x600000fe5400;  alias, 1 drivers
v0x600004c807e0_0 .net "q", 0 0, v0x600004c80900_0;  alias, 1 drivers
v0x600004c80870_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c80900_0 .var "state", 0 0;
v0x600004c80990_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976ac30 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c814d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb39e28;  1 drivers, strength-aware
v0x600004c81560_0 .net8 "Bitline2", 0 0, p0x7fab8bb39e58;  1 drivers, strength-aware
v0x600004c815f0_0 .net "D", 0 0, L_0x600000fe54a0;  1 drivers
v0x600004c81680_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c81710_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c817a0_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c81830_0 .net *"_ivl_0", 0 0, L_0x600000fe35c0;  1 drivers
o0x7fab8bb39eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c818c0_0 name=_ivl_2
v0x600004c81950_0 .net *"_ivl_6", 0 0, L_0x600000fe3700;  1 drivers
o0x7fab8bb39f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c819e0_0 name=_ivl_8
v0x600004c81a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c81b00_0 .net "dffOut", 0 0, v0x600004c813b0_0;  1 drivers
v0x600004c81b90_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe35c0 .functor MUXZ 1, v0x600004c813b0_0, L_0x600000fe54a0, L_0x600000fcdd60, C4<>;
L_0x600000fe3660 .functor MUXZ 1, o0x7fab8bb39eb8, L_0x600000fe35c0, L_0x600000fce760, C4<>;
L_0x600000fe3700 .functor MUXZ 1, v0x600004c813b0_0, L_0x600000fe54a0, L_0x600000fcdd60, C4<>;
L_0x600000fe37a0 .functor MUXZ 1, o0x7fab8bb39f18, L_0x600000fe3700, L_0x600000fcf160, C4<>;
S_0x7fab8976ada0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976ac30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c81170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c81200_0 .net "d", 0 0, L_0x600000fe54a0;  alias, 1 drivers
v0x600004c81290_0 .net "q", 0 0, v0x600004c813b0_0;  alias, 1 drivers
v0x600004c81320_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c813b0_0 .var "state", 0 0;
v0x600004c81440_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976af10 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c81f80_0 .net8 "Bitline1", 0 0, p0x7fab8bb3a248;  1 drivers, strength-aware
v0x600004c82010_0 .net8 "Bitline2", 0 0, p0x7fab8bb3a278;  1 drivers, strength-aware
v0x600004c820a0_0 .net "D", 0 0, L_0x600000fe5540;  1 drivers
v0x600004c82130_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c821c0_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c82250_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c822e0_0 .net *"_ivl_0", 0 0, L_0x600000fe3840;  1 drivers
o0x7fab8bb3a2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c82370_0 name=_ivl_2
v0x600004c82400_0 .net *"_ivl_6", 0 0, L_0x600000fe3980;  1 drivers
o0x7fab8bb3a338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c82490_0 name=_ivl_8
v0x600004c82520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c825b0_0 .net "dffOut", 0 0, v0x600004c81e60_0;  1 drivers
v0x600004c82640_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe3840 .functor MUXZ 1, v0x600004c81e60_0, L_0x600000fe5540, L_0x600000fcdd60, C4<>;
L_0x600000fe38e0 .functor MUXZ 1, o0x7fab8bb3a2d8, L_0x600000fe3840, L_0x600000fce760, C4<>;
L_0x600000fe3980 .functor MUXZ 1, v0x600004c81e60_0, L_0x600000fe5540, L_0x600000fcdd60, C4<>;
L_0x600000fe3a20 .functor MUXZ 1, o0x7fab8bb3a338, L_0x600000fe3980, L_0x600000fcf160, C4<>;
S_0x7fab8976b080 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976af10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c81c20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c81cb0_0 .net "d", 0 0, L_0x600000fe5540;  alias, 1 drivers
v0x600004c81d40_0 .net "q", 0 0, v0x600004c81e60_0;  alias, 1 drivers
v0x600004c81dd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c81e60_0 .var "state", 0 0;
v0x600004c81ef0_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976b1f0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c82a30_0 .net8 "Bitline1", 0 0, p0x7fab8bb3a668;  1 drivers, strength-aware
v0x600004c82ac0_0 .net8 "Bitline2", 0 0, p0x7fab8bb3a698;  1 drivers, strength-aware
v0x600004c82b50_0 .net "D", 0 0, L_0x600000fe55e0;  1 drivers
v0x600004c82be0_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c82c70_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c82d00_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c82d90_0 .net *"_ivl_0", 0 0, L_0x600000fe3ac0;  1 drivers
o0x7fab8bb3a6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c82e20_0 name=_ivl_2
v0x600004c82eb0_0 .net *"_ivl_6", 0 0, L_0x600000fe3c00;  1 drivers
o0x7fab8bb3a758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c82f40_0 name=_ivl_8
v0x600004c82fd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c83060_0 .net "dffOut", 0 0, v0x600004c82910_0;  1 drivers
v0x600004c830f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe3ac0 .functor MUXZ 1, v0x600004c82910_0, L_0x600000fe55e0, L_0x600000fcdd60, C4<>;
L_0x600000fe3b60 .functor MUXZ 1, o0x7fab8bb3a6f8, L_0x600000fe3ac0, L_0x600000fce760, C4<>;
L_0x600000fe3c00 .functor MUXZ 1, v0x600004c82910_0, L_0x600000fe55e0, L_0x600000fcdd60, C4<>;
L_0x600000fe3ca0 .functor MUXZ 1, o0x7fab8bb3a758, L_0x600000fe3c00, L_0x600000fcf160, C4<>;
S_0x7fab8976b360 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976b1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c826d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c82760_0 .net "d", 0 0, L_0x600000fe55e0;  alias, 1 drivers
v0x600004c827f0_0 .net "q", 0 0, v0x600004c82910_0;  alias, 1 drivers
v0x600004c82880_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c82910_0 .var "state", 0 0;
v0x600004c829a0_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976b4d0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c834e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb3aa88;  1 drivers, strength-aware
v0x600004c83570_0 .net8 "Bitline2", 0 0, p0x7fab8bb3aab8;  1 drivers, strength-aware
v0x600004c83600_0 .net "D", 0 0, L_0x600000fe5680;  1 drivers
v0x600004c83690_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c83720_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c837b0_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c83840_0 .net *"_ivl_0", 0 0, L_0x600000fe3d40;  1 drivers
o0x7fab8bb3ab18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c838d0_0 name=_ivl_2
v0x600004c83960_0 .net *"_ivl_6", 0 0, L_0x600000fe3e80;  1 drivers
o0x7fab8bb3ab78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c839f0_0 name=_ivl_8
v0x600004c83a80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c83b10_0 .net "dffOut", 0 0, v0x600004c833c0_0;  1 drivers
v0x600004c83ba0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe3d40 .functor MUXZ 1, v0x600004c833c0_0, L_0x600000fe5680, L_0x600000fcdd60, C4<>;
L_0x600000fe3de0 .functor MUXZ 1, o0x7fab8bb3ab18, L_0x600000fe3d40, L_0x600000fce760, C4<>;
L_0x600000fe3e80 .functor MUXZ 1, v0x600004c833c0_0, L_0x600000fe5680, L_0x600000fcdd60, C4<>;
L_0x600000fe3f20 .functor MUXZ 1, o0x7fab8bb3ab78, L_0x600000fe3e80, L_0x600000fcf160, C4<>;
S_0x7fab8976b640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c83180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c83210_0 .net "d", 0 0, L_0x600000fe5680;  alias, 1 drivers
v0x600004c832a0_0 .net "q", 0 0, v0x600004c833c0_0;  alias, 1 drivers
v0x600004c83330_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c833c0_0 .var "state", 0 0;
v0x600004c83450_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976b9b0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c84000_0 .net8 "Bitline1", 0 0, p0x7fab8bb3aea8;  1 drivers, strength-aware
v0x600004c84090_0 .net8 "Bitline2", 0 0, p0x7fab8bb3aed8;  1 drivers, strength-aware
v0x600004c84120_0 .net "D", 0 0, L_0x600000fe5720;  1 drivers
v0x600004c841b0_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c84240_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c842d0_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c84360_0 .net *"_ivl_0", 0 0, L_0x600000fe4000;  1 drivers
o0x7fab8bb3af38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c843f0_0 name=_ivl_2
v0x600004c84480_0 .net *"_ivl_6", 0 0, L_0x600000fe4140;  1 drivers
o0x7fab8bb3af98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c84510_0 name=_ivl_8
v0x600004c845a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c84630_0 .net "dffOut", 0 0, v0x600004c83e70_0;  1 drivers
v0x600004c846c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe4000 .functor MUXZ 1, v0x600004c83e70_0, L_0x600000fe5720, L_0x600000fcdd60, C4<>;
L_0x600000fe40a0 .functor MUXZ 1, o0x7fab8bb3af38, L_0x600000fe4000, L_0x600000fce760, C4<>;
L_0x600000fe4140 .functor MUXZ 1, v0x600004c83e70_0, L_0x600000fe5720, L_0x600000fcdd60, C4<>;
L_0x600000fe41e0 .functor MUXZ 1, o0x7fab8bb3af98, L_0x600000fe4140, L_0x600000fcf160, C4<>;
S_0x7fab8976bb20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976b9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c83c30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c83cc0_0 .net "d", 0 0, L_0x600000fe5720;  alias, 1 drivers
v0x600004c83d50_0 .net "q", 0 0, v0x600004c83e70_0;  alias, 1 drivers
v0x600004c83de0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c83e70_0 .var "state", 0 0;
v0x600004c83f00_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976bc90 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c84ab0_0 .net8 "Bitline1", 0 0, p0x7fab8bb3b2c8;  1 drivers, strength-aware
v0x600004c84b40_0 .net8 "Bitline2", 0 0, p0x7fab8bb3b2f8;  1 drivers, strength-aware
v0x600004c84bd0_0 .net "D", 0 0, L_0x600000fe57c0;  1 drivers
v0x600004c84c60_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c84cf0_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c84d80_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c84e10_0 .net *"_ivl_0", 0 0, L_0x600000fe4280;  1 drivers
o0x7fab8bb3b358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c84ea0_0 name=_ivl_2
v0x600004c84f30_0 .net *"_ivl_6", 0 0, L_0x600000fe43c0;  1 drivers
o0x7fab8bb3b3b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c84fc0_0 name=_ivl_8
v0x600004c85050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c850e0_0 .net "dffOut", 0 0, v0x600004c84990_0;  1 drivers
v0x600004c85170_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe4280 .functor MUXZ 1, v0x600004c84990_0, L_0x600000fe57c0, L_0x600000fcdd60, C4<>;
L_0x600000fe4320 .functor MUXZ 1, o0x7fab8bb3b358, L_0x600000fe4280, L_0x600000fce760, C4<>;
L_0x600000fe43c0 .functor MUXZ 1, v0x600004c84990_0, L_0x600000fe57c0, L_0x600000fcdd60, C4<>;
L_0x600000fe4460 .functor MUXZ 1, o0x7fab8bb3b3b8, L_0x600000fe43c0, L_0x600000fcf160, C4<>;
S_0x7fab8976be00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c84750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c847e0_0 .net "d", 0 0, L_0x600000fe57c0;  alias, 1 drivers
v0x600004c84870_0 .net "q", 0 0, v0x600004c84990_0;  alias, 1 drivers
v0x600004c84900_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c84990_0 .var "state", 0 0;
v0x600004c84a20_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976bf70 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c85560_0 .net8 "Bitline1", 0 0, p0x7fab8bb3b6e8;  1 drivers, strength-aware
v0x600004c855f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb3b718;  1 drivers, strength-aware
v0x600004c85680_0 .net "D", 0 0, L_0x600000fe5860;  1 drivers
v0x600004c85710_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c857a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c85830_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c858c0_0 .net *"_ivl_0", 0 0, L_0x600000fe4500;  1 drivers
o0x7fab8bb3b778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c85950_0 name=_ivl_2
v0x600004c859e0_0 .net *"_ivl_6", 0 0, L_0x600000fe4640;  1 drivers
o0x7fab8bb3b7d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c85a70_0 name=_ivl_8
v0x600004c85b00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c85b90_0 .net "dffOut", 0 0, v0x600004c85440_0;  1 drivers
v0x600004c85c20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe4500 .functor MUXZ 1, v0x600004c85440_0, L_0x600000fe5860, L_0x600000fcdd60, C4<>;
L_0x600000fe45a0 .functor MUXZ 1, o0x7fab8bb3b778, L_0x600000fe4500, L_0x600000fce760, C4<>;
L_0x600000fe4640 .functor MUXZ 1, v0x600004c85440_0, L_0x600000fe5860, L_0x600000fcdd60, C4<>;
L_0x600000fe46e0 .functor MUXZ 1, o0x7fab8bb3b7d8, L_0x600000fe4640, L_0x600000fcf160, C4<>;
S_0x7fab8976c0e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976bf70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c85200_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c85290_0 .net "d", 0 0, L_0x600000fe5860;  alias, 1 drivers
v0x600004c85320_0 .net "q", 0 0, v0x600004c85440_0;  alias, 1 drivers
v0x600004c853b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c85440_0 .var "state", 0 0;
v0x600004c854d0_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976c250 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c86010_0 .net8 "Bitline1", 0 0, p0x7fab8bb3bb08;  1 drivers, strength-aware
v0x600004c860a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb3bb38;  1 drivers, strength-aware
v0x600004c86130_0 .net "D", 0 0, L_0x600000fe5900;  1 drivers
v0x600004c861c0_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c86250_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c862e0_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c86370_0 .net *"_ivl_0", 0 0, L_0x600000fe4780;  1 drivers
o0x7fab8bb3bb98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c86400_0 name=_ivl_2
v0x600004c86490_0 .net *"_ivl_6", 0 0, L_0x600000fe48c0;  1 drivers
o0x7fab8bb3bbf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c86520_0 name=_ivl_8
v0x600004c865b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c86640_0 .net "dffOut", 0 0, v0x600004c85ef0_0;  1 drivers
v0x600004c866d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe4780 .functor MUXZ 1, v0x600004c85ef0_0, L_0x600000fe5900, L_0x600000fcdd60, C4<>;
L_0x600000fe4820 .functor MUXZ 1, o0x7fab8bb3bb98, L_0x600000fe4780, L_0x600000fce760, C4<>;
L_0x600000fe48c0 .functor MUXZ 1, v0x600004c85ef0_0, L_0x600000fe5900, L_0x600000fcdd60, C4<>;
L_0x600000fe4960 .functor MUXZ 1, o0x7fab8bb3bbf8, L_0x600000fe48c0, L_0x600000fcf160, C4<>;
S_0x7fab8976c3c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976c250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c85cb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c85d40_0 .net "d", 0 0, L_0x600000fe5900;  alias, 1 drivers
v0x600004c85dd0_0 .net "q", 0 0, v0x600004c85ef0_0;  alias, 1 drivers
v0x600004c85e60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c85ef0_0 .var "state", 0 0;
v0x600004c85f80_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976c530 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c86ac0_0 .net8 "Bitline1", 0 0, p0x7fab8bb3bf28;  1 drivers, strength-aware
v0x600004c86b50_0 .net8 "Bitline2", 0 0, p0x7fab8bb3bf58;  1 drivers, strength-aware
v0x600004c86be0_0 .net "D", 0 0, L_0x600000fe59a0;  1 drivers
v0x600004c86c70_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c86d00_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c86d90_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c86e20_0 .net *"_ivl_0", 0 0, L_0x600000fe4a00;  1 drivers
o0x7fab8bb3bfb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c86eb0_0 name=_ivl_2
v0x600004c86f40_0 .net *"_ivl_6", 0 0, L_0x600000fe4b40;  1 drivers
o0x7fab8bb3c018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c86fd0_0 name=_ivl_8
v0x600004c87060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c870f0_0 .net "dffOut", 0 0, v0x600004c869a0_0;  1 drivers
v0x600004c87180_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe4a00 .functor MUXZ 1, v0x600004c869a0_0, L_0x600000fe59a0, L_0x600000fcdd60, C4<>;
L_0x600000fe4aa0 .functor MUXZ 1, o0x7fab8bb3bfb8, L_0x600000fe4a00, L_0x600000fce760, C4<>;
L_0x600000fe4b40 .functor MUXZ 1, v0x600004c869a0_0, L_0x600000fe59a0, L_0x600000fcdd60, C4<>;
L_0x600000fe4be0 .functor MUXZ 1, o0x7fab8bb3c018, L_0x600000fe4b40, L_0x600000fcf160, C4<>;
S_0x7fab8976c6a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976c530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c86760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c867f0_0 .net "d", 0 0, L_0x600000fe59a0;  alias, 1 drivers
v0x600004c86880_0 .net "q", 0 0, v0x600004c869a0_0;  alias, 1 drivers
v0x600004c86910_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c869a0_0 .var "state", 0 0;
v0x600004c86a30_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976c810 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c87570_0 .net8 "Bitline1", 0 0, p0x7fab8bb3c348;  1 drivers, strength-aware
v0x600004c87600_0 .net8 "Bitline2", 0 0, p0x7fab8bb3c378;  1 drivers, strength-aware
v0x600004c87690_0 .net "D", 0 0, L_0x600000fe5a40;  1 drivers
v0x600004c87720_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c877b0_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c87840_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c878d0_0 .net *"_ivl_0", 0 0, L_0x600000fe4c80;  1 drivers
o0x7fab8bb3c3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c87960_0 name=_ivl_2
v0x600004c879f0_0 .net *"_ivl_6", 0 0, L_0x600000fe4dc0;  1 drivers
o0x7fab8bb3c438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c87a80_0 name=_ivl_8
v0x600004c87b10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c87ba0_0 .net "dffOut", 0 0, v0x600004c87450_0;  1 drivers
v0x600004c87c30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe4c80 .functor MUXZ 1, v0x600004c87450_0, L_0x600000fe5a40, L_0x600000fcdd60, C4<>;
L_0x600000fe4d20 .functor MUXZ 1, o0x7fab8bb3c3d8, L_0x600000fe4c80, L_0x600000fce760, C4<>;
L_0x600000fe4dc0 .functor MUXZ 1, v0x600004c87450_0, L_0x600000fe5a40, L_0x600000fcdd60, C4<>;
L_0x600000fe4e60 .functor MUXZ 1, o0x7fab8bb3c438, L_0x600000fe4dc0, L_0x600000fcf160, C4<>;
S_0x7fab8976c980 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976c810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c87210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c872a0_0 .net "d", 0 0, L_0x600000fe5a40;  alias, 1 drivers
v0x600004c87330_0 .net "q", 0 0, v0x600004c87450_0;  alias, 1 drivers
v0x600004c873c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c87450_0 .var "state", 0 0;
v0x600004c874e0_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976caf0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab89768320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c88090_0 .net8 "Bitline1", 0 0, p0x7fab8bb3c768;  1 drivers, strength-aware
v0x600004c88120_0 .net8 "Bitline2", 0 0, p0x7fab8bb3c798;  1 drivers, strength-aware
v0x600004c881b0_0 .net "D", 0 0, L_0x600000fe5ae0;  1 drivers
v0x600004c88240_0 .net "ReadEnable1", 0 0, L_0x600000fce760;  alias, 1 drivers
v0x600004c882d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf160;  alias, 1 drivers
v0x600004c88360_0 .net "WriteEnable", 0 0, L_0x600000fcdd60;  alias, 1 drivers
v0x600004c883f0_0 .net *"_ivl_0", 0 0, L_0x600000fe4f00;  1 drivers
o0x7fab8bb3c7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c88480_0 name=_ivl_2
v0x600004c88510_0 .net *"_ivl_6", 0 0, L_0x600000fe5040;  1 drivers
o0x7fab8bb3c858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c885a0_0 name=_ivl_8
v0x600004c88630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c886c0_0 .net "dffOut", 0 0, v0x600004c87f00_0;  1 drivers
v0x600004c88750_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe4f00 .functor MUXZ 1, v0x600004c87f00_0, L_0x600000fe5ae0, L_0x600000fcdd60, C4<>;
L_0x600000fe4fa0 .functor MUXZ 1, o0x7fab8bb3c7f8, L_0x600000fe4f00, L_0x600000fce760, C4<>;
L_0x600000fe5040 .functor MUXZ 1, v0x600004c87f00_0, L_0x600000fe5ae0, L_0x600000fcdd60, C4<>;
L_0x600000fe50e0 .functor MUXZ 1, o0x7fab8bb3c858, L_0x600000fe5040, L_0x600000fcf160, C4<>;
S_0x7fab8976cc60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c87cc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c87d50_0 .net "d", 0 0, L_0x600000fe5ae0;  alias, 1 drivers
v0x600004c87de0_0 .net "q", 0 0, v0x600004c87f00_0;  alias, 1 drivers
v0x600004c87e70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c87f00_0 .var "state", 0 0;
v0x600004c88000_0 .net "wen", 0 0, L_0x600000fcdd60;  alias, 1 drivers
S_0x7fab8976b7b0 .scope module, "regArray[2]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c93840_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004c938d0_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004c93960_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004c939f0_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  1 drivers
v0x600004c93a80_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  1 drivers
v0x600004c93b10_0 .net "WriteReg", 0 0, L_0x600000fcde00;  1 drivers
v0x600004c93ba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c93c30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f30500 .part L_0x60000082c6e0, 0, 1;
L_0x600000f305a0 .part L_0x60000082c6e0, 1, 1;
L_0x600000f30640 .part L_0x60000082c6e0, 2, 1;
L_0x600000f306e0 .part L_0x60000082c6e0, 3, 1;
L_0x600000f30780 .part L_0x60000082c6e0, 4, 1;
L_0x600000f30820 .part L_0x60000082c6e0, 5, 1;
L_0x600000f308c0 .part L_0x60000082c6e0, 6, 1;
L_0x600000f30960 .part L_0x60000082c6e0, 7, 1;
L_0x600000f30a00 .part L_0x60000082c6e0, 8, 1;
L_0x600000f30aa0 .part L_0x60000082c6e0, 9, 1;
L_0x600000f30b40 .part L_0x60000082c6e0, 10, 1;
L_0x600000f30be0 .part L_0x60000082c6e0, 11, 1;
L_0x600000f30c80 .part L_0x60000082c6e0, 12, 1;
L_0x600000f30d20 .part L_0x60000082c6e0, 13, 1;
L_0x600000f30dc0 .part L_0x60000082c6e0, 14, 1;
L_0x600000f30e60 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb3cd38 .port I0x600003f12000, L_0x600000fe5c20;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3cd38;
p0x7fab8bb3d1b8 .port I0x600003f12000, L_0x600000fe5ea0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3d1b8;
p0x7fab8bb3d5d8 .port I0x600003f12000, L_0x600000fe6120;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3d5d8;
p0x7fab8bb3d9f8 .port I0x600003f12000, L_0x600000fe63a0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3d9f8;
p0x7fab8bb3de18 .port I0x600003f12000, L_0x600000fe6620;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3de18;
p0x7fab8bb3e238 .port I0x600003f12000, L_0x600000fe68a0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3e238;
p0x7fab8bb3e658 .port I0x600003f12000, L_0x600000fe6b20;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3e658;
p0x7fab8bb3ea78 .port I0x600003f12000, L_0x600000fe6da0;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3ea78;
p0x7fab8bb3ee98 .port I0x600003f12000, L_0x600000fe7020;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3ee98;
p0x7fab8bb3f2b8 .port I0x600003f12000, L_0x600000fe72a0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3f2b8;
p0x7fab8bb3f6d8 .port I0x600003f12000, L_0x600000fe7520;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3f6d8;
p0x7fab8bb3faf8 .port I0x600003f12000, L_0x600000fe77a0;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3faf8;
p0x7fab8bb3ff18 .port I0x600003f12000, L_0x600000fe7a20;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb3ff18;
p0x7fab8bb40338 .port I0x600003f12000, L_0x600000fe7ca0;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb40338;
p0x7fab8bb40758 .port I0x600003f12000, L_0x600000f300a0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb40758;
p0x7fab8bb40b78 .port I0x600003f12000, L_0x600000f30320;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb40b78;
p0x7fab8bb3cd68 .port I0x600003f71fe0, L_0x600000fe5d60;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3cd68;
p0x7fab8bb3d1e8 .port I0x600003f71fe0, L_0x600000fe5fe0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3d1e8;
p0x7fab8bb3d608 .port I0x600003f71fe0, L_0x600000fe6260;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3d608;
p0x7fab8bb3da28 .port I0x600003f71fe0, L_0x600000fe64e0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3da28;
p0x7fab8bb3de48 .port I0x600003f71fe0, L_0x600000fe6760;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3de48;
p0x7fab8bb3e268 .port I0x600003f71fe0, L_0x600000fe69e0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3e268;
p0x7fab8bb3e688 .port I0x600003f71fe0, L_0x600000fe6c60;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3e688;
p0x7fab8bb3eaa8 .port I0x600003f71fe0, L_0x600000fe6ee0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3eaa8;
p0x7fab8bb3eec8 .port I0x600003f71fe0, L_0x600000fe7160;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3eec8;
p0x7fab8bb3f2e8 .port I0x600003f71fe0, L_0x600000fe73e0;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3f2e8;
p0x7fab8bb3f708 .port I0x600003f71fe0, L_0x600000fe7660;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3f708;
p0x7fab8bb3fb28 .port I0x600003f71fe0, L_0x600000fe78e0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3fb28;
p0x7fab8bb3ff48 .port I0x600003f71fe0, L_0x600000fe7b60;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb3ff48;
p0x7fab8bb40368 .port I0x600003f71fe0, L_0x600000fe7de0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb40368;
p0x7fab8bb40788 .port I0x600003f71fe0, L_0x600000f301e0;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb40788;
p0x7fab8bb40ba8 .port I0x600003f71fe0, L_0x600000f30460;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb40ba8;
S_0x7fab8976d1d0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c88fc0_0 .net8 "Bitline1", 0 0, p0x7fab8bb3cd38;  1 drivers, strength-aware
v0x600004c89050_0 .net8 "Bitline2", 0 0, p0x7fab8bb3cd68;  1 drivers, strength-aware
v0x600004c890e0_0 .net "D", 0 0, L_0x600000f30500;  1 drivers
v0x600004c89170_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c89200_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c89290_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c89320_0 .net *"_ivl_0", 0 0, L_0x600000fe5b80;  1 drivers
o0x7fab8bb3ce28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c893b0_0 name=_ivl_2
v0x600004c89440_0 .net *"_ivl_6", 0 0, L_0x600000fe5cc0;  1 drivers
o0x7fab8bb3ce88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c894d0_0 name=_ivl_8
v0x600004c89560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c895f0_0 .net "dffOut", 0 0, v0x600004c88ea0_0;  1 drivers
v0x600004c89680_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe5b80 .functor MUXZ 1, v0x600004c88ea0_0, L_0x600000f30500, L_0x600000fcde00, C4<>;
L_0x600000fe5c20 .functor MUXZ 1, o0x7fab8bb3ce28, L_0x600000fe5b80, L_0x600000fce800, C4<>;
L_0x600000fe5cc0 .functor MUXZ 1, v0x600004c88ea0_0, L_0x600000f30500, L_0x600000fcde00, C4<>;
L_0x600000fe5d60 .functor MUXZ 1, o0x7fab8bb3ce88, L_0x600000fe5cc0, L_0x600000fcf200, C4<>;
S_0x7fab8976d340 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976d1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c88c60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c88cf0_0 .net "d", 0 0, L_0x600000f30500;  alias, 1 drivers
v0x600004c88d80_0 .net "q", 0 0, v0x600004c88ea0_0;  alias, 1 drivers
v0x600004c88e10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c88ea0_0 .var "state", 0 0;
v0x600004c88f30_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976d4b0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c89a70_0 .net8 "Bitline1", 0 0, p0x7fab8bb3d1b8;  1 drivers, strength-aware
v0x600004c89b00_0 .net8 "Bitline2", 0 0, p0x7fab8bb3d1e8;  1 drivers, strength-aware
v0x600004c89b90_0 .net "D", 0 0, L_0x600000f305a0;  1 drivers
v0x600004c89c20_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c89cb0_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c89d40_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c89dd0_0 .net *"_ivl_0", 0 0, L_0x600000fe5e00;  1 drivers
o0x7fab8bb3d248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c89e60_0 name=_ivl_2
v0x600004c89ef0_0 .net *"_ivl_6", 0 0, L_0x600000fe5f40;  1 drivers
o0x7fab8bb3d2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c89f80_0 name=_ivl_8
v0x600004c8a010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8a0a0_0 .net "dffOut", 0 0, v0x600004c89950_0;  1 drivers
v0x600004c8a130_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe5e00 .functor MUXZ 1, v0x600004c89950_0, L_0x600000f305a0, L_0x600000fcde00, C4<>;
L_0x600000fe5ea0 .functor MUXZ 1, o0x7fab8bb3d248, L_0x600000fe5e00, L_0x600000fce800, C4<>;
L_0x600000fe5f40 .functor MUXZ 1, v0x600004c89950_0, L_0x600000f305a0, L_0x600000fcde00, C4<>;
L_0x600000fe5fe0 .functor MUXZ 1, o0x7fab8bb3d2a8, L_0x600000fe5f40, L_0x600000fcf200, C4<>;
S_0x7fab8976d620 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976d4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c89710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c897a0_0 .net "d", 0 0, L_0x600000f305a0;  alias, 1 drivers
v0x600004c89830_0 .net "q", 0 0, v0x600004c89950_0;  alias, 1 drivers
v0x600004c898c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c89950_0 .var "state", 0 0;
v0x600004c899e0_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976d790 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8a520_0 .net8 "Bitline1", 0 0, p0x7fab8bb3d5d8;  1 drivers, strength-aware
v0x600004c8a5b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb3d608;  1 drivers, strength-aware
v0x600004c8a640_0 .net "D", 0 0, L_0x600000f30640;  1 drivers
v0x600004c8a6d0_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8a760_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8a7f0_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8a880_0 .net *"_ivl_0", 0 0, L_0x600000fe6080;  1 drivers
o0x7fab8bb3d668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8a910_0 name=_ivl_2
v0x600004c8a9a0_0 .net *"_ivl_6", 0 0, L_0x600000fe61c0;  1 drivers
o0x7fab8bb3d6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8aa30_0 name=_ivl_8
v0x600004c8aac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8ab50_0 .net "dffOut", 0 0, v0x600004c8a400_0;  1 drivers
v0x600004c8abe0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe6080 .functor MUXZ 1, v0x600004c8a400_0, L_0x600000f30640, L_0x600000fcde00, C4<>;
L_0x600000fe6120 .functor MUXZ 1, o0x7fab8bb3d668, L_0x600000fe6080, L_0x600000fce800, C4<>;
L_0x600000fe61c0 .functor MUXZ 1, v0x600004c8a400_0, L_0x600000f30640, L_0x600000fcde00, C4<>;
L_0x600000fe6260 .functor MUXZ 1, o0x7fab8bb3d6c8, L_0x600000fe61c0, L_0x600000fcf200, C4<>;
S_0x7fab8976d900 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976d790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8a1c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8a250_0 .net "d", 0 0, L_0x600000f30640;  alias, 1 drivers
v0x600004c8a2e0_0 .net "q", 0 0, v0x600004c8a400_0;  alias, 1 drivers
v0x600004c8a370_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8a400_0 .var "state", 0 0;
v0x600004c8a490_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976da70 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8afd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb3d9f8;  1 drivers, strength-aware
v0x600004c8b060_0 .net8 "Bitline2", 0 0, p0x7fab8bb3da28;  1 drivers, strength-aware
v0x600004c8b0f0_0 .net "D", 0 0, L_0x600000f306e0;  1 drivers
v0x600004c8b180_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8b210_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8b2a0_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8b330_0 .net *"_ivl_0", 0 0, L_0x600000fe6300;  1 drivers
o0x7fab8bb3da88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8b3c0_0 name=_ivl_2
v0x600004c8b450_0 .net *"_ivl_6", 0 0, L_0x600000fe6440;  1 drivers
o0x7fab8bb3dae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8b4e0_0 name=_ivl_8
v0x600004c8b570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8b600_0 .net "dffOut", 0 0, v0x600004c8aeb0_0;  1 drivers
v0x600004c8b690_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe6300 .functor MUXZ 1, v0x600004c8aeb0_0, L_0x600000f306e0, L_0x600000fcde00, C4<>;
L_0x600000fe63a0 .functor MUXZ 1, o0x7fab8bb3da88, L_0x600000fe6300, L_0x600000fce800, C4<>;
L_0x600000fe6440 .functor MUXZ 1, v0x600004c8aeb0_0, L_0x600000f306e0, L_0x600000fcde00, C4<>;
L_0x600000fe64e0 .functor MUXZ 1, o0x7fab8bb3dae8, L_0x600000fe6440, L_0x600000fcf200, C4<>;
S_0x7fab8976dbe0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976da70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8ac70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8ad00_0 .net "d", 0 0, L_0x600000f306e0;  alias, 1 drivers
v0x600004c8ad90_0 .net "q", 0 0, v0x600004c8aeb0_0;  alias, 1 drivers
v0x600004c8ae20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8aeb0_0 .var "state", 0 0;
v0x600004c8af40_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976dd50 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8ba80_0 .net8 "Bitline1", 0 0, p0x7fab8bb3de18;  1 drivers, strength-aware
v0x600004c8bb10_0 .net8 "Bitline2", 0 0, p0x7fab8bb3de48;  1 drivers, strength-aware
v0x600004c8bba0_0 .net "D", 0 0, L_0x600000f30780;  1 drivers
v0x600004c8bc30_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8bcc0_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8bd50_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8bde0_0 .net *"_ivl_0", 0 0, L_0x600000fe6580;  1 drivers
o0x7fab8bb3dea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8be70_0 name=_ivl_2
v0x600004c8bf00_0 .net *"_ivl_6", 0 0, L_0x600000fe66c0;  1 drivers
o0x7fab8bb3df08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8c000_0 name=_ivl_8
v0x600004c8c090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8c120_0 .net "dffOut", 0 0, v0x600004c8b960_0;  1 drivers
v0x600004c8c1b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe6580 .functor MUXZ 1, v0x600004c8b960_0, L_0x600000f30780, L_0x600000fcde00, C4<>;
L_0x600000fe6620 .functor MUXZ 1, o0x7fab8bb3dea8, L_0x600000fe6580, L_0x600000fce800, C4<>;
L_0x600000fe66c0 .functor MUXZ 1, v0x600004c8b960_0, L_0x600000f30780, L_0x600000fcde00, C4<>;
L_0x600000fe6760 .functor MUXZ 1, o0x7fab8bb3df08, L_0x600000fe66c0, L_0x600000fcf200, C4<>;
S_0x7fab8976dec0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976dd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8b720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8b7b0_0 .net "d", 0 0, L_0x600000f30780;  alias, 1 drivers
v0x600004c8b840_0 .net "q", 0 0, v0x600004c8b960_0;  alias, 1 drivers
v0x600004c8b8d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8b960_0 .var "state", 0 0;
v0x600004c8b9f0_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976e030 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8c5a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb3e238;  1 drivers, strength-aware
v0x600004c8c630_0 .net8 "Bitline2", 0 0, p0x7fab8bb3e268;  1 drivers, strength-aware
v0x600004c8c6c0_0 .net "D", 0 0, L_0x600000f30820;  1 drivers
v0x600004c8c750_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8c7e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8c870_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8c900_0 .net *"_ivl_0", 0 0, L_0x600000fe6800;  1 drivers
o0x7fab8bb3e2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8c990_0 name=_ivl_2
v0x600004c8ca20_0 .net *"_ivl_6", 0 0, L_0x600000fe6940;  1 drivers
o0x7fab8bb3e328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8cab0_0 name=_ivl_8
v0x600004c8cb40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8cbd0_0 .net "dffOut", 0 0, v0x600004c8c480_0;  1 drivers
v0x600004c8cc60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe6800 .functor MUXZ 1, v0x600004c8c480_0, L_0x600000f30820, L_0x600000fcde00, C4<>;
L_0x600000fe68a0 .functor MUXZ 1, o0x7fab8bb3e2c8, L_0x600000fe6800, L_0x600000fce800, C4<>;
L_0x600000fe6940 .functor MUXZ 1, v0x600004c8c480_0, L_0x600000f30820, L_0x600000fcde00, C4<>;
L_0x600000fe69e0 .functor MUXZ 1, o0x7fab8bb3e328, L_0x600000fe6940, L_0x600000fcf200, C4<>;
S_0x7fab8976e1a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976e030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8c240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8c2d0_0 .net "d", 0 0, L_0x600000f30820;  alias, 1 drivers
v0x600004c8c360_0 .net "q", 0 0, v0x600004c8c480_0;  alias, 1 drivers
v0x600004c8c3f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8c480_0 .var "state", 0 0;
v0x600004c8c510_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976e310 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8d050_0 .net8 "Bitline1", 0 0, p0x7fab8bb3e658;  1 drivers, strength-aware
v0x600004c8d0e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb3e688;  1 drivers, strength-aware
v0x600004c8d170_0 .net "D", 0 0, L_0x600000f308c0;  1 drivers
v0x600004c8d200_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8d290_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8d320_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8d3b0_0 .net *"_ivl_0", 0 0, L_0x600000fe6a80;  1 drivers
o0x7fab8bb3e6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8d440_0 name=_ivl_2
v0x600004c8d4d0_0 .net *"_ivl_6", 0 0, L_0x600000fe6bc0;  1 drivers
o0x7fab8bb3e748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8d560_0 name=_ivl_8
v0x600004c8d5f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8d680_0 .net "dffOut", 0 0, v0x600004c8cf30_0;  1 drivers
v0x600004c8d710_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe6a80 .functor MUXZ 1, v0x600004c8cf30_0, L_0x600000f308c0, L_0x600000fcde00, C4<>;
L_0x600000fe6b20 .functor MUXZ 1, o0x7fab8bb3e6e8, L_0x600000fe6a80, L_0x600000fce800, C4<>;
L_0x600000fe6bc0 .functor MUXZ 1, v0x600004c8cf30_0, L_0x600000f308c0, L_0x600000fcde00, C4<>;
L_0x600000fe6c60 .functor MUXZ 1, o0x7fab8bb3e748, L_0x600000fe6bc0, L_0x600000fcf200, C4<>;
S_0x7fab8976e480 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976e310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8ccf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8cd80_0 .net "d", 0 0, L_0x600000f308c0;  alias, 1 drivers
v0x600004c8ce10_0 .net "q", 0 0, v0x600004c8cf30_0;  alias, 1 drivers
v0x600004c8cea0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8cf30_0 .var "state", 0 0;
v0x600004c8cfc0_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976e5f0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8db00_0 .net8 "Bitline1", 0 0, p0x7fab8bb3ea78;  1 drivers, strength-aware
v0x600004c8db90_0 .net8 "Bitline2", 0 0, p0x7fab8bb3eaa8;  1 drivers, strength-aware
v0x600004c8dc20_0 .net "D", 0 0, L_0x600000f30960;  1 drivers
v0x600004c8dcb0_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8dd40_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8ddd0_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8de60_0 .net *"_ivl_0", 0 0, L_0x600000fe6d00;  1 drivers
o0x7fab8bb3eb08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8def0_0 name=_ivl_2
v0x600004c8df80_0 .net *"_ivl_6", 0 0, L_0x600000fe6e40;  1 drivers
o0x7fab8bb3eb68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8e010_0 name=_ivl_8
v0x600004c8e0a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8e130_0 .net "dffOut", 0 0, v0x600004c8d9e0_0;  1 drivers
v0x600004c8e1c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe6d00 .functor MUXZ 1, v0x600004c8d9e0_0, L_0x600000f30960, L_0x600000fcde00, C4<>;
L_0x600000fe6da0 .functor MUXZ 1, o0x7fab8bb3eb08, L_0x600000fe6d00, L_0x600000fce800, C4<>;
L_0x600000fe6e40 .functor MUXZ 1, v0x600004c8d9e0_0, L_0x600000f30960, L_0x600000fcde00, C4<>;
L_0x600000fe6ee0 .functor MUXZ 1, o0x7fab8bb3eb68, L_0x600000fe6e40, L_0x600000fcf200, C4<>;
S_0x7fab8976e760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976e5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8d7a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8d830_0 .net "d", 0 0, L_0x600000f30960;  alias, 1 drivers
v0x600004c8d8c0_0 .net "q", 0 0, v0x600004c8d9e0_0;  alias, 1 drivers
v0x600004c8d950_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8d9e0_0 .var "state", 0 0;
v0x600004c8da70_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976e8d0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8e5b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb3ee98;  1 drivers, strength-aware
v0x600004c8e640_0 .net8 "Bitline2", 0 0, p0x7fab8bb3eec8;  1 drivers, strength-aware
v0x600004c8e6d0_0 .net "D", 0 0, L_0x600000f30a00;  1 drivers
v0x600004c8e760_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8e7f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8e880_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8e910_0 .net *"_ivl_0", 0 0, L_0x600000fe6f80;  1 drivers
o0x7fab8bb3ef28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8e9a0_0 name=_ivl_2
v0x600004c8ea30_0 .net *"_ivl_6", 0 0, L_0x600000fe70c0;  1 drivers
o0x7fab8bb3ef88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8eac0_0 name=_ivl_8
v0x600004c8eb50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8ebe0_0 .net "dffOut", 0 0, v0x600004c8e490_0;  1 drivers
v0x600004c8ec70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe6f80 .functor MUXZ 1, v0x600004c8e490_0, L_0x600000f30a00, L_0x600000fcde00, C4<>;
L_0x600000fe7020 .functor MUXZ 1, o0x7fab8bb3ef28, L_0x600000fe6f80, L_0x600000fce800, C4<>;
L_0x600000fe70c0 .functor MUXZ 1, v0x600004c8e490_0, L_0x600000f30a00, L_0x600000fcde00, C4<>;
L_0x600000fe7160 .functor MUXZ 1, o0x7fab8bb3ef88, L_0x600000fe70c0, L_0x600000fcf200, C4<>;
S_0x7fab8976ea40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976e8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8e250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8e2e0_0 .net "d", 0 0, L_0x600000f30a00;  alias, 1 drivers
v0x600004c8e370_0 .net "q", 0 0, v0x600004c8e490_0;  alias, 1 drivers
v0x600004c8e400_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8e490_0 .var "state", 0 0;
v0x600004c8e520_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976edb0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8f060_0 .net8 "Bitline1", 0 0, p0x7fab8bb3f2b8;  1 drivers, strength-aware
v0x600004c8f0f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb3f2e8;  1 drivers, strength-aware
v0x600004c8f180_0 .net "D", 0 0, L_0x600000f30aa0;  1 drivers
v0x600004c8f210_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8f2a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8f330_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8f3c0_0 .net *"_ivl_0", 0 0, L_0x600000fe7200;  1 drivers
o0x7fab8bb3f348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8f450_0 name=_ivl_2
v0x600004c8f4e0_0 .net *"_ivl_6", 0 0, L_0x600000fe7340;  1 drivers
o0x7fab8bb3f3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8f570_0 name=_ivl_8
v0x600004c8f600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8f690_0 .net "dffOut", 0 0, v0x600004c8ef40_0;  1 drivers
v0x600004c8f720_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe7200 .functor MUXZ 1, v0x600004c8ef40_0, L_0x600000f30aa0, L_0x600000fcde00, C4<>;
L_0x600000fe72a0 .functor MUXZ 1, o0x7fab8bb3f348, L_0x600000fe7200, L_0x600000fce800, C4<>;
L_0x600000fe7340 .functor MUXZ 1, v0x600004c8ef40_0, L_0x600000f30aa0, L_0x600000fcde00, C4<>;
L_0x600000fe73e0 .functor MUXZ 1, o0x7fab8bb3f3a8, L_0x600000fe7340, L_0x600000fcf200, C4<>;
S_0x7fab8976ef20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976edb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8ed00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8ed90_0 .net "d", 0 0, L_0x600000f30aa0;  alias, 1 drivers
v0x600004c8ee20_0 .net "q", 0 0, v0x600004c8ef40_0;  alias, 1 drivers
v0x600004c8eeb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8ef40_0 .var "state", 0 0;
v0x600004c8efd0_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976f090 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c8fb10_0 .net8 "Bitline1", 0 0, p0x7fab8bb3f6d8;  1 drivers, strength-aware
v0x600004c8fba0_0 .net8 "Bitline2", 0 0, p0x7fab8bb3f708;  1 drivers, strength-aware
v0x600004c8fc30_0 .net "D", 0 0, L_0x600000f30b40;  1 drivers
v0x600004c8fcc0_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c8fd50_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c8fde0_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c8fe70_0 .net *"_ivl_0", 0 0, L_0x600000fe7480;  1 drivers
o0x7fab8bb3f768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c8ff00_0 name=_ivl_2
v0x600004c90000_0 .net *"_ivl_6", 0 0, L_0x600000fe75c0;  1 drivers
o0x7fab8bb3f7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c90090_0 name=_ivl_8
v0x600004c90120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c901b0_0 .net "dffOut", 0 0, v0x600004c8f9f0_0;  1 drivers
v0x600004c90240_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe7480 .functor MUXZ 1, v0x600004c8f9f0_0, L_0x600000f30b40, L_0x600000fcde00, C4<>;
L_0x600000fe7520 .functor MUXZ 1, o0x7fab8bb3f768, L_0x600000fe7480, L_0x600000fce800, C4<>;
L_0x600000fe75c0 .functor MUXZ 1, v0x600004c8f9f0_0, L_0x600000f30b40, L_0x600000fcde00, C4<>;
L_0x600000fe7660 .functor MUXZ 1, o0x7fab8bb3f7c8, L_0x600000fe75c0, L_0x600000fcf200, C4<>;
S_0x7fab8976f200 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976f090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c8f7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c8f840_0 .net "d", 0 0, L_0x600000f30b40;  alias, 1 drivers
v0x600004c8f8d0_0 .net "q", 0 0, v0x600004c8f9f0_0;  alias, 1 drivers
v0x600004c8f960_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c8f9f0_0 .var "state", 0 0;
v0x600004c8fa80_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976f370 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c90630_0 .net8 "Bitline1", 0 0, p0x7fab8bb3faf8;  1 drivers, strength-aware
v0x600004c906c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb3fb28;  1 drivers, strength-aware
v0x600004c90750_0 .net "D", 0 0, L_0x600000f30be0;  1 drivers
v0x600004c907e0_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c90870_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c90900_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c90990_0 .net *"_ivl_0", 0 0, L_0x600000fe7700;  1 drivers
o0x7fab8bb3fb88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c90a20_0 name=_ivl_2
v0x600004c90ab0_0 .net *"_ivl_6", 0 0, L_0x600000fe7840;  1 drivers
o0x7fab8bb3fbe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c90b40_0 name=_ivl_8
v0x600004c90bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c90c60_0 .net "dffOut", 0 0, v0x600004c90510_0;  1 drivers
v0x600004c90cf0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe7700 .functor MUXZ 1, v0x600004c90510_0, L_0x600000f30be0, L_0x600000fcde00, C4<>;
L_0x600000fe77a0 .functor MUXZ 1, o0x7fab8bb3fb88, L_0x600000fe7700, L_0x600000fce800, C4<>;
L_0x600000fe7840 .functor MUXZ 1, v0x600004c90510_0, L_0x600000f30be0, L_0x600000fcde00, C4<>;
L_0x600000fe78e0 .functor MUXZ 1, o0x7fab8bb3fbe8, L_0x600000fe7840, L_0x600000fcf200, C4<>;
S_0x7fab8976f4e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976f370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c902d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c90360_0 .net "d", 0 0, L_0x600000f30be0;  alias, 1 drivers
v0x600004c903f0_0 .net "q", 0 0, v0x600004c90510_0;  alias, 1 drivers
v0x600004c90480_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c90510_0 .var "state", 0 0;
v0x600004c905a0_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976f650 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c910e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb3ff18;  1 drivers, strength-aware
v0x600004c91170_0 .net8 "Bitline2", 0 0, p0x7fab8bb3ff48;  1 drivers, strength-aware
v0x600004c91200_0 .net "D", 0 0, L_0x600000f30c80;  1 drivers
v0x600004c91290_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c91320_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c913b0_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c91440_0 .net *"_ivl_0", 0 0, L_0x600000fe7980;  1 drivers
o0x7fab8bb3ffa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c914d0_0 name=_ivl_2
v0x600004c91560_0 .net *"_ivl_6", 0 0, L_0x600000fe7ac0;  1 drivers
o0x7fab8bb40008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c915f0_0 name=_ivl_8
v0x600004c91680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c91710_0 .net "dffOut", 0 0, v0x600004c90fc0_0;  1 drivers
v0x600004c917a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe7980 .functor MUXZ 1, v0x600004c90fc0_0, L_0x600000f30c80, L_0x600000fcde00, C4<>;
L_0x600000fe7a20 .functor MUXZ 1, o0x7fab8bb3ffa8, L_0x600000fe7980, L_0x600000fce800, C4<>;
L_0x600000fe7ac0 .functor MUXZ 1, v0x600004c90fc0_0, L_0x600000f30c80, L_0x600000fcde00, C4<>;
L_0x600000fe7b60 .functor MUXZ 1, o0x7fab8bb40008, L_0x600000fe7ac0, L_0x600000fcf200, C4<>;
S_0x7fab8976f7c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976f650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c90d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c90e10_0 .net "d", 0 0, L_0x600000f30c80;  alias, 1 drivers
v0x600004c90ea0_0 .net "q", 0 0, v0x600004c90fc0_0;  alias, 1 drivers
v0x600004c90f30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c90fc0_0 .var "state", 0 0;
v0x600004c91050_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976f930 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c91b90_0 .net8 "Bitline1", 0 0, p0x7fab8bb40338;  1 drivers, strength-aware
v0x600004c91c20_0 .net8 "Bitline2", 0 0, p0x7fab8bb40368;  1 drivers, strength-aware
v0x600004c91cb0_0 .net "D", 0 0, L_0x600000f30d20;  1 drivers
v0x600004c91d40_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c91dd0_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c91e60_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c91ef0_0 .net *"_ivl_0", 0 0, L_0x600000fe7c00;  1 drivers
o0x7fab8bb403c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c91f80_0 name=_ivl_2
v0x600004c92010_0 .net *"_ivl_6", 0 0, L_0x600000fe7d40;  1 drivers
o0x7fab8bb40428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c920a0_0 name=_ivl_8
v0x600004c92130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c921c0_0 .net "dffOut", 0 0, v0x600004c91a70_0;  1 drivers
v0x600004c92250_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe7c00 .functor MUXZ 1, v0x600004c91a70_0, L_0x600000f30d20, L_0x600000fcde00, C4<>;
L_0x600000fe7ca0 .functor MUXZ 1, o0x7fab8bb403c8, L_0x600000fe7c00, L_0x600000fce800, C4<>;
L_0x600000fe7d40 .functor MUXZ 1, v0x600004c91a70_0, L_0x600000f30d20, L_0x600000fcde00, C4<>;
L_0x600000fe7de0 .functor MUXZ 1, o0x7fab8bb40428, L_0x600000fe7d40, L_0x600000fcf200, C4<>;
S_0x7fab8976faa0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976f930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c91830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c918c0_0 .net "d", 0 0, L_0x600000f30d20;  alias, 1 drivers
v0x600004c91950_0 .net "q", 0 0, v0x600004c91a70_0;  alias, 1 drivers
v0x600004c919e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c91a70_0 .var "state", 0 0;
v0x600004c91b00_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976fc10 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c92640_0 .net8 "Bitline1", 0 0, p0x7fab8bb40758;  1 drivers, strength-aware
v0x600004c926d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb40788;  1 drivers, strength-aware
v0x600004c92760_0 .net "D", 0 0, L_0x600000f30dc0;  1 drivers
v0x600004c927f0_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c92880_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c92910_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c929a0_0 .net *"_ivl_0", 0 0, L_0x600000f30000;  1 drivers
o0x7fab8bb407e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c92a30_0 name=_ivl_2
v0x600004c92ac0_0 .net *"_ivl_6", 0 0, L_0x600000f30140;  1 drivers
o0x7fab8bb40848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c92b50_0 name=_ivl_8
v0x600004c92be0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c92c70_0 .net "dffOut", 0 0, v0x600004c92520_0;  1 drivers
v0x600004c92d00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f30000 .functor MUXZ 1, v0x600004c92520_0, L_0x600000f30dc0, L_0x600000fcde00, C4<>;
L_0x600000f300a0 .functor MUXZ 1, o0x7fab8bb407e8, L_0x600000f30000, L_0x600000fce800, C4<>;
L_0x600000f30140 .functor MUXZ 1, v0x600004c92520_0, L_0x600000f30dc0, L_0x600000fcde00, C4<>;
L_0x600000f301e0 .functor MUXZ 1, o0x7fab8bb40848, L_0x600000f30140, L_0x600000fcf200, C4<>;
S_0x7fab8976fd80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976fc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c922e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c92370_0 .net "d", 0 0, L_0x600000f30dc0;  alias, 1 drivers
v0x600004c92400_0 .net "q", 0 0, v0x600004c92520_0;  alias, 1 drivers
v0x600004c92490_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c92520_0 .var "state", 0 0;
v0x600004c925b0_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976fef0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8976b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c930f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb40b78;  1 drivers, strength-aware
v0x600004c93180_0 .net8 "Bitline2", 0 0, p0x7fab8bb40ba8;  1 drivers, strength-aware
v0x600004c93210_0 .net "D", 0 0, L_0x600000f30e60;  1 drivers
v0x600004c932a0_0 .net "ReadEnable1", 0 0, L_0x600000fce800;  alias, 1 drivers
v0x600004c93330_0 .net "ReadEnable2", 0 0, L_0x600000fcf200;  alias, 1 drivers
v0x600004c933c0_0 .net "WriteEnable", 0 0, L_0x600000fcde00;  alias, 1 drivers
v0x600004c93450_0 .net *"_ivl_0", 0 0, L_0x600000f30280;  1 drivers
o0x7fab8bb40c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c934e0_0 name=_ivl_2
v0x600004c93570_0 .net *"_ivl_6", 0 0, L_0x600000f303c0;  1 drivers
o0x7fab8bb40c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c93600_0 name=_ivl_8
v0x600004c93690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c93720_0 .net "dffOut", 0 0, v0x600004c92fd0_0;  1 drivers
v0x600004c937b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f30280 .functor MUXZ 1, v0x600004c92fd0_0, L_0x600000f30e60, L_0x600000fcde00, C4<>;
L_0x600000f30320 .functor MUXZ 1, o0x7fab8bb40c08, L_0x600000f30280, L_0x600000fce800, C4<>;
L_0x600000f303c0 .functor MUXZ 1, v0x600004c92fd0_0, L_0x600000f30e60, L_0x600000fcde00, C4<>;
L_0x600000f30460 .functor MUXZ 1, o0x7fab8bb40c68, L_0x600000f303c0, L_0x600000fcf200, C4<>;
S_0x7fab89770060 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8976fef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c92d90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c92e20_0 .net "d", 0 0, L_0x600000f30e60;  alias, 1 drivers
v0x600004c92eb0_0 .net "q", 0 0, v0x600004c92fd0_0;  alias, 1 drivers
v0x600004c92f40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c92fd0_0 .var "state", 0 0;
v0x600004c93060_0 .net "wen", 0 0, L_0x600000fcde00;  alias, 1 drivers
S_0x7fab8976ebb0 .scope module, "regArray[3]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004c9ebe0_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004c9ec70_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004c9ed00_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004c9ed90_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  1 drivers
v0x600004c9ee20_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  1 drivers
v0x600004c9eeb0_0 .net "WriteReg", 0 0, L_0x600000fcdea0;  1 drivers
v0x600004c9ef40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9efd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fea6c0 .part L_0x60000082c6e0, 0, 1;
L_0x600000fea760 .part L_0x60000082c6e0, 1, 1;
L_0x600000fea800 .part L_0x60000082c6e0, 2, 1;
L_0x600000fea8a0 .part L_0x60000082c6e0, 3, 1;
L_0x600000fea940 .part L_0x60000082c6e0, 4, 1;
L_0x600000fea9e0 .part L_0x60000082c6e0, 5, 1;
L_0x600000feaa80 .part L_0x60000082c6e0, 6, 1;
L_0x600000feab20 .part L_0x60000082c6e0, 7, 1;
L_0x600000feabc0 .part L_0x60000082c6e0, 8, 1;
L_0x600000feac60 .part L_0x60000082c6e0, 9, 1;
L_0x600000fead00 .part L_0x60000082c6e0, 10, 1;
L_0x600000feada0 .part L_0x60000082c6e0, 11, 1;
L_0x600000feae40 .part L_0x60000082c6e0, 12, 1;
L_0x600000feaee0 .part L_0x60000082c6e0, 13, 1;
L_0x600000feaf80 .part L_0x60000082c6e0, 14, 1;
L_0x600000feb020 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb41148 .port I0x600003f12000, L_0x600000fe7f20;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb41148;
p0x7fab8bb415c8 .port I0x600003f12000, L_0x600000fe81e0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb415c8;
p0x7fab8bb419e8 .port I0x600003f12000, L_0x600000fe8460;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb419e8;
p0x7fab8bb41e08 .port I0x600003f12000, L_0x600000fe86e0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb41e08;
p0x7fab8bb42228 .port I0x600003f12000, L_0x600000fe8960;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb42228;
p0x7fab8bb42648 .port I0x600003f12000, L_0x600000fe8be0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb42648;
p0x7fab8bb42a68 .port I0x600003f12000, L_0x600000fe8e60;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb42a68;
p0x7fab8bb42e88 .port I0x600003f12000, L_0x600000fe90e0;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb42e88;
p0x7fab8bb432a8 .port I0x600003f12000, L_0x600000fe9360;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb432a8;
p0x7fab8bb436c8 .port I0x600003f12000, L_0x600000fe95e0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb436c8;
p0x7fab8bb43ae8 .port I0x600003f12000, L_0x600000fe9860;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb43ae8;
p0x7fab8bb43f08 .port I0x600003f12000, L_0x600000fe9ae0;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb43f08;
p0x7fab8bb44328 .port I0x600003f12000, L_0x600000fe9d60;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb44328;
p0x7fab8bb44748 .port I0x600003f12000, L_0x600000fe9fe0;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb44748;
p0x7fab8bb44b68 .port I0x600003f12000, L_0x600000fea260;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb44b68;
p0x7fab8bb44f88 .port I0x600003f12000, L_0x600000fea4e0;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb44f88;
p0x7fab8bb41178 .port I0x600003f71fe0, L_0x600000fe80a0;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb41178;
p0x7fab8bb415f8 .port I0x600003f71fe0, L_0x600000fe8320;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb415f8;
p0x7fab8bb41a18 .port I0x600003f71fe0, L_0x600000fe85a0;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb41a18;
p0x7fab8bb41e38 .port I0x600003f71fe0, L_0x600000fe8820;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb41e38;
p0x7fab8bb42258 .port I0x600003f71fe0, L_0x600000fe8aa0;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb42258;
p0x7fab8bb42678 .port I0x600003f71fe0, L_0x600000fe8d20;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb42678;
p0x7fab8bb42a98 .port I0x600003f71fe0, L_0x600000fe8fa0;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb42a98;
p0x7fab8bb42eb8 .port I0x600003f71fe0, L_0x600000fe9220;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb42eb8;
p0x7fab8bb432d8 .port I0x600003f71fe0, L_0x600000fe94a0;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb432d8;
p0x7fab8bb436f8 .port I0x600003f71fe0, L_0x600000fe9720;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb436f8;
p0x7fab8bb43b18 .port I0x600003f71fe0, L_0x600000fe99a0;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb43b18;
p0x7fab8bb43f38 .port I0x600003f71fe0, L_0x600000fe9c20;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb43f38;
p0x7fab8bb44358 .port I0x600003f71fe0, L_0x600000fe9ea0;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb44358;
p0x7fab8bb44778 .port I0x600003f71fe0, L_0x600000fea120;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb44778;
p0x7fab8bb44b98 .port I0x600003f71fe0, L_0x600000fea3a0;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb44b98;
p0x7fab8bb44fb8 .port I0x600003f71fe0, L_0x600000fea620;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb44fb8;
S_0x7fab897705d0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c94090_0 .net8 "Bitline1", 0 0, p0x7fab8bb41148;  1 drivers, strength-aware
v0x600004c94120_0 .net8 "Bitline2", 0 0, p0x7fab8bb41178;  1 drivers, strength-aware
v0x600004c941b0_0 .net "D", 0 0, L_0x600000fea6c0;  1 drivers
v0x600004c94240_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c942d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c94360_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c943f0_0 .net *"_ivl_0", 0 0, L_0x600000fe7e80;  1 drivers
o0x7fab8bb41238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c94480_0 name=_ivl_2
v0x600004c94510_0 .net *"_ivl_6", 0 0, L_0x600000fe8000;  1 drivers
o0x7fab8bb41298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c945a0_0 name=_ivl_8
v0x600004c94630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c946c0_0 .net "dffOut", 0 0, v0x600004c93f00_0;  1 drivers
v0x600004c94750_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe7e80 .functor MUXZ 1, v0x600004c93f00_0, L_0x600000fea6c0, L_0x600000fcdea0, C4<>;
L_0x600000fe7f20 .functor MUXZ 1, o0x7fab8bb41238, L_0x600000fe7e80, L_0x600000fce940, C4<>;
L_0x600000fe8000 .functor MUXZ 1, v0x600004c93f00_0, L_0x600000fea6c0, L_0x600000fcdea0, C4<>;
L_0x600000fe80a0 .functor MUXZ 1, o0x7fab8bb41298, L_0x600000fe8000, L_0x600000fcf2a0, C4<>;
S_0x7fab89770740 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897705d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c93cc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c93d50_0 .net "d", 0 0, L_0x600000fea6c0;  alias, 1 drivers
v0x600004c93de0_0 .net "q", 0 0, v0x600004c93f00_0;  alias, 1 drivers
v0x600004c93e70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c93f00_0 .var "state", 0 0;
v0x600004c94000_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab897708b0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c94b40_0 .net8 "Bitline1", 0 0, p0x7fab8bb415c8;  1 drivers, strength-aware
v0x600004c94bd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb415f8;  1 drivers, strength-aware
v0x600004c94c60_0 .net "D", 0 0, L_0x600000fea760;  1 drivers
v0x600004c94cf0_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c94d80_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c94e10_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c94ea0_0 .net *"_ivl_0", 0 0, L_0x600000fe8140;  1 drivers
o0x7fab8bb41658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c94f30_0 name=_ivl_2
v0x600004c94fc0_0 .net *"_ivl_6", 0 0, L_0x600000fe8280;  1 drivers
o0x7fab8bb416b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c95050_0 name=_ivl_8
v0x600004c950e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c95170_0 .net "dffOut", 0 0, v0x600004c94a20_0;  1 drivers
v0x600004c95200_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe8140 .functor MUXZ 1, v0x600004c94a20_0, L_0x600000fea760, L_0x600000fcdea0, C4<>;
L_0x600000fe81e0 .functor MUXZ 1, o0x7fab8bb41658, L_0x600000fe8140, L_0x600000fce940, C4<>;
L_0x600000fe8280 .functor MUXZ 1, v0x600004c94a20_0, L_0x600000fea760, L_0x600000fcdea0, C4<>;
L_0x600000fe8320 .functor MUXZ 1, o0x7fab8bb416b8, L_0x600000fe8280, L_0x600000fcf2a0, C4<>;
S_0x7fab89770a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897708b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c947e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c94870_0 .net "d", 0 0, L_0x600000fea760;  alias, 1 drivers
v0x600004c94900_0 .net "q", 0 0, v0x600004c94a20_0;  alias, 1 drivers
v0x600004c94990_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c94a20_0 .var "state", 0 0;
v0x600004c94ab0_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab89770b90 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c955f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb419e8;  1 drivers, strength-aware
v0x600004c95680_0 .net8 "Bitline2", 0 0, p0x7fab8bb41a18;  1 drivers, strength-aware
v0x600004c95710_0 .net "D", 0 0, L_0x600000fea800;  1 drivers
v0x600004c957a0_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c95830_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c958c0_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c95950_0 .net *"_ivl_0", 0 0, L_0x600000fe83c0;  1 drivers
o0x7fab8bb41a78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c959e0_0 name=_ivl_2
v0x600004c95a70_0 .net *"_ivl_6", 0 0, L_0x600000fe8500;  1 drivers
o0x7fab8bb41ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c95b00_0 name=_ivl_8
v0x600004c95b90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c95c20_0 .net "dffOut", 0 0, v0x600004c954d0_0;  1 drivers
v0x600004c95cb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe83c0 .functor MUXZ 1, v0x600004c954d0_0, L_0x600000fea800, L_0x600000fcdea0, C4<>;
L_0x600000fe8460 .functor MUXZ 1, o0x7fab8bb41a78, L_0x600000fe83c0, L_0x600000fce940, C4<>;
L_0x600000fe8500 .functor MUXZ 1, v0x600004c954d0_0, L_0x600000fea800, L_0x600000fcdea0, C4<>;
L_0x600000fe85a0 .functor MUXZ 1, o0x7fab8bb41ad8, L_0x600000fe8500, L_0x600000fcf2a0, C4<>;
S_0x7fab89770d00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89770b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c95290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c95320_0 .net "d", 0 0, L_0x600000fea800;  alias, 1 drivers
v0x600004c953b0_0 .net "q", 0 0, v0x600004c954d0_0;  alias, 1 drivers
v0x600004c95440_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c954d0_0 .var "state", 0 0;
v0x600004c95560_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab89770e70 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c960a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb41e08;  1 drivers, strength-aware
v0x600004c96130_0 .net8 "Bitline2", 0 0, p0x7fab8bb41e38;  1 drivers, strength-aware
v0x600004c961c0_0 .net "D", 0 0, L_0x600000fea8a0;  1 drivers
v0x600004c96250_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c962e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c96370_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c96400_0 .net *"_ivl_0", 0 0, L_0x600000fe8640;  1 drivers
o0x7fab8bb41e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c96490_0 name=_ivl_2
v0x600004c96520_0 .net *"_ivl_6", 0 0, L_0x600000fe8780;  1 drivers
o0x7fab8bb41ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c965b0_0 name=_ivl_8
v0x600004c96640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c966d0_0 .net "dffOut", 0 0, v0x600004c95f80_0;  1 drivers
v0x600004c96760_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe8640 .functor MUXZ 1, v0x600004c95f80_0, L_0x600000fea8a0, L_0x600000fcdea0, C4<>;
L_0x600000fe86e0 .functor MUXZ 1, o0x7fab8bb41e98, L_0x600000fe8640, L_0x600000fce940, C4<>;
L_0x600000fe8780 .functor MUXZ 1, v0x600004c95f80_0, L_0x600000fea8a0, L_0x600000fcdea0, C4<>;
L_0x600000fe8820 .functor MUXZ 1, o0x7fab8bb41ef8, L_0x600000fe8780, L_0x600000fcf2a0, C4<>;
S_0x7fab89770fe0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89770e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c95d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c95dd0_0 .net "d", 0 0, L_0x600000fea8a0;  alias, 1 drivers
v0x600004c95e60_0 .net "q", 0 0, v0x600004c95f80_0;  alias, 1 drivers
v0x600004c95ef0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c95f80_0 .var "state", 0 0;
v0x600004c96010_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab89771150 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c96b50_0 .net8 "Bitline1", 0 0, p0x7fab8bb42228;  1 drivers, strength-aware
v0x600004c96be0_0 .net8 "Bitline2", 0 0, p0x7fab8bb42258;  1 drivers, strength-aware
v0x600004c96c70_0 .net "D", 0 0, L_0x600000fea940;  1 drivers
v0x600004c96d00_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c96d90_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c96e20_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c96eb0_0 .net *"_ivl_0", 0 0, L_0x600000fe88c0;  1 drivers
o0x7fab8bb422b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c96f40_0 name=_ivl_2
v0x600004c96fd0_0 .net *"_ivl_6", 0 0, L_0x600000fe8a00;  1 drivers
o0x7fab8bb42318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c97060_0 name=_ivl_8
v0x600004c970f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c97180_0 .net "dffOut", 0 0, v0x600004c96a30_0;  1 drivers
v0x600004c97210_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe88c0 .functor MUXZ 1, v0x600004c96a30_0, L_0x600000fea940, L_0x600000fcdea0, C4<>;
L_0x600000fe8960 .functor MUXZ 1, o0x7fab8bb422b8, L_0x600000fe88c0, L_0x600000fce940, C4<>;
L_0x600000fe8a00 .functor MUXZ 1, v0x600004c96a30_0, L_0x600000fea940, L_0x600000fcdea0, C4<>;
L_0x600000fe8aa0 .functor MUXZ 1, o0x7fab8bb42318, L_0x600000fe8a00, L_0x600000fcf2a0, C4<>;
S_0x7fab897712c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89771150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c967f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c96880_0 .net "d", 0 0, L_0x600000fea940;  alias, 1 drivers
v0x600004c96910_0 .net "q", 0 0, v0x600004c96a30_0;  alias, 1 drivers
v0x600004c969a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c96a30_0 .var "state", 0 0;
v0x600004c96ac0_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab89771430 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c97600_0 .net8 "Bitline1", 0 0, p0x7fab8bb42648;  1 drivers, strength-aware
v0x600004c97690_0 .net8 "Bitline2", 0 0, p0x7fab8bb42678;  1 drivers, strength-aware
v0x600004c97720_0 .net "D", 0 0, L_0x600000fea9e0;  1 drivers
v0x600004c977b0_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c97840_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c978d0_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c97960_0 .net *"_ivl_0", 0 0, L_0x600000fe8b40;  1 drivers
o0x7fab8bb426d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c979f0_0 name=_ivl_2
v0x600004c97a80_0 .net *"_ivl_6", 0 0, L_0x600000fe8c80;  1 drivers
o0x7fab8bb42738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c97b10_0 name=_ivl_8
v0x600004c97ba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c97c30_0 .net "dffOut", 0 0, v0x600004c974e0_0;  1 drivers
v0x600004c97cc0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe8b40 .functor MUXZ 1, v0x600004c974e0_0, L_0x600000fea9e0, L_0x600000fcdea0, C4<>;
L_0x600000fe8be0 .functor MUXZ 1, o0x7fab8bb426d8, L_0x600000fe8b40, L_0x600000fce940, C4<>;
L_0x600000fe8c80 .functor MUXZ 1, v0x600004c974e0_0, L_0x600000fea9e0, L_0x600000fcdea0, C4<>;
L_0x600000fe8d20 .functor MUXZ 1, o0x7fab8bb42738, L_0x600000fe8c80, L_0x600000fcf2a0, C4<>;
S_0x7fab897715a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89771430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c972a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c97330_0 .net "d", 0 0, L_0x600000fea9e0;  alias, 1 drivers
v0x600004c973c0_0 .net "q", 0 0, v0x600004c974e0_0;  alias, 1 drivers
v0x600004c97450_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c974e0_0 .var "state", 0 0;
v0x600004c97570_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab89771710 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c98120_0 .net8 "Bitline1", 0 0, p0x7fab8bb42a68;  1 drivers, strength-aware
v0x600004c981b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb42a98;  1 drivers, strength-aware
v0x600004c98240_0 .net "D", 0 0, L_0x600000feaa80;  1 drivers
v0x600004c982d0_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c98360_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c983f0_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c98480_0 .net *"_ivl_0", 0 0, L_0x600000fe8dc0;  1 drivers
o0x7fab8bb42af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c98510_0 name=_ivl_2
v0x600004c985a0_0 .net *"_ivl_6", 0 0, L_0x600000fe8f00;  1 drivers
o0x7fab8bb42b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c98630_0 name=_ivl_8
v0x600004c986c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c98750_0 .net "dffOut", 0 0, v0x600004c98000_0;  1 drivers
v0x600004c987e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe8dc0 .functor MUXZ 1, v0x600004c98000_0, L_0x600000feaa80, L_0x600000fcdea0, C4<>;
L_0x600000fe8e60 .functor MUXZ 1, o0x7fab8bb42af8, L_0x600000fe8dc0, L_0x600000fce940, C4<>;
L_0x600000fe8f00 .functor MUXZ 1, v0x600004c98000_0, L_0x600000feaa80, L_0x600000fcdea0, C4<>;
L_0x600000fe8fa0 .functor MUXZ 1, o0x7fab8bb42b58, L_0x600000fe8f00, L_0x600000fcf2a0, C4<>;
S_0x7fab89771880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89771710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c97d50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c97de0_0 .net "d", 0 0, L_0x600000feaa80;  alias, 1 drivers
v0x600004c97e70_0 .net "q", 0 0, v0x600004c98000_0;  alias, 1 drivers
v0x600004c97f00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c98000_0 .var "state", 0 0;
v0x600004c98090_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab897719f0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c98bd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb42e88;  1 drivers, strength-aware
v0x600004c98c60_0 .net8 "Bitline2", 0 0, p0x7fab8bb42eb8;  1 drivers, strength-aware
v0x600004c98cf0_0 .net "D", 0 0, L_0x600000feab20;  1 drivers
v0x600004c98d80_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c98e10_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c98ea0_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c98f30_0 .net *"_ivl_0", 0 0, L_0x600000fe9040;  1 drivers
o0x7fab8bb42f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c98fc0_0 name=_ivl_2
v0x600004c99050_0 .net *"_ivl_6", 0 0, L_0x600000fe9180;  1 drivers
o0x7fab8bb42f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c990e0_0 name=_ivl_8
v0x600004c99170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c99200_0 .net "dffOut", 0 0, v0x600004c98ab0_0;  1 drivers
v0x600004c99290_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe9040 .functor MUXZ 1, v0x600004c98ab0_0, L_0x600000feab20, L_0x600000fcdea0, C4<>;
L_0x600000fe90e0 .functor MUXZ 1, o0x7fab8bb42f18, L_0x600000fe9040, L_0x600000fce940, C4<>;
L_0x600000fe9180 .functor MUXZ 1, v0x600004c98ab0_0, L_0x600000feab20, L_0x600000fcdea0, C4<>;
L_0x600000fe9220 .functor MUXZ 1, o0x7fab8bb42f78, L_0x600000fe9180, L_0x600000fcf2a0, C4<>;
S_0x7fab89771b60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897719f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c98870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c98900_0 .net "d", 0 0, L_0x600000feab20;  alias, 1 drivers
v0x600004c98990_0 .net "q", 0 0, v0x600004c98ab0_0;  alias, 1 drivers
v0x600004c98a20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c98ab0_0 .var "state", 0 0;
v0x600004c98b40_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab89771cd0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e5d950_0 .net8 "Bitline1", 0 0, p0x7fab8bb432a8;  1 drivers, strength-aware
v0x600000e5d9e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb432d8;  1 drivers, strength-aware
v0x600000e5da70_0 .net "D", 0 0, L_0x600000feabc0;  1 drivers
v0x600000e5db00_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600000e5db90_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600000e5dc20_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600000e5dcb0_0 .net *"_ivl_0", 0 0, L_0x600000fe92c0;  1 drivers
o0x7fab8bb43338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e5dd40_0 name=_ivl_2
v0x600000e5ddd0_0 .net *"_ivl_6", 0 0, L_0x600000fe9400;  1 drivers
o0x7fab8bb43398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e5de60_0 name=_ivl_8
v0x600000e5def0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e5df80_0 .net "dffOut", 0 0, v0x600004c99560_0;  1 drivers
v0x600000e5e010_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe92c0 .functor MUXZ 1, v0x600004c99560_0, L_0x600000feabc0, L_0x600000fcdea0, C4<>;
L_0x600000fe9360 .functor MUXZ 1, o0x7fab8bb43338, L_0x600000fe92c0, L_0x600000fce940, C4<>;
L_0x600000fe9400 .functor MUXZ 1, v0x600004c99560_0, L_0x600000feabc0, L_0x600000fcdea0, C4<>;
L_0x600000fe94a0 .functor MUXZ 1, o0x7fab8bb43398, L_0x600000fe9400, L_0x600000fcf2a0, C4<>;
S_0x7fab89771e40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89771cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c99320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c993b0_0 .net "d", 0 0, L_0x600000feabc0;  alias, 1 drivers
v0x600004c99440_0 .net "q", 0 0, v0x600004c99560_0;  alias, 1 drivers
v0x600004c994d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c99560_0 .var "state", 0 0;
v0x600004c995f0_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab8b5f1520 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e5e400_0 .net8 "Bitline1", 0 0, p0x7fab8bb436c8;  1 drivers, strength-aware
v0x600000e5e490_0 .net8 "Bitline2", 0 0, p0x7fab8bb436f8;  1 drivers, strength-aware
v0x600000e5e520_0 .net "D", 0 0, L_0x600000feac60;  1 drivers
v0x600000e5e5b0_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600000e5e640_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600000e5e6d0_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600000e5e760_0 .net *"_ivl_0", 0 0, L_0x600000fe9540;  1 drivers
o0x7fab8bb43758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e5e7f0_0 name=_ivl_2
v0x600000e5e880_0 .net *"_ivl_6", 0 0, L_0x600000fe9680;  1 drivers
o0x7fab8bb437b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e5e910_0 name=_ivl_8
v0x600000e5e9a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e5ea30_0 .net "dffOut", 0 0, v0x600000e5e2e0_0;  1 drivers
v0x600000e5eac0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe9540 .functor MUXZ 1, v0x600000e5e2e0_0, L_0x600000feac60, L_0x600000fcdea0, C4<>;
L_0x600000fe95e0 .functor MUXZ 1, o0x7fab8bb43758, L_0x600000fe9540, L_0x600000fce940, C4<>;
L_0x600000fe9680 .functor MUXZ 1, v0x600000e5e2e0_0, L_0x600000feac60, L_0x600000fcdea0, C4<>;
L_0x600000fe9720 .functor MUXZ 1, o0x7fab8bb437b8, L_0x600000fe9680, L_0x600000fcf2a0, C4<>;
S_0x7fab8b5f0db0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5f1520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e5e0a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e5e130_0 .net "d", 0 0, L_0x600000feac60;  alias, 1 drivers
v0x600000e5e1c0_0 .net "q", 0 0, v0x600000e5e2e0_0;  alias, 1 drivers
v0x600000e5e250_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600000e5e2e0_0 .var "state", 0 0;
v0x600000e5e370_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab8b5f0970 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e5eeb0_0 .net8 "Bitline1", 0 0, p0x7fab8bb43ae8;  1 drivers, strength-aware
v0x600000e5ef40_0 .net8 "Bitline2", 0 0, p0x7fab8bb43b18;  1 drivers, strength-aware
v0x600000e5efd0_0 .net "D", 0 0, L_0x600000fead00;  1 drivers
v0x600000e5f060_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600000e5f0f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600000e5f180_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600000e5f210_0 .net *"_ivl_0", 0 0, L_0x600000fe97c0;  1 drivers
o0x7fab8bb43b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e5f2a0_0 name=_ivl_2
v0x600000e5f330_0 .net *"_ivl_6", 0 0, L_0x600000fe9900;  1 drivers
o0x7fab8bb43bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e5f3c0_0 name=_ivl_8
v0x600000e5f450_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e5f4e0_0 .net "dffOut", 0 0, v0x600000e5ed90_0;  1 drivers
v0x600000e5f570_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe97c0 .functor MUXZ 1, v0x600000e5ed90_0, L_0x600000fead00, L_0x600000fcdea0, C4<>;
L_0x600000fe9860 .functor MUXZ 1, o0x7fab8bb43b78, L_0x600000fe97c0, L_0x600000fce940, C4<>;
L_0x600000fe9900 .functor MUXZ 1, v0x600000e5ed90_0, L_0x600000fead00, L_0x600000fcdea0, C4<>;
L_0x600000fe99a0 .functor MUXZ 1, o0x7fab8bb43bd8, L_0x600000fe9900, L_0x600000fcf2a0, C4<>;
S_0x7fab8b5f0640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5f0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e5eb50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e5ebe0_0 .net "d", 0 0, L_0x600000fead00;  alias, 1 drivers
v0x600000e5ec70_0 .net "q", 0 0, v0x600000e5ed90_0;  alias, 1 drivers
v0x600000e5ed00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600000e5ed90_0 .var "state", 0 0;
v0x600000e5ee20_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab8b5f0200 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000e5f960_0 .net8 "Bitline1", 0 0, p0x7fab8bb43f08;  1 drivers, strength-aware
v0x600000e5f9f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb43f38;  1 drivers, strength-aware
v0x600000e5fa80_0 .net "D", 0 0, L_0x600000feada0;  1 drivers
v0x600000e5fb10_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600000e5fba0_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600000e5fc30_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600000e5fcc0_0 .net *"_ivl_0", 0 0, L_0x600000fe9a40;  1 drivers
o0x7fab8bb43f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e5fd50_0 name=_ivl_2
v0x600000e5fde0_0 .net *"_ivl_6", 0 0, L_0x600000fe9b80;  1 drivers
o0x7fab8bb43ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000e5fe70_0 name=_ivl_8
v0x600000e5ff00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9c000_0 .net "dffOut", 0 0, v0x600000e5f840_0;  1 drivers
v0x600004c9c090_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe9a40 .functor MUXZ 1, v0x600000e5f840_0, L_0x600000feada0, L_0x600000fcdea0, C4<>;
L_0x600000fe9ae0 .functor MUXZ 1, o0x7fab8bb43f98, L_0x600000fe9a40, L_0x600000fce940, C4<>;
L_0x600000fe9b80 .functor MUXZ 1, v0x600000e5f840_0, L_0x600000feada0, L_0x600000fcdea0, C4<>;
L_0x600000fe9c20 .functor MUXZ 1, o0x7fab8bb43ff8, L_0x600000fe9b80, L_0x600000fcf2a0, C4<>;
S_0x7fab8b5efed0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5f0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000e5f600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000e5f690_0 .net "d", 0 0, L_0x600000feada0;  alias, 1 drivers
v0x600000e5f720_0 .net "q", 0 0, v0x600000e5f840_0;  alias, 1 drivers
v0x600000e5f7b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600000e5f840_0 .var "state", 0 0;
v0x600000e5f8d0_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab8b5efa90 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9c480_0 .net8 "Bitline1", 0 0, p0x7fab8bb44328;  1 drivers, strength-aware
v0x600004c9c510_0 .net8 "Bitline2", 0 0, p0x7fab8bb44358;  1 drivers, strength-aware
v0x600004c9c5a0_0 .net "D", 0 0, L_0x600000feae40;  1 drivers
v0x600004c9c630_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c9c6c0_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c9c750_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c9c7e0_0 .net *"_ivl_0", 0 0, L_0x600000fe9cc0;  1 drivers
o0x7fab8bb443b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9c870_0 name=_ivl_2
v0x600004c9c900_0 .net *"_ivl_6", 0 0, L_0x600000fe9e00;  1 drivers
o0x7fab8bb44418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9c990_0 name=_ivl_8
v0x600004c9ca20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9cab0_0 .net "dffOut", 0 0, v0x600004c9c360_0;  1 drivers
v0x600004c9cb40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe9cc0 .functor MUXZ 1, v0x600004c9c360_0, L_0x600000feae40, L_0x600000fcdea0, C4<>;
L_0x600000fe9d60 .functor MUXZ 1, o0x7fab8bb443b8, L_0x600000fe9cc0, L_0x600000fce940, C4<>;
L_0x600000fe9e00 .functor MUXZ 1, v0x600004c9c360_0, L_0x600000feae40, L_0x600000fcdea0, C4<>;
L_0x600000fe9ea0 .functor MUXZ 1, o0x7fab8bb44418, L_0x600000fe9e00, L_0x600000fcf2a0, C4<>;
S_0x7fab8b5ef760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5efa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9c120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9c1b0_0 .net "d", 0 0, L_0x600000feae40;  alias, 1 drivers
v0x600004c9c240_0 .net "q", 0 0, v0x600004c9c360_0;  alias, 1 drivers
v0x600004c9c2d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9c360_0 .var "state", 0 0;
v0x600004c9c3f0_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab8b5ef320 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9cf30_0 .net8 "Bitline1", 0 0, p0x7fab8bb44748;  1 drivers, strength-aware
v0x600004c9cfc0_0 .net8 "Bitline2", 0 0, p0x7fab8bb44778;  1 drivers, strength-aware
v0x600004c9d050_0 .net "D", 0 0, L_0x600000feaee0;  1 drivers
v0x600004c9d0e0_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c9d170_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c9d200_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c9d290_0 .net *"_ivl_0", 0 0, L_0x600000fe9f40;  1 drivers
o0x7fab8bb447d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9d320_0 name=_ivl_2
v0x600004c9d3b0_0 .net *"_ivl_6", 0 0, L_0x600000fea080;  1 drivers
o0x7fab8bb44838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9d440_0 name=_ivl_8
v0x600004c9d4d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9d560_0 .net "dffOut", 0 0, v0x600004c9ce10_0;  1 drivers
v0x600004c9d5f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fe9f40 .functor MUXZ 1, v0x600004c9ce10_0, L_0x600000feaee0, L_0x600000fcdea0, C4<>;
L_0x600000fe9fe0 .functor MUXZ 1, o0x7fab8bb447d8, L_0x600000fe9f40, L_0x600000fce940, C4<>;
L_0x600000fea080 .functor MUXZ 1, v0x600004c9ce10_0, L_0x600000feaee0, L_0x600000fcdea0, C4<>;
L_0x600000fea120 .functor MUXZ 1, o0x7fab8bb44838, L_0x600000fea080, L_0x600000fcf2a0, C4<>;
S_0x7fab8b5eeff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5ef320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9cbd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9cc60_0 .net "d", 0 0, L_0x600000feaee0;  alias, 1 drivers
v0x600004c9ccf0_0 .net "q", 0 0, v0x600004c9ce10_0;  alias, 1 drivers
v0x600004c9cd80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9ce10_0 .var "state", 0 0;
v0x600004c9cea0_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab8b5eebb0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9d9e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb44b68;  1 drivers, strength-aware
v0x600004c9da70_0 .net8 "Bitline2", 0 0, p0x7fab8bb44b98;  1 drivers, strength-aware
v0x600004c9db00_0 .net "D", 0 0, L_0x600000feaf80;  1 drivers
v0x600004c9db90_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c9dc20_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c9dcb0_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c9dd40_0 .net *"_ivl_0", 0 0, L_0x600000fea1c0;  1 drivers
o0x7fab8bb44bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9ddd0_0 name=_ivl_2
v0x600004c9de60_0 .net *"_ivl_6", 0 0, L_0x600000fea300;  1 drivers
o0x7fab8bb44c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9def0_0 name=_ivl_8
v0x600004c9df80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9e010_0 .net "dffOut", 0 0, v0x600004c9d8c0_0;  1 drivers
v0x600004c9e0a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fea1c0 .functor MUXZ 1, v0x600004c9d8c0_0, L_0x600000feaf80, L_0x600000fcdea0, C4<>;
L_0x600000fea260 .functor MUXZ 1, o0x7fab8bb44bf8, L_0x600000fea1c0, L_0x600000fce940, C4<>;
L_0x600000fea300 .functor MUXZ 1, v0x600004c9d8c0_0, L_0x600000feaf80, L_0x600000fcdea0, C4<>;
L_0x600000fea3a0 .functor MUXZ 1, o0x7fab8bb44c58, L_0x600000fea300, L_0x600000fcf2a0, C4<>;
S_0x7fab8b5ee880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5eebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9d680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9d710_0 .net "d", 0 0, L_0x600000feaf80;  alias, 1 drivers
v0x600004c9d7a0_0 .net "q", 0 0, v0x600004c9d8c0_0;  alias, 1 drivers
v0x600004c9d830_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9d8c0_0 .var "state", 0 0;
v0x600004c9d950_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab8b5ee440 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8976ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9e490_0 .net8 "Bitline1", 0 0, p0x7fab8bb44f88;  1 drivers, strength-aware
v0x600004c9e520_0 .net8 "Bitline2", 0 0, p0x7fab8bb44fb8;  1 drivers, strength-aware
v0x600004c9e5b0_0 .net "D", 0 0, L_0x600000feb020;  1 drivers
v0x600004c9e640_0 .net "ReadEnable1", 0 0, L_0x600000fce940;  alias, 1 drivers
v0x600004c9e6d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf2a0;  alias, 1 drivers
v0x600004c9e760_0 .net "WriteEnable", 0 0, L_0x600000fcdea0;  alias, 1 drivers
v0x600004c9e7f0_0 .net *"_ivl_0", 0 0, L_0x600000fea440;  1 drivers
o0x7fab8bb45018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9e880_0 name=_ivl_2
v0x600004c9e910_0 .net *"_ivl_6", 0 0, L_0x600000fea580;  1 drivers
o0x7fab8bb45078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9e9a0_0 name=_ivl_8
v0x600004c9ea30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9eac0_0 .net "dffOut", 0 0, v0x600004c9e370_0;  1 drivers
v0x600004c9eb50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fea440 .functor MUXZ 1, v0x600004c9e370_0, L_0x600000feb020, L_0x600000fcdea0, C4<>;
L_0x600000fea4e0 .functor MUXZ 1, o0x7fab8bb45018, L_0x600000fea440, L_0x600000fce940, C4<>;
L_0x600000fea580 .functor MUXZ 1, v0x600004c9e370_0, L_0x600000feb020, L_0x600000fcdea0, C4<>;
L_0x600000fea620 .functor MUXZ 1, o0x7fab8bb45078, L_0x600000fea580, L_0x600000fcf2a0, C4<>;
S_0x7fab8b5ee110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5ee440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9e130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9e1c0_0 .net "d", 0 0, L_0x600000feb020;  alias, 1 drivers
v0x600004c9e250_0 .net "q", 0 0, v0x600004c9e370_0;  alias, 1 drivers
v0x600004c9e2e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9e370_0 .var "state", 0 0;
v0x600004c9e400_0 .net "wen", 0 0, L_0x600000fcdea0;  alias, 1 drivers
S_0x7fab8b5ed560 .scope module, "regArray[4]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004ceaf40_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004ceafd0_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004ceb060_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004ceb0f0_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  1 drivers
v0x600004ceb180_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  1 drivers
v0x600004ceb210_0 .net "WriteReg", 0 0, L_0x600000fcdf40;  1 drivers
v0x600004ceb2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ceb330_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fed900 .part L_0x60000082c6e0, 0, 1;
L_0x600000fed9a0 .part L_0x60000082c6e0, 1, 1;
L_0x600000feda40 .part L_0x60000082c6e0, 2, 1;
L_0x600000fedae0 .part L_0x60000082c6e0, 3, 1;
L_0x600000fedb80 .part L_0x60000082c6e0, 4, 1;
L_0x600000fedc20 .part L_0x60000082c6e0, 5, 1;
L_0x600000fedcc0 .part L_0x60000082c6e0, 6, 1;
L_0x600000fedd60 .part L_0x60000082c6e0, 7, 1;
L_0x600000fede00 .part L_0x60000082c6e0, 8, 1;
L_0x600000fedea0 .part L_0x60000082c6e0, 9, 1;
L_0x600000fedf40 .part L_0x60000082c6e0, 10, 1;
L_0x600000fedfe0 .part L_0x60000082c6e0, 11, 1;
L_0x600000fee080 .part L_0x60000082c6e0, 12, 1;
L_0x600000fee120 .part L_0x60000082c6e0, 13, 1;
L_0x600000fee1c0 .part L_0x60000082c6e0, 14, 1;
L_0x600000fee260 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb45558 .port I0x600003f12000, L_0x600000feb160;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb45558;
p0x7fab8bb459d8 .port I0x600003f12000, L_0x600000feb3e0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb459d8;
p0x7fab8bb45df8 .port I0x600003f12000, L_0x600000feb660;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb45df8;
p0x7fab8bb46218 .port I0x600003f12000, L_0x600000feb8e0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb46218;
p0x7fab8bb46638 .port I0x600003f12000, L_0x600000febb60;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb46638;
p0x7fab8bb46a58 .port I0x600003f12000, L_0x600000febde0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb46a58;
p0x7fab8bb46e78 .port I0x600003f12000, L_0x600000fec0a0;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb46e78;
p0x7fab8bb47298 .port I0x600003f12000, L_0x600000fec320;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb47298;
p0x7fab8bb476b8 .port I0x600003f12000, L_0x600000fec5a0;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb476b8;
p0x7fab8bb47ad8 .port I0x600003f12000, L_0x600000fec820;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb47ad8;
p0x7fab8bb47ef8 .port I0x600003f12000, L_0x600000fecaa0;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb47ef8;
p0x7fab8bb48318 .port I0x600003f12000, L_0x600000fecd20;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb48318;
p0x7fab8bb48738 .port I0x600003f12000, L_0x600000fecfa0;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb48738;
p0x7fab8bb48b58 .port I0x600003f12000, L_0x600000fed220;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb48b58;
p0x7fab8bb48f78 .port I0x600003f12000, L_0x600000fed4a0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb48f78;
p0x7fab8bb49398 .port I0x600003f12000, L_0x600000fed720;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb49398;
p0x7fab8bb45588 .port I0x600003f71fe0, L_0x600000feb2a0;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb45588;
p0x7fab8bb45a08 .port I0x600003f71fe0, L_0x600000feb520;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb45a08;
p0x7fab8bb45e28 .port I0x600003f71fe0, L_0x600000feb7a0;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb45e28;
p0x7fab8bb46248 .port I0x600003f71fe0, L_0x600000feba20;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb46248;
p0x7fab8bb46668 .port I0x600003f71fe0, L_0x600000febca0;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb46668;
p0x7fab8bb46a88 .port I0x600003f71fe0, L_0x600000febf20;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb46a88;
p0x7fab8bb46ea8 .port I0x600003f71fe0, L_0x600000fec1e0;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb46ea8;
p0x7fab8bb472c8 .port I0x600003f71fe0, L_0x600000fec460;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb472c8;
p0x7fab8bb476e8 .port I0x600003f71fe0, L_0x600000fec6e0;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb476e8;
p0x7fab8bb47b08 .port I0x600003f71fe0, L_0x600000fec960;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb47b08;
p0x7fab8bb47f28 .port I0x600003f71fe0, L_0x600000fecbe0;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb47f28;
p0x7fab8bb48348 .port I0x600003f71fe0, L_0x600000fece60;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb48348;
p0x7fab8bb48768 .port I0x600003f71fe0, L_0x600000fed0e0;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb48768;
p0x7fab8bb48b88 .port I0x600003f71fe0, L_0x600000fed360;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb48b88;
p0x7fab8bb48fa8 .port I0x600003f71fe0, L_0x600000fed5e0;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb48fa8;
p0x7fab8bb493c8 .port I0x600003f71fe0, L_0x600000fed860;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb493c8;
S_0x7fab8b5ed230 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9f3c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb45558;  1 drivers, strength-aware
v0x600004c9f450_0 .net8 "Bitline2", 0 0, p0x7fab8bb45588;  1 drivers, strength-aware
v0x600004c9f4e0_0 .net "D", 0 0, L_0x600000fed900;  1 drivers
v0x600004c9f570_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004c9f600_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004c9f690_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004c9f720_0 .net *"_ivl_0", 0 0, L_0x600000feb0c0;  1 drivers
o0x7fab8bb45648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9f7b0_0 name=_ivl_2
v0x600004c9f840_0 .net *"_ivl_6", 0 0, L_0x600000feb200;  1 drivers
o0x7fab8bb456a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9f8d0_0 name=_ivl_8
v0x600004c9f960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9f9f0_0 .net "dffOut", 0 0, v0x600004c9f2a0_0;  1 drivers
v0x600004c9fa80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000feb0c0 .functor MUXZ 1, v0x600004c9f2a0_0, L_0x600000fed900, L_0x600000fcdf40, C4<>;
L_0x600000feb160 .functor MUXZ 1, o0x7fab8bb45648, L_0x600000feb0c0, L_0x600000fce9e0, C4<>;
L_0x600000feb200 .functor MUXZ 1, v0x600004c9f2a0_0, L_0x600000fed900, L_0x600000fcdf40, C4<>;
L_0x600000feb2a0 .functor MUXZ 1, o0x7fab8bb456a8, L_0x600000feb200, L_0x600000fcf340, C4<>;
S_0x7fab8b5ecdf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5ed230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9f060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9f0f0_0 .net "d", 0 0, L_0x600000fed900;  alias, 1 drivers
v0x600004c9f180_0 .net "q", 0 0, v0x600004c9f2a0_0;  alias, 1 drivers
v0x600004c9f210_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9f2a0_0 .var "state", 0 0;
v0x600004c9f330_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab8b5e0520 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9fe70_0 .net8 "Bitline1", 0 0, p0x7fab8bb459d8;  1 drivers, strength-aware
v0x600004c9ff00_0 .net8 "Bitline2", 0 0, p0x7fab8bb45a08;  1 drivers, strength-aware
v0x600004ce0000_0 .net "D", 0 0, L_0x600000fed9a0;  1 drivers
v0x600004ce0090_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce0120_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce01b0_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce0240_0 .net *"_ivl_0", 0 0, L_0x600000feb340;  1 drivers
o0x7fab8bb45a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce02d0_0 name=_ivl_2
v0x600004ce0360_0 .net *"_ivl_6", 0 0, L_0x600000feb480;  1 drivers
o0x7fab8bb45ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce03f0_0 name=_ivl_8
v0x600004ce0480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce0510_0 .net "dffOut", 0 0, v0x600004c9fd50_0;  1 drivers
v0x600004ce05a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000feb340 .functor MUXZ 1, v0x600004c9fd50_0, L_0x600000fed9a0, L_0x600000fcdf40, C4<>;
L_0x600000feb3e0 .functor MUXZ 1, o0x7fab8bb45a68, L_0x600000feb340, L_0x600000fce9e0, C4<>;
L_0x600000feb480 .functor MUXZ 1, v0x600004c9fd50_0, L_0x600000fed9a0, L_0x600000fcdf40, C4<>;
L_0x600000feb520 .functor MUXZ 1, o0x7fab8bb45ac8, L_0x600000feb480, L_0x600000fcf340, C4<>;
S_0x7fab8b5e00e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5e0520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9fb10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9fba0_0 .net "d", 0 0, L_0x600000fed9a0;  alias, 1 drivers
v0x600004c9fc30_0 .net "q", 0 0, v0x600004c9fd50_0;  alias, 1 drivers
v0x600004c9fcc0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9fd50_0 .var "state", 0 0;
v0x600004c9fde0_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab8b5dfdb0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce0990_0 .net8 "Bitline1", 0 0, p0x7fab8bb45df8;  1 drivers, strength-aware
v0x600004ce0a20_0 .net8 "Bitline2", 0 0, p0x7fab8bb45e28;  1 drivers, strength-aware
v0x600004ce0ab0_0 .net "D", 0 0, L_0x600000feda40;  1 drivers
v0x600004ce0b40_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce0bd0_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce0c60_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce0cf0_0 .net *"_ivl_0", 0 0, L_0x600000feb5c0;  1 drivers
o0x7fab8bb45e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce0d80_0 name=_ivl_2
v0x600004ce0e10_0 .net *"_ivl_6", 0 0, L_0x600000feb700;  1 drivers
o0x7fab8bb45ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce0ea0_0 name=_ivl_8
v0x600004ce0f30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce0fc0_0 .net "dffOut", 0 0, v0x600004ce0870_0;  1 drivers
v0x600004ce1050_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000feb5c0 .functor MUXZ 1, v0x600004ce0870_0, L_0x600000feda40, L_0x600000fcdf40, C4<>;
L_0x600000feb660 .functor MUXZ 1, o0x7fab8bb45e88, L_0x600000feb5c0, L_0x600000fce9e0, C4<>;
L_0x600000feb700 .functor MUXZ 1, v0x600004ce0870_0, L_0x600000feda40, L_0x600000fcdf40, C4<>;
L_0x600000feb7a0 .functor MUXZ 1, o0x7fab8bb45ee8, L_0x600000feb700, L_0x600000fcf340, C4<>;
S_0x7fab8b5df970 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5dfdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce0630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce06c0_0 .net "d", 0 0, L_0x600000feda40;  alias, 1 drivers
v0x600004ce0750_0 .net "q", 0 0, v0x600004ce0870_0;  alias, 1 drivers
v0x600004ce07e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce0870_0 .var "state", 0 0;
v0x600004ce0900_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab8b5df640 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce1440_0 .net8 "Bitline1", 0 0, p0x7fab8bb46218;  1 drivers, strength-aware
v0x600004ce14d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb46248;  1 drivers, strength-aware
v0x600004ce1560_0 .net "D", 0 0, L_0x600000fedae0;  1 drivers
v0x600004ce15f0_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce1680_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce1710_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce17a0_0 .net *"_ivl_0", 0 0, L_0x600000feb840;  1 drivers
o0x7fab8bb462a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce1830_0 name=_ivl_2
v0x600004ce18c0_0 .net *"_ivl_6", 0 0, L_0x600000feb980;  1 drivers
o0x7fab8bb46308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce1950_0 name=_ivl_8
v0x600004ce19e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce1a70_0 .net "dffOut", 0 0, v0x600004ce1320_0;  1 drivers
v0x600004ce1b00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000feb840 .functor MUXZ 1, v0x600004ce1320_0, L_0x600000fedae0, L_0x600000fcdf40, C4<>;
L_0x600000feb8e0 .functor MUXZ 1, o0x7fab8bb462a8, L_0x600000feb840, L_0x600000fce9e0, C4<>;
L_0x600000feb980 .functor MUXZ 1, v0x600004ce1320_0, L_0x600000fedae0, L_0x600000fcdf40, C4<>;
L_0x600000feba20 .functor MUXZ 1, o0x7fab8bb46308, L_0x600000feb980, L_0x600000fcf340, C4<>;
S_0x7fab8b5df200 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5df640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce10e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce1170_0 .net "d", 0 0, L_0x600000fedae0;  alias, 1 drivers
v0x600004ce1200_0 .net "q", 0 0, v0x600004ce1320_0;  alias, 1 drivers
v0x600004ce1290_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce1320_0 .var "state", 0 0;
v0x600004ce13b0_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab8b5deed0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce1ef0_0 .net8 "Bitline1", 0 0, p0x7fab8bb46638;  1 drivers, strength-aware
v0x600004ce1f80_0 .net8 "Bitline2", 0 0, p0x7fab8bb46668;  1 drivers, strength-aware
v0x600004ce2010_0 .net "D", 0 0, L_0x600000fedb80;  1 drivers
v0x600004ce20a0_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce2130_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce21c0_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce2250_0 .net *"_ivl_0", 0 0, L_0x600000febac0;  1 drivers
o0x7fab8bb466c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce22e0_0 name=_ivl_2
v0x600004ce2370_0 .net *"_ivl_6", 0 0, L_0x600000febc00;  1 drivers
o0x7fab8bb46728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce2400_0 name=_ivl_8
v0x600004ce2490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce2520_0 .net "dffOut", 0 0, v0x600004ce1dd0_0;  1 drivers
v0x600004ce25b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000febac0 .functor MUXZ 1, v0x600004ce1dd0_0, L_0x600000fedb80, L_0x600000fcdf40, C4<>;
L_0x600000febb60 .functor MUXZ 1, o0x7fab8bb466c8, L_0x600000febac0, L_0x600000fce9e0, C4<>;
L_0x600000febc00 .functor MUXZ 1, v0x600004ce1dd0_0, L_0x600000fedb80, L_0x600000fcdf40, C4<>;
L_0x600000febca0 .functor MUXZ 1, o0x7fab8bb46728, L_0x600000febc00, L_0x600000fcf340, C4<>;
S_0x7fab8b5de540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5deed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce1b90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce1c20_0 .net "d", 0 0, L_0x600000fedb80;  alias, 1 drivers
v0x600004ce1cb0_0 .net "q", 0 0, v0x600004ce1dd0_0;  alias, 1 drivers
v0x600004ce1d40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce1dd0_0 .var "state", 0 0;
v0x600004ce1e60_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab8b5e4b40 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce29a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb46a58;  1 drivers, strength-aware
v0x600004ce2a30_0 .net8 "Bitline2", 0 0, p0x7fab8bb46a88;  1 drivers, strength-aware
v0x600004ce2ac0_0 .net "D", 0 0, L_0x600000fedc20;  1 drivers
v0x600004ce2b50_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce2be0_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce2c70_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce2d00_0 .net *"_ivl_0", 0 0, L_0x600000febd40;  1 drivers
o0x7fab8bb46ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce2d90_0 name=_ivl_2
v0x600004ce2e20_0 .net *"_ivl_6", 0 0, L_0x600000febe80;  1 drivers
o0x7fab8bb46b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce2eb0_0 name=_ivl_8
v0x600004ce2f40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce2fd0_0 .net "dffOut", 0 0, v0x600004ce2880_0;  1 drivers
v0x600004ce3060_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000febd40 .functor MUXZ 1, v0x600004ce2880_0, L_0x600000fedc20, L_0x600000fcdf40, C4<>;
L_0x600000febde0 .functor MUXZ 1, o0x7fab8bb46ae8, L_0x600000febd40, L_0x600000fce9e0, C4<>;
L_0x600000febe80 .functor MUXZ 1, v0x600004ce2880_0, L_0x600000fedc20, L_0x600000fcdf40, C4<>;
L_0x600000febf20 .functor MUXZ 1, o0x7fab8bb46b48, L_0x600000febe80, L_0x600000fcf340, C4<>;
S_0x7fab8b5e4810 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5e4b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce2640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce26d0_0 .net "d", 0 0, L_0x600000fedc20;  alias, 1 drivers
v0x600004ce2760_0 .net "q", 0 0, v0x600004ce2880_0;  alias, 1 drivers
v0x600004ce27f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce2880_0 .var "state", 0 0;
v0x600004ce2910_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab8b5e43d0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce3450_0 .net8 "Bitline1", 0 0, p0x7fab8bb46e78;  1 drivers, strength-aware
v0x600004ce34e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb46ea8;  1 drivers, strength-aware
v0x600004ce3570_0 .net "D", 0 0, L_0x600000fedcc0;  1 drivers
v0x600004ce3600_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce3690_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce3720_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce37b0_0 .net *"_ivl_0", 0 0, L_0x600000fec000;  1 drivers
o0x7fab8bb46f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce3840_0 name=_ivl_2
v0x600004ce38d0_0 .net *"_ivl_6", 0 0, L_0x600000fec140;  1 drivers
o0x7fab8bb46f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce3960_0 name=_ivl_8
v0x600004ce39f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce3a80_0 .net "dffOut", 0 0, v0x600004ce3330_0;  1 drivers
v0x600004ce3b10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fec000 .functor MUXZ 1, v0x600004ce3330_0, L_0x600000fedcc0, L_0x600000fcdf40, C4<>;
L_0x600000fec0a0 .functor MUXZ 1, o0x7fab8bb46f08, L_0x600000fec000, L_0x600000fce9e0, C4<>;
L_0x600000fec140 .functor MUXZ 1, v0x600004ce3330_0, L_0x600000fedcc0, L_0x600000fcdf40, C4<>;
L_0x600000fec1e0 .functor MUXZ 1, o0x7fab8bb46f68, L_0x600000fec140, L_0x600000fcf340, C4<>;
S_0x7fab8b5e40a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5e43d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce30f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce3180_0 .net "d", 0 0, L_0x600000fedcc0;  alias, 1 drivers
v0x600004ce3210_0 .net "q", 0 0, v0x600004ce3330_0;  alias, 1 drivers
v0x600004ce32a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce3330_0 .var "state", 0 0;
v0x600004ce33c0_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab8b5e3c60 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce3f00_0 .net8 "Bitline1", 0 0, p0x7fab8bb47298;  1 drivers, strength-aware
v0x600004ce4000_0 .net8 "Bitline2", 0 0, p0x7fab8bb472c8;  1 drivers, strength-aware
v0x600004ce4090_0 .net "D", 0 0, L_0x600000fedd60;  1 drivers
v0x600004ce4120_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce41b0_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce4240_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce42d0_0 .net *"_ivl_0", 0 0, L_0x600000fec280;  1 drivers
o0x7fab8bb47328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce4360_0 name=_ivl_2
v0x600004c99680_0 .net *"_ivl_6", 0 0, L_0x600000fec3c0;  1 drivers
o0x7fab8bb47388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c99710_0 name=_ivl_8
v0x600004c997a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c99830_0 .net "dffOut", 0 0, v0x600004ce3de0_0;  1 drivers
v0x600004c998c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fec280 .functor MUXZ 1, v0x600004ce3de0_0, L_0x600000fedd60, L_0x600000fcdf40, C4<>;
L_0x600000fec320 .functor MUXZ 1, o0x7fab8bb47328, L_0x600000fec280, L_0x600000fce9e0, C4<>;
L_0x600000fec3c0 .functor MUXZ 1, v0x600004ce3de0_0, L_0x600000fedd60, L_0x600000fcdf40, C4<>;
L_0x600000fec460 .functor MUXZ 1, o0x7fab8bb47388, L_0x600000fec3c0, L_0x600000fcf340, C4<>;
S_0x7fab8b5e3930 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b5e3c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce3ba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce3c30_0 .net "d", 0 0, L_0x600000fedd60;  alias, 1 drivers
v0x600004ce3cc0_0 .net "q", 0 0, v0x600004ce3de0_0;  alias, 1 drivers
v0x600004ce3d50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce3de0_0 .var "state", 0 0;
v0x600004ce3e70_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab89771fb0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c99cb0_0 .net8 "Bitline1", 0 0, p0x7fab8bb476b8;  1 drivers, strength-aware
v0x600004c99d40_0 .net8 "Bitline2", 0 0, p0x7fab8bb476e8;  1 drivers, strength-aware
v0x600004c99dd0_0 .net "D", 0 0, L_0x600000fede00;  1 drivers
v0x600004c99e60_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004c99ef0_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004c99f80_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004c9a010_0 .net *"_ivl_0", 0 0, L_0x600000fec500;  1 drivers
o0x7fab8bb47748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9a0a0_0 name=_ivl_2
v0x600004c9a130_0 .net *"_ivl_6", 0 0, L_0x600000fec640;  1 drivers
o0x7fab8bb477a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9a1c0_0 name=_ivl_8
v0x600004c9a250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9a2e0_0 .net "dffOut", 0 0, v0x600004c99b90_0;  1 drivers
v0x600004c9a370_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fec500 .functor MUXZ 1, v0x600004c99b90_0, L_0x600000fede00, L_0x600000fcdf40, C4<>;
L_0x600000fec5a0 .functor MUXZ 1, o0x7fab8bb47748, L_0x600000fec500, L_0x600000fce9e0, C4<>;
L_0x600000fec640 .functor MUXZ 1, v0x600004c99b90_0, L_0x600000fede00, L_0x600000fcdf40, C4<>;
L_0x600000fec6e0 .functor MUXZ 1, o0x7fab8bb477a8, L_0x600000fec640, L_0x600000fcf340, C4<>;
S_0x7fab897721b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89771fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c99950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c999e0_0 .net "d", 0 0, L_0x600000fede00;  alias, 1 drivers
v0x600004c99a70_0 .net "q", 0 0, v0x600004c99b90_0;  alias, 1 drivers
v0x600004c99b00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c99b90_0 .var "state", 0 0;
v0x600004c99c20_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab89772520 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9a760_0 .net8 "Bitline1", 0 0, p0x7fab8bb47ad8;  1 drivers, strength-aware
v0x600004c9a7f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb47b08;  1 drivers, strength-aware
v0x600004c9a880_0 .net "D", 0 0, L_0x600000fedea0;  1 drivers
v0x600004c9a910_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004c9a9a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004c9aa30_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004c9aac0_0 .net *"_ivl_0", 0 0, L_0x600000fec780;  1 drivers
o0x7fab8bb47b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9ab50_0 name=_ivl_2
v0x600004c9abe0_0 .net *"_ivl_6", 0 0, L_0x600000fec8c0;  1 drivers
o0x7fab8bb47bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9ac70_0 name=_ivl_8
v0x600004c9ad00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9ad90_0 .net "dffOut", 0 0, v0x600004c9a640_0;  1 drivers
v0x600004c9ae20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fec780 .functor MUXZ 1, v0x600004c9a640_0, L_0x600000fedea0, L_0x600000fcdf40, C4<>;
L_0x600000fec820 .functor MUXZ 1, o0x7fab8bb47b68, L_0x600000fec780, L_0x600000fce9e0, C4<>;
L_0x600000fec8c0 .functor MUXZ 1, v0x600004c9a640_0, L_0x600000fedea0, L_0x600000fcdf40, C4<>;
L_0x600000fec960 .functor MUXZ 1, o0x7fab8bb47bc8, L_0x600000fec8c0, L_0x600000fcf340, C4<>;
S_0x7fab89772690 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89772520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9a400_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9a490_0 .net "d", 0 0, L_0x600000fedea0;  alias, 1 drivers
v0x600004c9a520_0 .net "q", 0 0, v0x600004c9a640_0;  alias, 1 drivers
v0x600004c9a5b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9a640_0 .var "state", 0 0;
v0x600004c9a6d0_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab89772800 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9b210_0 .net8 "Bitline1", 0 0, p0x7fab8bb47ef8;  1 drivers, strength-aware
v0x600004c9b2a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb47f28;  1 drivers, strength-aware
v0x600004c9b330_0 .net "D", 0 0, L_0x600000fedf40;  1 drivers
v0x600004c9b3c0_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004c9b450_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004c9b4e0_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004c9b570_0 .net *"_ivl_0", 0 0, L_0x600000feca00;  1 drivers
o0x7fab8bb47f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9b600_0 name=_ivl_2
v0x600004c9b690_0 .net *"_ivl_6", 0 0, L_0x600000fecb40;  1 drivers
o0x7fab8bb47fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c9b720_0 name=_ivl_8
v0x600004c9b7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9b840_0 .net "dffOut", 0 0, v0x600004c9b0f0_0;  1 drivers
v0x600004c9b8d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000feca00 .functor MUXZ 1, v0x600004c9b0f0_0, L_0x600000fedf40, L_0x600000fcdf40, C4<>;
L_0x600000fecaa0 .functor MUXZ 1, o0x7fab8bb47f88, L_0x600000feca00, L_0x600000fce9e0, C4<>;
L_0x600000fecb40 .functor MUXZ 1, v0x600004c9b0f0_0, L_0x600000fedf40, L_0x600000fcdf40, C4<>;
L_0x600000fecbe0 .functor MUXZ 1, o0x7fab8bb47fe8, L_0x600000fecb40, L_0x600000fcf340, C4<>;
S_0x7fab89772970 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89772800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9aeb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9af40_0 .net "d", 0 0, L_0x600000fedf40;  alias, 1 drivers
v0x600004c9afd0_0 .net "q", 0 0, v0x600004c9b0f0_0;  alias, 1 drivers
v0x600004c9b060_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9b0f0_0 .var "state", 0 0;
v0x600004c9b180_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab89772ae0 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c9bcc0_0 .net8 "Bitline1", 0 0, p0x7fab8bb48318;  1 drivers, strength-aware
v0x600004c9bd50_0 .net8 "Bitline2", 0 0, p0x7fab8bb48348;  1 drivers, strength-aware
v0x600004c9bde0_0 .net "D", 0 0, L_0x600000fedfe0;  1 drivers
v0x600004c9be70_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004c9bf00_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce8000_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce8090_0 .net *"_ivl_0", 0 0, L_0x600000fecc80;  1 drivers
o0x7fab8bb483a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce8120_0 name=_ivl_2
v0x600004ce81b0_0 .net *"_ivl_6", 0 0, L_0x600000fecdc0;  1 drivers
o0x7fab8bb48408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce8240_0 name=_ivl_8
v0x600004ce82d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce8360_0 .net "dffOut", 0 0, v0x600004c9bba0_0;  1 drivers
v0x600004ce83f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fecc80 .functor MUXZ 1, v0x600004c9bba0_0, L_0x600000fedfe0, L_0x600000fcdf40, C4<>;
L_0x600000fecd20 .functor MUXZ 1, o0x7fab8bb483a8, L_0x600000fecc80, L_0x600000fce9e0, C4<>;
L_0x600000fecdc0 .functor MUXZ 1, v0x600004c9bba0_0, L_0x600000fedfe0, L_0x600000fcdf40, C4<>;
L_0x600000fece60 .functor MUXZ 1, o0x7fab8bb48408, L_0x600000fecdc0, L_0x600000fcf340, C4<>;
S_0x7fab89772c50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89772ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c9b960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c9b9f0_0 .net "d", 0 0, L_0x600000fedfe0;  alias, 1 drivers
v0x600004c9ba80_0 .net "q", 0 0, v0x600004c9bba0_0;  alias, 1 drivers
v0x600004c9bb10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004c9bba0_0 .var "state", 0 0;
v0x600004c9bc30_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab89772dc0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce87e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb48738;  1 drivers, strength-aware
v0x600004ce8870_0 .net8 "Bitline2", 0 0, p0x7fab8bb48768;  1 drivers, strength-aware
v0x600004ce8900_0 .net "D", 0 0, L_0x600000fee080;  1 drivers
v0x600004ce8990_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce8a20_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce8ab0_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce8b40_0 .net *"_ivl_0", 0 0, L_0x600000fecf00;  1 drivers
o0x7fab8bb487c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce8bd0_0 name=_ivl_2
v0x600004ce8c60_0 .net *"_ivl_6", 0 0, L_0x600000fed040;  1 drivers
o0x7fab8bb48828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce8cf0_0 name=_ivl_8
v0x600004ce8d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce8e10_0 .net "dffOut", 0 0, v0x600004ce86c0_0;  1 drivers
v0x600004ce8ea0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fecf00 .functor MUXZ 1, v0x600004ce86c0_0, L_0x600000fee080, L_0x600000fcdf40, C4<>;
L_0x600000fecfa0 .functor MUXZ 1, o0x7fab8bb487c8, L_0x600000fecf00, L_0x600000fce9e0, C4<>;
L_0x600000fed040 .functor MUXZ 1, v0x600004ce86c0_0, L_0x600000fee080, L_0x600000fcdf40, C4<>;
L_0x600000fed0e0 .functor MUXZ 1, o0x7fab8bb48828, L_0x600000fed040, L_0x600000fcf340, C4<>;
S_0x7fab89772f30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89772dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce8480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce8510_0 .net "d", 0 0, L_0x600000fee080;  alias, 1 drivers
v0x600004ce85a0_0 .net "q", 0 0, v0x600004ce86c0_0;  alias, 1 drivers
v0x600004ce8630_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce86c0_0 .var "state", 0 0;
v0x600004ce8750_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab897730a0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce9290_0 .net8 "Bitline1", 0 0, p0x7fab8bb48b58;  1 drivers, strength-aware
v0x600004ce9320_0 .net8 "Bitline2", 0 0, p0x7fab8bb48b88;  1 drivers, strength-aware
v0x600004ce93b0_0 .net "D", 0 0, L_0x600000fee120;  1 drivers
v0x600004ce9440_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce94d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ce9560_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ce95f0_0 .net *"_ivl_0", 0 0, L_0x600000fed180;  1 drivers
o0x7fab8bb48be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce9680_0 name=_ivl_2
v0x600004ce9710_0 .net *"_ivl_6", 0 0, L_0x600000fed2c0;  1 drivers
o0x7fab8bb48c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ce97a0_0 name=_ivl_8
v0x600004ce9830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce98c0_0 .net "dffOut", 0 0, v0x600004ce9170_0;  1 drivers
v0x600004ce9950_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fed180 .functor MUXZ 1, v0x600004ce9170_0, L_0x600000fee120, L_0x600000fcdf40, C4<>;
L_0x600000fed220 .functor MUXZ 1, o0x7fab8bb48be8, L_0x600000fed180, L_0x600000fce9e0, C4<>;
L_0x600000fed2c0 .functor MUXZ 1, v0x600004ce9170_0, L_0x600000fee120, L_0x600000fcdf40, C4<>;
L_0x600000fed360 .functor MUXZ 1, o0x7fab8bb48c48, L_0x600000fed2c0, L_0x600000fcf340, C4<>;
S_0x7fab89773210 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897730a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce8f30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce8fc0_0 .net "d", 0 0, L_0x600000fee120;  alias, 1 drivers
v0x600004ce9050_0 .net "q", 0 0, v0x600004ce9170_0;  alias, 1 drivers
v0x600004ce90e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce9170_0 .var "state", 0 0;
v0x600004ce9200_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab89773380 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ce9d40_0 .net8 "Bitline1", 0 0, p0x7fab8bb48f78;  1 drivers, strength-aware
v0x600004ce9dd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb48fa8;  1 drivers, strength-aware
v0x600004ce9e60_0 .net "D", 0 0, L_0x600000fee1c0;  1 drivers
v0x600004ce9ef0_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ce9f80_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004cea010_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004cea0a0_0 .net *"_ivl_0", 0 0, L_0x600000fed400;  1 drivers
o0x7fab8bb49008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cea130_0 name=_ivl_2
v0x600004cea1c0_0 .net *"_ivl_6", 0 0, L_0x600000fed540;  1 drivers
o0x7fab8bb49068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cea250_0 name=_ivl_8
v0x600004cea2e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cea370_0 .net "dffOut", 0 0, v0x600004ce9c20_0;  1 drivers
v0x600004cea400_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fed400 .functor MUXZ 1, v0x600004ce9c20_0, L_0x600000fee1c0, L_0x600000fcdf40, C4<>;
L_0x600000fed4a0 .functor MUXZ 1, o0x7fab8bb49008, L_0x600000fed400, L_0x600000fce9e0, C4<>;
L_0x600000fed540 .functor MUXZ 1, v0x600004ce9c20_0, L_0x600000fee1c0, L_0x600000fcdf40, C4<>;
L_0x600000fed5e0 .functor MUXZ 1, o0x7fab8bb49068, L_0x600000fed540, L_0x600000fcf340, C4<>;
S_0x7fab897734f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89773380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ce99e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ce9a70_0 .net "d", 0 0, L_0x600000fee1c0;  alias, 1 drivers
v0x600004ce9b00_0 .net "q", 0 0, v0x600004ce9c20_0;  alias, 1 drivers
v0x600004ce9b90_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ce9c20_0 .var "state", 0 0;
v0x600004ce9cb0_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab89773660 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b5ed560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cea7f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb49398;  1 drivers, strength-aware
v0x600004cea880_0 .net8 "Bitline2", 0 0, p0x7fab8bb493c8;  1 drivers, strength-aware
v0x600004cea910_0 .net "D", 0 0, L_0x600000fee260;  1 drivers
v0x600004cea9a0_0 .net "ReadEnable1", 0 0, L_0x600000fce9e0;  alias, 1 drivers
v0x600004ceaa30_0 .net "ReadEnable2", 0 0, L_0x600000fcf340;  alias, 1 drivers
v0x600004ceaac0_0 .net "WriteEnable", 0 0, L_0x600000fcdf40;  alias, 1 drivers
v0x600004ceab50_0 .net *"_ivl_0", 0 0, L_0x600000fed680;  1 drivers
o0x7fab8bb49428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ceabe0_0 name=_ivl_2
v0x600004ceac70_0 .net *"_ivl_6", 0 0, L_0x600000fed7c0;  1 drivers
o0x7fab8bb49488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cead00_0 name=_ivl_8
v0x600004cead90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ceae20_0 .net "dffOut", 0 0, v0x600004cea6d0_0;  1 drivers
v0x600004ceaeb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fed680 .functor MUXZ 1, v0x600004cea6d0_0, L_0x600000fee260, L_0x600000fcdf40, C4<>;
L_0x600000fed720 .functor MUXZ 1, o0x7fab8bb49428, L_0x600000fed680, L_0x600000fce9e0, C4<>;
L_0x600000fed7c0 .functor MUXZ 1, v0x600004cea6d0_0, L_0x600000fee260, L_0x600000fcdf40, C4<>;
L_0x600000fed860 .functor MUXZ 1, o0x7fab8bb49488, L_0x600000fed7c0, L_0x600000fcf340, C4<>;
S_0x7fab897737d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89773660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cea490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cea520_0 .net "d", 0 0, L_0x600000fee260;  alias, 1 drivers
v0x600004cea5b0_0 .net "q", 0 0, v0x600004cea6d0_0;  alias, 1 drivers
v0x600004cea640_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cea6d0_0 .var "state", 0 0;
v0x600004cea760_0 .net "wen", 0 0, L_0x600000fcdf40;  alias, 1 drivers
S_0x7fab89772320 .scope module, "regArray[5]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004ca9b00_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004ca9b90_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004ca9c20_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004ca9cb0_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  1 drivers
v0x600004ca9d40_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  1 drivers
v0x600004ca9dd0_0 .net "WriteReg", 0 0, L_0x600000fcdfe0;  1 drivers
v0x600004ca9e60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca9ef0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff0b40 .part L_0x60000082c6e0, 0, 1;
L_0x600000ff0be0 .part L_0x60000082c6e0, 1, 1;
L_0x600000ff0c80 .part L_0x60000082c6e0, 2, 1;
L_0x600000ff0d20 .part L_0x60000082c6e0, 3, 1;
L_0x600000ff0dc0 .part L_0x60000082c6e0, 4, 1;
L_0x600000ff0e60 .part L_0x60000082c6e0, 5, 1;
L_0x600000ff0f00 .part L_0x60000082c6e0, 6, 1;
L_0x600000ff0fa0 .part L_0x60000082c6e0, 7, 1;
L_0x600000ff1040 .part L_0x60000082c6e0, 8, 1;
L_0x600000ff10e0 .part L_0x60000082c6e0, 9, 1;
L_0x600000ff1180 .part L_0x60000082c6e0, 10, 1;
L_0x600000ff1220 .part L_0x60000082c6e0, 11, 1;
L_0x600000ff12c0 .part L_0x60000082c6e0, 12, 1;
L_0x600000ff1360 .part L_0x60000082c6e0, 13, 1;
L_0x600000ff1400 .part L_0x60000082c6e0, 14, 1;
L_0x600000ff14a0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb49968 .port I0x600003f12000, L_0x600000fee3a0;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb49968;
p0x7fab8bb49de8 .port I0x600003f12000, L_0x600000fee620;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb49de8;
p0x7fab8bb4a208 .port I0x600003f12000, L_0x600000fee8a0;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4a208;
p0x7fab8bb4a628 .port I0x600003f12000, L_0x600000feeb20;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4a628;
p0x7fab8bb4aa48 .port I0x600003f12000, L_0x600000feeda0;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4aa48;
p0x7fab8bb4ae68 .port I0x600003f12000, L_0x600000fef020;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4ae68;
p0x7fab8bb4b288 .port I0x600003f12000, L_0x600000fef2a0;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4b288;
p0x7fab8bb4b6a8 .port I0x600003f12000, L_0x600000fef520;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4b6a8;
p0x7fab8bb4bac8 .port I0x600003f12000, L_0x600000fef7a0;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4bac8;
p0x7fab8bb4bee8 .port I0x600003f12000, L_0x600000fefa20;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4bee8;
p0x7fab8bb4c308 .port I0x600003f12000, L_0x600000fefca0;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4c308;
p0x7fab8bb4c728 .port I0x600003f12000, L_0x600000feff20;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4c728;
p0x7fab8bb4cb48 .port I0x600003f12000, L_0x600000ff01e0;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4cb48;
p0x7fab8bb4cf68 .port I0x600003f12000, L_0x600000ff0460;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4cf68;
p0x7fab8bb4d388 .port I0x600003f12000, L_0x600000ff06e0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4d388;
p0x7fab8bb4d7a8 .port I0x600003f12000, L_0x600000ff0960;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4d7a8;
p0x7fab8bb49998 .port I0x600003f71fe0, L_0x600000fee4e0;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb49998;
p0x7fab8bb49e18 .port I0x600003f71fe0, L_0x600000fee760;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb49e18;
p0x7fab8bb4a238 .port I0x600003f71fe0, L_0x600000fee9e0;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4a238;
p0x7fab8bb4a658 .port I0x600003f71fe0, L_0x600000feec60;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4a658;
p0x7fab8bb4aa78 .port I0x600003f71fe0, L_0x600000feeee0;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4aa78;
p0x7fab8bb4ae98 .port I0x600003f71fe0, L_0x600000fef160;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4ae98;
p0x7fab8bb4b2b8 .port I0x600003f71fe0, L_0x600000fef3e0;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4b2b8;
p0x7fab8bb4b6d8 .port I0x600003f71fe0, L_0x600000fef660;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4b6d8;
p0x7fab8bb4baf8 .port I0x600003f71fe0, L_0x600000fef8e0;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4baf8;
p0x7fab8bb4bf18 .port I0x600003f71fe0, L_0x600000fefb60;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4bf18;
p0x7fab8bb4c338 .port I0x600003f71fe0, L_0x600000fefde0;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4c338;
p0x7fab8bb4c758 .port I0x600003f71fe0, L_0x600000ff00a0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4c758;
p0x7fab8bb4cb78 .port I0x600003f71fe0, L_0x600000ff0320;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4cb78;
p0x7fab8bb4cf98 .port I0x600003f71fe0, L_0x600000ff05a0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4cf98;
p0x7fab8bb4d3b8 .port I0x600003f71fe0, L_0x600000ff0820;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4d3b8;
p0x7fab8bb4d7d8 .port I0x600003f71fe0, L_0x600000ff0aa0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4d7d8;
S_0x7fab89773d40 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ceb720_0 .net8 "Bitline1", 0 0, p0x7fab8bb49968;  1 drivers, strength-aware
v0x600004ceb7b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb49998;  1 drivers, strength-aware
v0x600004ceb840_0 .net "D", 0 0, L_0x600000ff0b40;  1 drivers
v0x600004ceb8d0_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004ceb960_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004ceb9f0_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004ceba80_0 .net *"_ivl_0", 0 0, L_0x600000fee300;  1 drivers
o0x7fab8bb49a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cebb10_0 name=_ivl_2
v0x600004cebba0_0 .net *"_ivl_6", 0 0, L_0x600000fee440;  1 drivers
o0x7fab8bb49ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cebc30_0 name=_ivl_8
v0x600004cebcc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cebd50_0 .net "dffOut", 0 0, v0x600004ceb600_0;  1 drivers
v0x600004cebde0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fee300 .functor MUXZ 1, v0x600004ceb600_0, L_0x600000ff0b40, L_0x600000fcdfe0, C4<>;
L_0x600000fee3a0 .functor MUXZ 1, o0x7fab8bb49a58, L_0x600000fee300, L_0x600000fce8a0, C4<>;
L_0x600000fee440 .functor MUXZ 1, v0x600004ceb600_0, L_0x600000ff0b40, L_0x600000fcdfe0, C4<>;
L_0x600000fee4e0 .functor MUXZ 1, o0x7fab8bb49ab8, L_0x600000fee440, L_0x600000fcf3e0, C4<>;
S_0x7fab89773eb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89773d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ceb3c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ceb450_0 .net "d", 0 0, L_0x600000ff0b40;  alias, 1 drivers
v0x600004ceb4e0_0 .net "q", 0 0, v0x600004ceb600_0;  alias, 1 drivers
v0x600004ceb570_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ceb600_0 .var "state", 0 0;
v0x600004ceb690_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89774020 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004c6f690_0 .net8 "Bitline1", 0 0, p0x7fab8bb49de8;  1 drivers, strength-aware
v0x600004c6f720_0 .net8 "Bitline2", 0 0, p0x7fab8bb49e18;  1 drivers, strength-aware
v0x600004c6f7b0_0 .net "D", 0 0, L_0x600000ff0be0;  1 drivers
v0x600004c6f840_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004c6f8d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004c6f960_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004c6f9f0_0 .net *"_ivl_0", 0 0, L_0x600000fee580;  1 drivers
o0x7fab8bb49e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c6fa80_0 name=_ivl_2
v0x600004c6fb10_0 .net *"_ivl_6", 0 0, L_0x600000fee6c0;  1 drivers
o0x7fab8bb49ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004c6fba0_0 name=_ivl_8
v0x600004c6fc30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c6fcc0_0 .net "dffOut", 0 0, v0x600004cec120_0;  1 drivers
v0x600004c6fd50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fee580 .functor MUXZ 1, v0x600004cec120_0, L_0x600000ff0be0, L_0x600000fcdfe0, C4<>;
L_0x600000fee620 .functor MUXZ 1, o0x7fab8bb49e78, L_0x600000fee580, L_0x600000fce8a0, C4<>;
L_0x600000fee6c0 .functor MUXZ 1, v0x600004cec120_0, L_0x600000ff0be0, L_0x600000fcdfe0, C4<>;
L_0x600000fee760 .functor MUXZ 1, o0x7fab8bb49ed8, L_0x600000fee6c0, L_0x600000fcf3e0, C4<>;
S_0x7fab89774190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89774020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cebe70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cebf00_0 .net "d", 0 0, L_0x600000ff0be0;  alias, 1 drivers
v0x600004cec000_0 .net "q", 0 0, v0x600004cec120_0;  alias, 1 drivers
v0x600004cec090_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cec120_0 .var "state", 0 0;
v0x600004cec1b0_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab8ba36d90 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf01b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4a208;  1 drivers, strength-aware
v0x600004cf0240_0 .net8 "Bitline2", 0 0, p0x7fab8bb4a238;  1 drivers, strength-aware
v0x600004cf02d0_0 .net "D", 0 0, L_0x600000ff0c80;  1 drivers
v0x600004cf0360_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cf03f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cf0480_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cf0510_0 .net *"_ivl_0", 0 0, L_0x600000fee800;  1 drivers
o0x7fab8bb4a298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf05a0_0 name=_ivl_2
v0x600004cf0630_0 .net *"_ivl_6", 0 0, L_0x600000fee940;  1 drivers
o0x7fab8bb4a2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf06c0_0 name=_ivl_8
v0x600004cf0750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000c8a130_0 .net "dffOut", 0 0, v0x600004cf0090_0;  1 drivers
v0x600000c89e60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fee800 .functor MUXZ 1, v0x600004cf0090_0, L_0x600000ff0c80, L_0x600000fcdfe0, C4<>;
L_0x600000fee8a0 .functor MUXZ 1, o0x7fab8bb4a298, L_0x600000fee800, L_0x600000fce8a0, C4<>;
L_0x600000fee940 .functor MUXZ 1, v0x600004cf0090_0, L_0x600000ff0c80, L_0x600000fcdfe0, C4<>;
L_0x600000fee9e0 .functor MUXZ 1, o0x7fab8bb4a2f8, L_0x600000fee940, L_0x600000fcf3e0, C4<>;
S_0x7fab8ba36f00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba36d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004c6fde0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004c6fe70_0 .net "d", 0 0, L_0x600000ff0c80;  alias, 1 drivers
v0x600004c6ff00_0 .net "q", 0 0, v0x600004cf0090_0;  alias, 1 drivers
v0x600004cf0000_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf0090_0 .var "state", 0 0;
v0x600004cf0120_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab8b789820 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000c88630_0 .net8 "Bitline1", 0 0, p0x7fab8bb4a628;  1 drivers, strength-aware
v0x600000c88360_0 .net8 "Bitline2", 0 0, p0x7fab8bb4a658;  1 drivers, strength-aware
v0x600000c88cf0_0 .net "D", 0 0, L_0x600000ff0d20;  1 drivers
v0x600000c88d80_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600000c88a20_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600000c88ab0_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600000c886c0_0 .net *"_ivl_0", 0 0, L_0x600000feea80;  1 drivers
o0x7fab8bb4a6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c88750_0 name=_ivl_2
v0x600000c883f0_0 .net *"_ivl_6", 0 0, L_0x600000feebc0;  1 drivers
o0x7fab8bb4a718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c88480_0 name=_ivl_8
v0x600000c8a760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000c8a7f0_0 .net "dffOut", 0 0, v0x600000c88c60_0;  1 drivers
v0x600000c8a880_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000feea80 .functor MUXZ 1, v0x600000c88c60_0, L_0x600000ff0d20, L_0x600000fcdfe0, C4<>;
L_0x600000feeb20 .functor MUXZ 1, o0x7fab8bb4a6b8, L_0x600000feea80, L_0x600000fce8a0, C4<>;
L_0x600000feebc0 .functor MUXZ 1, v0x600000c88c60_0, L_0x600000ff0d20, L_0x600000fcdfe0, C4<>;
L_0x600000feec60 .functor MUXZ 1, o0x7fab8bb4a718, L_0x600000feebc0, L_0x600000fcf3e0, C4<>;
S_0x7fab8b7890b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b789820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c89b00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000c89830_0 .net "d", 0 0, L_0x600000ff0d20;  alias, 1 drivers
v0x600000c894d0_0 .net "q", 0 0, v0x600000c88c60_0;  alias, 1 drivers
v0x600000c89200_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600000c88c60_0 .var "state", 0 0;
v0x600000c88990_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab8b7882e0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cec240_0 .net8 "Bitline1", 0 0, p0x7fab8bb4aa48;  1 drivers, strength-aware
v0x600004cec2d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb4aa78;  1 drivers, strength-aware
v0x600004cec360_0 .net "D", 0 0, L_0x600000ff0dc0;  1 drivers
v0x600004cec3f0_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cec480_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cec510_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cec5a0_0 .net *"_ivl_0", 0 0, L_0x600000feed00;  1 drivers
o0x7fab8bb4aad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cec630_0 name=_ivl_2
v0x600004cec6c0_0 .net *"_ivl_6", 0 0, L_0x600000feee40;  1 drivers
o0x7fab8bb4ab38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cec750_0 name=_ivl_8
v0x600004cec7e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cec870_0 .net "dffOut", 0 0, v0x600000c8ab50_0;  1 drivers
v0x600004cec900_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000feed00 .functor MUXZ 1, v0x600000c8ab50_0, L_0x600000ff0dc0, L_0x600000fcdfe0, C4<>;
L_0x600000feeda0 .functor MUXZ 1, o0x7fab8bb4aad8, L_0x600000feed00, L_0x600000fce8a0, C4<>;
L_0x600000feee40 .functor MUXZ 1, v0x600000c8ab50_0, L_0x600000ff0dc0, L_0x600000fcdfe0, C4<>;
L_0x600000feeee0 .functor MUXZ 1, o0x7fab8bb4ab38, L_0x600000feee40, L_0x600000fcf3e0, C4<>;
S_0x7fab8b787ea0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b7882e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000c8a910_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000c8a9a0_0 .net "d", 0 0, L_0x600000ff0dc0;  alias, 1 drivers
v0x600000c8aa30_0 .net "q", 0 0, v0x600000c8ab50_0;  alias, 1 drivers
v0x600000c8aac0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600000c8ab50_0 .var "state", 0 0;
v0x600000c8abe0_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89774300 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ceccf0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4ae68;  1 drivers, strength-aware
v0x600004cecd80_0 .net8 "Bitline2", 0 0, p0x7fab8bb4ae98;  1 drivers, strength-aware
v0x600004cece10_0 .net "D", 0 0, L_0x600000ff0e60;  1 drivers
v0x600004cecea0_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cecf30_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cecfc0_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004ced050_0 .net *"_ivl_0", 0 0, L_0x600000feef80;  1 drivers
o0x7fab8bb4aef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ced0e0_0 name=_ivl_2
v0x600004ced170_0 .net *"_ivl_6", 0 0, L_0x600000fef0c0;  1 drivers
o0x7fab8bb4af58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ced200_0 name=_ivl_8
v0x600004ced290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ced320_0 .net "dffOut", 0 0, v0x600004cecbd0_0;  1 drivers
v0x600004ced3b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000feef80 .functor MUXZ 1, v0x600004cecbd0_0, L_0x600000ff0e60, L_0x600000fcdfe0, C4<>;
L_0x600000fef020 .functor MUXZ 1, o0x7fab8bb4aef8, L_0x600000feef80, L_0x600000fce8a0, C4<>;
L_0x600000fef0c0 .functor MUXZ 1, v0x600004cecbd0_0, L_0x600000ff0e60, L_0x600000fcdfe0, C4<>;
L_0x600000fef160 .functor MUXZ 1, o0x7fab8bb4af58, L_0x600000fef0c0, L_0x600000fcf3e0, C4<>;
S_0x7fab89774470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89774300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cec990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ceca20_0 .net "d", 0 0, L_0x600000ff0e60;  alias, 1 drivers
v0x600004cecab0_0 .net "q", 0 0, v0x600004cecbd0_0;  alias, 1 drivers
v0x600004cecb40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cecbd0_0 .var "state", 0 0;
v0x600004cecc60_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab897745e0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ced7a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4b288;  1 drivers, strength-aware
v0x600004ced830_0 .net8 "Bitline2", 0 0, p0x7fab8bb4b2b8;  1 drivers, strength-aware
v0x600004ced8c0_0 .net "D", 0 0, L_0x600000ff0f00;  1 drivers
v0x600004ced950_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004ced9e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004ceda70_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cedb00_0 .net *"_ivl_0", 0 0, L_0x600000fef200;  1 drivers
o0x7fab8bb4b318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cedb90_0 name=_ivl_2
v0x600004cedc20_0 .net *"_ivl_6", 0 0, L_0x600000fef340;  1 drivers
o0x7fab8bb4b378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cedcb0_0 name=_ivl_8
v0x600004cedd40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ceddd0_0 .net "dffOut", 0 0, v0x600004ced680_0;  1 drivers
v0x600004cede60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fef200 .functor MUXZ 1, v0x600004ced680_0, L_0x600000ff0f00, L_0x600000fcdfe0, C4<>;
L_0x600000fef2a0 .functor MUXZ 1, o0x7fab8bb4b318, L_0x600000fef200, L_0x600000fce8a0, C4<>;
L_0x600000fef340 .functor MUXZ 1, v0x600004ced680_0, L_0x600000ff0f00, L_0x600000fcdfe0, C4<>;
L_0x600000fef3e0 .functor MUXZ 1, o0x7fab8bb4b378, L_0x600000fef340, L_0x600000fcf3e0, C4<>;
S_0x7fab89774750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897745e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ced440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ced4d0_0 .net "d", 0 0, L_0x600000ff0f00;  alias, 1 drivers
v0x600004ced560_0 .net "q", 0 0, v0x600004ced680_0;  alias, 1 drivers
v0x600004ced5f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ced680_0 .var "state", 0 0;
v0x600004ced710_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab897748c0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cee250_0 .net8 "Bitline1", 0 0, p0x7fab8bb4b6a8;  1 drivers, strength-aware
v0x600004cee2e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb4b6d8;  1 drivers, strength-aware
v0x600004cee370_0 .net "D", 0 0, L_0x600000ff0fa0;  1 drivers
v0x600004cee400_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cee490_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cee520_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cee5b0_0 .net *"_ivl_0", 0 0, L_0x600000fef480;  1 drivers
o0x7fab8bb4b738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cee640_0 name=_ivl_2
v0x600004cee6d0_0 .net *"_ivl_6", 0 0, L_0x600000fef5c0;  1 drivers
o0x7fab8bb4b798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cee760_0 name=_ivl_8
v0x600004cee7f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cee880_0 .net "dffOut", 0 0, v0x600004cee130_0;  1 drivers
v0x600004cee910_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fef480 .functor MUXZ 1, v0x600004cee130_0, L_0x600000ff0fa0, L_0x600000fcdfe0, C4<>;
L_0x600000fef520 .functor MUXZ 1, o0x7fab8bb4b738, L_0x600000fef480, L_0x600000fce8a0, C4<>;
L_0x600000fef5c0 .functor MUXZ 1, v0x600004cee130_0, L_0x600000ff0fa0, L_0x600000fcdfe0, C4<>;
L_0x600000fef660 .functor MUXZ 1, o0x7fab8bb4b798, L_0x600000fef5c0, L_0x600000fcf3e0, C4<>;
S_0x7fab89774a30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897748c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cedef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cedf80_0 .net "d", 0 0, L_0x600000ff0fa0;  alias, 1 drivers
v0x600004cee010_0 .net "q", 0 0, v0x600004cee130_0;  alias, 1 drivers
v0x600004cee0a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cee130_0 .var "state", 0 0;
v0x600004cee1c0_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89774ba0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ceed00_0 .net8 "Bitline1", 0 0, p0x7fab8bb4bac8;  1 drivers, strength-aware
v0x600004ceed90_0 .net8 "Bitline2", 0 0, p0x7fab8bb4baf8;  1 drivers, strength-aware
v0x600004ceee20_0 .net "D", 0 0, L_0x600000ff1040;  1 drivers
v0x600004ceeeb0_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004ceef40_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004ceefd0_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cef060_0 .net *"_ivl_0", 0 0, L_0x600000fef700;  1 drivers
o0x7fab8bb4bb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cef0f0_0 name=_ivl_2
v0x600004cef180_0 .net *"_ivl_6", 0 0, L_0x600000fef840;  1 drivers
o0x7fab8bb4bbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cef210_0 name=_ivl_8
v0x600004cef2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cef330_0 .net "dffOut", 0 0, v0x600004ceebe0_0;  1 drivers
v0x600004cef3c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fef700 .functor MUXZ 1, v0x600004ceebe0_0, L_0x600000ff1040, L_0x600000fcdfe0, C4<>;
L_0x600000fef7a0 .functor MUXZ 1, o0x7fab8bb4bb58, L_0x600000fef700, L_0x600000fce8a0, C4<>;
L_0x600000fef840 .functor MUXZ 1, v0x600004ceebe0_0, L_0x600000ff1040, L_0x600000fcdfe0, C4<>;
L_0x600000fef8e0 .functor MUXZ 1, o0x7fab8bb4bbb8, L_0x600000fef840, L_0x600000fcf3e0, C4<>;
S_0x7fab89774d10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89774ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cee9a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ceea30_0 .net "d", 0 0, L_0x600000ff1040;  alias, 1 drivers
v0x600004ceeac0_0 .net "q", 0 0, v0x600004ceebe0_0;  alias, 1 drivers
v0x600004ceeb50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ceebe0_0 .var "state", 0 0;
v0x600004ceec70_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89775080 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cef7b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4bee8;  1 drivers, strength-aware
v0x600004cef840_0 .net8 "Bitline2", 0 0, p0x7fab8bb4bf18;  1 drivers, strength-aware
v0x600004cef8d0_0 .net "D", 0 0, L_0x600000ff10e0;  1 drivers
v0x600004cef960_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cef9f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cefa80_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cefb10_0 .net *"_ivl_0", 0 0, L_0x600000fef980;  1 drivers
o0x7fab8bb4bf78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cefba0_0 name=_ivl_2
v0x600004cefc30_0 .net *"_ivl_6", 0 0, L_0x600000fefac0;  1 drivers
o0x7fab8bb4bfd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cefcc0_0 name=_ivl_8
v0x600004cefd50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cefde0_0 .net "dffOut", 0 0, v0x600004cef690_0;  1 drivers
v0x600004cefe70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fef980 .functor MUXZ 1, v0x600004cef690_0, L_0x600000ff10e0, L_0x600000fcdfe0, C4<>;
L_0x600000fefa20 .functor MUXZ 1, o0x7fab8bb4bf78, L_0x600000fef980, L_0x600000fce8a0, C4<>;
L_0x600000fefac0 .functor MUXZ 1, v0x600004cef690_0, L_0x600000ff10e0, L_0x600000fcdfe0, C4<>;
L_0x600000fefb60 .functor MUXZ 1, o0x7fab8bb4bfd8, L_0x600000fefac0, L_0x600000fcf3e0, C4<>;
S_0x7fab897751f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89775080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cef450_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cef4e0_0 .net "d", 0 0, L_0x600000ff10e0;  alias, 1 drivers
v0x600004cef570_0 .net "q", 0 0, v0x600004cef690_0;  alias, 1 drivers
v0x600004cef600_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cef690_0 .var "state", 0 0;
v0x600004cef720_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89775360 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf42d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4c308;  1 drivers, strength-aware
v0x600004cf4360_0 .net8 "Bitline2", 0 0, p0x7fab8bb4c338;  1 drivers, strength-aware
v0x600004cf43f0_0 .net "D", 0 0, L_0x600000ff1180;  1 drivers
v0x600004cf4480_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cf4510_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cf45a0_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cf4630_0 .net *"_ivl_0", 0 0, L_0x600000fefc00;  1 drivers
o0x7fab8bb4c398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf46c0_0 name=_ivl_2
v0x600004cf4750_0 .net *"_ivl_6", 0 0, L_0x600000fefd40;  1 drivers
o0x7fab8bb4c3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf47e0_0 name=_ivl_8
v0x600004cf4870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf4900_0 .net "dffOut", 0 0, v0x600004cf41b0_0;  1 drivers
v0x600004cf4990_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fefc00 .functor MUXZ 1, v0x600004cf41b0_0, L_0x600000ff1180, L_0x600000fcdfe0, C4<>;
L_0x600000fefca0 .functor MUXZ 1, o0x7fab8bb4c398, L_0x600000fefc00, L_0x600000fce8a0, C4<>;
L_0x600000fefd40 .functor MUXZ 1, v0x600004cf41b0_0, L_0x600000ff1180, L_0x600000fcdfe0, C4<>;
L_0x600000fefde0 .functor MUXZ 1, o0x7fab8bb4c3f8, L_0x600000fefd40, L_0x600000fcf3e0, C4<>;
S_0x7fab897754d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89775360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ceff00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf4000_0 .net "d", 0 0, L_0x600000ff1180;  alias, 1 drivers
v0x600004cf4090_0 .net "q", 0 0, v0x600004cf41b0_0;  alias, 1 drivers
v0x600004cf4120_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf41b0_0 .var "state", 0 0;
v0x600004cf4240_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89775640 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf4d80_0 .net8 "Bitline1", 0 0, p0x7fab8bb4c728;  1 drivers, strength-aware
v0x600004cf4e10_0 .net8 "Bitline2", 0 0, p0x7fab8bb4c758;  1 drivers, strength-aware
v0x600004cf4ea0_0 .net "D", 0 0, L_0x600000ff1220;  1 drivers
v0x600004cf4f30_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cf4fc0_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cf5050_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cf50e0_0 .net *"_ivl_0", 0 0, L_0x600000fefe80;  1 drivers
o0x7fab8bb4c7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf5170_0 name=_ivl_2
v0x600004cf5200_0 .net *"_ivl_6", 0 0, L_0x600000ff0000;  1 drivers
o0x7fab8bb4c818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf5290_0 name=_ivl_8
v0x600004cf5320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf53b0_0 .net "dffOut", 0 0, v0x600004cf4c60_0;  1 drivers
v0x600004cf5440_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fefe80 .functor MUXZ 1, v0x600004cf4c60_0, L_0x600000ff1220, L_0x600000fcdfe0, C4<>;
L_0x600000feff20 .functor MUXZ 1, o0x7fab8bb4c7b8, L_0x600000fefe80, L_0x600000fce8a0, C4<>;
L_0x600000ff0000 .functor MUXZ 1, v0x600004cf4c60_0, L_0x600000ff1220, L_0x600000fcdfe0, C4<>;
L_0x600000ff00a0 .functor MUXZ 1, o0x7fab8bb4c818, L_0x600000ff0000, L_0x600000fcf3e0, C4<>;
S_0x7fab897757b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89775640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf4a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf4ab0_0 .net "d", 0 0, L_0x600000ff1220;  alias, 1 drivers
v0x600004cf4b40_0 .net "q", 0 0, v0x600004cf4c60_0;  alias, 1 drivers
v0x600004cf4bd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf4c60_0 .var "state", 0 0;
v0x600004cf4cf0_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89775920 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf5830_0 .net8 "Bitline1", 0 0, p0x7fab8bb4cb48;  1 drivers, strength-aware
v0x600004cf58c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb4cb78;  1 drivers, strength-aware
v0x600004cf5950_0 .net "D", 0 0, L_0x600000ff12c0;  1 drivers
v0x600004cf59e0_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cf5a70_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cf5b00_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cf5b90_0 .net *"_ivl_0", 0 0, L_0x600000ff0140;  1 drivers
o0x7fab8bb4cbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf5c20_0 name=_ivl_2
v0x600004cf5cb0_0 .net *"_ivl_6", 0 0, L_0x600000ff0280;  1 drivers
o0x7fab8bb4cc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf5d40_0 name=_ivl_8
v0x600004cf5dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf5e60_0 .net "dffOut", 0 0, v0x600004cf5710_0;  1 drivers
v0x600004cf5ef0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff0140 .functor MUXZ 1, v0x600004cf5710_0, L_0x600000ff12c0, L_0x600000fcdfe0, C4<>;
L_0x600000ff01e0 .functor MUXZ 1, o0x7fab8bb4cbd8, L_0x600000ff0140, L_0x600000fce8a0, C4<>;
L_0x600000ff0280 .functor MUXZ 1, v0x600004cf5710_0, L_0x600000ff12c0, L_0x600000fcdfe0, C4<>;
L_0x600000ff0320 .functor MUXZ 1, o0x7fab8bb4cc38, L_0x600000ff0280, L_0x600000fcf3e0, C4<>;
S_0x7fab89775a90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89775920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf54d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf5560_0 .net "d", 0 0, L_0x600000ff12c0;  alias, 1 drivers
v0x600004cf55f0_0 .net "q", 0 0, v0x600004cf5710_0;  alias, 1 drivers
v0x600004cf5680_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf5710_0 .var "state", 0 0;
v0x600004cf57a0_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89775c00 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf62e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4cf68;  1 drivers, strength-aware
v0x600004cf6370_0 .net8 "Bitline2", 0 0, p0x7fab8bb4cf98;  1 drivers, strength-aware
v0x600004cf6400_0 .net "D", 0 0, L_0x600000ff1360;  1 drivers
v0x600004cf6490_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cf6520_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cf65b0_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cf6640_0 .net *"_ivl_0", 0 0, L_0x600000ff03c0;  1 drivers
o0x7fab8bb4cff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf66d0_0 name=_ivl_2
v0x600004cf6760_0 .net *"_ivl_6", 0 0, L_0x600000ff0500;  1 drivers
o0x7fab8bb4d058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf67f0_0 name=_ivl_8
v0x600004cf6880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf6910_0 .net "dffOut", 0 0, v0x600004cf61c0_0;  1 drivers
v0x600004cf69a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff03c0 .functor MUXZ 1, v0x600004cf61c0_0, L_0x600000ff1360, L_0x600000fcdfe0, C4<>;
L_0x600000ff0460 .functor MUXZ 1, o0x7fab8bb4cff8, L_0x600000ff03c0, L_0x600000fce8a0, C4<>;
L_0x600000ff0500 .functor MUXZ 1, v0x600004cf61c0_0, L_0x600000ff1360, L_0x600000fcdfe0, C4<>;
L_0x600000ff05a0 .functor MUXZ 1, o0x7fab8bb4d058, L_0x600000ff0500, L_0x600000fcf3e0, C4<>;
S_0x7fab89775d70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89775c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf5f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf6010_0 .net "d", 0 0, L_0x600000ff1360;  alias, 1 drivers
v0x600004cf60a0_0 .net "q", 0 0, v0x600004cf61c0_0;  alias, 1 drivers
v0x600004cf6130_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf61c0_0 .var "state", 0 0;
v0x600004cf6250_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab89775ee0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf6d90_0 .net8 "Bitline1", 0 0, p0x7fab8bb4d388;  1 drivers, strength-aware
v0x600004cf6e20_0 .net8 "Bitline2", 0 0, p0x7fab8bb4d3b8;  1 drivers, strength-aware
v0x600004cf6eb0_0 .net "D", 0 0, L_0x600000ff1400;  1 drivers
v0x600004cf6f40_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004cf6fd0_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004cf7060_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004cf70f0_0 .net *"_ivl_0", 0 0, L_0x600000ff0640;  1 drivers
o0x7fab8bb4d418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf7180_0 name=_ivl_2
v0x600004cf7210_0 .net *"_ivl_6", 0 0, L_0x600000ff0780;  1 drivers
o0x7fab8bb4d478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf72a0_0 name=_ivl_8
v0x600004cf7330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf73c0_0 .net "dffOut", 0 0, v0x600004cf6c70_0;  1 drivers
v0x600004cf7450_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff0640 .functor MUXZ 1, v0x600004cf6c70_0, L_0x600000ff1400, L_0x600000fcdfe0, C4<>;
L_0x600000ff06e0 .functor MUXZ 1, o0x7fab8bb4d418, L_0x600000ff0640, L_0x600000fce8a0, C4<>;
L_0x600000ff0780 .functor MUXZ 1, v0x600004cf6c70_0, L_0x600000ff1400, L_0x600000fcdfe0, C4<>;
L_0x600000ff0820 .functor MUXZ 1, o0x7fab8bb4d478, L_0x600000ff0780, L_0x600000fcf3e0, C4<>;
S_0x7fab89776050 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89775ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf6a30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf6ac0_0 .net "d", 0 0, L_0x600000ff1400;  alias, 1 drivers
v0x600004cf6b50_0 .net "q", 0 0, v0x600004cf6c70_0;  alias, 1 drivers
v0x600004cf6be0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf6c70_0 .var "state", 0 0;
v0x600004cf6d00_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab897761c0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab89772320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ca93b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4d7a8;  1 drivers, strength-aware
v0x600004ca9440_0 .net8 "Bitline2", 0 0, p0x7fab8bb4d7d8;  1 drivers, strength-aware
v0x600004ca94d0_0 .net "D", 0 0, L_0x600000ff14a0;  1 drivers
v0x600004ca9560_0 .net "ReadEnable1", 0 0, L_0x600000fce8a0;  alias, 1 drivers
v0x600004ca95f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf3e0;  alias, 1 drivers
v0x600004ca9680_0 .net "WriteEnable", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
v0x600004ca9710_0 .net *"_ivl_0", 0 0, L_0x600000ff08c0;  1 drivers
o0x7fab8bb4d838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ca97a0_0 name=_ivl_2
v0x600004ca9830_0 .net *"_ivl_6", 0 0, L_0x600000ff0a00;  1 drivers
o0x7fab8bb4d898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ca98c0_0 name=_ivl_8
v0x600004ca9950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca99e0_0 .net "dffOut", 0 0, v0x600004ca9290_0;  1 drivers
v0x600004ca9a70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff08c0 .functor MUXZ 1, v0x600004ca9290_0, L_0x600000ff14a0, L_0x600000fcdfe0, C4<>;
L_0x600000ff0960 .functor MUXZ 1, o0x7fab8bb4d838, L_0x600000ff08c0, L_0x600000fce8a0, C4<>;
L_0x600000ff0a00 .functor MUXZ 1, v0x600004ca9290_0, L_0x600000ff14a0, L_0x600000fcdfe0, C4<>;
L_0x600000ff0aa0 .functor MUXZ 1, o0x7fab8bb4d898, L_0x600000ff0a00, L_0x600000fcf3e0, C4<>;
S_0x7fab8b9a0890 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897761c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca9050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ca90e0_0 .net "d", 0 0, L_0x600000ff14a0;  alias, 1 drivers
v0x600004ca9170_0 .net "q", 0 0, v0x600004ca9290_0;  alias, 1 drivers
v0x600004ca9200_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ca9290_0 .var "state", 0 0;
v0x600004ca9320_0 .net "wen", 0 0, L_0x600000fcdfe0;  alias, 1 drivers
S_0x7fab8b9a0e00 .scope module, "regArray[6]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004cc2010_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004cc20a0_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004cc2130_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004cc21c0_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  1 drivers
v0x600004cc2250_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  1 drivers
v0x600004cc22e0_0 .net "WriteReg", 0 0, L_0x600000fce080;  1 drivers
v0x600004cc2370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc2400_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff3d40 .part L_0x60000082c6e0, 0, 1;
L_0x600000ff3de0 .part L_0x60000082c6e0, 1, 1;
L_0x600000ff3e80 .part L_0x60000082c6e0, 2, 1;
L_0x600000ff3f20 .part L_0x60000082c6e0, 3, 1;
L_0x600000ff4000 .part L_0x60000082c6e0, 4, 1;
L_0x600000ff40a0 .part L_0x60000082c6e0, 5, 1;
L_0x600000ff4140 .part L_0x60000082c6e0, 6, 1;
L_0x600000ff41e0 .part L_0x60000082c6e0, 7, 1;
L_0x600000ff4280 .part L_0x60000082c6e0, 8, 1;
L_0x600000ff4320 .part L_0x60000082c6e0, 9, 1;
L_0x600000ff43c0 .part L_0x60000082c6e0, 10, 1;
L_0x600000ff4460 .part L_0x60000082c6e0, 11, 1;
L_0x600000ff4500 .part L_0x60000082c6e0, 12, 1;
L_0x600000ff45a0 .part L_0x60000082c6e0, 13, 1;
L_0x600000ff4640 .part L_0x60000082c6e0, 14, 1;
L_0x600000ff46e0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb4dd78 .port I0x600003f12000, L_0x600000ff15e0;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4dd78;
p0x7fab8bb4e1f8 .port I0x600003f12000, L_0x600000ff1860;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4e1f8;
p0x7fab8bb4e618 .port I0x600003f12000, L_0x600000ff1ae0;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4e618;
p0x7fab8bb4ea38 .port I0x600003f12000, L_0x600000ff1d60;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4ea38;
p0x7fab8bb4ee58 .port I0x600003f12000, L_0x600000ff1fe0;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4ee58;
p0x7fab8bb4f278 .port I0x600003f12000, L_0x600000ff2260;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4f278;
p0x7fab8bb4f698 .port I0x600003f12000, L_0x600000ff24e0;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4f698;
p0x7fab8bb4fab8 .port I0x600003f12000, L_0x600000ff2760;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4fab8;
p0x7fab8bb4fed8 .port I0x600003f12000, L_0x600000ff29e0;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb4fed8;
p0x7fab8bb502f8 .port I0x600003f12000, L_0x600000ff2c60;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb502f8;
p0x7fab8bb50718 .port I0x600003f12000, L_0x600000ff2ee0;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb50718;
p0x7fab8bb50b38 .port I0x600003f12000, L_0x600000ff3160;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb50b38;
p0x7fab8bb50f58 .port I0x600003f12000, L_0x600000ff33e0;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb50f58;
p0x7fab8bb51378 .port I0x600003f12000, L_0x600000ff3660;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb51378;
p0x7fab8bb51798 .port I0x600003f12000, L_0x600000ff38e0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb51798;
p0x7fab8bb51bb8 .port I0x600003f12000, L_0x600000ff3b60;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb51bb8;
p0x7fab8bb4dda8 .port I0x600003f71fe0, L_0x600000ff1720;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4dda8;
p0x7fab8bb4e228 .port I0x600003f71fe0, L_0x600000ff19a0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4e228;
p0x7fab8bb4e648 .port I0x600003f71fe0, L_0x600000ff1c20;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4e648;
p0x7fab8bb4ea68 .port I0x600003f71fe0, L_0x600000ff1ea0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4ea68;
p0x7fab8bb4ee88 .port I0x600003f71fe0, L_0x600000ff2120;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4ee88;
p0x7fab8bb4f2a8 .port I0x600003f71fe0, L_0x600000ff23a0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4f2a8;
p0x7fab8bb4f6c8 .port I0x600003f71fe0, L_0x600000ff2620;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4f6c8;
p0x7fab8bb4fae8 .port I0x600003f71fe0, L_0x600000ff28a0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4fae8;
p0x7fab8bb4ff08 .port I0x600003f71fe0, L_0x600000ff2b20;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb4ff08;
p0x7fab8bb50328 .port I0x600003f71fe0, L_0x600000ff2da0;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb50328;
p0x7fab8bb50748 .port I0x600003f71fe0, L_0x600000ff3020;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb50748;
p0x7fab8bb50b68 .port I0x600003f71fe0, L_0x600000ff32a0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb50b68;
p0x7fab8bb50f88 .port I0x600003f71fe0, L_0x600000ff3520;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb50f88;
p0x7fab8bb513a8 .port I0x600003f71fe0, L_0x600000ff37a0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb513a8;
p0x7fab8bb517c8 .port I0x600003f71fe0, L_0x600000ff3a20;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb517c8;
p0x7fab8bb51be8 .port I0x600003f71fe0, L_0x600000ff3ca0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb51be8;
S_0x7fab8b9a0f70 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf7720_0 .net8 "Bitline1", 0 0, p0x7fab8bb4dd78;  1 drivers, strength-aware
v0x600004cf77b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb4dda8;  1 drivers, strength-aware
v0x600004cf7840_0 .net "D", 0 0, L_0x600000ff3d40;  1 drivers
v0x600004cf78d0_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cf7960_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cf79f0_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cf7a80_0 .net *"_ivl_0", 0 0, L_0x600000ff1540;  1 drivers
o0x7fab8bb4de68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf7b10_0 name=_ivl_2
v0x600004cf7ba0_0 .net *"_ivl_6", 0 0, L_0x600000ff1680;  1 drivers
o0x7fab8bb4dec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf7c30_0 name=_ivl_8
v0x600004cf7cc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf7d50_0 .net "dffOut", 0 0, v0x600004cf7600_0;  1 drivers
v0x600004cf7de0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff1540 .functor MUXZ 1, v0x600004cf7600_0, L_0x600000ff3d40, L_0x600000fce080, C4<>;
L_0x600000ff15e0 .functor MUXZ 1, o0x7fab8bb4de68, L_0x600000ff1540, L_0x600000fcea80, C4<>;
L_0x600000ff1680 .functor MUXZ 1, v0x600004cf7600_0, L_0x600000ff3d40, L_0x600000fce080, C4<>;
L_0x600000ff1720 .functor MUXZ 1, o0x7fab8bb4dec8, L_0x600000ff1680, L_0x600000fcf480, C4<>;
S_0x7fab8b9a10e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b9a0f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ca9f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004caa010_0 .net "d", 0 0, L_0x600000ff3d40;  alias, 1 drivers
v0x600004cf74e0_0 .net "q", 0 0, v0x600004cf7600_0;  alias, 1 drivers
v0x600004cf7570_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf7600_0 .var "state", 0 0;
v0x600004cf7690_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89774e80 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf8240_0 .net8 "Bitline1", 0 0, p0x7fab8bb4e1f8;  1 drivers, strength-aware
v0x600004cf82d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb4e228;  1 drivers, strength-aware
v0x600004cf8360_0 .net "D", 0 0, L_0x600000ff3de0;  1 drivers
v0x600004cf83f0_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cf8480_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cf8510_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cf85a0_0 .net *"_ivl_0", 0 0, L_0x600000ff17c0;  1 drivers
o0x7fab8bb4e288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf8630_0 name=_ivl_2
v0x600004cf86c0_0 .net *"_ivl_6", 0 0, L_0x600000ff1900;  1 drivers
o0x7fab8bb4e2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf8750_0 name=_ivl_8
v0x600004cf87e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf8870_0 .net "dffOut", 0 0, v0x600004cf8120_0;  1 drivers
v0x600004cf8900_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff17c0 .functor MUXZ 1, v0x600004cf8120_0, L_0x600000ff3de0, L_0x600000fce080, C4<>;
L_0x600000ff1860 .functor MUXZ 1, o0x7fab8bb4e288, L_0x600000ff17c0, L_0x600000fcea80, C4<>;
L_0x600000ff1900 .functor MUXZ 1, v0x600004cf8120_0, L_0x600000ff3de0, L_0x600000fce080, C4<>;
L_0x600000ff19a0 .functor MUXZ 1, o0x7fab8bb4e2e8, L_0x600000ff1900, L_0x600000fcf480, C4<>;
S_0x7fab89776330 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89774e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf7e70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf7f00_0 .net "d", 0 0, L_0x600000ff3de0;  alias, 1 drivers
v0x600004cf8000_0 .net "q", 0 0, v0x600004cf8120_0;  alias, 1 drivers
v0x600004cf8090_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf8120_0 .var "state", 0 0;
v0x600004cf81b0_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab897764a0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf8cf0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4e618;  1 drivers, strength-aware
v0x600004cf8d80_0 .net8 "Bitline2", 0 0, p0x7fab8bb4e648;  1 drivers, strength-aware
v0x600004cf8e10_0 .net "D", 0 0, L_0x600000ff3e80;  1 drivers
v0x600004cf8ea0_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cf8f30_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cf8fc0_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cf9050_0 .net *"_ivl_0", 0 0, L_0x600000ff1a40;  1 drivers
o0x7fab8bb4e6a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf90e0_0 name=_ivl_2
v0x600004cf9170_0 .net *"_ivl_6", 0 0, L_0x600000ff1b80;  1 drivers
o0x7fab8bb4e708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf9200_0 name=_ivl_8
v0x600004cf9290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf9320_0 .net "dffOut", 0 0, v0x600004cf8bd0_0;  1 drivers
v0x600004cf93b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff1a40 .functor MUXZ 1, v0x600004cf8bd0_0, L_0x600000ff3e80, L_0x600000fce080, C4<>;
L_0x600000ff1ae0 .functor MUXZ 1, o0x7fab8bb4e6a8, L_0x600000ff1a40, L_0x600000fcea80, C4<>;
L_0x600000ff1b80 .functor MUXZ 1, v0x600004cf8bd0_0, L_0x600000ff3e80, L_0x600000fce080, C4<>;
L_0x600000ff1c20 .functor MUXZ 1, o0x7fab8bb4e708, L_0x600000ff1b80, L_0x600000fcf480, C4<>;
S_0x7fab89776610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897764a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf8990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf8a20_0 .net "d", 0 0, L_0x600000ff3e80;  alias, 1 drivers
v0x600004cf8ab0_0 .net "q", 0 0, v0x600004cf8bd0_0;  alias, 1 drivers
v0x600004cf8b40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf8bd0_0 .var "state", 0 0;
v0x600004cf8c60_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89776780 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf97a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4ea38;  1 drivers, strength-aware
v0x600004cf9830_0 .net8 "Bitline2", 0 0, p0x7fab8bb4ea68;  1 drivers, strength-aware
v0x600004cf98c0_0 .net "D", 0 0, L_0x600000ff3f20;  1 drivers
v0x600004cf9950_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cf99e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cf9a70_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cf9b00_0 .net *"_ivl_0", 0 0, L_0x600000ff1cc0;  1 drivers
o0x7fab8bb4eac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf9b90_0 name=_ivl_2
v0x600004cf9c20_0 .net *"_ivl_6", 0 0, L_0x600000ff1e00;  1 drivers
o0x7fab8bb4eb28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf9cb0_0 name=_ivl_8
v0x600004cf9d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf9dd0_0 .net "dffOut", 0 0, v0x600004cf9680_0;  1 drivers
v0x600004cf9e60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff1cc0 .functor MUXZ 1, v0x600004cf9680_0, L_0x600000ff3f20, L_0x600000fce080, C4<>;
L_0x600000ff1d60 .functor MUXZ 1, o0x7fab8bb4eac8, L_0x600000ff1cc0, L_0x600000fcea80, C4<>;
L_0x600000ff1e00 .functor MUXZ 1, v0x600004cf9680_0, L_0x600000ff3f20, L_0x600000fce080, C4<>;
L_0x600000ff1ea0 .functor MUXZ 1, o0x7fab8bb4eb28, L_0x600000ff1e00, L_0x600000fcf480, C4<>;
S_0x7fab897768f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89776780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf9440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf94d0_0 .net "d", 0 0, L_0x600000ff3f20;  alias, 1 drivers
v0x600004cf9560_0 .net "q", 0 0, v0x600004cf9680_0;  alias, 1 drivers
v0x600004cf95f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf9680_0 .var "state", 0 0;
v0x600004cf9710_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89776a60 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cfa250_0 .net8 "Bitline1", 0 0, p0x7fab8bb4ee58;  1 drivers, strength-aware
v0x600004cfa2e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb4ee88;  1 drivers, strength-aware
v0x600004cfa370_0 .net "D", 0 0, L_0x600000ff4000;  1 drivers
v0x600004cfa400_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cfa490_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cfa520_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cfa5b0_0 .net *"_ivl_0", 0 0, L_0x600000ff1f40;  1 drivers
o0x7fab8bb4eee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfa640_0 name=_ivl_2
v0x600004cfa6d0_0 .net *"_ivl_6", 0 0, L_0x600000ff2080;  1 drivers
o0x7fab8bb4ef48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfa760_0 name=_ivl_8
v0x600004cfa7f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfa880_0 .net "dffOut", 0 0, v0x600004cfa130_0;  1 drivers
v0x600004cfa910_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff1f40 .functor MUXZ 1, v0x600004cfa130_0, L_0x600000ff4000, L_0x600000fce080, C4<>;
L_0x600000ff1fe0 .functor MUXZ 1, o0x7fab8bb4eee8, L_0x600000ff1f40, L_0x600000fcea80, C4<>;
L_0x600000ff2080 .functor MUXZ 1, v0x600004cfa130_0, L_0x600000ff4000, L_0x600000fce080, C4<>;
L_0x600000ff2120 .functor MUXZ 1, o0x7fab8bb4ef48, L_0x600000ff2080, L_0x600000fcf480, C4<>;
S_0x7fab89776bd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89776a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf9ef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf9f80_0 .net "d", 0 0, L_0x600000ff4000;  alias, 1 drivers
v0x600004cfa010_0 .net "q", 0 0, v0x600004cfa130_0;  alias, 1 drivers
v0x600004cfa0a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cfa130_0 .var "state", 0 0;
v0x600004cfa1c0_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89776d40 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cfad00_0 .net8 "Bitline1", 0 0, p0x7fab8bb4f278;  1 drivers, strength-aware
v0x600004cfad90_0 .net8 "Bitline2", 0 0, p0x7fab8bb4f2a8;  1 drivers, strength-aware
v0x600004cfae20_0 .net "D", 0 0, L_0x600000ff40a0;  1 drivers
v0x600004cfaeb0_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cfaf40_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cfafd0_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cfb060_0 .net *"_ivl_0", 0 0, L_0x600000ff21c0;  1 drivers
o0x7fab8bb4f308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfb0f0_0 name=_ivl_2
v0x600004cfb180_0 .net *"_ivl_6", 0 0, L_0x600000ff2300;  1 drivers
o0x7fab8bb4f368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfb210_0 name=_ivl_8
v0x600004cfb2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfb330_0 .net "dffOut", 0 0, v0x600004cfabe0_0;  1 drivers
v0x600004cfb3c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff21c0 .functor MUXZ 1, v0x600004cfabe0_0, L_0x600000ff40a0, L_0x600000fce080, C4<>;
L_0x600000ff2260 .functor MUXZ 1, o0x7fab8bb4f308, L_0x600000ff21c0, L_0x600000fcea80, C4<>;
L_0x600000ff2300 .functor MUXZ 1, v0x600004cfabe0_0, L_0x600000ff40a0, L_0x600000fce080, C4<>;
L_0x600000ff23a0 .functor MUXZ 1, o0x7fab8bb4f368, L_0x600000ff2300, L_0x600000fcf480, C4<>;
S_0x7fab89776eb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89776d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cfa9a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfaa30_0 .net "d", 0 0, L_0x600000ff40a0;  alias, 1 drivers
v0x600004cfaac0_0 .net "q", 0 0, v0x600004cfabe0_0;  alias, 1 drivers
v0x600004cfab50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cfabe0_0 .var "state", 0 0;
v0x600004cfac70_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89777020 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cfb7b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4f698;  1 drivers, strength-aware
v0x600004cfb840_0 .net8 "Bitline2", 0 0, p0x7fab8bb4f6c8;  1 drivers, strength-aware
v0x600004cfb8d0_0 .net "D", 0 0, L_0x600000ff4140;  1 drivers
v0x600004cfb960_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cfb9f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cfba80_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cfbb10_0 .net *"_ivl_0", 0 0, L_0x600000ff2440;  1 drivers
o0x7fab8bb4f728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfbba0_0 name=_ivl_2
v0x600004cfbc30_0 .net *"_ivl_6", 0 0, L_0x600000ff2580;  1 drivers
o0x7fab8bb4f788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfbcc0_0 name=_ivl_8
v0x600004cfbd50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfbde0_0 .net "dffOut", 0 0, v0x600004cfb690_0;  1 drivers
v0x600004cfbe70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff2440 .functor MUXZ 1, v0x600004cfb690_0, L_0x600000ff4140, L_0x600000fce080, C4<>;
L_0x600000ff24e0 .functor MUXZ 1, o0x7fab8bb4f728, L_0x600000ff2440, L_0x600000fcea80, C4<>;
L_0x600000ff2580 .functor MUXZ 1, v0x600004cfb690_0, L_0x600000ff4140, L_0x600000fce080, C4<>;
L_0x600000ff2620 .functor MUXZ 1, o0x7fab8bb4f788, L_0x600000ff2580, L_0x600000fcf480, C4<>;
S_0x7fab89777190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89777020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cfb450_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfb4e0_0 .net "d", 0 0, L_0x600000ff4140;  alias, 1 drivers
v0x600004cfb570_0 .net "q", 0 0, v0x600004cfb690_0;  alias, 1 drivers
v0x600004cfb600_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cfb690_0 .var "state", 0 0;
v0x600004cfb720_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89777300 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cfc2d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb4fab8;  1 drivers, strength-aware
v0x600004cfc360_0 .net8 "Bitline2", 0 0, p0x7fab8bb4fae8;  1 drivers, strength-aware
v0x600004cfc3f0_0 .net "D", 0 0, L_0x600000ff41e0;  1 drivers
v0x600004cfc480_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cfc510_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cfc5a0_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cfc630_0 .net *"_ivl_0", 0 0, L_0x600000ff26c0;  1 drivers
o0x7fab8bb4fb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfc6c0_0 name=_ivl_2
v0x600004cfc750_0 .net *"_ivl_6", 0 0, L_0x600000ff2800;  1 drivers
o0x7fab8bb4fba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfc7e0_0 name=_ivl_8
v0x600004cfc870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfc900_0 .net "dffOut", 0 0, v0x600004cfc1b0_0;  1 drivers
v0x600004cfc990_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff26c0 .functor MUXZ 1, v0x600004cfc1b0_0, L_0x600000ff41e0, L_0x600000fce080, C4<>;
L_0x600000ff2760 .functor MUXZ 1, o0x7fab8bb4fb48, L_0x600000ff26c0, L_0x600000fcea80, C4<>;
L_0x600000ff2800 .functor MUXZ 1, v0x600004cfc1b0_0, L_0x600000ff41e0, L_0x600000fce080, C4<>;
L_0x600000ff28a0 .functor MUXZ 1, o0x7fab8bb4fba8, L_0x600000ff2800, L_0x600000fcf480, C4<>;
S_0x7fab89777470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89777300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cfbf00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfc000_0 .net "d", 0 0, L_0x600000ff41e0;  alias, 1 drivers
v0x600004cfc090_0 .net "q", 0 0, v0x600004cfc1b0_0;  alias, 1 drivers
v0x600004cfc120_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cfc1b0_0 .var "state", 0 0;
v0x600004cfc240_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab897775e0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cfcd80_0 .net8 "Bitline1", 0 0, p0x7fab8bb4fed8;  1 drivers, strength-aware
v0x600004cfce10_0 .net8 "Bitline2", 0 0, p0x7fab8bb4ff08;  1 drivers, strength-aware
v0x600004cfcea0_0 .net "D", 0 0, L_0x600000ff4280;  1 drivers
v0x600004cfcf30_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cfcfc0_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cfd050_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cfd0e0_0 .net *"_ivl_0", 0 0, L_0x600000ff2940;  1 drivers
o0x7fab8bb4ff68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfd170_0 name=_ivl_2
v0x600004cfd200_0 .net *"_ivl_6", 0 0, L_0x600000ff2a80;  1 drivers
o0x7fab8bb4ffc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfd290_0 name=_ivl_8
v0x600004cfd320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfd3b0_0 .net "dffOut", 0 0, v0x600004cfcc60_0;  1 drivers
v0x600004cfd440_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff2940 .functor MUXZ 1, v0x600004cfcc60_0, L_0x600000ff4280, L_0x600000fce080, C4<>;
L_0x600000ff29e0 .functor MUXZ 1, o0x7fab8bb4ff68, L_0x600000ff2940, L_0x600000fcea80, C4<>;
L_0x600000ff2a80 .functor MUXZ 1, v0x600004cfcc60_0, L_0x600000ff4280, L_0x600000fce080, C4<>;
L_0x600000ff2b20 .functor MUXZ 1, o0x7fab8bb4ffc8, L_0x600000ff2a80, L_0x600000fcf480, C4<>;
S_0x7fab89777750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897775e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cfca20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfcab0_0 .net "d", 0 0, L_0x600000ff4280;  alias, 1 drivers
v0x600004cfcb40_0 .net "q", 0 0, v0x600004cfcc60_0;  alias, 1 drivers
v0x600004cfcbd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cfcc60_0 .var "state", 0 0;
v0x600004cfccf0_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89777ac0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cfd830_0 .net8 "Bitline1", 0 0, p0x7fab8bb502f8;  1 drivers, strength-aware
v0x600004cfd8c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb50328;  1 drivers, strength-aware
v0x600004cfd950_0 .net "D", 0 0, L_0x600000ff4320;  1 drivers
v0x600004cfd9e0_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cfda70_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cfdb00_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cfdb90_0 .net *"_ivl_0", 0 0, L_0x600000ff2bc0;  1 drivers
o0x7fab8bb50388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfdc20_0 name=_ivl_2
v0x600004cfdcb0_0 .net *"_ivl_6", 0 0, L_0x600000ff2d00;  1 drivers
o0x7fab8bb503e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfdd40_0 name=_ivl_8
v0x600004cfddd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfde60_0 .net "dffOut", 0 0, v0x600004cfd710_0;  1 drivers
v0x600004cfdef0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff2bc0 .functor MUXZ 1, v0x600004cfd710_0, L_0x600000ff4320, L_0x600000fce080, C4<>;
L_0x600000ff2c60 .functor MUXZ 1, o0x7fab8bb50388, L_0x600000ff2bc0, L_0x600000fcea80, C4<>;
L_0x600000ff2d00 .functor MUXZ 1, v0x600004cfd710_0, L_0x600000ff4320, L_0x600000fce080, C4<>;
L_0x600000ff2da0 .functor MUXZ 1, o0x7fab8bb503e8, L_0x600000ff2d00, L_0x600000fcf480, C4<>;
S_0x7fab89777c30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89777ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cfd4d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfd560_0 .net "d", 0 0, L_0x600000ff4320;  alias, 1 drivers
v0x600004cfd5f0_0 .net "q", 0 0, v0x600004cfd710_0;  alias, 1 drivers
v0x600004cfd680_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cfd710_0 .var "state", 0 0;
v0x600004cfd7a0_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89777da0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cfe2e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb50718;  1 drivers, strength-aware
v0x600004cfe370_0 .net8 "Bitline2", 0 0, p0x7fab8bb50748;  1 drivers, strength-aware
v0x600004cfe400_0 .net "D", 0 0, L_0x600000ff43c0;  1 drivers
v0x600004cfe490_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cfe520_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cfe5b0_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cfe640_0 .net *"_ivl_0", 0 0, L_0x600000ff2e40;  1 drivers
o0x7fab8bb507a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfe6d0_0 name=_ivl_2
v0x600004cfe760_0 .net *"_ivl_6", 0 0, L_0x600000ff2f80;  1 drivers
o0x7fab8bb50808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cfe7f0_0 name=_ivl_8
v0x600004cfe880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfe910_0 .net "dffOut", 0 0, v0x600004cfe1c0_0;  1 drivers
v0x600004cfe9a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff2e40 .functor MUXZ 1, v0x600004cfe1c0_0, L_0x600000ff43c0, L_0x600000fce080, C4<>;
L_0x600000ff2ee0 .functor MUXZ 1, o0x7fab8bb507a8, L_0x600000ff2e40, L_0x600000fcea80, C4<>;
L_0x600000ff2f80 .functor MUXZ 1, v0x600004cfe1c0_0, L_0x600000ff43c0, L_0x600000fce080, C4<>;
L_0x600000ff3020 .functor MUXZ 1, o0x7fab8bb50808, L_0x600000ff2f80, L_0x600000fcf480, C4<>;
S_0x7fab89777f10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89777da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cfdf80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfe010_0 .net "d", 0 0, L_0x600000ff43c0;  alias, 1 drivers
v0x600004cfe0a0_0 .net "q", 0 0, v0x600004cfe1c0_0;  alias, 1 drivers
v0x600004cfe130_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cfe1c0_0 .var "state", 0 0;
v0x600004cfe250_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89778080 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cfed90_0 .net8 "Bitline1", 0 0, p0x7fab8bb50b38;  1 drivers, strength-aware
v0x600004cfee20_0 .net8 "Bitline2", 0 0, p0x7fab8bb50b68;  1 drivers, strength-aware
v0x600004cfeeb0_0 .net "D", 0 0, L_0x600000ff4460;  1 drivers
v0x600004cfef40_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cfefd0_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cff060_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cff0f0_0 .net *"_ivl_0", 0 0, L_0x600000ff30c0;  1 drivers
o0x7fab8bb50bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cff180_0 name=_ivl_2
v0x600004cff210_0 .net *"_ivl_6", 0 0, L_0x600000ff3200;  1 drivers
o0x7fab8bb50c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cff2a0_0 name=_ivl_8
v0x600004cff330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cff3c0_0 .net "dffOut", 0 0, v0x600004cfec70_0;  1 drivers
v0x600004cff450_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff30c0 .functor MUXZ 1, v0x600004cfec70_0, L_0x600000ff4460, L_0x600000fce080, C4<>;
L_0x600000ff3160 .functor MUXZ 1, o0x7fab8bb50bc8, L_0x600000ff30c0, L_0x600000fcea80, C4<>;
L_0x600000ff3200 .functor MUXZ 1, v0x600004cfec70_0, L_0x600000ff4460, L_0x600000fce080, C4<>;
L_0x600000ff32a0 .functor MUXZ 1, o0x7fab8bb50c28, L_0x600000ff3200, L_0x600000fcf480, C4<>;
S_0x7fab897781f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89778080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cfea30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cfeac0_0 .net "d", 0 0, L_0x600000ff4460;  alias, 1 drivers
v0x600004cfeb50_0 .net "q", 0 0, v0x600004cfec70_0;  alias, 1 drivers
v0x600004cfebe0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cfec70_0 .var "state", 0 0;
v0x600004cfed00_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89778360 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cff840_0 .net8 "Bitline1", 0 0, p0x7fab8bb50f58;  1 drivers, strength-aware
v0x600004cff8d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb50f88;  1 drivers, strength-aware
v0x600004cff960_0 .net "D", 0 0, L_0x600000ff4500;  1 drivers
v0x600004cff9f0_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cffa80_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cffb10_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cffba0_0 .net *"_ivl_0", 0 0, L_0x600000ff3340;  1 drivers
o0x7fab8bb50fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cffc30_0 name=_ivl_2
v0x600004cffcc0_0 .net *"_ivl_6", 0 0, L_0x600000ff3480;  1 drivers
o0x7fab8bb51048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cffd50_0 name=_ivl_8
v0x600004cffde0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cffe70_0 .net "dffOut", 0 0, v0x600004cff720_0;  1 drivers
v0x600004cfff00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff3340 .functor MUXZ 1, v0x600004cff720_0, L_0x600000ff4500, L_0x600000fce080, C4<>;
L_0x600000ff33e0 .functor MUXZ 1, o0x7fab8bb50fe8, L_0x600000ff3340, L_0x600000fcea80, C4<>;
L_0x600000ff3480 .functor MUXZ 1, v0x600004cff720_0, L_0x600000ff4500, L_0x600000fce080, C4<>;
L_0x600000ff3520 .functor MUXZ 1, o0x7fab8bb51048, L_0x600000ff3480, L_0x600000fcf480, C4<>;
S_0x7fab897784d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89778360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cff4e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cff570_0 .net "d", 0 0, L_0x600000ff4500;  alias, 1 drivers
v0x600004cff600_0 .net "q", 0 0, v0x600004cff720_0;  alias, 1 drivers
v0x600004cff690_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cff720_0 .var "state", 0 0;
v0x600004cff7b0_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89778640 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc0360_0 .net8 "Bitline1", 0 0, p0x7fab8bb51378;  1 drivers, strength-aware
v0x600004cc03f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb513a8;  1 drivers, strength-aware
v0x600004cc0480_0 .net "D", 0 0, L_0x600000ff45a0;  1 drivers
v0x600004cc0510_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cc05a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cc0630_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cc06c0_0 .net *"_ivl_0", 0 0, L_0x600000ff35c0;  1 drivers
o0x7fab8bb51408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc0750_0 name=_ivl_2
v0x600004cc07e0_0 .net *"_ivl_6", 0 0, L_0x600000ff3700;  1 drivers
o0x7fab8bb51468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc0870_0 name=_ivl_8
v0x600004cc0900_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc0990_0 .net "dffOut", 0 0, v0x600004cc0240_0;  1 drivers
v0x600004cc0a20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff35c0 .functor MUXZ 1, v0x600004cc0240_0, L_0x600000ff45a0, L_0x600000fce080, C4<>;
L_0x600000ff3660 .functor MUXZ 1, o0x7fab8bb51408, L_0x600000ff35c0, L_0x600000fcea80, C4<>;
L_0x600000ff3700 .functor MUXZ 1, v0x600004cc0240_0, L_0x600000ff45a0, L_0x600000fce080, C4<>;
L_0x600000ff37a0 .functor MUXZ 1, o0x7fab8bb51468, L_0x600000ff3700, L_0x600000fcf480, C4<>;
S_0x7fab897787b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89778640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc0000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc0090_0 .net "d", 0 0, L_0x600000ff45a0;  alias, 1 drivers
v0x600004cc0120_0 .net "q", 0 0, v0x600004cc0240_0;  alias, 1 drivers
v0x600004cc01b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc0240_0 .var "state", 0 0;
v0x600004cc02d0_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89778920 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc0e10_0 .net8 "Bitline1", 0 0, p0x7fab8bb51798;  1 drivers, strength-aware
v0x600004cc0ea0_0 .net8 "Bitline2", 0 0, p0x7fab8bb517c8;  1 drivers, strength-aware
v0x600004cc0f30_0 .net "D", 0 0, L_0x600000ff4640;  1 drivers
v0x600004cc0fc0_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cc1050_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cc10e0_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cc1170_0 .net *"_ivl_0", 0 0, L_0x600000ff3840;  1 drivers
o0x7fab8bb51828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc1200_0 name=_ivl_2
v0x600004cc1290_0 .net *"_ivl_6", 0 0, L_0x600000ff3980;  1 drivers
o0x7fab8bb51888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc1320_0 name=_ivl_8
v0x600004cc13b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc1440_0 .net "dffOut", 0 0, v0x600004cc0cf0_0;  1 drivers
v0x600004cc14d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff3840 .functor MUXZ 1, v0x600004cc0cf0_0, L_0x600000ff4640, L_0x600000fce080, C4<>;
L_0x600000ff38e0 .functor MUXZ 1, o0x7fab8bb51828, L_0x600000ff3840, L_0x600000fcea80, C4<>;
L_0x600000ff3980 .functor MUXZ 1, v0x600004cc0cf0_0, L_0x600000ff4640, L_0x600000fce080, C4<>;
L_0x600000ff3a20 .functor MUXZ 1, o0x7fab8bb51888, L_0x600000ff3980, L_0x600000fcf480, C4<>;
S_0x7fab89778a90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89778920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc0ab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc0b40_0 .net "d", 0 0, L_0x600000ff4640;  alias, 1 drivers
v0x600004cc0bd0_0 .net "q", 0 0, v0x600004cc0cf0_0;  alias, 1 drivers
v0x600004cc0c60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc0cf0_0 .var "state", 0 0;
v0x600004cc0d80_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab89778c00 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8b9a0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc18c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb51bb8;  1 drivers, strength-aware
v0x600004cc1950_0 .net8 "Bitline2", 0 0, p0x7fab8bb51be8;  1 drivers, strength-aware
v0x600004cc19e0_0 .net "D", 0 0, L_0x600000ff46e0;  1 drivers
v0x600004cc1a70_0 .net "ReadEnable1", 0 0, L_0x600000fcea80;  alias, 1 drivers
v0x600004cc1b00_0 .net "ReadEnable2", 0 0, L_0x600000fcf480;  alias, 1 drivers
v0x600004cc1b90_0 .net "WriteEnable", 0 0, L_0x600000fce080;  alias, 1 drivers
v0x600004cc1c20_0 .net *"_ivl_0", 0 0, L_0x600000ff3ac0;  1 drivers
o0x7fab8bb51c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc1cb0_0 name=_ivl_2
v0x600004cc1d40_0 .net *"_ivl_6", 0 0, L_0x600000ff3c00;  1 drivers
o0x7fab8bb51ca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc1dd0_0 name=_ivl_8
v0x600004cc1e60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc1ef0_0 .net "dffOut", 0 0, v0x600004cc17a0_0;  1 drivers
v0x600004cc1f80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff3ac0 .functor MUXZ 1, v0x600004cc17a0_0, L_0x600000ff46e0, L_0x600000fce080, C4<>;
L_0x600000ff3b60 .functor MUXZ 1, o0x7fab8bb51c48, L_0x600000ff3ac0, L_0x600000fcea80, C4<>;
L_0x600000ff3c00 .functor MUXZ 1, v0x600004cc17a0_0, L_0x600000ff46e0, L_0x600000fce080, C4<>;
L_0x600000ff3ca0 .functor MUXZ 1, o0x7fab8bb51ca8, L_0x600000ff3c00, L_0x600000fcf480, C4<>;
S_0x7fab89778d70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89778c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc1560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc15f0_0 .net "d", 0 0, L_0x600000ff46e0;  alias, 1 drivers
v0x600004cc1680_0 .net "q", 0 0, v0x600004cc17a0_0;  alias, 1 drivers
v0x600004cc1710_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc17a0_0 .var "state", 0 0;
v0x600004cc1830_0 .net "wen", 0 0, L_0x600000fce080;  alias, 1 drivers
S_0x7fab897778c0 .scope module, "regArray[7]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004ccc7e0_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004ccc870_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004ccc900_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004ccc990_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  1 drivers
v0x600004ccca20_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  1 drivers
v0x600004cccab0_0 .net "WriteReg", 0 0, L_0x600000fce120;  1 drivers
v0x600004cccb40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cccbd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff6f80 .part L_0x60000082c6e0, 0, 1;
L_0x600000ff7020 .part L_0x60000082c6e0, 1, 1;
L_0x600000ff70c0 .part L_0x60000082c6e0, 2, 1;
L_0x600000ff7160 .part L_0x60000082c6e0, 3, 1;
L_0x600000ff7200 .part L_0x60000082c6e0, 4, 1;
L_0x600000ff72a0 .part L_0x60000082c6e0, 5, 1;
L_0x600000ff7340 .part L_0x60000082c6e0, 6, 1;
L_0x600000ff73e0 .part L_0x60000082c6e0, 7, 1;
L_0x600000ff7480 .part L_0x60000082c6e0, 8, 1;
L_0x600000ff7520 .part L_0x60000082c6e0, 9, 1;
L_0x600000ff75c0 .part L_0x60000082c6e0, 10, 1;
L_0x600000ff7660 .part L_0x60000082c6e0, 11, 1;
L_0x600000ff7700 .part L_0x60000082c6e0, 12, 1;
L_0x600000ff77a0 .part L_0x60000082c6e0, 13, 1;
L_0x600000ff7840 .part L_0x60000082c6e0, 14, 1;
L_0x600000ff78e0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb52188 .port I0x600003f12000, L_0x600000ff4820;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb52188;
p0x7fab8bb52608 .port I0x600003f12000, L_0x600000ff4aa0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb52608;
p0x7fab8bb52a28 .port I0x600003f12000, L_0x600000ff4d20;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb52a28;
p0x7fab8bb52e48 .port I0x600003f12000, L_0x600000ff4fa0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb52e48;
p0x7fab8bb53268 .port I0x600003f12000, L_0x600000ff5220;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb53268;
p0x7fab8bb53688 .port I0x600003f12000, L_0x600000ff54a0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb53688;
p0x7fab8bb53aa8 .port I0x600003f12000, L_0x600000ff5720;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb53aa8;
p0x7fab8bb53ec8 .port I0x600003f12000, L_0x600000ff59a0;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb53ec8;
p0x7fab8bb542e8 .port I0x600003f12000, L_0x600000ff5c20;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb542e8;
p0x7fab8bb54708 .port I0x600003f12000, L_0x600000ff5ea0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb54708;
p0x7fab8bb54b28 .port I0x600003f12000, L_0x600000ff6120;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb54b28;
p0x7fab8bb54f48 .port I0x600003f12000, L_0x600000ff63a0;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb54f48;
p0x7fab8bb55368 .port I0x600003f12000, L_0x600000ff6620;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb55368;
p0x7fab8bb55788 .port I0x600003f12000, L_0x600000ff68a0;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb55788;
p0x7fab8bb55ba8 .port I0x600003f12000, L_0x600000ff6b20;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb55ba8;
p0x7fab8bb55fc8 .port I0x600003f12000, L_0x600000ff6da0;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb55fc8;
p0x7fab8bb521b8 .port I0x600003f71fe0, L_0x600000ff4960;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb521b8;
p0x7fab8bb52638 .port I0x600003f71fe0, L_0x600000ff4be0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb52638;
p0x7fab8bb52a58 .port I0x600003f71fe0, L_0x600000ff4e60;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb52a58;
p0x7fab8bb52e78 .port I0x600003f71fe0, L_0x600000ff50e0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb52e78;
p0x7fab8bb53298 .port I0x600003f71fe0, L_0x600000ff5360;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb53298;
p0x7fab8bb536b8 .port I0x600003f71fe0, L_0x600000ff55e0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb536b8;
p0x7fab8bb53ad8 .port I0x600003f71fe0, L_0x600000ff5860;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb53ad8;
p0x7fab8bb53ef8 .port I0x600003f71fe0, L_0x600000ff5ae0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb53ef8;
p0x7fab8bb54318 .port I0x600003f71fe0, L_0x600000ff5d60;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb54318;
p0x7fab8bb54738 .port I0x600003f71fe0, L_0x600000ff5fe0;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb54738;
p0x7fab8bb54b58 .port I0x600003f71fe0, L_0x600000ff6260;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb54b58;
p0x7fab8bb54f78 .port I0x600003f71fe0, L_0x600000ff64e0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb54f78;
p0x7fab8bb55398 .port I0x600003f71fe0, L_0x600000ff6760;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb55398;
p0x7fab8bb557b8 .port I0x600003f71fe0, L_0x600000ff69e0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb557b8;
p0x7fab8bb55bd8 .port I0x600003f71fe0, L_0x600000ff6c60;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb55bd8;
p0x7fab8bb55ff8 .port I0x600003f71fe0, L_0x600000ff6ee0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb55ff8;
S_0x7fab897792e0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc27f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb52188;  1 drivers, strength-aware
v0x600004cc2880_0 .net8 "Bitline2", 0 0, p0x7fab8bb521b8;  1 drivers, strength-aware
v0x600004cc2910_0 .net "D", 0 0, L_0x600000ff6f80;  1 drivers
v0x600004cc29a0_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc2a30_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc2ac0_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc2b50_0 .net *"_ivl_0", 0 0, L_0x600000ff4780;  1 drivers
o0x7fab8bb52278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc2be0_0 name=_ivl_2
v0x600004cc2c70_0 .net *"_ivl_6", 0 0, L_0x600000ff48c0;  1 drivers
o0x7fab8bb522d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc2d00_0 name=_ivl_8
v0x600004cc2d90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc2e20_0 .net "dffOut", 0 0, v0x600004cc26d0_0;  1 drivers
v0x600004cc2eb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff4780 .functor MUXZ 1, v0x600004cc26d0_0, L_0x600000ff6f80, L_0x600000fce120, C4<>;
L_0x600000ff4820 .functor MUXZ 1, o0x7fab8bb52278, L_0x600000ff4780, L_0x600000fceb20, C4<>;
L_0x600000ff48c0 .functor MUXZ 1, v0x600004cc26d0_0, L_0x600000ff6f80, L_0x600000fce120, C4<>;
L_0x600000ff4960 .functor MUXZ 1, o0x7fab8bb522d8, L_0x600000ff48c0, L_0x600000fcf520, C4<>;
S_0x7fab89779450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897792e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc2490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc2520_0 .net "d", 0 0, L_0x600000ff6f80;  alias, 1 drivers
v0x600004cc25b0_0 .net "q", 0 0, v0x600004cc26d0_0;  alias, 1 drivers
v0x600004cc2640_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc26d0_0 .var "state", 0 0;
v0x600004cc2760_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab897795c0 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc32a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb52608;  1 drivers, strength-aware
v0x600004cc3330_0 .net8 "Bitline2", 0 0, p0x7fab8bb52638;  1 drivers, strength-aware
v0x600004cc33c0_0 .net "D", 0 0, L_0x600000ff7020;  1 drivers
v0x600004cc3450_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc34e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc3570_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc3600_0 .net *"_ivl_0", 0 0, L_0x600000ff4a00;  1 drivers
o0x7fab8bb52698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc3690_0 name=_ivl_2
v0x600004cc3720_0 .net *"_ivl_6", 0 0, L_0x600000ff4b40;  1 drivers
o0x7fab8bb526f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc37b0_0 name=_ivl_8
v0x600004cc3840_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc38d0_0 .net "dffOut", 0 0, v0x600004cc3180_0;  1 drivers
v0x600004cc3960_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff4a00 .functor MUXZ 1, v0x600004cc3180_0, L_0x600000ff7020, L_0x600000fce120, C4<>;
L_0x600000ff4aa0 .functor MUXZ 1, o0x7fab8bb52698, L_0x600000ff4a00, L_0x600000fceb20, C4<>;
L_0x600000ff4b40 .functor MUXZ 1, v0x600004cc3180_0, L_0x600000ff7020, L_0x600000fce120, C4<>;
L_0x600000ff4be0 .functor MUXZ 1, o0x7fab8bb526f8, L_0x600000ff4b40, L_0x600000fcf520, C4<>;
S_0x7fab89779730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897795c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc2f40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc2fd0_0 .net "d", 0 0, L_0x600000ff7020;  alias, 1 drivers
v0x600004cc3060_0 .net "q", 0 0, v0x600004cc3180_0;  alias, 1 drivers
v0x600004cc30f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc3180_0 .var "state", 0 0;
v0x600004cc3210_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab897798a0 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc3d50_0 .net8 "Bitline1", 0 0, p0x7fab8bb52a28;  1 drivers, strength-aware
v0x600004cc3de0_0 .net8 "Bitline2", 0 0, p0x7fab8bb52a58;  1 drivers, strength-aware
v0x600004cc3e70_0 .net "D", 0 0, L_0x600000ff70c0;  1 drivers
v0x600004cc3f00_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc4000_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc4090_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc4120_0 .net *"_ivl_0", 0 0, L_0x600000ff4c80;  1 drivers
o0x7fab8bb52ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc41b0_0 name=_ivl_2
v0x600004cc4240_0 .net *"_ivl_6", 0 0, L_0x600000ff4dc0;  1 drivers
o0x7fab8bb52b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc42d0_0 name=_ivl_8
v0x600004cc4360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc43f0_0 .net "dffOut", 0 0, v0x600004cc3c30_0;  1 drivers
v0x600004cc4480_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff4c80 .functor MUXZ 1, v0x600004cc3c30_0, L_0x600000ff70c0, L_0x600000fce120, C4<>;
L_0x600000ff4d20 .functor MUXZ 1, o0x7fab8bb52ab8, L_0x600000ff4c80, L_0x600000fceb20, C4<>;
L_0x600000ff4dc0 .functor MUXZ 1, v0x600004cc3c30_0, L_0x600000ff70c0, L_0x600000fce120, C4<>;
L_0x600000ff4e60 .functor MUXZ 1, o0x7fab8bb52b18, L_0x600000ff4dc0, L_0x600000fcf520, C4<>;
S_0x7fab89779a10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc39f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc3a80_0 .net "d", 0 0, L_0x600000ff70c0;  alias, 1 drivers
v0x600004cc3b10_0 .net "q", 0 0, v0x600004cc3c30_0;  alias, 1 drivers
v0x600004cc3ba0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc3c30_0 .var "state", 0 0;
v0x600004cc3cc0_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab89779b80 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc4870_0 .net8 "Bitline1", 0 0, p0x7fab8bb52e48;  1 drivers, strength-aware
v0x600004cc4900_0 .net8 "Bitline2", 0 0, p0x7fab8bb52e78;  1 drivers, strength-aware
v0x600004cc4990_0 .net "D", 0 0, L_0x600000ff7160;  1 drivers
v0x600004cc4a20_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc4ab0_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc4b40_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc4bd0_0 .net *"_ivl_0", 0 0, L_0x600000ff4f00;  1 drivers
o0x7fab8bb52ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc4c60_0 name=_ivl_2
v0x600004cc4cf0_0 .net *"_ivl_6", 0 0, L_0x600000ff5040;  1 drivers
o0x7fab8bb52f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc4d80_0 name=_ivl_8
v0x600004cc4e10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc4ea0_0 .net "dffOut", 0 0, v0x600004cc4750_0;  1 drivers
v0x600004cc4f30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff4f00 .functor MUXZ 1, v0x600004cc4750_0, L_0x600000ff7160, L_0x600000fce120, C4<>;
L_0x600000ff4fa0 .functor MUXZ 1, o0x7fab8bb52ed8, L_0x600000ff4f00, L_0x600000fceb20, C4<>;
L_0x600000ff5040 .functor MUXZ 1, v0x600004cc4750_0, L_0x600000ff7160, L_0x600000fce120, C4<>;
L_0x600000ff50e0 .functor MUXZ 1, o0x7fab8bb52f38, L_0x600000ff5040, L_0x600000fcf520, C4<>;
S_0x7fab89779cf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89779b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc4510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc45a0_0 .net "d", 0 0, L_0x600000ff7160;  alias, 1 drivers
v0x600004cc4630_0 .net "q", 0 0, v0x600004cc4750_0;  alias, 1 drivers
v0x600004cc46c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc4750_0 .var "state", 0 0;
v0x600004cc47e0_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab89779e60 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc5320_0 .net8 "Bitline1", 0 0, p0x7fab8bb53268;  1 drivers, strength-aware
v0x600004cc53b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb53298;  1 drivers, strength-aware
v0x600004cc5440_0 .net "D", 0 0, L_0x600000ff7200;  1 drivers
v0x600004cc54d0_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc5560_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc55f0_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc5680_0 .net *"_ivl_0", 0 0, L_0x600000ff5180;  1 drivers
o0x7fab8bb532f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc5710_0 name=_ivl_2
v0x600004cc57a0_0 .net *"_ivl_6", 0 0, L_0x600000ff52c0;  1 drivers
o0x7fab8bb53358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc5830_0 name=_ivl_8
v0x600004cc58c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc5950_0 .net "dffOut", 0 0, v0x600004cc5200_0;  1 drivers
v0x600004cc59e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff5180 .functor MUXZ 1, v0x600004cc5200_0, L_0x600000ff7200, L_0x600000fce120, C4<>;
L_0x600000ff5220 .functor MUXZ 1, o0x7fab8bb532f8, L_0x600000ff5180, L_0x600000fceb20, C4<>;
L_0x600000ff52c0 .functor MUXZ 1, v0x600004cc5200_0, L_0x600000ff7200, L_0x600000fce120, C4<>;
L_0x600000ff5360 .functor MUXZ 1, o0x7fab8bb53358, L_0x600000ff52c0, L_0x600000fcf520, C4<>;
S_0x7fab89779fd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89779e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc4fc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc5050_0 .net "d", 0 0, L_0x600000ff7200;  alias, 1 drivers
v0x600004cc50e0_0 .net "q", 0 0, v0x600004cc5200_0;  alias, 1 drivers
v0x600004cc5170_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc5200_0 .var "state", 0 0;
v0x600004cc5290_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977a140 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc5dd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb53688;  1 drivers, strength-aware
v0x600004cc5e60_0 .net8 "Bitline2", 0 0, p0x7fab8bb536b8;  1 drivers, strength-aware
v0x600004cc5ef0_0 .net "D", 0 0, L_0x600000ff72a0;  1 drivers
v0x600004cc5f80_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc6010_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc60a0_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc6130_0 .net *"_ivl_0", 0 0, L_0x600000ff5400;  1 drivers
o0x7fab8bb53718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc61c0_0 name=_ivl_2
v0x600004cc6250_0 .net *"_ivl_6", 0 0, L_0x600000ff5540;  1 drivers
o0x7fab8bb53778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc62e0_0 name=_ivl_8
v0x600004cc6370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc6400_0 .net "dffOut", 0 0, v0x600004cc5cb0_0;  1 drivers
v0x600004cc6490_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff5400 .functor MUXZ 1, v0x600004cc5cb0_0, L_0x600000ff72a0, L_0x600000fce120, C4<>;
L_0x600000ff54a0 .functor MUXZ 1, o0x7fab8bb53718, L_0x600000ff5400, L_0x600000fceb20, C4<>;
L_0x600000ff5540 .functor MUXZ 1, v0x600004cc5cb0_0, L_0x600000ff72a0, L_0x600000fce120, C4<>;
L_0x600000ff55e0 .functor MUXZ 1, o0x7fab8bb53778, L_0x600000ff5540, L_0x600000fcf520, C4<>;
S_0x7fab8977a2b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977a140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc5a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc5b00_0 .net "d", 0 0, L_0x600000ff72a0;  alias, 1 drivers
v0x600004cc5b90_0 .net "q", 0 0, v0x600004cc5cb0_0;  alias, 1 drivers
v0x600004cc5c20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc5cb0_0 .var "state", 0 0;
v0x600004cc5d40_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977a420 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc6880_0 .net8 "Bitline1", 0 0, p0x7fab8bb53aa8;  1 drivers, strength-aware
v0x600004cc6910_0 .net8 "Bitline2", 0 0, p0x7fab8bb53ad8;  1 drivers, strength-aware
v0x600004cc69a0_0 .net "D", 0 0, L_0x600000ff7340;  1 drivers
v0x600004cc6a30_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc6ac0_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc6b50_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc6be0_0 .net *"_ivl_0", 0 0, L_0x600000ff5680;  1 drivers
o0x7fab8bb53b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc6c70_0 name=_ivl_2
v0x600004cc6d00_0 .net *"_ivl_6", 0 0, L_0x600000ff57c0;  1 drivers
o0x7fab8bb53b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc6d90_0 name=_ivl_8
v0x600004cc6e20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc6eb0_0 .net "dffOut", 0 0, v0x600004cc6760_0;  1 drivers
v0x600004cc6f40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff5680 .functor MUXZ 1, v0x600004cc6760_0, L_0x600000ff7340, L_0x600000fce120, C4<>;
L_0x600000ff5720 .functor MUXZ 1, o0x7fab8bb53b38, L_0x600000ff5680, L_0x600000fceb20, C4<>;
L_0x600000ff57c0 .functor MUXZ 1, v0x600004cc6760_0, L_0x600000ff7340, L_0x600000fce120, C4<>;
L_0x600000ff5860 .functor MUXZ 1, o0x7fab8bb53b98, L_0x600000ff57c0, L_0x600000fcf520, C4<>;
S_0x7fab8977a590 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977a420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc6520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc65b0_0 .net "d", 0 0, L_0x600000ff7340;  alias, 1 drivers
v0x600004cc6640_0 .net "q", 0 0, v0x600004cc6760_0;  alias, 1 drivers
v0x600004cc66d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc6760_0 .var "state", 0 0;
v0x600004cc67f0_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977a700 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc7330_0 .net8 "Bitline1", 0 0, p0x7fab8bb53ec8;  1 drivers, strength-aware
v0x600004cc73c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb53ef8;  1 drivers, strength-aware
v0x600004cc7450_0 .net "D", 0 0, L_0x600000ff73e0;  1 drivers
v0x600004cc74e0_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc7570_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc7600_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc7690_0 .net *"_ivl_0", 0 0, L_0x600000ff5900;  1 drivers
o0x7fab8bb53f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc7720_0 name=_ivl_2
v0x600004cc77b0_0 .net *"_ivl_6", 0 0, L_0x600000ff5a40;  1 drivers
o0x7fab8bb53fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc7840_0 name=_ivl_8
v0x600004cc78d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc7960_0 .net "dffOut", 0 0, v0x600004cc7210_0;  1 drivers
v0x600004cc79f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff5900 .functor MUXZ 1, v0x600004cc7210_0, L_0x600000ff73e0, L_0x600000fce120, C4<>;
L_0x600000ff59a0 .functor MUXZ 1, o0x7fab8bb53f58, L_0x600000ff5900, L_0x600000fceb20, C4<>;
L_0x600000ff5a40 .functor MUXZ 1, v0x600004cc7210_0, L_0x600000ff73e0, L_0x600000fce120, C4<>;
L_0x600000ff5ae0 .functor MUXZ 1, o0x7fab8bb53fb8, L_0x600000ff5a40, L_0x600000fcf520, C4<>;
S_0x7fab8977a870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977a700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc6fd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc7060_0 .net "d", 0 0, L_0x600000ff73e0;  alias, 1 drivers
v0x600004cc70f0_0 .net "q", 0 0, v0x600004cc7210_0;  alias, 1 drivers
v0x600004cc7180_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc7210_0 .var "state", 0 0;
v0x600004cc72a0_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977a9e0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc7de0_0 .net8 "Bitline1", 0 0, p0x7fab8bb542e8;  1 drivers, strength-aware
v0x600004cc7e70_0 .net8 "Bitline2", 0 0, p0x7fab8bb54318;  1 drivers, strength-aware
v0x600004cc7f00_0 .net "D", 0 0, L_0x600000ff7480;  1 drivers
v0x600004cc8000_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc8090_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc8120_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc81b0_0 .net *"_ivl_0", 0 0, L_0x600000ff5b80;  1 drivers
o0x7fab8bb54378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc8240_0 name=_ivl_2
v0x600004cc82d0_0 .net *"_ivl_6", 0 0, L_0x600000ff5cc0;  1 drivers
o0x7fab8bb543d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc8360_0 name=_ivl_8
v0x600004cc83f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc8480_0 .net "dffOut", 0 0, v0x600004cc7cc0_0;  1 drivers
v0x600004cc8510_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff5b80 .functor MUXZ 1, v0x600004cc7cc0_0, L_0x600000ff7480, L_0x600000fce120, C4<>;
L_0x600000ff5c20 .functor MUXZ 1, o0x7fab8bb54378, L_0x600000ff5b80, L_0x600000fceb20, C4<>;
L_0x600000ff5cc0 .functor MUXZ 1, v0x600004cc7cc0_0, L_0x600000ff7480, L_0x600000fce120, C4<>;
L_0x600000ff5d60 .functor MUXZ 1, o0x7fab8bb543d8, L_0x600000ff5cc0, L_0x600000fcf520, C4<>;
S_0x7fab8977ab50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc7a80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc7b10_0 .net "d", 0 0, L_0x600000ff7480;  alias, 1 drivers
v0x600004cc7ba0_0 .net "q", 0 0, v0x600004cc7cc0_0;  alias, 1 drivers
v0x600004cc7c30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc7cc0_0 .var "state", 0 0;
v0x600004cc7d50_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977aec0 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc8900_0 .net8 "Bitline1", 0 0, p0x7fab8bb54708;  1 drivers, strength-aware
v0x600004cc8990_0 .net8 "Bitline2", 0 0, p0x7fab8bb54738;  1 drivers, strength-aware
v0x600004cc8a20_0 .net "D", 0 0, L_0x600000ff7520;  1 drivers
v0x600004cc8ab0_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc8b40_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc8bd0_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc8c60_0 .net *"_ivl_0", 0 0, L_0x600000ff5e00;  1 drivers
o0x7fab8bb54798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc8cf0_0 name=_ivl_2
v0x600004cc8d80_0 .net *"_ivl_6", 0 0, L_0x600000ff5f40;  1 drivers
o0x7fab8bb547f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc8e10_0 name=_ivl_8
v0x600004cc8ea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc8f30_0 .net "dffOut", 0 0, v0x600004cc87e0_0;  1 drivers
v0x600004cc8fc0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff5e00 .functor MUXZ 1, v0x600004cc87e0_0, L_0x600000ff7520, L_0x600000fce120, C4<>;
L_0x600000ff5ea0 .functor MUXZ 1, o0x7fab8bb54798, L_0x600000ff5e00, L_0x600000fceb20, C4<>;
L_0x600000ff5f40 .functor MUXZ 1, v0x600004cc87e0_0, L_0x600000ff7520, L_0x600000fce120, C4<>;
L_0x600000ff5fe0 .functor MUXZ 1, o0x7fab8bb547f8, L_0x600000ff5f40, L_0x600000fcf520, C4<>;
S_0x7fab8977b030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977aec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc85a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc8630_0 .net "d", 0 0, L_0x600000ff7520;  alias, 1 drivers
v0x600004cc86c0_0 .net "q", 0 0, v0x600004cc87e0_0;  alias, 1 drivers
v0x600004cc8750_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc87e0_0 .var "state", 0 0;
v0x600004cc8870_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977b1a0 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc93b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb54b28;  1 drivers, strength-aware
v0x600004cc9440_0 .net8 "Bitline2", 0 0, p0x7fab8bb54b58;  1 drivers, strength-aware
v0x600004cc94d0_0 .net "D", 0 0, L_0x600000ff75c0;  1 drivers
v0x600004cc9560_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cc95f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cc9680_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cc9710_0 .net *"_ivl_0", 0 0, L_0x600000ff6080;  1 drivers
o0x7fab8bb54bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc97a0_0 name=_ivl_2
v0x600004cc9830_0 .net *"_ivl_6", 0 0, L_0x600000ff61c0;  1 drivers
o0x7fab8bb54c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cc98c0_0 name=_ivl_8
v0x600004cc9950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc99e0_0 .net "dffOut", 0 0, v0x600004cc9290_0;  1 drivers
v0x600004cc9a70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff6080 .functor MUXZ 1, v0x600004cc9290_0, L_0x600000ff75c0, L_0x600000fce120, C4<>;
L_0x600000ff6120 .functor MUXZ 1, o0x7fab8bb54bb8, L_0x600000ff6080, L_0x600000fceb20, C4<>;
L_0x600000ff61c0 .functor MUXZ 1, v0x600004cc9290_0, L_0x600000ff75c0, L_0x600000fce120, C4<>;
L_0x600000ff6260 .functor MUXZ 1, o0x7fab8bb54c18, L_0x600000ff61c0, L_0x600000fcf520, C4<>;
S_0x7fab8977b310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977b1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc9050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc90e0_0 .net "d", 0 0, L_0x600000ff75c0;  alias, 1 drivers
v0x600004cc9170_0 .net "q", 0 0, v0x600004cc9290_0;  alias, 1 drivers
v0x600004cc9200_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc9290_0 .var "state", 0 0;
v0x600004cc9320_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977b480 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cc9e60_0 .net8 "Bitline1", 0 0, p0x7fab8bb54f48;  1 drivers, strength-aware
v0x600004cc9ef0_0 .net8 "Bitline2", 0 0, p0x7fab8bb54f78;  1 drivers, strength-aware
v0x600004cc9f80_0 .net "D", 0 0, L_0x600000ff7660;  1 drivers
v0x600004cca010_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004cca0a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004cca130_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004cca1c0_0 .net *"_ivl_0", 0 0, L_0x600000ff6300;  1 drivers
o0x7fab8bb54fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cca250_0 name=_ivl_2
v0x600004cca2e0_0 .net *"_ivl_6", 0 0, L_0x600000ff6440;  1 drivers
o0x7fab8bb55038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cca370_0 name=_ivl_8
v0x600004cca400_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cca490_0 .net "dffOut", 0 0, v0x600004cc9d40_0;  1 drivers
v0x600004cca520_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff6300 .functor MUXZ 1, v0x600004cc9d40_0, L_0x600000ff7660, L_0x600000fce120, C4<>;
L_0x600000ff63a0 .functor MUXZ 1, o0x7fab8bb54fd8, L_0x600000ff6300, L_0x600000fceb20, C4<>;
L_0x600000ff6440 .functor MUXZ 1, v0x600004cc9d40_0, L_0x600000ff7660, L_0x600000fce120, C4<>;
L_0x600000ff64e0 .functor MUXZ 1, o0x7fab8bb55038, L_0x600000ff6440, L_0x600000fcf520, C4<>;
S_0x7fab8977b5f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977b480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cc9b00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cc9b90_0 .net "d", 0 0, L_0x600000ff7660;  alias, 1 drivers
v0x600004cc9c20_0 .net "q", 0 0, v0x600004cc9d40_0;  alias, 1 drivers
v0x600004cc9cb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cc9d40_0 .var "state", 0 0;
v0x600004cc9dd0_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977b760 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cca910_0 .net8 "Bitline1", 0 0, p0x7fab8bb55368;  1 drivers, strength-aware
v0x600004cca9a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb55398;  1 drivers, strength-aware
v0x600004ccaa30_0 .net "D", 0 0, L_0x600000ff7700;  1 drivers
v0x600004ccaac0_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004ccab50_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004ccabe0_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004ccac70_0 .net *"_ivl_0", 0 0, L_0x600000ff6580;  1 drivers
o0x7fab8bb553f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccad00_0 name=_ivl_2
v0x600004ccad90_0 .net *"_ivl_6", 0 0, L_0x600000ff66c0;  1 drivers
o0x7fab8bb55458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccae20_0 name=_ivl_8
v0x600004ccaeb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccaf40_0 .net "dffOut", 0 0, v0x600004cca7f0_0;  1 drivers
v0x600004ccafd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff6580 .functor MUXZ 1, v0x600004cca7f0_0, L_0x600000ff7700, L_0x600000fce120, C4<>;
L_0x600000ff6620 .functor MUXZ 1, o0x7fab8bb553f8, L_0x600000ff6580, L_0x600000fceb20, C4<>;
L_0x600000ff66c0 .functor MUXZ 1, v0x600004cca7f0_0, L_0x600000ff7700, L_0x600000fce120, C4<>;
L_0x600000ff6760 .functor MUXZ 1, o0x7fab8bb55458, L_0x600000ff66c0, L_0x600000fcf520, C4<>;
S_0x7fab8977b8d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977b760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cca5b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cca640_0 .net "d", 0 0, L_0x600000ff7700;  alias, 1 drivers
v0x600004cca6d0_0 .net "q", 0 0, v0x600004cca7f0_0;  alias, 1 drivers
v0x600004cca760_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cca7f0_0 .var "state", 0 0;
v0x600004cca880_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977ba40 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000ce27f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb55788;  1 drivers, strength-aware
v0x600000ce2880_0 .net8 "Bitline2", 0 0, p0x7fab8bb557b8;  1 drivers, strength-aware
v0x600000ce2910_0 .net "D", 0 0, L_0x600000ff77a0;  1 drivers
v0x600000ce29a0_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600000ce2a30_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600000ce2ac0_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600000ce2b50_0 .net *"_ivl_0", 0 0, L_0x600000ff6800;  1 drivers
o0x7fab8bb55818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ce2be0_0 name=_ivl_2
v0x600000ce2c70_0 .net *"_ivl_6", 0 0, L_0x600000ff6940;  1 drivers
o0x7fab8bb55878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000ce2d00_0 name=_ivl_8
v0x600000ce2d90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600000ce2e20_0 .net "dffOut", 0 0, v0x600004ccb2a0_0;  1 drivers
v0x600000ce2eb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff6800 .functor MUXZ 1, v0x600004ccb2a0_0, L_0x600000ff77a0, L_0x600000fce120, C4<>;
L_0x600000ff68a0 .functor MUXZ 1, o0x7fab8bb55818, L_0x600000ff6800, L_0x600000fceb20, C4<>;
L_0x600000ff6940 .functor MUXZ 1, v0x600004ccb2a0_0, L_0x600000ff77a0, L_0x600000fce120, C4<>;
L_0x600000ff69e0 .functor MUXZ 1, o0x7fab8bb55878, L_0x600000ff6940, L_0x600000fcf520, C4<>;
S_0x7fab8977bbb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977ba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ccb060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccb0f0_0 .net "d", 0 0, L_0x600000ff77a0;  alias, 1 drivers
v0x600004ccb180_0 .net "q", 0 0, v0x600004ccb2a0_0;  alias, 1 drivers
v0x600004ccb210_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ccb2a0_0 .var "state", 0 0;
v0x600004ccb330_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8b64b2d0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ccb720_0 .net8 "Bitline1", 0 0, p0x7fab8bb55ba8;  1 drivers, strength-aware
v0x600004ccb7b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb55bd8;  1 drivers, strength-aware
v0x600004ccb840_0 .net "D", 0 0, L_0x600000ff7840;  1 drivers
v0x600004ccb8d0_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004ccb960_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600000c1d950_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600000c1d560_0 .net *"_ivl_0", 0 0, L_0x600000ff6a80;  1 drivers
o0x7fab8bb55c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000c1d200_0 name=_ivl_2
v0x600004ccb9f0_0 .net *"_ivl_6", 0 0, L_0x600000ff6bc0;  1 drivers
o0x7fab8bb55c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccba80_0 name=_ivl_8
v0x600004ccbb10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccbba0_0 .net "dffOut", 0 0, v0x600004ccb600_0;  1 drivers
v0x600004ccbc30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff6a80 .functor MUXZ 1, v0x600004ccb600_0, L_0x600000ff7840, L_0x600000fce120, C4<>;
L_0x600000ff6b20 .functor MUXZ 1, o0x7fab8bb55c38, L_0x600000ff6a80, L_0x600000fceb20, C4<>;
L_0x600000ff6bc0 .functor MUXZ 1, v0x600004ccb600_0, L_0x600000ff7840, L_0x600000fce120, C4<>;
L_0x600000ff6c60 .functor MUXZ 1, o0x7fab8bb55c98, L_0x600000ff6bc0, L_0x600000fcf520, C4<>;
S_0x7fab8977bd20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8b64b2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ccb3c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccb450_0 .net "d", 0 0, L_0x600000ff7840;  alias, 1 drivers
v0x600004ccb4e0_0 .net "q", 0 0, v0x600004ccb600_0;  alias, 1 drivers
v0x600004ccb570_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ccb600_0 .var "state", 0 0;
v0x600004ccb690_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977be90 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab897778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ccc090_0 .net8 "Bitline1", 0 0, p0x7fab8bb55fc8;  1 drivers, strength-aware
v0x600004ccc120_0 .net8 "Bitline2", 0 0, p0x7fab8bb55ff8;  1 drivers, strength-aware
v0x600004ccc1b0_0 .net "D", 0 0, L_0x600000ff78e0;  1 drivers
v0x600004ccc240_0 .net "ReadEnable1", 0 0, L_0x600000fceb20;  alias, 1 drivers
v0x600004ccc2d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf520;  alias, 1 drivers
v0x600004ccc360_0 .net "WriteEnable", 0 0, L_0x600000fce120;  alias, 1 drivers
v0x600004ccc3f0_0 .net *"_ivl_0", 0 0, L_0x600000ff6d00;  1 drivers
o0x7fab8bb56058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccc480_0 name=_ivl_2
v0x600004ccc510_0 .net *"_ivl_6", 0 0, L_0x600000ff6e40;  1 drivers
o0x7fab8bb560b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccc5a0_0 name=_ivl_8
v0x600004ccc630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccc6c0_0 .net "dffOut", 0 0, v0x600004ccbf00_0;  1 drivers
v0x600004ccc750_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff6d00 .functor MUXZ 1, v0x600004ccbf00_0, L_0x600000ff78e0, L_0x600000fce120, C4<>;
L_0x600000ff6da0 .functor MUXZ 1, o0x7fab8bb56058, L_0x600000ff6d00, L_0x600000fceb20, C4<>;
L_0x600000ff6e40 .functor MUXZ 1, v0x600004ccbf00_0, L_0x600000ff78e0, L_0x600000fce120, C4<>;
L_0x600000ff6ee0 .functor MUXZ 1, o0x7fab8bb560b8, L_0x600000ff6e40, L_0x600000fcf520, C4<>;
S_0x7fab8977c000 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977be90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ccbcc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccbd50_0 .net "d", 0 0, L_0x600000ff78e0;  alias, 1 drivers
v0x600004ccbde0_0 .net "q", 0 0, v0x600004ccbf00_0;  alias, 1 drivers
v0x600004ccbe70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ccbf00_0 .var "state", 0 0;
v0x600004ccc000_0 .net "wen", 0 0, L_0x600000fce120;  alias, 1 drivers
S_0x7fab8977acc0 .scope module, "regArray[8]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004cd7840_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004cd78d0_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004cd7960_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004cd79f0_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  1 drivers
v0x600004cd7a80_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  1 drivers
v0x600004cd7b10_0 .net "WriteReg", 0 0, L_0x600000fce1c0;  1 drivers
v0x600004cd7ba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd7c30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f14640 .part L_0x60000082c6e0, 0, 1;
L_0x600000f146e0 .part L_0x60000082c6e0, 1, 1;
L_0x600000f14780 .part L_0x60000082c6e0, 2, 1;
L_0x600000f14820 .part L_0x60000082c6e0, 3, 1;
L_0x600000f148c0 .part L_0x60000082c6e0, 4, 1;
L_0x600000f14960 .part L_0x60000082c6e0, 5, 1;
L_0x600000f14a00 .part L_0x60000082c6e0, 6, 1;
L_0x600000f14aa0 .part L_0x60000082c6e0, 7, 1;
L_0x600000f14b40 .part L_0x60000082c6e0, 8, 1;
L_0x600000f14be0 .part L_0x60000082c6e0, 9, 1;
L_0x600000f14c80 .part L_0x60000082c6e0, 10, 1;
L_0x600000f14d20 .part L_0x60000082c6e0, 11, 1;
L_0x600000f14dc0 .part L_0x60000082c6e0, 12, 1;
L_0x600000f14e60 .part L_0x60000082c6e0, 13, 1;
L_0x600000f14f00 .part L_0x60000082c6e0, 14, 1;
L_0x600000f14fa0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb56598 .port I0x600003f12000, L_0x600000ff7a20;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb56598;
p0x7fab8bb56a18 .port I0x600003f12000, L_0x600000ff7ca0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb56a18;
p0x7fab8bb56e38 .port I0x600003f12000, L_0x600000ff7f20;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb56e38;
p0x7fab8bb57258 .port I0x600003f12000, L_0x600000ff81e0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb57258;
p0x7fab8bb57678 .port I0x600003f12000, L_0x600000ff8460;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb57678;
p0x7fab8bb57a98 .port I0x600003f12000, L_0x600000ff86e0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb57a98;
p0x7fab8bb57eb8 .port I0x600003f12000, L_0x600000ff8960;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb57eb8;
p0x7fab8bb582d8 .port I0x600003f12000, L_0x600000ff8be0;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb582d8;
p0x7fab8bb586f8 .port I0x600003f12000, L_0x600000ff8e60;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb586f8;
p0x7fab8bb58b18 .port I0x600003f12000, L_0x600000ff90e0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb58b18;
p0x7fab8bb58f38 .port I0x600003f12000, L_0x600000ff9360;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb58f38;
p0x7fab8bb59358 .port I0x600003f12000, L_0x600000ff95e0;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb59358;
p0x7fab8bb59778 .port I0x600003f12000, L_0x600000ff9860;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb59778;
p0x7fab8bb59b98 .port I0x600003f12000, L_0x600000ff9ae0;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb59b98;
p0x7fab8bb59fb8 .port I0x600003f12000, L_0x600000f141e0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb59fb8;
p0x7fab8bb5a3d8 .port I0x600003f12000, L_0x600000f14460;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5a3d8;
p0x7fab8bb565c8 .port I0x600003f71fe0, L_0x600000ff7b60;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb565c8;
p0x7fab8bb56a48 .port I0x600003f71fe0, L_0x600000ff7de0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb56a48;
p0x7fab8bb56e68 .port I0x600003f71fe0, L_0x600000ff80a0;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb56e68;
p0x7fab8bb57288 .port I0x600003f71fe0, L_0x600000ff8320;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb57288;
p0x7fab8bb576a8 .port I0x600003f71fe0, L_0x600000ff85a0;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb576a8;
p0x7fab8bb57ac8 .port I0x600003f71fe0, L_0x600000ff8820;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb57ac8;
p0x7fab8bb57ee8 .port I0x600003f71fe0, L_0x600000ff8aa0;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb57ee8;
p0x7fab8bb58308 .port I0x600003f71fe0, L_0x600000ff8d20;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb58308;
p0x7fab8bb58728 .port I0x600003f71fe0, L_0x600000ff8fa0;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb58728;
p0x7fab8bb58b48 .port I0x600003f71fe0, L_0x600000ff9220;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb58b48;
p0x7fab8bb58f68 .port I0x600003f71fe0, L_0x600000ff94a0;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb58f68;
p0x7fab8bb59388 .port I0x600003f71fe0, L_0x600000ff9720;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb59388;
p0x7fab8bb597a8 .port I0x600003f71fe0, L_0x600000ff99a0;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb597a8;
p0x7fab8bb59bc8 .port I0x600003f71fe0, L_0x600000f14320;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb59bc8;
p0x7fab8bb59fe8 .port I0x600003f71fe0, L_0x600000f140a0;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb59fe8;
p0x7fab8bb5a408 .port I0x600003f71fe0, L_0x600000f145a0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5a408;
S_0x7fab8977c570 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cccfc0_0 .net8 "Bitline1", 0 0, p0x7fab8bb56598;  1 drivers, strength-aware
v0x600004ccd050_0 .net8 "Bitline2", 0 0, p0x7fab8bb565c8;  1 drivers, strength-aware
v0x600004ccd0e0_0 .net "D", 0 0, L_0x600000f14640;  1 drivers
v0x600004ccd170_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004ccd200_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004ccd290_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004ccd320_0 .net *"_ivl_0", 0 0, L_0x600000ff7980;  1 drivers
o0x7fab8bb56688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccd3b0_0 name=_ivl_2
v0x600004ccd440_0 .net *"_ivl_6", 0 0, L_0x600000ff7ac0;  1 drivers
o0x7fab8bb566e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccd4d0_0 name=_ivl_8
v0x600004ccd560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccd5f0_0 .net "dffOut", 0 0, v0x600004cccea0_0;  1 drivers
v0x600004ccd680_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff7980 .functor MUXZ 1, v0x600004cccea0_0, L_0x600000f14640, L_0x600000fce1c0, C4<>;
L_0x600000ff7a20 .functor MUXZ 1, o0x7fab8bb56688, L_0x600000ff7980, L_0x600000fcebc0, C4<>;
L_0x600000ff7ac0 .functor MUXZ 1, v0x600004cccea0_0, L_0x600000f14640, L_0x600000fce1c0, C4<>;
L_0x600000ff7b60 .functor MUXZ 1, o0x7fab8bb566e8, L_0x600000ff7ac0, L_0x600000fcf5c0, C4<>;
S_0x7fab8977c6e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977c570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cccc60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccccf0_0 .net "d", 0 0, L_0x600000f14640;  alias, 1 drivers
v0x600004cccd80_0 .net "q", 0 0, v0x600004cccea0_0;  alias, 1 drivers
v0x600004ccce10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cccea0_0 .var "state", 0 0;
v0x600004cccf30_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977c850 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ccda70_0 .net8 "Bitline1", 0 0, p0x7fab8bb56a18;  1 drivers, strength-aware
v0x600004ccdb00_0 .net8 "Bitline2", 0 0, p0x7fab8bb56a48;  1 drivers, strength-aware
v0x600004ccdb90_0 .net "D", 0 0, L_0x600000f146e0;  1 drivers
v0x600004ccdc20_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004ccdcb0_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004ccdd40_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004ccddd0_0 .net *"_ivl_0", 0 0, L_0x600000ff7c00;  1 drivers
o0x7fab8bb56aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccde60_0 name=_ivl_2
v0x600004ccdef0_0 .net *"_ivl_6", 0 0, L_0x600000ff7d40;  1 drivers
o0x7fab8bb56b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccdf80_0 name=_ivl_8
v0x600004cce010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cce0a0_0 .net "dffOut", 0 0, v0x600004ccd950_0;  1 drivers
v0x600004cce130_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff7c00 .functor MUXZ 1, v0x600004ccd950_0, L_0x600000f146e0, L_0x600000fce1c0, C4<>;
L_0x600000ff7ca0 .functor MUXZ 1, o0x7fab8bb56aa8, L_0x600000ff7c00, L_0x600000fcebc0, C4<>;
L_0x600000ff7d40 .functor MUXZ 1, v0x600004ccd950_0, L_0x600000f146e0, L_0x600000fce1c0, C4<>;
L_0x600000ff7de0 .functor MUXZ 1, o0x7fab8bb56b08, L_0x600000ff7d40, L_0x600000fcf5c0, C4<>;
S_0x7fab8977c9c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977c850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ccd710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccd7a0_0 .net "d", 0 0, L_0x600000f146e0;  alias, 1 drivers
v0x600004ccd830_0 .net "q", 0 0, v0x600004ccd950_0;  alias, 1 drivers
v0x600004ccd8c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ccd950_0 .var "state", 0 0;
v0x600004ccd9e0_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977cb30 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cce520_0 .net8 "Bitline1", 0 0, p0x7fab8bb56e38;  1 drivers, strength-aware
v0x600004cce5b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb56e68;  1 drivers, strength-aware
v0x600004cce640_0 .net "D", 0 0, L_0x600000f14780;  1 drivers
v0x600004cce6d0_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cce760_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cce7f0_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cce880_0 .net *"_ivl_0", 0 0, L_0x600000ff7e80;  1 drivers
o0x7fab8bb56ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cce910_0 name=_ivl_2
v0x600004cce9a0_0 .net *"_ivl_6", 0 0, L_0x600000ff8000;  1 drivers
o0x7fab8bb56f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccea30_0 name=_ivl_8
v0x600004cceac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cceb50_0 .net "dffOut", 0 0, v0x600004cce400_0;  1 drivers
v0x600004ccebe0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff7e80 .functor MUXZ 1, v0x600004cce400_0, L_0x600000f14780, L_0x600000fce1c0, C4<>;
L_0x600000ff7f20 .functor MUXZ 1, o0x7fab8bb56ec8, L_0x600000ff7e80, L_0x600000fcebc0, C4<>;
L_0x600000ff8000 .functor MUXZ 1, v0x600004cce400_0, L_0x600000f14780, L_0x600000fce1c0, C4<>;
L_0x600000ff80a0 .functor MUXZ 1, o0x7fab8bb56f28, L_0x600000ff8000, L_0x600000fcf5c0, C4<>;
S_0x7fab8977cca0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cce1c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cce250_0 .net "d", 0 0, L_0x600000f14780;  alias, 1 drivers
v0x600004cce2e0_0 .net "q", 0 0, v0x600004cce400_0;  alias, 1 drivers
v0x600004cce370_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cce400_0 .var "state", 0 0;
v0x600004cce490_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977ce10 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ccefd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb57258;  1 drivers, strength-aware
v0x600004ccf060_0 .net8 "Bitline2", 0 0, p0x7fab8bb57288;  1 drivers, strength-aware
v0x600004ccf0f0_0 .net "D", 0 0, L_0x600000f14820;  1 drivers
v0x600004ccf180_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004ccf210_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004ccf2a0_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004ccf330_0 .net *"_ivl_0", 0 0, L_0x600000ff8140;  1 drivers
o0x7fab8bb572e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccf3c0_0 name=_ivl_2
v0x600004ccf450_0 .net *"_ivl_6", 0 0, L_0x600000ff8280;  1 drivers
o0x7fab8bb57348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccf4e0_0 name=_ivl_8
v0x600004ccf570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccf600_0 .net "dffOut", 0 0, v0x600004cceeb0_0;  1 drivers
v0x600004ccf690_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff8140 .functor MUXZ 1, v0x600004cceeb0_0, L_0x600000f14820, L_0x600000fce1c0, C4<>;
L_0x600000ff81e0 .functor MUXZ 1, o0x7fab8bb572e8, L_0x600000ff8140, L_0x600000fcebc0, C4<>;
L_0x600000ff8280 .functor MUXZ 1, v0x600004cceeb0_0, L_0x600000f14820, L_0x600000fce1c0, C4<>;
L_0x600000ff8320 .functor MUXZ 1, o0x7fab8bb57348, L_0x600000ff8280, L_0x600000fcf5c0, C4<>;
S_0x7fab8977cf80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ccec70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cced00_0 .net "d", 0 0, L_0x600000f14820;  alias, 1 drivers
v0x600004cced90_0 .net "q", 0 0, v0x600004cceeb0_0;  alias, 1 drivers
v0x600004ccee20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cceeb0_0 .var "state", 0 0;
v0x600004ccef40_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977d0f0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004ccfa80_0 .net8 "Bitline1", 0 0, p0x7fab8bb57678;  1 drivers, strength-aware
v0x600004ccfb10_0 .net8 "Bitline2", 0 0, p0x7fab8bb576a8;  1 drivers, strength-aware
v0x600004ccfba0_0 .net "D", 0 0, L_0x600000f148c0;  1 drivers
v0x600004ccfc30_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004ccfcc0_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004ccfd50_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004ccfde0_0 .net *"_ivl_0", 0 0, L_0x600000ff83c0;  1 drivers
o0x7fab8bb57708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004ccfe70_0 name=_ivl_2
v0x600004ccff00_0 .net *"_ivl_6", 0 0, L_0x600000ff8500;  1 drivers
o0x7fab8bb57768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd0000_0 name=_ivl_8
v0x600004cd0090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd0120_0 .net "dffOut", 0 0, v0x600004ccf960_0;  1 drivers
v0x600004cd01b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff83c0 .functor MUXZ 1, v0x600004ccf960_0, L_0x600000f148c0, L_0x600000fce1c0, C4<>;
L_0x600000ff8460 .functor MUXZ 1, o0x7fab8bb57708, L_0x600000ff83c0, L_0x600000fcebc0, C4<>;
L_0x600000ff8500 .functor MUXZ 1, v0x600004ccf960_0, L_0x600000f148c0, L_0x600000fce1c0, C4<>;
L_0x600000ff85a0 .functor MUXZ 1, o0x7fab8bb57768, L_0x600000ff8500, L_0x600000fcf5c0, C4<>;
S_0x7fab8977d260 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977d0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004ccf720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004ccf7b0_0 .net "d", 0 0, L_0x600000f148c0;  alias, 1 drivers
v0x600004ccf840_0 .net "q", 0 0, v0x600004ccf960_0;  alias, 1 drivers
v0x600004ccf8d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004ccf960_0 .var "state", 0 0;
v0x600004ccf9f0_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977d3d0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd05a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb57a98;  1 drivers, strength-aware
v0x600004cd0630_0 .net8 "Bitline2", 0 0, p0x7fab8bb57ac8;  1 drivers, strength-aware
v0x600004cd06c0_0 .net "D", 0 0, L_0x600000f14960;  1 drivers
v0x600004cd0750_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd07e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd0870_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd0900_0 .net *"_ivl_0", 0 0, L_0x600000ff8640;  1 drivers
o0x7fab8bb57b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd0990_0 name=_ivl_2
v0x600004cd0a20_0 .net *"_ivl_6", 0 0, L_0x600000ff8780;  1 drivers
o0x7fab8bb57b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd0ab0_0 name=_ivl_8
v0x600004cd0b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd0bd0_0 .net "dffOut", 0 0, v0x600004cd0480_0;  1 drivers
v0x600004cd0c60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff8640 .functor MUXZ 1, v0x600004cd0480_0, L_0x600000f14960, L_0x600000fce1c0, C4<>;
L_0x600000ff86e0 .functor MUXZ 1, o0x7fab8bb57b28, L_0x600000ff8640, L_0x600000fcebc0, C4<>;
L_0x600000ff8780 .functor MUXZ 1, v0x600004cd0480_0, L_0x600000f14960, L_0x600000fce1c0, C4<>;
L_0x600000ff8820 .functor MUXZ 1, o0x7fab8bb57b88, L_0x600000ff8780, L_0x600000fcf5c0, C4<>;
S_0x7fab8977d540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977d3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd0240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd02d0_0 .net "d", 0 0, L_0x600000f14960;  alias, 1 drivers
v0x600004cd0360_0 .net "q", 0 0, v0x600004cd0480_0;  alias, 1 drivers
v0x600004cd03f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd0480_0 .var "state", 0 0;
v0x600004cd0510_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977d6b0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd1050_0 .net8 "Bitline1", 0 0, p0x7fab8bb57eb8;  1 drivers, strength-aware
v0x600004cd10e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb57ee8;  1 drivers, strength-aware
v0x600004cd1170_0 .net "D", 0 0, L_0x600000f14a00;  1 drivers
v0x600004cd1200_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd1290_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd1320_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd13b0_0 .net *"_ivl_0", 0 0, L_0x600000ff88c0;  1 drivers
o0x7fab8bb57f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd1440_0 name=_ivl_2
v0x600004cd14d0_0 .net *"_ivl_6", 0 0, L_0x600000ff8a00;  1 drivers
o0x7fab8bb57fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd1560_0 name=_ivl_8
v0x600004cd15f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd1680_0 .net "dffOut", 0 0, v0x600004cd0f30_0;  1 drivers
v0x600004cd1710_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff88c0 .functor MUXZ 1, v0x600004cd0f30_0, L_0x600000f14a00, L_0x600000fce1c0, C4<>;
L_0x600000ff8960 .functor MUXZ 1, o0x7fab8bb57f48, L_0x600000ff88c0, L_0x600000fcebc0, C4<>;
L_0x600000ff8a00 .functor MUXZ 1, v0x600004cd0f30_0, L_0x600000f14a00, L_0x600000fce1c0, C4<>;
L_0x600000ff8aa0 .functor MUXZ 1, o0x7fab8bb57fa8, L_0x600000ff8a00, L_0x600000fcf5c0, C4<>;
S_0x7fab8977d820 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd0cf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd0d80_0 .net "d", 0 0, L_0x600000f14a00;  alias, 1 drivers
v0x600004cd0e10_0 .net "q", 0 0, v0x600004cd0f30_0;  alias, 1 drivers
v0x600004cd0ea0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd0f30_0 .var "state", 0 0;
v0x600004cd0fc0_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977d990 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd1b00_0 .net8 "Bitline1", 0 0, p0x7fab8bb582d8;  1 drivers, strength-aware
v0x600004cd1b90_0 .net8 "Bitline2", 0 0, p0x7fab8bb58308;  1 drivers, strength-aware
v0x600004cd1c20_0 .net "D", 0 0, L_0x600000f14aa0;  1 drivers
v0x600004cd1cb0_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd1d40_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd1dd0_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd1e60_0 .net *"_ivl_0", 0 0, L_0x600000ff8b40;  1 drivers
o0x7fab8bb58368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd1ef0_0 name=_ivl_2
v0x600004cd1f80_0 .net *"_ivl_6", 0 0, L_0x600000ff8c80;  1 drivers
o0x7fab8bb583c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd2010_0 name=_ivl_8
v0x600004cd20a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd2130_0 .net "dffOut", 0 0, v0x600004cd19e0_0;  1 drivers
v0x600004cd21c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff8b40 .functor MUXZ 1, v0x600004cd19e0_0, L_0x600000f14aa0, L_0x600000fce1c0, C4<>;
L_0x600000ff8be0 .functor MUXZ 1, o0x7fab8bb58368, L_0x600000ff8b40, L_0x600000fcebc0, C4<>;
L_0x600000ff8c80 .functor MUXZ 1, v0x600004cd19e0_0, L_0x600000f14aa0, L_0x600000fce1c0, C4<>;
L_0x600000ff8d20 .functor MUXZ 1, o0x7fab8bb583c8, L_0x600000ff8c80, L_0x600000fcf5c0, C4<>;
S_0x7fab8977db00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977d990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd17a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd1830_0 .net "d", 0 0, L_0x600000f14aa0;  alias, 1 drivers
v0x600004cd18c0_0 .net "q", 0 0, v0x600004cd19e0_0;  alias, 1 drivers
v0x600004cd1950_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd19e0_0 .var "state", 0 0;
v0x600004cd1a70_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977dc70 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd25b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb586f8;  1 drivers, strength-aware
v0x600004cd2640_0 .net8 "Bitline2", 0 0, p0x7fab8bb58728;  1 drivers, strength-aware
v0x600004cd26d0_0 .net "D", 0 0, L_0x600000f14b40;  1 drivers
v0x600004cd2760_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd27f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd2880_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd2910_0 .net *"_ivl_0", 0 0, L_0x600000ff8dc0;  1 drivers
o0x7fab8bb58788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd29a0_0 name=_ivl_2
v0x600004cd2a30_0 .net *"_ivl_6", 0 0, L_0x600000ff8f00;  1 drivers
o0x7fab8bb587e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd2ac0_0 name=_ivl_8
v0x600004cd2b50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd2be0_0 .net "dffOut", 0 0, v0x600004cd2490_0;  1 drivers
v0x600004cd2c70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff8dc0 .functor MUXZ 1, v0x600004cd2490_0, L_0x600000f14b40, L_0x600000fce1c0, C4<>;
L_0x600000ff8e60 .functor MUXZ 1, o0x7fab8bb58788, L_0x600000ff8dc0, L_0x600000fcebc0, C4<>;
L_0x600000ff8f00 .functor MUXZ 1, v0x600004cd2490_0, L_0x600000f14b40, L_0x600000fce1c0, C4<>;
L_0x600000ff8fa0 .functor MUXZ 1, o0x7fab8bb587e8, L_0x600000ff8f00, L_0x600000fcf5c0, C4<>;
S_0x7fab8977dde0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977dc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd2250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd22e0_0 .net "d", 0 0, L_0x600000f14b40;  alias, 1 drivers
v0x600004cd2370_0 .net "q", 0 0, v0x600004cd2490_0;  alias, 1 drivers
v0x600004cd2400_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd2490_0 .var "state", 0 0;
v0x600004cd2520_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977e150 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd3060_0 .net8 "Bitline1", 0 0, p0x7fab8bb58b18;  1 drivers, strength-aware
v0x600004cd30f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb58b48;  1 drivers, strength-aware
v0x600004cd3180_0 .net "D", 0 0, L_0x600000f14be0;  1 drivers
v0x600004cd3210_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd32a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd3330_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd33c0_0 .net *"_ivl_0", 0 0, L_0x600000ff9040;  1 drivers
o0x7fab8bb58ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd3450_0 name=_ivl_2
v0x600004cd34e0_0 .net *"_ivl_6", 0 0, L_0x600000ff9180;  1 drivers
o0x7fab8bb58c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd3570_0 name=_ivl_8
v0x600004cd3600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd3690_0 .net "dffOut", 0 0, v0x600004cd2f40_0;  1 drivers
v0x600004cd3720_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff9040 .functor MUXZ 1, v0x600004cd2f40_0, L_0x600000f14be0, L_0x600000fce1c0, C4<>;
L_0x600000ff90e0 .functor MUXZ 1, o0x7fab8bb58ba8, L_0x600000ff9040, L_0x600000fcebc0, C4<>;
L_0x600000ff9180 .functor MUXZ 1, v0x600004cd2f40_0, L_0x600000f14be0, L_0x600000fce1c0, C4<>;
L_0x600000ff9220 .functor MUXZ 1, o0x7fab8bb58c08, L_0x600000ff9180, L_0x600000fcf5c0, C4<>;
S_0x7fab8977e2c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977e150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd2d00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd2d90_0 .net "d", 0 0, L_0x600000f14be0;  alias, 1 drivers
v0x600004cd2e20_0 .net "q", 0 0, v0x600004cd2f40_0;  alias, 1 drivers
v0x600004cd2eb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd2f40_0 .var "state", 0 0;
v0x600004cd2fd0_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977e430 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd3b10_0 .net8 "Bitline1", 0 0, p0x7fab8bb58f38;  1 drivers, strength-aware
v0x600004cd3ba0_0 .net8 "Bitline2", 0 0, p0x7fab8bb58f68;  1 drivers, strength-aware
v0x600004cd3c30_0 .net "D", 0 0, L_0x600000f14c80;  1 drivers
v0x600004cd3cc0_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd3d50_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd3de0_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd3e70_0 .net *"_ivl_0", 0 0, L_0x600000ff92c0;  1 drivers
o0x7fab8bb58fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd3f00_0 name=_ivl_2
v0x600004cd4000_0 .net *"_ivl_6", 0 0, L_0x600000ff9400;  1 drivers
o0x7fab8bb59028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd4090_0 name=_ivl_8
v0x600004cd4120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd41b0_0 .net "dffOut", 0 0, v0x600004cd39f0_0;  1 drivers
v0x600004cd4240_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff92c0 .functor MUXZ 1, v0x600004cd39f0_0, L_0x600000f14c80, L_0x600000fce1c0, C4<>;
L_0x600000ff9360 .functor MUXZ 1, o0x7fab8bb58fc8, L_0x600000ff92c0, L_0x600000fcebc0, C4<>;
L_0x600000ff9400 .functor MUXZ 1, v0x600004cd39f0_0, L_0x600000f14c80, L_0x600000fce1c0, C4<>;
L_0x600000ff94a0 .functor MUXZ 1, o0x7fab8bb59028, L_0x600000ff9400, L_0x600000fcf5c0, C4<>;
S_0x7fab8977e5a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977e430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd37b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd3840_0 .net "d", 0 0, L_0x600000f14c80;  alias, 1 drivers
v0x600004cd38d0_0 .net "q", 0 0, v0x600004cd39f0_0;  alias, 1 drivers
v0x600004cd3960_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd39f0_0 .var "state", 0 0;
v0x600004cd3a80_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977e710 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd4630_0 .net8 "Bitline1", 0 0, p0x7fab8bb59358;  1 drivers, strength-aware
v0x600004cd46c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb59388;  1 drivers, strength-aware
v0x600004cd4750_0 .net "D", 0 0, L_0x600000f14d20;  1 drivers
v0x600004cd47e0_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd4870_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd4900_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd4990_0 .net *"_ivl_0", 0 0, L_0x600000ff9540;  1 drivers
o0x7fab8bb593e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd4a20_0 name=_ivl_2
v0x600004cd4ab0_0 .net *"_ivl_6", 0 0, L_0x600000ff9680;  1 drivers
o0x7fab8bb59448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd4b40_0 name=_ivl_8
v0x600004cd4bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd4c60_0 .net "dffOut", 0 0, v0x600004cd4510_0;  1 drivers
v0x600004cd4cf0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff9540 .functor MUXZ 1, v0x600004cd4510_0, L_0x600000f14d20, L_0x600000fce1c0, C4<>;
L_0x600000ff95e0 .functor MUXZ 1, o0x7fab8bb593e8, L_0x600000ff9540, L_0x600000fcebc0, C4<>;
L_0x600000ff9680 .functor MUXZ 1, v0x600004cd4510_0, L_0x600000f14d20, L_0x600000fce1c0, C4<>;
L_0x600000ff9720 .functor MUXZ 1, o0x7fab8bb59448, L_0x600000ff9680, L_0x600000fcf5c0, C4<>;
S_0x7fab8977e880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977e710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd42d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd4360_0 .net "d", 0 0, L_0x600000f14d20;  alias, 1 drivers
v0x600004cd43f0_0 .net "q", 0 0, v0x600004cd4510_0;  alias, 1 drivers
v0x600004cd4480_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd4510_0 .var "state", 0 0;
v0x600004cd45a0_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977e9f0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd50e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb59778;  1 drivers, strength-aware
v0x600004cd5170_0 .net8 "Bitline2", 0 0, p0x7fab8bb597a8;  1 drivers, strength-aware
v0x600004cd5200_0 .net "D", 0 0, L_0x600000f14dc0;  1 drivers
v0x600004cd5290_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd5320_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd53b0_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd5440_0 .net *"_ivl_0", 0 0, L_0x600000ff97c0;  1 drivers
o0x7fab8bb59808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd54d0_0 name=_ivl_2
v0x600004cd5560_0 .net *"_ivl_6", 0 0, L_0x600000ff9900;  1 drivers
o0x7fab8bb59868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd55f0_0 name=_ivl_8
v0x600004cd5680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd5710_0 .net "dffOut", 0 0, v0x600004cd4fc0_0;  1 drivers
v0x600004cd57a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff97c0 .functor MUXZ 1, v0x600004cd4fc0_0, L_0x600000f14dc0, L_0x600000fce1c0, C4<>;
L_0x600000ff9860 .functor MUXZ 1, o0x7fab8bb59808, L_0x600000ff97c0, L_0x600000fcebc0, C4<>;
L_0x600000ff9900 .functor MUXZ 1, v0x600004cd4fc0_0, L_0x600000f14dc0, L_0x600000fce1c0, C4<>;
L_0x600000ff99a0 .functor MUXZ 1, o0x7fab8bb59868, L_0x600000ff9900, L_0x600000fcf5c0, C4<>;
S_0x7fab8977eb60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd4d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd4e10_0 .net "d", 0 0, L_0x600000f14dc0;  alias, 1 drivers
v0x600004cd4ea0_0 .net "q", 0 0, v0x600004cd4fc0_0;  alias, 1 drivers
v0x600004cd4f30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd4fc0_0 .var "state", 0 0;
v0x600004cd5050_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977ecd0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd5b90_0 .net8 "Bitline1", 0 0, p0x7fab8bb59b98;  1 drivers, strength-aware
v0x600004cd5c20_0 .net8 "Bitline2", 0 0, p0x7fab8bb59bc8;  1 drivers, strength-aware
v0x600004cd5cb0_0 .net "D", 0 0, L_0x600000f14e60;  1 drivers
v0x600004cd5d40_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd5dd0_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd5e60_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd5ef0_0 .net *"_ivl_0", 0 0, L_0x600000ff9a40;  1 drivers
o0x7fab8bb59c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd5f80_0 name=_ivl_2
v0x600004cd6010_0 .net *"_ivl_6", 0 0, L_0x600000ff9b80;  1 drivers
o0x7fab8bb59c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd60a0_0 name=_ivl_8
v0x600004cd6130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd61c0_0 .net "dffOut", 0 0, v0x600004cd5a70_0;  1 drivers
v0x600004cd6250_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ff9a40 .functor MUXZ 1, v0x600004cd5a70_0, L_0x600000f14e60, L_0x600000fce1c0, C4<>;
L_0x600000ff9ae0 .functor MUXZ 1, o0x7fab8bb59c28, L_0x600000ff9a40, L_0x600000fcebc0, C4<>;
L_0x600000ff9b80 .functor MUXZ 1, v0x600004cd5a70_0, L_0x600000f14e60, L_0x600000fce1c0, C4<>;
L_0x600000f14320 .functor MUXZ 1, o0x7fab8bb59c88, L_0x600000ff9b80, L_0x600000fcf5c0, C4<>;
S_0x7fab8977ee40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd5830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd58c0_0 .net "d", 0 0, L_0x600000f14e60;  alias, 1 drivers
v0x600004cd5950_0 .net "q", 0 0, v0x600004cd5a70_0;  alias, 1 drivers
v0x600004cd59e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd5a70_0 .var "state", 0 0;
v0x600004cd5b00_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977efb0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd6640_0 .net8 "Bitline1", 0 0, p0x7fab8bb59fb8;  1 drivers, strength-aware
v0x600004cd66d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb59fe8;  1 drivers, strength-aware
v0x600004cd6760_0 .net "D", 0 0, L_0x600000f14f00;  1 drivers
v0x600004cd67f0_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd6880_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd6910_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd69a0_0 .net *"_ivl_0", 0 0, L_0x600000f14280;  1 drivers
o0x7fab8bb5a048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd6a30_0 name=_ivl_2
v0x600004cd6ac0_0 .net *"_ivl_6", 0 0, L_0x600000f14140;  1 drivers
o0x7fab8bb5a0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd6b50_0 name=_ivl_8
v0x600004cd6be0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd6c70_0 .net "dffOut", 0 0, v0x600004cd6520_0;  1 drivers
v0x600004cd6d00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f14280 .functor MUXZ 1, v0x600004cd6520_0, L_0x600000f14f00, L_0x600000fce1c0, C4<>;
L_0x600000f141e0 .functor MUXZ 1, o0x7fab8bb5a048, L_0x600000f14280, L_0x600000fcebc0, C4<>;
L_0x600000f14140 .functor MUXZ 1, v0x600004cd6520_0, L_0x600000f14f00, L_0x600000fce1c0, C4<>;
L_0x600000f140a0 .functor MUXZ 1, o0x7fab8bb5a0a8, L_0x600000f14140, L_0x600000fcf5c0, C4<>;
S_0x7fab8977f120 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977efb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd62e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd6370_0 .net "d", 0 0, L_0x600000f14f00;  alias, 1 drivers
v0x600004cd6400_0 .net "q", 0 0, v0x600004cd6520_0;  alias, 1 drivers
v0x600004cd6490_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd6520_0 .var "state", 0 0;
v0x600004cd65b0_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977f290 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8977acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd70f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5a3d8;  1 drivers, strength-aware
v0x600004cd7180_0 .net8 "Bitline2", 0 0, p0x7fab8bb5a408;  1 drivers, strength-aware
v0x600004cd7210_0 .net "D", 0 0, L_0x600000f14fa0;  1 drivers
v0x600004cd72a0_0 .net "ReadEnable1", 0 0, L_0x600000fcebc0;  alias, 1 drivers
v0x600004cd7330_0 .net "ReadEnable2", 0 0, L_0x600000fcf5c0;  alias, 1 drivers
v0x600004cd73c0_0 .net "WriteEnable", 0 0, L_0x600000fce1c0;  alias, 1 drivers
v0x600004cd7450_0 .net *"_ivl_0", 0 0, L_0x600000f143c0;  1 drivers
o0x7fab8bb5a468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd74e0_0 name=_ivl_2
v0x600004cd7570_0 .net *"_ivl_6", 0 0, L_0x600000f14500;  1 drivers
o0x7fab8bb5a4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd7600_0 name=_ivl_8
v0x600004cd7690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd7720_0 .net "dffOut", 0 0, v0x600004cd6fd0_0;  1 drivers
v0x600004cd77b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f143c0 .functor MUXZ 1, v0x600004cd6fd0_0, L_0x600000f14fa0, L_0x600000fce1c0, C4<>;
L_0x600000f14460 .functor MUXZ 1, o0x7fab8bb5a468, L_0x600000f143c0, L_0x600000fcebc0, C4<>;
L_0x600000f14500 .functor MUXZ 1, v0x600004cd6fd0_0, L_0x600000f14fa0, L_0x600000fce1c0, C4<>;
L_0x600000f145a0 .functor MUXZ 1, o0x7fab8bb5a4c8, L_0x600000f14500, L_0x600000fcf5c0, C4<>;
S_0x7fab8977f400 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977f290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd6d90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd6e20_0 .net "d", 0 0, L_0x600000f14fa0;  alias, 1 drivers
v0x600004cd6eb0_0 .net "q", 0 0, v0x600004cd6fd0_0;  alias, 1 drivers
v0x600004cd6f40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd6fd0_0 .var "state", 0 0;
v0x600004cd7060_0 .net "wen", 0 0, L_0x600000fce1c0;  alias, 1 drivers
S_0x7fab8977df50 .scope module, "regArray[9]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004cf20a0_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004cf2130_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004cf21c0_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004cf2250_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  1 drivers
v0x600004cf22e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  1 drivers
v0x600004cf2370_0 .net "WriteReg", 0 0, L_0x600000fce260;  1 drivers
v0x600004cf2400_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf2490_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f17840 .part L_0x60000082c6e0, 0, 1;
L_0x600000f178e0 .part L_0x60000082c6e0, 1, 1;
L_0x600000f17980 .part L_0x60000082c6e0, 2, 1;
L_0x600000f17a20 .part L_0x60000082c6e0, 3, 1;
L_0x600000f17ac0 .part L_0x60000082c6e0, 4, 1;
L_0x600000f17b60 .part L_0x60000082c6e0, 5, 1;
L_0x600000f17c00 .part L_0x60000082c6e0, 6, 1;
L_0x600000f17ca0 .part L_0x60000082c6e0, 7, 1;
L_0x600000f17d40 .part L_0x60000082c6e0, 8, 1;
L_0x600000f17de0 .part L_0x60000082c6e0, 9, 1;
L_0x600000f17e80 .part L_0x60000082c6e0, 10, 1;
L_0x600000f17f20 .part L_0x60000082c6e0, 11, 1;
L_0x600000ffc000 .part L_0x60000082c6e0, 12, 1;
L_0x600000ffc0a0 .part L_0x60000082c6e0, 13, 1;
L_0x600000ffc140 .part L_0x60000082c6e0, 14, 1;
L_0x600000ffc1e0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb5a9a8 .port I0x600003f12000, L_0x600000f150e0;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5a9a8;
p0x7fab8bb5ae28 .port I0x600003f12000, L_0x600000f15360;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5ae28;
p0x7fab8bb5b248 .port I0x600003f12000, L_0x600000f155e0;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5b248;
p0x7fab8bb5b668 .port I0x600003f12000, L_0x600000f15860;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5b668;
p0x7fab8bb5ba88 .port I0x600003f12000, L_0x600000f15ae0;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5ba88;
p0x7fab8bb5bea8 .port I0x600003f12000, L_0x600000f15d60;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5bea8;
p0x7fab8bb5c2c8 .port I0x600003f12000, L_0x600000f15fe0;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5c2c8;
p0x7fab8bb5c6e8 .port I0x600003f12000, L_0x600000f16260;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5c6e8;
p0x7fab8bb5cb08 .port I0x600003f12000, L_0x600000f164e0;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5cb08;
p0x7fab8bb5cf28 .port I0x600003f12000, L_0x600000f16760;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5cf28;
p0x7fab8bb5d348 .port I0x600003f12000, L_0x600000f169e0;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5d348;
p0x7fab8bb5d768 .port I0x600003f12000, L_0x600000f16c60;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5d768;
p0x7fab8bb5db88 .port I0x600003f12000, L_0x600000f16ee0;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5db88;
p0x7fab8bb5dfa8 .port I0x600003f12000, L_0x600000f17160;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5dfa8;
p0x7fab8bb5e3c8 .port I0x600003f12000, L_0x600000f173e0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5e3c8;
p0x7fab8bb5e7e8 .port I0x600003f12000, L_0x600000f17660;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5e7e8;
p0x7fab8bb5a9d8 .port I0x600003f71fe0, L_0x600000f15220;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5a9d8;
p0x7fab8bb5ae58 .port I0x600003f71fe0, L_0x600000f154a0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5ae58;
p0x7fab8bb5b278 .port I0x600003f71fe0, L_0x600000f15720;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5b278;
p0x7fab8bb5b698 .port I0x600003f71fe0, L_0x600000f159a0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5b698;
p0x7fab8bb5bab8 .port I0x600003f71fe0, L_0x600000f15c20;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5bab8;
p0x7fab8bb5bed8 .port I0x600003f71fe0, L_0x600000f15ea0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5bed8;
p0x7fab8bb5c2f8 .port I0x600003f71fe0, L_0x600000f16120;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5c2f8;
p0x7fab8bb5c718 .port I0x600003f71fe0, L_0x600000f163a0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5c718;
p0x7fab8bb5cb38 .port I0x600003f71fe0, L_0x600000f16620;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5cb38;
p0x7fab8bb5cf58 .port I0x600003f71fe0, L_0x600000f168a0;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5cf58;
p0x7fab8bb5d378 .port I0x600003f71fe0, L_0x600000f16b20;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5d378;
p0x7fab8bb5d798 .port I0x600003f71fe0, L_0x600000f16da0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5d798;
p0x7fab8bb5dbb8 .port I0x600003f71fe0, L_0x600000f17020;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5dbb8;
p0x7fab8bb5dfd8 .port I0x600003f71fe0, L_0x600000f172a0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5dfd8;
p0x7fab8bb5e3f8 .port I0x600003f71fe0, L_0x600000f17520;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5e3f8;
p0x7fab8bb5e818 .port I0x600003f71fe0, L_0x600000f177a0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5e818;
S_0x7fab8977f970 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd8090_0 .net8 "Bitline1", 0 0, p0x7fab8bb5a9a8;  1 drivers, strength-aware
v0x600004cd8120_0 .net8 "Bitline2", 0 0, p0x7fab8bb5a9d8;  1 drivers, strength-aware
v0x600004cd81b0_0 .net "D", 0 0, L_0x600000f17840;  1 drivers
v0x600004cd8240_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cd82d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cd8360_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cd83f0_0 .net *"_ivl_0", 0 0, L_0x600000f15040;  1 drivers
o0x7fab8bb5aa98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd8480_0 name=_ivl_2
v0x600004cd8510_0 .net *"_ivl_6", 0 0, L_0x600000f15180;  1 drivers
o0x7fab8bb5aaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd85a0_0 name=_ivl_8
v0x600004cd8630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd86c0_0 .net "dffOut", 0 0, v0x600004cd7f00_0;  1 drivers
v0x600004cd8750_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f15040 .functor MUXZ 1, v0x600004cd7f00_0, L_0x600000f17840, L_0x600000fce260, C4<>;
L_0x600000f150e0 .functor MUXZ 1, o0x7fab8bb5aa98, L_0x600000f15040, L_0x600000fcec60, C4<>;
L_0x600000f15180 .functor MUXZ 1, v0x600004cd7f00_0, L_0x600000f17840, L_0x600000fce260, C4<>;
L_0x600000f15220 .functor MUXZ 1, o0x7fab8bb5aaf8, L_0x600000f15180, L_0x600000fcf660, C4<>;
S_0x7fab8977fae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977f970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd7cc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd7d50_0 .net "d", 0 0, L_0x600000f17840;  alias, 1 drivers
v0x600004cd7de0_0 .net "q", 0 0, v0x600004cd7f00_0;  alias, 1 drivers
v0x600004cd7e70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd7f00_0 .var "state", 0 0;
v0x600004cd8000_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab8977fc50 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd8b40_0 .net8 "Bitline1", 0 0, p0x7fab8bb5ae28;  1 drivers, strength-aware
v0x600004cd8bd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb5ae58;  1 drivers, strength-aware
v0x600004cd8c60_0 .net "D", 0 0, L_0x600000f178e0;  1 drivers
v0x600004cd8cf0_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cd8d80_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cd8e10_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cd8ea0_0 .net *"_ivl_0", 0 0, L_0x600000f152c0;  1 drivers
o0x7fab8bb5aeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd8f30_0 name=_ivl_2
v0x600004cd8fc0_0 .net *"_ivl_6", 0 0, L_0x600000f15400;  1 drivers
o0x7fab8bb5af18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd9050_0 name=_ivl_8
v0x600004cd90e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd9170_0 .net "dffOut", 0 0, v0x600004cd8a20_0;  1 drivers
v0x600004cd9200_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f152c0 .functor MUXZ 1, v0x600004cd8a20_0, L_0x600000f178e0, L_0x600000fce260, C4<>;
L_0x600000f15360 .functor MUXZ 1, o0x7fab8bb5aeb8, L_0x600000f152c0, L_0x600000fcec60, C4<>;
L_0x600000f15400 .functor MUXZ 1, v0x600004cd8a20_0, L_0x600000f178e0, L_0x600000fce260, C4<>;
L_0x600000f154a0 .functor MUXZ 1, o0x7fab8bb5af18, L_0x600000f15400, L_0x600000fcf660, C4<>;
S_0x7fab8977fdc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977fc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd87e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd8870_0 .net "d", 0 0, L_0x600000f178e0;  alias, 1 drivers
v0x600004cd8900_0 .net "q", 0 0, v0x600004cd8a20_0;  alias, 1 drivers
v0x600004cd8990_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd8a20_0 .var "state", 0 0;
v0x600004cd8ab0_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab8977ff30 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cd95f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5b248;  1 drivers, strength-aware
v0x600004cd9680_0 .net8 "Bitline2", 0 0, p0x7fab8bb5b278;  1 drivers, strength-aware
v0x600004cd9710_0 .net "D", 0 0, L_0x600000f17980;  1 drivers
v0x600004cd97a0_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cd9830_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cd98c0_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cd9950_0 .net *"_ivl_0", 0 0, L_0x600000f15540;  1 drivers
o0x7fab8bb5b2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd99e0_0 name=_ivl_2
v0x600004cd9a70_0 .net *"_ivl_6", 0 0, L_0x600000f15680;  1 drivers
o0x7fab8bb5b338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cd9b00_0 name=_ivl_8
v0x600004cd9b90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd9c20_0 .net "dffOut", 0 0, v0x600004cd94d0_0;  1 drivers
v0x600004cd9cb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f15540 .functor MUXZ 1, v0x600004cd94d0_0, L_0x600000f17980, L_0x600000fce260, C4<>;
L_0x600000f155e0 .functor MUXZ 1, o0x7fab8bb5b2d8, L_0x600000f15540, L_0x600000fcec60, C4<>;
L_0x600000f15680 .functor MUXZ 1, v0x600004cd94d0_0, L_0x600000f17980, L_0x600000fce260, C4<>;
L_0x600000f15720 .functor MUXZ 1, o0x7fab8bb5b338, L_0x600000f15680, L_0x600000fcf660, C4<>;
S_0x7fab897800a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8977ff30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd9290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd9320_0 .net "d", 0 0, L_0x600000f17980;  alias, 1 drivers
v0x600004cd93b0_0 .net "q", 0 0, v0x600004cd94d0_0;  alias, 1 drivers
v0x600004cd9440_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd94d0_0 .var "state", 0 0;
v0x600004cd9560_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab89780210 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cda0a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5b668;  1 drivers, strength-aware
v0x600004cda130_0 .net8 "Bitline2", 0 0, p0x7fab8bb5b698;  1 drivers, strength-aware
v0x600004cda1c0_0 .net "D", 0 0, L_0x600000f17a20;  1 drivers
v0x600004cda250_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cda2e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cda370_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cda400_0 .net *"_ivl_0", 0 0, L_0x600000f157c0;  1 drivers
o0x7fab8bb5b6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cda490_0 name=_ivl_2
v0x600004cda520_0 .net *"_ivl_6", 0 0, L_0x600000f15900;  1 drivers
o0x7fab8bb5b758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cda5b0_0 name=_ivl_8
v0x600004cda640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cda6d0_0 .net "dffOut", 0 0, v0x600004cd9f80_0;  1 drivers
v0x600004cda760_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f157c0 .functor MUXZ 1, v0x600004cd9f80_0, L_0x600000f17a20, L_0x600000fce260, C4<>;
L_0x600000f15860 .functor MUXZ 1, o0x7fab8bb5b6f8, L_0x600000f157c0, L_0x600000fcec60, C4<>;
L_0x600000f15900 .functor MUXZ 1, v0x600004cd9f80_0, L_0x600000f17a20, L_0x600000fce260, C4<>;
L_0x600000f159a0 .functor MUXZ 1, o0x7fab8bb5b758, L_0x600000f15900, L_0x600000fcf660, C4<>;
S_0x7fab89780380 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89780210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cd9d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cd9dd0_0 .net "d", 0 0, L_0x600000f17a20;  alias, 1 drivers
v0x600004cd9e60_0 .net "q", 0 0, v0x600004cd9f80_0;  alias, 1 drivers
v0x600004cd9ef0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cd9f80_0 .var "state", 0 0;
v0x600004cda010_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab897804f0 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cdab50_0 .net8 "Bitline1", 0 0, p0x7fab8bb5ba88;  1 drivers, strength-aware
v0x600004cdabe0_0 .net8 "Bitline2", 0 0, p0x7fab8bb5bab8;  1 drivers, strength-aware
v0x600004cdac70_0 .net "D", 0 0, L_0x600000f17ac0;  1 drivers
v0x600004cdad00_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cdad90_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cdae20_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cdaeb0_0 .net *"_ivl_0", 0 0, L_0x600000f15a40;  1 drivers
o0x7fab8bb5bb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdaf40_0 name=_ivl_2
v0x600004cdafd0_0 .net *"_ivl_6", 0 0, L_0x600000f15b80;  1 drivers
o0x7fab8bb5bb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdb060_0 name=_ivl_8
v0x600004cdb0f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdb180_0 .net "dffOut", 0 0, v0x600004cdaa30_0;  1 drivers
v0x600004cdb210_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f15a40 .functor MUXZ 1, v0x600004cdaa30_0, L_0x600000f17ac0, L_0x600000fce260, C4<>;
L_0x600000f15ae0 .functor MUXZ 1, o0x7fab8bb5bb18, L_0x600000f15a40, L_0x600000fcec60, C4<>;
L_0x600000f15b80 .functor MUXZ 1, v0x600004cdaa30_0, L_0x600000f17ac0, L_0x600000fce260, C4<>;
L_0x600000f15c20 .functor MUXZ 1, o0x7fab8bb5bb78, L_0x600000f15b80, L_0x600000fcf660, C4<>;
S_0x7fab89780660 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897804f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cda7f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cda880_0 .net "d", 0 0, L_0x600000f17ac0;  alias, 1 drivers
v0x600004cda910_0 .net "q", 0 0, v0x600004cdaa30_0;  alias, 1 drivers
v0x600004cda9a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cdaa30_0 .var "state", 0 0;
v0x600004cdaac0_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab897807d0 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cdb600_0 .net8 "Bitline1", 0 0, p0x7fab8bb5bea8;  1 drivers, strength-aware
v0x600004cdb690_0 .net8 "Bitline2", 0 0, p0x7fab8bb5bed8;  1 drivers, strength-aware
v0x600004cdb720_0 .net "D", 0 0, L_0x600000f17b60;  1 drivers
v0x600004cdb7b0_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cdb840_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cdb8d0_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cdb960_0 .net *"_ivl_0", 0 0, L_0x600000f15cc0;  1 drivers
o0x7fab8bb5bf38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdb9f0_0 name=_ivl_2
v0x600004cdba80_0 .net *"_ivl_6", 0 0, L_0x600000f15e00;  1 drivers
o0x7fab8bb5bf98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdbb10_0 name=_ivl_8
v0x600004cdbba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdbc30_0 .net "dffOut", 0 0, v0x600004cdb4e0_0;  1 drivers
v0x600004cdbcc0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f15cc0 .functor MUXZ 1, v0x600004cdb4e0_0, L_0x600000f17b60, L_0x600000fce260, C4<>;
L_0x600000f15d60 .functor MUXZ 1, o0x7fab8bb5bf38, L_0x600000f15cc0, L_0x600000fcec60, C4<>;
L_0x600000f15e00 .functor MUXZ 1, v0x600004cdb4e0_0, L_0x600000f17b60, L_0x600000fce260, C4<>;
L_0x600000f15ea0 .functor MUXZ 1, o0x7fab8bb5bf98, L_0x600000f15e00, L_0x600000fcf660, C4<>;
S_0x7fab89780940 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897807d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cdb2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdb330_0 .net "d", 0 0, L_0x600000f17b60;  alias, 1 drivers
v0x600004cdb3c0_0 .net "q", 0 0, v0x600004cdb4e0_0;  alias, 1 drivers
v0x600004cdb450_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cdb4e0_0 .var "state", 0 0;
v0x600004cdb570_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab89780ab0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cdc120_0 .net8 "Bitline1", 0 0, p0x7fab8bb5c2c8;  1 drivers, strength-aware
v0x600004cdc1b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb5c2f8;  1 drivers, strength-aware
v0x600004cdc240_0 .net "D", 0 0, L_0x600000f17c00;  1 drivers
v0x600004cdc2d0_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cdc360_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cdc3f0_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cdc480_0 .net *"_ivl_0", 0 0, L_0x600000f15f40;  1 drivers
o0x7fab8bb5c358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdc510_0 name=_ivl_2
v0x600004cdc5a0_0 .net *"_ivl_6", 0 0, L_0x600000f16080;  1 drivers
o0x7fab8bb5c3b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdc630_0 name=_ivl_8
v0x600004cdc6c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdc750_0 .net "dffOut", 0 0, v0x600004cdc000_0;  1 drivers
v0x600004cdc7e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f15f40 .functor MUXZ 1, v0x600004cdc000_0, L_0x600000f17c00, L_0x600000fce260, C4<>;
L_0x600000f15fe0 .functor MUXZ 1, o0x7fab8bb5c358, L_0x600000f15f40, L_0x600000fcec60, C4<>;
L_0x600000f16080 .functor MUXZ 1, v0x600004cdc000_0, L_0x600000f17c00, L_0x600000fce260, C4<>;
L_0x600000f16120 .functor MUXZ 1, o0x7fab8bb5c3b8, L_0x600000f16080, L_0x600000fcf660, C4<>;
S_0x7fab89780c20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89780ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cdbd50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdbde0_0 .net "d", 0 0, L_0x600000f17c00;  alias, 1 drivers
v0x600004cdbe70_0 .net "q", 0 0, v0x600004cdc000_0;  alias, 1 drivers
v0x600004cdbf00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cdc000_0 .var "state", 0 0;
v0x600004cdc090_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab89780d90 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cdcbd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5c6e8;  1 drivers, strength-aware
v0x600004cdcc60_0 .net8 "Bitline2", 0 0, p0x7fab8bb5c718;  1 drivers, strength-aware
v0x600004cdccf0_0 .net "D", 0 0, L_0x600000f17ca0;  1 drivers
v0x600004cdcd80_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cdce10_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cdcea0_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cdcf30_0 .net *"_ivl_0", 0 0, L_0x600000f161c0;  1 drivers
o0x7fab8bb5c778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdcfc0_0 name=_ivl_2
v0x600004cdd050_0 .net *"_ivl_6", 0 0, L_0x600000f16300;  1 drivers
o0x7fab8bb5c7d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdd0e0_0 name=_ivl_8
v0x600004cdd170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdd200_0 .net "dffOut", 0 0, v0x600004cdcab0_0;  1 drivers
v0x600004cdd290_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f161c0 .functor MUXZ 1, v0x600004cdcab0_0, L_0x600000f17ca0, L_0x600000fce260, C4<>;
L_0x600000f16260 .functor MUXZ 1, o0x7fab8bb5c778, L_0x600000f161c0, L_0x600000fcec60, C4<>;
L_0x600000f16300 .functor MUXZ 1, v0x600004cdcab0_0, L_0x600000f17ca0, L_0x600000fce260, C4<>;
L_0x600000f163a0 .functor MUXZ 1, o0x7fab8bb5c7d8, L_0x600000f16300, L_0x600000fcf660, C4<>;
S_0x7fab89780f00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89780d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cdc870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdc900_0 .net "d", 0 0, L_0x600000f17ca0;  alias, 1 drivers
v0x600004cdc990_0 .net "q", 0 0, v0x600004cdcab0_0;  alias, 1 drivers
v0x600004cdca20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cdcab0_0 .var "state", 0 0;
v0x600004cdcb40_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab89781070 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cdd680_0 .net8 "Bitline1", 0 0, p0x7fab8bb5cb08;  1 drivers, strength-aware
v0x600004cdd710_0 .net8 "Bitline2", 0 0, p0x7fab8bb5cb38;  1 drivers, strength-aware
v0x600004cdd7a0_0 .net "D", 0 0, L_0x600000f17d40;  1 drivers
v0x600004cdd830_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cdd8c0_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cdd950_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cdd9e0_0 .net *"_ivl_0", 0 0, L_0x600000f16440;  1 drivers
o0x7fab8bb5cb98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdda70_0 name=_ivl_2
v0x600004cddb00_0 .net *"_ivl_6", 0 0, L_0x600000f16580;  1 drivers
o0x7fab8bb5cbf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cddb90_0 name=_ivl_8
v0x600004cddc20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cddcb0_0 .net "dffOut", 0 0, v0x600004cdd560_0;  1 drivers
v0x600004cddd40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f16440 .functor MUXZ 1, v0x600004cdd560_0, L_0x600000f17d40, L_0x600000fce260, C4<>;
L_0x600000f164e0 .functor MUXZ 1, o0x7fab8bb5cb98, L_0x600000f16440, L_0x600000fcec60, C4<>;
L_0x600000f16580 .functor MUXZ 1, v0x600004cdd560_0, L_0x600000f17d40, L_0x600000fce260, C4<>;
L_0x600000f16620 .functor MUXZ 1, o0x7fab8bb5cbf8, L_0x600000f16580, L_0x600000fcf660, C4<>;
S_0x7fab897811e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89781070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cdd320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdd3b0_0 .net "d", 0 0, L_0x600000f17d40;  alias, 1 drivers
v0x600004cdd440_0 .net "q", 0 0, v0x600004cdd560_0;  alias, 1 drivers
v0x600004cdd4d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cdd560_0 .var "state", 0 0;
v0x600004cdd5f0_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab89781550 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cde130_0 .net8 "Bitline1", 0 0, p0x7fab8bb5cf28;  1 drivers, strength-aware
v0x600004cde1c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb5cf58;  1 drivers, strength-aware
v0x600004cde250_0 .net "D", 0 0, L_0x600000f17de0;  1 drivers
v0x600004cde2e0_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cde370_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cde400_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cde490_0 .net *"_ivl_0", 0 0, L_0x600000f166c0;  1 drivers
o0x7fab8bb5cfb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cde520_0 name=_ivl_2
v0x600004cde5b0_0 .net *"_ivl_6", 0 0, L_0x600000f16800;  1 drivers
o0x7fab8bb5d018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cde640_0 name=_ivl_8
v0x600004cde6d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cde760_0 .net "dffOut", 0 0, v0x600004cde010_0;  1 drivers
v0x600004cde7f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f166c0 .functor MUXZ 1, v0x600004cde010_0, L_0x600000f17de0, L_0x600000fce260, C4<>;
L_0x600000f16760 .functor MUXZ 1, o0x7fab8bb5cfb8, L_0x600000f166c0, L_0x600000fcec60, C4<>;
L_0x600000f16800 .functor MUXZ 1, v0x600004cde010_0, L_0x600000f17de0, L_0x600000fce260, C4<>;
L_0x600000f168a0 .functor MUXZ 1, o0x7fab8bb5d018, L_0x600000f16800, L_0x600000fcf660, C4<>;
S_0x7fab897816c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89781550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cdddd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdde60_0 .net "d", 0 0, L_0x600000f17de0;  alias, 1 drivers
v0x600004cddef0_0 .net "q", 0 0, v0x600004cde010_0;  alias, 1 drivers
v0x600004cddf80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cde010_0 .var "state", 0 0;
v0x600004cde0a0_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab89781830 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cdebe0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5d348;  1 drivers, strength-aware
v0x600004cdec70_0 .net8 "Bitline2", 0 0, p0x7fab8bb5d378;  1 drivers, strength-aware
v0x600004cded00_0 .net "D", 0 0, L_0x600000f17e80;  1 drivers
v0x600004cded90_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cdee20_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cdeeb0_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cdef40_0 .net *"_ivl_0", 0 0, L_0x600000f16940;  1 drivers
o0x7fab8bb5d3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdefd0_0 name=_ivl_2
v0x600004cdf060_0 .net *"_ivl_6", 0 0, L_0x600000f16a80;  1 drivers
o0x7fab8bb5d438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdf0f0_0 name=_ivl_8
v0x600004cdf180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdf210_0 .net "dffOut", 0 0, v0x600004cdeac0_0;  1 drivers
v0x600004cdf2a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f16940 .functor MUXZ 1, v0x600004cdeac0_0, L_0x600000f17e80, L_0x600000fce260, C4<>;
L_0x600000f169e0 .functor MUXZ 1, o0x7fab8bb5d3d8, L_0x600000f16940, L_0x600000fcec60, C4<>;
L_0x600000f16a80 .functor MUXZ 1, v0x600004cdeac0_0, L_0x600000f17e80, L_0x600000fce260, C4<>;
L_0x600000f16b20 .functor MUXZ 1, o0x7fab8bb5d438, L_0x600000f16a80, L_0x600000fcf660, C4<>;
S_0x7fab897819a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89781830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cde880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cde910_0 .net "d", 0 0, L_0x600000f17e80;  alias, 1 drivers
v0x600004cde9a0_0 .net "q", 0 0, v0x600004cdeac0_0;  alias, 1 drivers
v0x600004cdea30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cdeac0_0 .var "state", 0 0;
v0x600004cdeb50_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab89781b10 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cdf690_0 .net8 "Bitline1", 0 0, p0x7fab8bb5d768;  1 drivers, strength-aware
v0x600004cdf720_0 .net8 "Bitline2", 0 0, p0x7fab8bb5d798;  1 drivers, strength-aware
v0x600004cdf7b0_0 .net "D", 0 0, L_0x600000f17f20;  1 drivers
v0x600004cdf840_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cdf8d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cdf960_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cdf9f0_0 .net *"_ivl_0", 0 0, L_0x600000f16bc0;  1 drivers
o0x7fab8bb5d7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdfa80_0 name=_ivl_2
v0x600004cdfb10_0 .net *"_ivl_6", 0 0, L_0x600000f16d00;  1 drivers
o0x7fab8bb5d858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cdfba0_0 name=_ivl_8
v0x600004cdfc30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdfcc0_0 .net "dffOut", 0 0, v0x600004cdf570_0;  1 drivers
v0x600004cdfd50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f16bc0 .functor MUXZ 1, v0x600004cdf570_0, L_0x600000f17f20, L_0x600000fce260, C4<>;
L_0x600000f16c60 .functor MUXZ 1, o0x7fab8bb5d7f8, L_0x600000f16bc0, L_0x600000fcec60, C4<>;
L_0x600000f16d00 .functor MUXZ 1, v0x600004cdf570_0, L_0x600000f17f20, L_0x600000fce260, C4<>;
L_0x600000f16da0 .functor MUXZ 1, o0x7fab8bb5d858, L_0x600000f16d00, L_0x600000fcf660, C4<>;
S_0x7fab89781c80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89781b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cdf330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdf3c0_0 .net "d", 0 0, L_0x600000f17f20;  alias, 1 drivers
v0x600004cdf450_0 .net "q", 0 0, v0x600004cdf570_0;  alias, 1 drivers
v0x600004cdf4e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cdf570_0 .var "state", 0 0;
v0x600004cdf600_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab89781df0 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d201b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5db88;  1 drivers, strength-aware
v0x600004d20240_0 .net8 "Bitline2", 0 0, p0x7fab8bb5dbb8;  1 drivers, strength-aware
v0x600004d202d0_0 .net "D", 0 0, L_0x600000ffc000;  1 drivers
v0x600004d20360_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004d203f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004d20480_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004d20510_0 .net *"_ivl_0", 0 0, L_0x600000f16e40;  1 drivers
o0x7fab8bb5dc18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d205a0_0 name=_ivl_2
v0x600004d20630_0 .net *"_ivl_6", 0 0, L_0x600000f16f80;  1 drivers
o0x7fab8bb5dc78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d206c0_0 name=_ivl_8
v0x600004d20750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d207e0_0 .net "dffOut", 0 0, v0x600004d20090_0;  1 drivers
v0x600004d20870_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f16e40 .functor MUXZ 1, v0x600004d20090_0, L_0x600000ffc000, L_0x600000fce260, C4<>;
L_0x600000f16ee0 .functor MUXZ 1, o0x7fab8bb5dc18, L_0x600000f16e40, L_0x600000fcec60, C4<>;
L_0x600000f16f80 .functor MUXZ 1, v0x600004d20090_0, L_0x600000ffc000, L_0x600000fce260, C4<>;
L_0x600000f17020 .functor MUXZ 1, o0x7fab8bb5dc78, L_0x600000f16f80, L_0x600000fcf660, C4<>;
S_0x7fab89781f60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab89781df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cdfde0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cdfe70_0 .net "d", 0 0, L_0x600000ffc000;  alias, 1 drivers
v0x600004cdff00_0 .net "q", 0 0, v0x600004d20090_0;  alias, 1 drivers
v0x600004d20000_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d20090_0 .var "state", 0 0;
v0x600004d20120_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab897820d0 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d20c60_0 .net8 "Bitline1", 0 0, p0x7fab8bb5dfa8;  1 drivers, strength-aware
v0x600004d20cf0_0 .net8 "Bitline2", 0 0, p0x7fab8bb5dfd8;  1 drivers, strength-aware
v0x600004d20d80_0 .net "D", 0 0, L_0x600000ffc0a0;  1 drivers
v0x600004d20e10_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004d20ea0_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004d20f30_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004d20fc0_0 .net *"_ivl_0", 0 0, L_0x600000f170c0;  1 drivers
o0x7fab8bb5e038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf07e0_0 name=_ivl_2
v0x600004cf0870_0 .net *"_ivl_6", 0 0, L_0x600000f17200;  1 drivers
o0x7fab8bb5e098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf0900_0 name=_ivl_8
v0x600004cf0990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf0a20_0 .net "dffOut", 0 0, v0x600004d20b40_0;  1 drivers
v0x600004cf0ab0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f170c0 .functor MUXZ 1, v0x600004d20b40_0, L_0x600000ffc0a0, L_0x600000fce260, C4<>;
L_0x600000f17160 .functor MUXZ 1, o0x7fab8bb5e038, L_0x600000f170c0, L_0x600000fcec60, C4<>;
L_0x600000f17200 .functor MUXZ 1, v0x600004d20b40_0, L_0x600000ffc0a0, L_0x600000fce260, C4<>;
L_0x600000f172a0 .functor MUXZ 1, o0x7fab8bb5e098, L_0x600000f17200, L_0x600000fcf660, C4<>;
S_0x7fab89782240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab897820d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d20900_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d20990_0 .net "d", 0 0, L_0x600000ffc0a0;  alias, 1 drivers
v0x600004d20a20_0 .net "q", 0 0, v0x600004d20b40_0;  alias, 1 drivers
v0x600004d20ab0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d20b40_0 .var "state", 0 0;
v0x600004d20bd0_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab8ba37070 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf0ea0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5e3c8;  1 drivers, strength-aware
v0x600004cf0f30_0 .net8 "Bitline2", 0 0, p0x7fab8bb5e3f8;  1 drivers, strength-aware
v0x600004cf0fc0_0 .net "D", 0 0, L_0x600000ffc140;  1 drivers
v0x600004cf1050_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cf10e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cf1170_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cf1200_0 .net *"_ivl_0", 0 0, L_0x600000f17340;  1 drivers
o0x7fab8bb5e458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf1290_0 name=_ivl_2
v0x600004cf1320_0 .net *"_ivl_6", 0 0, L_0x600000f17480;  1 drivers
o0x7fab8bb5e4b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf13b0_0 name=_ivl_8
v0x600004cf1440_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf14d0_0 .net "dffOut", 0 0, v0x600004cf0d80_0;  1 drivers
v0x600004cf1560_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f17340 .functor MUXZ 1, v0x600004cf0d80_0, L_0x600000ffc140, L_0x600000fce260, C4<>;
L_0x600000f173e0 .functor MUXZ 1, o0x7fab8bb5e458, L_0x600000f17340, L_0x600000fcec60, C4<>;
L_0x600000f17480 .functor MUXZ 1, v0x600004cf0d80_0, L_0x600000ffc140, L_0x600000fce260, C4<>;
L_0x600000f17520 .functor MUXZ 1, o0x7fab8bb5e4b8, L_0x600000f17480, L_0x600000fcf660, C4<>;
S_0x7fab8ba371e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba37070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf0b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf0bd0_0 .net "d", 0 0, L_0x600000ffc140;  alias, 1 drivers
v0x600004cf0c60_0 .net "q", 0 0, v0x600004cf0d80_0;  alias, 1 drivers
v0x600004cf0cf0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf0d80_0 .var "state", 0 0;
v0x600004cf0e10_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab8ba37350 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8977df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf1950_0 .net8 "Bitline1", 0 0, p0x7fab8bb5e7e8;  1 drivers, strength-aware
v0x600004cf19e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb5e818;  1 drivers, strength-aware
v0x600004cf1a70_0 .net "D", 0 0, L_0x600000ffc1e0;  1 drivers
v0x600004cf1b00_0 .net "ReadEnable1", 0 0, L_0x600000fcec60;  alias, 1 drivers
v0x600004cf1b90_0 .net "ReadEnable2", 0 0, L_0x600000fcf660;  alias, 1 drivers
v0x600004cf1c20_0 .net "WriteEnable", 0 0, L_0x600000fce260;  alias, 1 drivers
v0x600004cf1cb0_0 .net *"_ivl_0", 0 0, L_0x600000f175c0;  1 drivers
o0x7fab8bb5e878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf1d40_0 name=_ivl_2
v0x600004cf1dd0_0 .net *"_ivl_6", 0 0, L_0x600000f17700;  1 drivers
o0x7fab8bb5e8d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf1e60_0 name=_ivl_8
v0x600004cf1ef0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf1f80_0 .net "dffOut", 0 0, v0x600004cf1830_0;  1 drivers
v0x600004cf2010_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f175c0 .functor MUXZ 1, v0x600004cf1830_0, L_0x600000ffc1e0, L_0x600000fce260, C4<>;
L_0x600000f17660 .functor MUXZ 1, o0x7fab8bb5e878, L_0x600000f175c0, L_0x600000fcec60, C4<>;
L_0x600000f17700 .functor MUXZ 1, v0x600004cf1830_0, L_0x600000ffc1e0, L_0x600000fce260, C4<>;
L_0x600000f177a0 .functor MUXZ 1, o0x7fab8bb5e8d8, L_0x600000f17700, L_0x600000fcf660, C4<>;
S_0x7fab8ba374c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba37350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf15f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf1680_0 .net "d", 0 0, L_0x600000ffc1e0;  alias, 1 drivers
v0x600004cf1710_0 .net "q", 0 0, v0x600004cf1830_0;  alias, 1 drivers
v0x600004cf17a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf1830_0 .var "state", 0 0;
v0x600004cf18c0_0 .net "wen", 0 0, L_0x600000fce260;  alias, 1 drivers
S_0x7fab8ba37a30 .scope module, "regArray[10]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004d2d170_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004d2d200_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004d2d290_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004d2d320_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  1 drivers
v0x600004d2d3b0_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  1 drivers
v0x600004d2d440_0 .net "WriteReg", 0 0, L_0x600000fce300;  1 drivers
v0x600004d2d4d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2d560_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffea80 .part L_0x60000082c6e0, 0, 1;
L_0x600000ffeb20 .part L_0x60000082c6e0, 1, 1;
L_0x600000ffebc0 .part L_0x60000082c6e0, 2, 1;
L_0x600000ffec60 .part L_0x60000082c6e0, 3, 1;
L_0x600000ffed00 .part L_0x60000082c6e0, 4, 1;
L_0x600000ffeda0 .part L_0x60000082c6e0, 5, 1;
L_0x600000ffee40 .part L_0x60000082c6e0, 6, 1;
L_0x600000ffeee0 .part L_0x60000082c6e0, 7, 1;
L_0x600000ffef80 .part L_0x60000082c6e0, 8, 1;
L_0x600000fff020 .part L_0x60000082c6e0, 9, 1;
L_0x600000fff0c0 .part L_0x60000082c6e0, 10, 1;
L_0x600000fff160 .part L_0x60000082c6e0, 11, 1;
L_0x600000fff200 .part L_0x60000082c6e0, 12, 1;
L_0x600000fff2a0 .part L_0x60000082c6e0, 13, 1;
L_0x600000fff340 .part L_0x60000082c6e0, 14, 1;
L_0x600000fff3e0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb5edb8 .port I0x600003f12000, L_0x600000ffc320;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5edb8;
p0x7fab8bb5f238 .port I0x600003f12000, L_0x600000ffc5a0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5f238;
p0x7fab8bb5f658 .port I0x600003f12000, L_0x600000ffc820;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5f658;
p0x7fab8bb5fa78 .port I0x600003f12000, L_0x600000ffcaa0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5fa78;
p0x7fab8bb5fe98 .port I0x600003f12000, L_0x600000ffcd20;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb5fe98;
p0x7fab8bb602b8 .port I0x600003f12000, L_0x600000ffcfa0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb602b8;
p0x7fab8bb606d8 .port I0x600003f12000, L_0x600000ffd220;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb606d8;
p0x7fab8bb60af8 .port I0x600003f12000, L_0x600000ffd4a0;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb60af8;
p0x7fab8bb60f18 .port I0x600003f12000, L_0x600000ffd720;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb60f18;
p0x7fab8bb62338 .port I0x600003f12000, L_0x600000ffd9a0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb62338;
p0x7fab8bb62758 .port I0x600003f12000, L_0x600000ffdc20;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb62758;
p0x7fab8bb62b78 .port I0x600003f12000, L_0x600000ffdea0;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb62b78;
p0x7fab8bb62f98 .port I0x600003f12000, L_0x600000ffe120;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb62f98;
p0x7fab8bb633b8 .port I0x600003f12000, L_0x600000ffe3a0;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb633b8;
p0x7fab8bb637d8 .port I0x600003f12000, L_0x600000ffe620;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb637d8;
p0x7fab8bb63bf8 .port I0x600003f12000, L_0x600000ffe8a0;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb63bf8;
p0x7fab8bb5ede8 .port I0x600003f71fe0, L_0x600000ffc460;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5ede8;
p0x7fab8bb5f268 .port I0x600003f71fe0, L_0x600000ffc6e0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5f268;
p0x7fab8bb5f688 .port I0x600003f71fe0, L_0x600000ffc960;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5f688;
p0x7fab8bb5faa8 .port I0x600003f71fe0, L_0x600000ffcbe0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5faa8;
p0x7fab8bb5fec8 .port I0x600003f71fe0, L_0x600000ffce60;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb5fec8;
p0x7fab8bb602e8 .port I0x600003f71fe0, L_0x600000ffd0e0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb602e8;
p0x7fab8bb60708 .port I0x600003f71fe0, L_0x600000ffd360;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb60708;
p0x7fab8bb60b28 .port I0x600003f71fe0, L_0x600000ffd5e0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb60b28;
p0x7fab8bb60f48 .port I0x600003f71fe0, L_0x600000ffd860;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb60f48;
p0x7fab8bb62368 .port I0x600003f71fe0, L_0x600000ffdae0;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb62368;
p0x7fab8bb62788 .port I0x600003f71fe0, L_0x600000ffdd60;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb62788;
p0x7fab8bb62ba8 .port I0x600003f71fe0, L_0x600000ffdfe0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb62ba8;
p0x7fab8bb62fc8 .port I0x600003f71fe0, L_0x600000ffe260;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb62fc8;
p0x7fab8bb633e8 .port I0x600003f71fe0, L_0x600000ffe4e0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb633e8;
p0x7fab8bb63808 .port I0x600003f71fe0, L_0x600000ffe760;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb63808;
p0x7fab8bb63c28 .port I0x600003f71fe0, L_0x600000ffe9e0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb63c28;
S_0x7fab8ba37ba0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf2880_0 .net8 "Bitline1", 0 0, p0x7fab8bb5edb8;  1 drivers, strength-aware
v0x600004cf2910_0 .net8 "Bitline2", 0 0, p0x7fab8bb5ede8;  1 drivers, strength-aware
v0x600004cf29a0_0 .net "D", 0 0, L_0x600000ffea80;  1 drivers
v0x600004cf2a30_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004cf2ac0_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004cf2b50_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004cf2be0_0 .net *"_ivl_0", 0 0, L_0x600000ffc280;  1 drivers
o0x7fab8bb5eea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf2c70_0 name=_ivl_2
v0x600004cf2d00_0 .net *"_ivl_6", 0 0, L_0x600000ffc3c0;  1 drivers
o0x7fab8bb5ef08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf2d90_0 name=_ivl_8
v0x600004cf2e20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf2eb0_0 .net "dffOut", 0 0, v0x600004cf2760_0;  1 drivers
v0x600004cf2f40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffc280 .functor MUXZ 1, v0x600004cf2760_0, L_0x600000ffea80, L_0x600000fce300, C4<>;
L_0x600000ffc320 .functor MUXZ 1, o0x7fab8bb5eea8, L_0x600000ffc280, L_0x600000fced00, C4<>;
L_0x600000ffc3c0 .functor MUXZ 1, v0x600004cf2760_0, L_0x600000ffea80, L_0x600000fce300, C4<>;
L_0x600000ffc460 .functor MUXZ 1, o0x7fab8bb5ef08, L_0x600000ffc3c0, L_0x600000fcf700, C4<>;
S_0x7fab8ba37d10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba37ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf2520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf25b0_0 .net "d", 0 0, L_0x600000ffea80;  alias, 1 drivers
v0x600004cf2640_0 .net "q", 0 0, v0x600004cf2760_0;  alias, 1 drivers
v0x600004cf26d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf2760_0 .var "state", 0 0;
v0x600004cf27f0_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba37e80 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf3330_0 .net8 "Bitline1", 0 0, p0x7fab8bb5f238;  1 drivers, strength-aware
v0x600004cf33c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb5f268;  1 drivers, strength-aware
v0x600004cf3450_0 .net "D", 0 0, L_0x600000ffeb20;  1 drivers
v0x600004cf34e0_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004cf3570_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004cf3600_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004cf3690_0 .net *"_ivl_0", 0 0, L_0x600000ffc500;  1 drivers
o0x7fab8bb5f2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf3720_0 name=_ivl_2
v0x600004cf37b0_0 .net *"_ivl_6", 0 0, L_0x600000ffc640;  1 drivers
o0x7fab8bb5f328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004cf3840_0 name=_ivl_8
v0x600004cf38d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf3960_0 .net "dffOut", 0 0, v0x600004cf3210_0;  1 drivers
v0x600004cf39f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffc500 .functor MUXZ 1, v0x600004cf3210_0, L_0x600000ffeb20, L_0x600000fce300, C4<>;
L_0x600000ffc5a0 .functor MUXZ 1, o0x7fab8bb5f2c8, L_0x600000ffc500, L_0x600000fced00, C4<>;
L_0x600000ffc640 .functor MUXZ 1, v0x600004cf3210_0, L_0x600000ffeb20, L_0x600000fce300, C4<>;
L_0x600000ffc6e0 .functor MUXZ 1, o0x7fab8bb5f328, L_0x600000ffc640, L_0x600000fcf700, C4<>;
S_0x7fab8ba37ff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba37e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf2fd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf3060_0 .net "d", 0 0, L_0x600000ffeb20;  alias, 1 drivers
v0x600004cf30f0_0 .net "q", 0 0, v0x600004cf3210_0;  alias, 1 drivers
v0x600004cf3180_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf3210_0 .var "state", 0 0;
v0x600004cf32a0_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba38160 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004cf3de0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5f658;  1 drivers, strength-aware
v0x600004cf3e70_0 .net8 "Bitline2", 0 0, p0x7fab8bb5f688;  1 drivers, strength-aware
v0x600004cf3f00_0 .net "D", 0 0, L_0x600000ffebc0;  1 drivers
v0x600004d24000_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d24090_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d24120_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d241b0_0 .net *"_ivl_0", 0 0, L_0x600000ffc780;  1 drivers
o0x7fab8bb5f6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d24240_0 name=_ivl_2
v0x600004d242d0_0 .net *"_ivl_6", 0 0, L_0x600000ffc8c0;  1 drivers
o0x7fab8bb5f748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d24360_0 name=_ivl_8
v0x600004d243f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d24480_0 .net "dffOut", 0 0, v0x600004cf3cc0_0;  1 drivers
v0x600004d24510_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffc780 .functor MUXZ 1, v0x600004cf3cc0_0, L_0x600000ffebc0, L_0x600000fce300, C4<>;
L_0x600000ffc820 .functor MUXZ 1, o0x7fab8bb5f6e8, L_0x600000ffc780, L_0x600000fced00, C4<>;
L_0x600000ffc8c0 .functor MUXZ 1, v0x600004cf3cc0_0, L_0x600000ffebc0, L_0x600000fce300, C4<>;
L_0x600000ffc960 .functor MUXZ 1, o0x7fab8bb5f748, L_0x600000ffc8c0, L_0x600000fcf700, C4<>;
S_0x7fab8ba382d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba38160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004cf3a80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004cf3b10_0 .net "d", 0 0, L_0x600000ffebc0;  alias, 1 drivers
v0x600004cf3ba0_0 .net "q", 0 0, v0x600004cf3cc0_0;  alias, 1 drivers
v0x600004cf3c30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004cf3cc0_0 .var "state", 0 0;
v0x600004cf3d50_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba38440 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d24900_0 .net8 "Bitline1", 0 0, p0x7fab8bb5fa78;  1 drivers, strength-aware
v0x600004d24990_0 .net8 "Bitline2", 0 0, p0x7fab8bb5faa8;  1 drivers, strength-aware
v0x600004d24a20_0 .net "D", 0 0, L_0x600000ffec60;  1 drivers
v0x600004d24ab0_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d24b40_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d24bd0_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d24c60_0 .net *"_ivl_0", 0 0, L_0x600000ffca00;  1 drivers
o0x7fab8bb5fb08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d24cf0_0 name=_ivl_2
v0x600004d24d80_0 .net *"_ivl_6", 0 0, L_0x600000ffcb40;  1 drivers
o0x7fab8bb5fb68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d24e10_0 name=_ivl_8
v0x600004d24ea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d24f30_0 .net "dffOut", 0 0, v0x600004d247e0_0;  1 drivers
v0x600004d24fc0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffca00 .functor MUXZ 1, v0x600004d247e0_0, L_0x600000ffec60, L_0x600000fce300, C4<>;
L_0x600000ffcaa0 .functor MUXZ 1, o0x7fab8bb5fb08, L_0x600000ffca00, L_0x600000fced00, C4<>;
L_0x600000ffcb40 .functor MUXZ 1, v0x600004d247e0_0, L_0x600000ffec60, L_0x600000fce300, C4<>;
L_0x600000ffcbe0 .functor MUXZ 1, o0x7fab8bb5fb68, L_0x600000ffcb40, L_0x600000fcf700, C4<>;
S_0x7fab8ba385b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba38440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d245a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d24630_0 .net "d", 0 0, L_0x600000ffec60;  alias, 1 drivers
v0x600004d246c0_0 .net "q", 0 0, v0x600004d247e0_0;  alias, 1 drivers
v0x600004d24750_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d247e0_0 .var "state", 0 0;
v0x600004d24870_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba38720 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d253b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb5fe98;  1 drivers, strength-aware
v0x600004d25440_0 .net8 "Bitline2", 0 0, p0x7fab8bb5fec8;  1 drivers, strength-aware
v0x600004d254d0_0 .net "D", 0 0, L_0x600000ffed00;  1 drivers
v0x600004d25560_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d255f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d25680_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d25710_0 .net *"_ivl_0", 0 0, L_0x600000ffcc80;  1 drivers
o0x7fab8bb5ff28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d257a0_0 name=_ivl_2
v0x600004d25830_0 .net *"_ivl_6", 0 0, L_0x600000ffcdc0;  1 drivers
o0x7fab8bb5ff88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d258c0_0 name=_ivl_8
v0x600004d25950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d259e0_0 .net "dffOut", 0 0, v0x600004d25290_0;  1 drivers
v0x600004d25a70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffcc80 .functor MUXZ 1, v0x600004d25290_0, L_0x600000ffed00, L_0x600000fce300, C4<>;
L_0x600000ffcd20 .functor MUXZ 1, o0x7fab8bb5ff28, L_0x600000ffcc80, L_0x600000fced00, C4<>;
L_0x600000ffcdc0 .functor MUXZ 1, v0x600004d25290_0, L_0x600000ffed00, L_0x600000fce300, C4<>;
L_0x600000ffce60 .functor MUXZ 1, o0x7fab8bb5ff88, L_0x600000ffcdc0, L_0x600000fcf700, C4<>;
S_0x7fab8ba38890 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba38720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d25050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d250e0_0 .net "d", 0 0, L_0x600000ffed00;  alias, 1 drivers
v0x600004d25170_0 .net "q", 0 0, v0x600004d25290_0;  alias, 1 drivers
v0x600004d25200_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d25290_0 .var "state", 0 0;
v0x600004d25320_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba38a00 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d25e60_0 .net8 "Bitline1", 0 0, p0x7fab8bb602b8;  1 drivers, strength-aware
v0x600004d25ef0_0 .net8 "Bitline2", 0 0, p0x7fab8bb602e8;  1 drivers, strength-aware
v0x600004d25f80_0 .net "D", 0 0, L_0x600000ffeda0;  1 drivers
v0x600004d26010_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d260a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d26130_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d261c0_0 .net *"_ivl_0", 0 0, L_0x600000ffcf00;  1 drivers
o0x7fab8bb60348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d26250_0 name=_ivl_2
v0x600004d262e0_0 .net *"_ivl_6", 0 0, L_0x600000ffd040;  1 drivers
o0x7fab8bb603a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d26370_0 name=_ivl_8
v0x600004d26400_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d26490_0 .net "dffOut", 0 0, v0x600004d25d40_0;  1 drivers
v0x600004d26520_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffcf00 .functor MUXZ 1, v0x600004d25d40_0, L_0x600000ffeda0, L_0x600000fce300, C4<>;
L_0x600000ffcfa0 .functor MUXZ 1, o0x7fab8bb60348, L_0x600000ffcf00, L_0x600000fced00, C4<>;
L_0x600000ffd040 .functor MUXZ 1, v0x600004d25d40_0, L_0x600000ffeda0, L_0x600000fce300, C4<>;
L_0x600000ffd0e0 .functor MUXZ 1, o0x7fab8bb603a8, L_0x600000ffd040, L_0x600000fcf700, C4<>;
S_0x7fab8ba38b70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba38a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d25b00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d25b90_0 .net "d", 0 0, L_0x600000ffeda0;  alias, 1 drivers
v0x600004d25c20_0 .net "q", 0 0, v0x600004d25d40_0;  alias, 1 drivers
v0x600004d25cb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d25d40_0 .var "state", 0 0;
v0x600004d25dd0_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba38ce0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d26910_0 .net8 "Bitline1", 0 0, p0x7fab8bb606d8;  1 drivers, strength-aware
v0x600004d269a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb60708;  1 drivers, strength-aware
v0x600004d26a30_0 .net "D", 0 0, L_0x600000ffee40;  1 drivers
v0x600004d26ac0_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d26b50_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d26be0_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d26c70_0 .net *"_ivl_0", 0 0, L_0x600000ffd180;  1 drivers
o0x7fab8bb60768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d26d00_0 name=_ivl_2
v0x600004d26d90_0 .net *"_ivl_6", 0 0, L_0x600000ffd2c0;  1 drivers
o0x7fab8bb607c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d26e20_0 name=_ivl_8
v0x600004d26eb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d26f40_0 .net "dffOut", 0 0, v0x600004d267f0_0;  1 drivers
v0x600004d26fd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffd180 .functor MUXZ 1, v0x600004d267f0_0, L_0x600000ffee40, L_0x600000fce300, C4<>;
L_0x600000ffd220 .functor MUXZ 1, o0x7fab8bb60768, L_0x600000ffd180, L_0x600000fced00, C4<>;
L_0x600000ffd2c0 .functor MUXZ 1, v0x600004d267f0_0, L_0x600000ffee40, L_0x600000fce300, C4<>;
L_0x600000ffd360 .functor MUXZ 1, o0x7fab8bb607c8, L_0x600000ffd2c0, L_0x600000fcf700, C4<>;
S_0x7fab8ba38e50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba38ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d265b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d26640_0 .net "d", 0 0, L_0x600000ffee40;  alias, 1 drivers
v0x600004d266d0_0 .net "q", 0 0, v0x600004d267f0_0;  alias, 1 drivers
v0x600004d26760_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d267f0_0 .var "state", 0 0;
v0x600004d26880_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba38fc0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d273c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb60af8;  1 drivers, strength-aware
v0x600004d27450_0 .net8 "Bitline2", 0 0, p0x7fab8bb60b28;  1 drivers, strength-aware
v0x600004d274e0_0 .net "D", 0 0, L_0x600000ffeee0;  1 drivers
v0x600004d27570_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d27600_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d27690_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d27720_0 .net *"_ivl_0", 0 0, L_0x600000ffd400;  1 drivers
o0x7fab8bb60b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d277b0_0 name=_ivl_2
v0x600004d27840_0 .net *"_ivl_6", 0 0, L_0x600000ffd540;  1 drivers
o0x7fab8bb60be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d278d0_0 name=_ivl_8
v0x600004d27960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d279f0_0 .net "dffOut", 0 0, v0x600004d272a0_0;  1 drivers
v0x600004d27a80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffd400 .functor MUXZ 1, v0x600004d272a0_0, L_0x600000ffeee0, L_0x600000fce300, C4<>;
L_0x600000ffd4a0 .functor MUXZ 1, o0x7fab8bb60b88, L_0x600000ffd400, L_0x600000fced00, C4<>;
L_0x600000ffd540 .functor MUXZ 1, v0x600004d272a0_0, L_0x600000ffeee0, L_0x600000fce300, C4<>;
L_0x600000ffd5e0 .functor MUXZ 1, o0x7fab8bb60be8, L_0x600000ffd540, L_0x600000fcf700, C4<>;
S_0x7fab8ba39130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba38fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d27060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d270f0_0 .net "d", 0 0, L_0x600000ffeee0;  alias, 1 drivers
v0x600004d27180_0 .net "q", 0 0, v0x600004d272a0_0;  alias, 1 drivers
v0x600004d27210_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d272a0_0 .var "state", 0 0;
v0x600004d27330_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba392a0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d27e70_0 .net8 "Bitline1", 0 0, p0x7fab8bb60f18;  1 drivers, strength-aware
v0x600004d27f00_0 .net8 "Bitline2", 0 0, p0x7fab8bb60f48;  1 drivers, strength-aware
v0x600004d28000_0 .net "D", 0 0, L_0x600000ffef80;  1 drivers
v0x600004d28090_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d28120_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d281b0_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d28240_0 .net *"_ivl_0", 0 0, L_0x600000ffd680;  1 drivers
o0x7fab8bb60fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d282d0_0 name=_ivl_2
v0x600004d28360_0 .net *"_ivl_6", 0 0, L_0x600000ffd7c0;  1 drivers
o0x7fab8bb62008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d283f0_0 name=_ivl_8
v0x600004d28480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d28510_0 .net "dffOut", 0 0, v0x600004d27d50_0;  1 drivers
v0x600004d285a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffd680 .functor MUXZ 1, v0x600004d27d50_0, L_0x600000ffef80, L_0x600000fce300, C4<>;
L_0x600000ffd720 .functor MUXZ 1, o0x7fab8bb60fa8, L_0x600000ffd680, L_0x600000fced00, C4<>;
L_0x600000ffd7c0 .functor MUXZ 1, v0x600004d27d50_0, L_0x600000ffef80, L_0x600000fce300, C4<>;
L_0x600000ffd860 .functor MUXZ 1, o0x7fab8bb62008, L_0x600000ffd7c0, L_0x600000fcf700, C4<>;
S_0x7fab8ba39410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba392a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d27b10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d27ba0_0 .net "d", 0 0, L_0x600000ffef80;  alias, 1 drivers
v0x600004d27c30_0 .net "q", 0 0, v0x600004d27d50_0;  alias, 1 drivers
v0x600004d27cc0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d27d50_0 .var "state", 0 0;
v0x600004d27de0_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba39780 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d28990_0 .net8 "Bitline1", 0 0, p0x7fab8bb62338;  1 drivers, strength-aware
v0x600004d28a20_0 .net8 "Bitline2", 0 0, p0x7fab8bb62368;  1 drivers, strength-aware
v0x600004d28ab0_0 .net "D", 0 0, L_0x600000fff020;  1 drivers
v0x600004d28b40_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d28bd0_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d28c60_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d28cf0_0 .net *"_ivl_0", 0 0, L_0x600000ffd900;  1 drivers
o0x7fab8bb623c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d28d80_0 name=_ivl_2
v0x600004d28e10_0 .net *"_ivl_6", 0 0, L_0x600000ffda40;  1 drivers
o0x7fab8bb62428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d28ea0_0 name=_ivl_8
v0x600004d28f30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d28fc0_0 .net "dffOut", 0 0, v0x600004d28870_0;  1 drivers
v0x600004d29050_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffd900 .functor MUXZ 1, v0x600004d28870_0, L_0x600000fff020, L_0x600000fce300, C4<>;
L_0x600000ffd9a0 .functor MUXZ 1, o0x7fab8bb623c8, L_0x600000ffd900, L_0x600000fced00, C4<>;
L_0x600000ffda40 .functor MUXZ 1, v0x600004d28870_0, L_0x600000fff020, L_0x600000fce300, C4<>;
L_0x600000ffdae0 .functor MUXZ 1, o0x7fab8bb62428, L_0x600000ffda40, L_0x600000fcf700, C4<>;
S_0x7fab8ba398f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba39780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d28630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d286c0_0 .net "d", 0 0, L_0x600000fff020;  alias, 1 drivers
v0x600004d28750_0 .net "q", 0 0, v0x600004d28870_0;  alias, 1 drivers
v0x600004d287e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d28870_0 .var "state", 0 0;
v0x600004d28900_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba39a60 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d29440_0 .net8 "Bitline1", 0 0, p0x7fab8bb62758;  1 drivers, strength-aware
v0x600004d294d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb62788;  1 drivers, strength-aware
v0x600004d29560_0 .net "D", 0 0, L_0x600000fff0c0;  1 drivers
v0x600004d295f0_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d29680_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d29710_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d297a0_0 .net *"_ivl_0", 0 0, L_0x600000ffdb80;  1 drivers
o0x7fab8bb627e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d29830_0 name=_ivl_2
v0x600004d298c0_0 .net *"_ivl_6", 0 0, L_0x600000ffdcc0;  1 drivers
o0x7fab8bb62848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d29950_0 name=_ivl_8
v0x600004d299e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d29a70_0 .net "dffOut", 0 0, v0x600004d29320_0;  1 drivers
v0x600004d29b00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffdb80 .functor MUXZ 1, v0x600004d29320_0, L_0x600000fff0c0, L_0x600000fce300, C4<>;
L_0x600000ffdc20 .functor MUXZ 1, o0x7fab8bb627e8, L_0x600000ffdb80, L_0x600000fced00, C4<>;
L_0x600000ffdcc0 .functor MUXZ 1, v0x600004d29320_0, L_0x600000fff0c0, L_0x600000fce300, C4<>;
L_0x600000ffdd60 .functor MUXZ 1, o0x7fab8bb62848, L_0x600000ffdcc0, L_0x600000fcf700, C4<>;
S_0x7fab8ba39bd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba39a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d290e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d29170_0 .net "d", 0 0, L_0x600000fff0c0;  alias, 1 drivers
v0x600004d29200_0 .net "q", 0 0, v0x600004d29320_0;  alias, 1 drivers
v0x600004d29290_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d29320_0 .var "state", 0 0;
v0x600004d293b0_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba39d40 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d29ef0_0 .net8 "Bitline1", 0 0, p0x7fab8bb62b78;  1 drivers, strength-aware
v0x600004d29f80_0 .net8 "Bitline2", 0 0, p0x7fab8bb62ba8;  1 drivers, strength-aware
v0x600004d2a010_0 .net "D", 0 0, L_0x600000fff160;  1 drivers
v0x600004d2a0a0_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d2a130_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d2a1c0_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d2a250_0 .net *"_ivl_0", 0 0, L_0x600000ffde00;  1 drivers
o0x7fab8bb62c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2a2e0_0 name=_ivl_2
v0x600004d2a370_0 .net *"_ivl_6", 0 0, L_0x600000ffdf40;  1 drivers
o0x7fab8bb62c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2a400_0 name=_ivl_8
v0x600004d2a490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2a520_0 .net "dffOut", 0 0, v0x600004d29dd0_0;  1 drivers
v0x600004d2a5b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffde00 .functor MUXZ 1, v0x600004d29dd0_0, L_0x600000fff160, L_0x600000fce300, C4<>;
L_0x600000ffdea0 .functor MUXZ 1, o0x7fab8bb62c08, L_0x600000ffde00, L_0x600000fced00, C4<>;
L_0x600000ffdf40 .functor MUXZ 1, v0x600004d29dd0_0, L_0x600000fff160, L_0x600000fce300, C4<>;
L_0x600000ffdfe0 .functor MUXZ 1, o0x7fab8bb62c68, L_0x600000ffdf40, L_0x600000fcf700, C4<>;
S_0x7fab8ba39eb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba39d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d29b90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d29c20_0 .net "d", 0 0, L_0x600000fff160;  alias, 1 drivers
v0x600004d29cb0_0 .net "q", 0 0, v0x600004d29dd0_0;  alias, 1 drivers
v0x600004d29d40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d29dd0_0 .var "state", 0 0;
v0x600004d29e60_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba3a020 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d2a9a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb62f98;  1 drivers, strength-aware
v0x600004d2aa30_0 .net8 "Bitline2", 0 0, p0x7fab8bb62fc8;  1 drivers, strength-aware
v0x600004d2aac0_0 .net "D", 0 0, L_0x600000fff200;  1 drivers
v0x600004d2ab50_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d2abe0_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d2ac70_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d2ad00_0 .net *"_ivl_0", 0 0, L_0x600000ffe080;  1 drivers
o0x7fab8bb63028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2ad90_0 name=_ivl_2
v0x600004d2ae20_0 .net *"_ivl_6", 0 0, L_0x600000ffe1c0;  1 drivers
o0x7fab8bb63088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2aeb0_0 name=_ivl_8
v0x600004d2af40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2afd0_0 .net "dffOut", 0 0, v0x600004d2a880_0;  1 drivers
v0x600004d2b060_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffe080 .functor MUXZ 1, v0x600004d2a880_0, L_0x600000fff200, L_0x600000fce300, C4<>;
L_0x600000ffe120 .functor MUXZ 1, o0x7fab8bb63028, L_0x600000ffe080, L_0x600000fced00, C4<>;
L_0x600000ffe1c0 .functor MUXZ 1, v0x600004d2a880_0, L_0x600000fff200, L_0x600000fce300, C4<>;
L_0x600000ffe260 .functor MUXZ 1, o0x7fab8bb63088, L_0x600000ffe1c0, L_0x600000fcf700, C4<>;
S_0x7fab8ba3a190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3a020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d2a640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2a6d0_0 .net "d", 0 0, L_0x600000fff200;  alias, 1 drivers
v0x600004d2a760_0 .net "q", 0 0, v0x600004d2a880_0;  alias, 1 drivers
v0x600004d2a7f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d2a880_0 .var "state", 0 0;
v0x600004d2a910_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba3a300 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d2b450_0 .net8 "Bitline1", 0 0, p0x7fab8bb633b8;  1 drivers, strength-aware
v0x600004d2b4e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb633e8;  1 drivers, strength-aware
v0x600004d2b570_0 .net "D", 0 0, L_0x600000fff2a0;  1 drivers
v0x600004d2b600_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d2b690_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d2b720_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d2b7b0_0 .net *"_ivl_0", 0 0, L_0x600000ffe300;  1 drivers
o0x7fab8bb63448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2b840_0 name=_ivl_2
v0x600004d2b8d0_0 .net *"_ivl_6", 0 0, L_0x600000ffe440;  1 drivers
o0x7fab8bb634a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2b960_0 name=_ivl_8
v0x600004d2b9f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2ba80_0 .net "dffOut", 0 0, v0x600004d2b330_0;  1 drivers
v0x600004d2bb10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffe300 .functor MUXZ 1, v0x600004d2b330_0, L_0x600000fff2a0, L_0x600000fce300, C4<>;
L_0x600000ffe3a0 .functor MUXZ 1, o0x7fab8bb63448, L_0x600000ffe300, L_0x600000fced00, C4<>;
L_0x600000ffe440 .functor MUXZ 1, v0x600004d2b330_0, L_0x600000fff2a0, L_0x600000fce300, C4<>;
L_0x600000ffe4e0 .functor MUXZ 1, o0x7fab8bb634a8, L_0x600000ffe440, L_0x600000fcf700, C4<>;
S_0x7fab8ba3a470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3a300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d2b0f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2b180_0 .net "d", 0 0, L_0x600000fff2a0;  alias, 1 drivers
v0x600004d2b210_0 .net "q", 0 0, v0x600004d2b330_0;  alias, 1 drivers
v0x600004d2b2a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d2b330_0 .var "state", 0 0;
v0x600004d2b3c0_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba3a5e0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d2bf00_0 .net8 "Bitline1", 0 0, p0x7fab8bb637d8;  1 drivers, strength-aware
v0x600004d2c000_0 .net8 "Bitline2", 0 0, p0x7fab8bb63808;  1 drivers, strength-aware
v0x600004d2c090_0 .net "D", 0 0, L_0x600000fff340;  1 drivers
v0x600004d2c120_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d2c1b0_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d2c240_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d2c2d0_0 .net *"_ivl_0", 0 0, L_0x600000ffe580;  1 drivers
o0x7fab8bb63868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2c360_0 name=_ivl_2
v0x600004d2c3f0_0 .net *"_ivl_6", 0 0, L_0x600000ffe6c0;  1 drivers
o0x7fab8bb638c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2c480_0 name=_ivl_8
v0x600004d2c510_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2c5a0_0 .net "dffOut", 0 0, v0x600004d2bde0_0;  1 drivers
v0x600004d2c630_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffe580 .functor MUXZ 1, v0x600004d2bde0_0, L_0x600000fff340, L_0x600000fce300, C4<>;
L_0x600000ffe620 .functor MUXZ 1, o0x7fab8bb63868, L_0x600000ffe580, L_0x600000fced00, C4<>;
L_0x600000ffe6c0 .functor MUXZ 1, v0x600004d2bde0_0, L_0x600000fff340, L_0x600000fce300, C4<>;
L_0x600000ffe760 .functor MUXZ 1, o0x7fab8bb638c8, L_0x600000ffe6c0, L_0x600000fcf700, C4<>;
S_0x7fab8ba3a750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3a5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d2bba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2bc30_0 .net "d", 0 0, L_0x600000fff340;  alias, 1 drivers
v0x600004d2bcc0_0 .net "q", 0 0, v0x600004d2bde0_0;  alias, 1 drivers
v0x600004d2bd50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d2bde0_0 .var "state", 0 0;
v0x600004d2be70_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba3a8c0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba37a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d2ca20_0 .net8 "Bitline1", 0 0, p0x7fab8bb63bf8;  1 drivers, strength-aware
v0x600004d2cab0_0 .net8 "Bitline2", 0 0, p0x7fab8bb63c28;  1 drivers, strength-aware
v0x600004d2cb40_0 .net "D", 0 0, L_0x600000fff3e0;  1 drivers
v0x600004d2cbd0_0 .net "ReadEnable1", 0 0, L_0x600000fced00;  alias, 1 drivers
v0x600004d2cc60_0 .net "ReadEnable2", 0 0, L_0x600000fcf700;  alias, 1 drivers
v0x600004d2ccf0_0 .net "WriteEnable", 0 0, L_0x600000fce300;  alias, 1 drivers
v0x600004d2cd80_0 .net *"_ivl_0", 0 0, L_0x600000ffe800;  1 drivers
o0x7fab8bb63c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2ce10_0 name=_ivl_2
v0x600004d2cea0_0 .net *"_ivl_6", 0 0, L_0x600000ffe940;  1 drivers
o0x7fab8bb63ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2cf30_0 name=_ivl_8
v0x600004d2cfc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2d050_0 .net "dffOut", 0 0, v0x600004d2c900_0;  1 drivers
v0x600004d2d0e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000ffe800 .functor MUXZ 1, v0x600004d2c900_0, L_0x600000fff3e0, L_0x600000fce300, C4<>;
L_0x600000ffe8a0 .functor MUXZ 1, o0x7fab8bb63c88, L_0x600000ffe800, L_0x600000fced00, C4<>;
L_0x600000ffe940 .functor MUXZ 1, v0x600004d2c900_0, L_0x600000fff3e0, L_0x600000fce300, C4<>;
L_0x600000ffe9e0 .functor MUXZ 1, o0x7fab8bb63ce8, L_0x600000ffe940, L_0x600000fcf700, C4<>;
S_0x7fab8ba3aa30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3a8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d2c6c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2c750_0 .net "d", 0 0, L_0x600000fff3e0;  alias, 1 drivers
v0x600004d2c7e0_0 .net "q", 0 0, v0x600004d2c900_0;  alias, 1 drivers
v0x600004d2c870_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d2c900_0 .var "state", 0 0;
v0x600004d2c990_0 .net "wen", 0 0, L_0x600000fce300;  alias, 1 drivers
S_0x7fab8ba39580 .scope module, "regArray[11]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004d38240_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004d382d0_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004d38360_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004d383f0_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  1 drivers
v0x600004d38480_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  1 drivers
v0x600004d38510_0 .net "WriteReg", 0 0, L_0x600000fce3a0;  1 drivers
v0x600004d385a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d38630_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc1cc0 .part L_0x60000082c6e0, 0, 1;
L_0x600000fc1d60 .part L_0x60000082c6e0, 1, 1;
L_0x600000fc1e00 .part L_0x60000082c6e0, 2, 1;
L_0x600000fc1ea0 .part L_0x60000082c6e0, 3, 1;
L_0x600000fc1f40 .part L_0x60000082c6e0, 4, 1;
L_0x600000fc1fe0 .part L_0x60000082c6e0, 5, 1;
L_0x600000fc2080 .part L_0x60000082c6e0, 6, 1;
L_0x600000fc2120 .part L_0x60000082c6e0, 7, 1;
L_0x600000fc21c0 .part L_0x60000082c6e0, 8, 1;
L_0x600000fc2260 .part L_0x60000082c6e0, 9, 1;
L_0x600000fc2300 .part L_0x60000082c6e0, 10, 1;
L_0x600000fc23a0 .part L_0x60000082c6e0, 11, 1;
L_0x600000fc2440 .part L_0x60000082c6e0, 12, 1;
L_0x600000fc24e0 .part L_0x60000082c6e0, 13, 1;
L_0x600000fc2580 .part L_0x60000082c6e0, 14, 1;
L_0x600000fc2620 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb641c8 .port I0x600003f12000, L_0x600000fff520;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb641c8;
p0x7fab8bb64648 .port I0x600003f12000, L_0x600000fff7a0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb64648;
p0x7fab8bb64a68 .port I0x600003f12000, L_0x600000fffa20;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb64a68;
p0x7fab8bb64e88 .port I0x600003f12000, L_0x600000fffca0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb64e88;
p0x7fab8bb652a8 .port I0x600003f12000, L_0x600000ffff20;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb652a8;
p0x7fab8bb656c8 .port I0x600003f12000, L_0x600000fc01e0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb656c8;
p0x7fab8bb65ae8 .port I0x600003f12000, L_0x600000fc0460;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb65ae8;
p0x7fab8bb65f08 .port I0x600003f12000, L_0x600000fc06e0;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb65f08;
p0x7fab8bb66328 .port I0x600003f12000, L_0x600000fc0960;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb66328;
p0x7fab8bb66748 .port I0x600003f12000, L_0x600000fc0be0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb66748;
p0x7fab8bb66b68 .port I0x600003f12000, L_0x600000fc0e60;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb66b68;
p0x7fab8bb66f88 .port I0x600003f12000, L_0x600000fc10e0;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb66f88;
p0x7fab8bb673a8 .port I0x600003f12000, L_0x600000fc1360;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb673a8;
p0x7fab8bb677c8 .port I0x600003f12000, L_0x600000fc15e0;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb677c8;
p0x7fab8bb67be8 .port I0x600003f12000, L_0x600000fc1860;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb67be8;
p0x7fab8bb68008 .port I0x600003f12000, L_0x600000fc1ae0;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb68008;
p0x7fab8bb641f8 .port I0x600003f71fe0, L_0x600000fff660;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb641f8;
p0x7fab8bb64678 .port I0x600003f71fe0, L_0x600000fff8e0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb64678;
p0x7fab8bb64a98 .port I0x600003f71fe0, L_0x600000fffb60;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb64a98;
p0x7fab8bb64eb8 .port I0x600003f71fe0, L_0x600000fffde0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb64eb8;
p0x7fab8bb652d8 .port I0x600003f71fe0, L_0x600000fc00a0;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb652d8;
p0x7fab8bb656f8 .port I0x600003f71fe0, L_0x600000fc0320;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb656f8;
p0x7fab8bb65b18 .port I0x600003f71fe0, L_0x600000fc05a0;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb65b18;
p0x7fab8bb65f38 .port I0x600003f71fe0, L_0x600000fc0820;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb65f38;
p0x7fab8bb66358 .port I0x600003f71fe0, L_0x600000fc0aa0;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb66358;
p0x7fab8bb66778 .port I0x600003f71fe0, L_0x600000fc0d20;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb66778;
p0x7fab8bb66b98 .port I0x600003f71fe0, L_0x600000fc0fa0;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb66b98;
p0x7fab8bb66fb8 .port I0x600003f71fe0, L_0x600000fc1220;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb66fb8;
p0x7fab8bb673d8 .port I0x600003f71fe0, L_0x600000fc14a0;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb673d8;
p0x7fab8bb677f8 .port I0x600003f71fe0, L_0x600000fc1720;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb677f8;
p0x7fab8bb67c18 .port I0x600003f71fe0, L_0x600000fc19a0;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb67c18;
p0x7fab8bb68038 .port I0x600003f71fe0, L_0x600000fc1c20;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb68038;
S_0x7fab8ba3afa0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d2d950_0 .net8 "Bitline1", 0 0, p0x7fab8bb641c8;  1 drivers, strength-aware
v0x600004d2d9e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb641f8;  1 drivers, strength-aware
v0x600004d2da70_0 .net "D", 0 0, L_0x600000fc1cc0;  1 drivers
v0x600004d2db00_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d2db90_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d2dc20_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d2dcb0_0 .net *"_ivl_0", 0 0, L_0x600000fff480;  1 drivers
o0x7fab8bb642b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2dd40_0 name=_ivl_2
v0x600004d2ddd0_0 .net *"_ivl_6", 0 0, L_0x600000fff5c0;  1 drivers
o0x7fab8bb64318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2de60_0 name=_ivl_8
v0x600004d2def0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2df80_0 .net "dffOut", 0 0, v0x600004d2d830_0;  1 drivers
v0x600004d2e010_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fff480 .functor MUXZ 1, v0x600004d2d830_0, L_0x600000fc1cc0, L_0x600000fce3a0, C4<>;
L_0x600000fff520 .functor MUXZ 1, o0x7fab8bb642b8, L_0x600000fff480, L_0x600000fceda0, C4<>;
L_0x600000fff5c0 .functor MUXZ 1, v0x600004d2d830_0, L_0x600000fc1cc0, L_0x600000fce3a0, C4<>;
L_0x600000fff660 .functor MUXZ 1, o0x7fab8bb64318, L_0x600000fff5c0, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3b110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3afa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d2d5f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2d680_0 .net "d", 0 0, L_0x600000fc1cc0;  alias, 1 drivers
v0x600004d2d710_0 .net "q", 0 0, v0x600004d2d830_0;  alias, 1 drivers
v0x600004d2d7a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d2d830_0 .var "state", 0 0;
v0x600004d2d8c0_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3b280 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d2e400_0 .net8 "Bitline1", 0 0, p0x7fab8bb64648;  1 drivers, strength-aware
v0x600004d2e490_0 .net8 "Bitline2", 0 0, p0x7fab8bb64678;  1 drivers, strength-aware
v0x600004d2e520_0 .net "D", 0 0, L_0x600000fc1d60;  1 drivers
v0x600004d2e5b0_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d2e640_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d2e6d0_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d2e760_0 .net *"_ivl_0", 0 0, L_0x600000fff700;  1 drivers
o0x7fab8bb646d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2e7f0_0 name=_ivl_2
v0x600004d2e880_0 .net *"_ivl_6", 0 0, L_0x600000fff840;  1 drivers
o0x7fab8bb64738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2e910_0 name=_ivl_8
v0x600004d2e9a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2ea30_0 .net "dffOut", 0 0, v0x600004d2e2e0_0;  1 drivers
v0x600004d2eac0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fff700 .functor MUXZ 1, v0x600004d2e2e0_0, L_0x600000fc1d60, L_0x600000fce3a0, C4<>;
L_0x600000fff7a0 .functor MUXZ 1, o0x7fab8bb646d8, L_0x600000fff700, L_0x600000fceda0, C4<>;
L_0x600000fff840 .functor MUXZ 1, v0x600004d2e2e0_0, L_0x600000fc1d60, L_0x600000fce3a0, C4<>;
L_0x600000fff8e0 .functor MUXZ 1, o0x7fab8bb64738, L_0x600000fff840, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3b3f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3b280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d2e0a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2e130_0 .net "d", 0 0, L_0x600000fc1d60;  alias, 1 drivers
v0x600004d2e1c0_0 .net "q", 0 0, v0x600004d2e2e0_0;  alias, 1 drivers
v0x600004d2e250_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d2e2e0_0 .var "state", 0 0;
v0x600004d2e370_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3b560 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d2eeb0_0 .net8 "Bitline1", 0 0, p0x7fab8bb64a68;  1 drivers, strength-aware
v0x600004d2ef40_0 .net8 "Bitline2", 0 0, p0x7fab8bb64a98;  1 drivers, strength-aware
v0x600004d2efd0_0 .net "D", 0 0, L_0x600000fc1e00;  1 drivers
v0x600004d2f060_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d2f0f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d2f180_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d2f210_0 .net *"_ivl_0", 0 0, L_0x600000fff980;  1 drivers
o0x7fab8bb64af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2f2a0_0 name=_ivl_2
v0x600004d2f330_0 .net *"_ivl_6", 0 0, L_0x600000fffac0;  1 drivers
o0x7fab8bb64b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2f3c0_0 name=_ivl_8
v0x600004d2f450_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2f4e0_0 .net "dffOut", 0 0, v0x600004d2ed90_0;  1 drivers
v0x600004d2f570_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fff980 .functor MUXZ 1, v0x600004d2ed90_0, L_0x600000fc1e00, L_0x600000fce3a0, C4<>;
L_0x600000fffa20 .functor MUXZ 1, o0x7fab8bb64af8, L_0x600000fff980, L_0x600000fceda0, C4<>;
L_0x600000fffac0 .functor MUXZ 1, v0x600004d2ed90_0, L_0x600000fc1e00, L_0x600000fce3a0, C4<>;
L_0x600000fffb60 .functor MUXZ 1, o0x7fab8bb64b58, L_0x600000fffac0, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3b6d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3b560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d2eb50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2ebe0_0 .net "d", 0 0, L_0x600000fc1e00;  alias, 1 drivers
v0x600004d2ec70_0 .net "q", 0 0, v0x600004d2ed90_0;  alias, 1 drivers
v0x600004d2ed00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d2ed90_0 .var "state", 0 0;
v0x600004d2ee20_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3b840 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d2f960_0 .net8 "Bitline1", 0 0, p0x7fab8bb64e88;  1 drivers, strength-aware
v0x600004d2f9f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb64eb8;  1 drivers, strength-aware
v0x600004d2fa80_0 .net "D", 0 0, L_0x600000fc1ea0;  1 drivers
v0x600004d2fb10_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d2fba0_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d2fc30_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d2fcc0_0 .net *"_ivl_0", 0 0, L_0x600000fffc00;  1 drivers
o0x7fab8bb64f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2fd50_0 name=_ivl_2
v0x600004d2fde0_0 .net *"_ivl_6", 0 0, L_0x600000fffd40;  1 drivers
o0x7fab8bb64f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d2fe70_0 name=_ivl_8
v0x600004d2ff00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d30000_0 .net "dffOut", 0 0, v0x600004d2f840_0;  1 drivers
v0x600004d30090_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fffc00 .functor MUXZ 1, v0x600004d2f840_0, L_0x600000fc1ea0, L_0x600000fce3a0, C4<>;
L_0x600000fffca0 .functor MUXZ 1, o0x7fab8bb64f18, L_0x600000fffc00, L_0x600000fceda0, C4<>;
L_0x600000fffd40 .functor MUXZ 1, v0x600004d2f840_0, L_0x600000fc1ea0, L_0x600000fce3a0, C4<>;
L_0x600000fffde0 .functor MUXZ 1, o0x7fab8bb64f78, L_0x600000fffd40, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3b9b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3b840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d2f600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d2f690_0 .net "d", 0 0, L_0x600000fc1ea0;  alias, 1 drivers
v0x600004d2f720_0 .net "q", 0 0, v0x600004d2f840_0;  alias, 1 drivers
v0x600004d2f7b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d2f840_0 .var "state", 0 0;
v0x600004d2f8d0_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3bb20 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d30480_0 .net8 "Bitline1", 0 0, p0x7fab8bb652a8;  1 drivers, strength-aware
v0x600004d30510_0 .net8 "Bitline2", 0 0, p0x7fab8bb652d8;  1 drivers, strength-aware
v0x600004d305a0_0 .net "D", 0 0, L_0x600000fc1f40;  1 drivers
v0x600004d30630_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d306c0_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d30750_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d307e0_0 .net *"_ivl_0", 0 0, L_0x600000fffe80;  1 drivers
o0x7fab8bb65338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d30870_0 name=_ivl_2
v0x600004d30900_0 .net *"_ivl_6", 0 0, L_0x600000fc0000;  1 drivers
o0x7fab8bb65398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d30990_0 name=_ivl_8
v0x600004d30a20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d30ab0_0 .net "dffOut", 0 0, v0x600004d30360_0;  1 drivers
v0x600004d30b40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fffe80 .functor MUXZ 1, v0x600004d30360_0, L_0x600000fc1f40, L_0x600000fce3a0, C4<>;
L_0x600000ffff20 .functor MUXZ 1, o0x7fab8bb65338, L_0x600000fffe80, L_0x600000fceda0, C4<>;
L_0x600000fc0000 .functor MUXZ 1, v0x600004d30360_0, L_0x600000fc1f40, L_0x600000fce3a0, C4<>;
L_0x600000fc00a0 .functor MUXZ 1, o0x7fab8bb65398, L_0x600000fc0000, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3bc90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3bb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d30120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d301b0_0 .net "d", 0 0, L_0x600000fc1f40;  alias, 1 drivers
v0x600004d30240_0 .net "q", 0 0, v0x600004d30360_0;  alias, 1 drivers
v0x600004d302d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d30360_0 .var "state", 0 0;
v0x600004d303f0_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3be00 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d30f30_0 .net8 "Bitline1", 0 0, p0x7fab8bb656c8;  1 drivers, strength-aware
v0x600004d30fc0_0 .net8 "Bitline2", 0 0, p0x7fab8bb656f8;  1 drivers, strength-aware
v0x600004d31050_0 .net "D", 0 0, L_0x600000fc1fe0;  1 drivers
v0x600004d310e0_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d31170_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d31200_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d31290_0 .net *"_ivl_0", 0 0, L_0x600000fc0140;  1 drivers
o0x7fab8bb65758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d31320_0 name=_ivl_2
v0x600004d313b0_0 .net *"_ivl_6", 0 0, L_0x600000fc0280;  1 drivers
o0x7fab8bb657b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d31440_0 name=_ivl_8
v0x600004d314d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d31560_0 .net "dffOut", 0 0, v0x600004d30e10_0;  1 drivers
v0x600004d315f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc0140 .functor MUXZ 1, v0x600004d30e10_0, L_0x600000fc1fe0, L_0x600000fce3a0, C4<>;
L_0x600000fc01e0 .functor MUXZ 1, o0x7fab8bb65758, L_0x600000fc0140, L_0x600000fceda0, C4<>;
L_0x600000fc0280 .functor MUXZ 1, v0x600004d30e10_0, L_0x600000fc1fe0, L_0x600000fce3a0, C4<>;
L_0x600000fc0320 .functor MUXZ 1, o0x7fab8bb657b8, L_0x600000fc0280, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3bf70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3be00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d30bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d30c60_0 .net "d", 0 0, L_0x600000fc1fe0;  alias, 1 drivers
v0x600004d30cf0_0 .net "q", 0 0, v0x600004d30e10_0;  alias, 1 drivers
v0x600004d30d80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d30e10_0 .var "state", 0 0;
v0x600004d30ea0_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3c0e0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d319e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb65ae8;  1 drivers, strength-aware
v0x600004d31a70_0 .net8 "Bitline2", 0 0, p0x7fab8bb65b18;  1 drivers, strength-aware
v0x600004d31b00_0 .net "D", 0 0, L_0x600000fc2080;  1 drivers
v0x600004d31b90_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d31c20_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d31cb0_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d31d40_0 .net *"_ivl_0", 0 0, L_0x600000fc03c0;  1 drivers
o0x7fab8bb65b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d31dd0_0 name=_ivl_2
v0x600004d31e60_0 .net *"_ivl_6", 0 0, L_0x600000fc0500;  1 drivers
o0x7fab8bb65bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d31ef0_0 name=_ivl_8
v0x600004d31f80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d32010_0 .net "dffOut", 0 0, v0x600004d318c0_0;  1 drivers
v0x600004d320a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc03c0 .functor MUXZ 1, v0x600004d318c0_0, L_0x600000fc2080, L_0x600000fce3a0, C4<>;
L_0x600000fc0460 .functor MUXZ 1, o0x7fab8bb65b78, L_0x600000fc03c0, L_0x600000fceda0, C4<>;
L_0x600000fc0500 .functor MUXZ 1, v0x600004d318c0_0, L_0x600000fc2080, L_0x600000fce3a0, C4<>;
L_0x600000fc05a0 .functor MUXZ 1, o0x7fab8bb65bd8, L_0x600000fc0500, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3c250 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3c0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d31680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d31710_0 .net "d", 0 0, L_0x600000fc2080;  alias, 1 drivers
v0x600004d317a0_0 .net "q", 0 0, v0x600004d318c0_0;  alias, 1 drivers
v0x600004d31830_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d318c0_0 .var "state", 0 0;
v0x600004d31950_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3c3c0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d32490_0 .net8 "Bitline1", 0 0, p0x7fab8bb65f08;  1 drivers, strength-aware
v0x600004d32520_0 .net8 "Bitline2", 0 0, p0x7fab8bb65f38;  1 drivers, strength-aware
v0x600004d325b0_0 .net "D", 0 0, L_0x600000fc2120;  1 drivers
v0x600004d32640_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d326d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d32760_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d327f0_0 .net *"_ivl_0", 0 0, L_0x600000fc0640;  1 drivers
o0x7fab8bb65f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d32880_0 name=_ivl_2
v0x600004d32910_0 .net *"_ivl_6", 0 0, L_0x600000fc0780;  1 drivers
o0x7fab8bb65ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d329a0_0 name=_ivl_8
v0x600004d32a30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d32ac0_0 .net "dffOut", 0 0, v0x600004d32370_0;  1 drivers
v0x600004d32b50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc0640 .functor MUXZ 1, v0x600004d32370_0, L_0x600000fc2120, L_0x600000fce3a0, C4<>;
L_0x600000fc06e0 .functor MUXZ 1, o0x7fab8bb65f98, L_0x600000fc0640, L_0x600000fceda0, C4<>;
L_0x600000fc0780 .functor MUXZ 1, v0x600004d32370_0, L_0x600000fc2120, L_0x600000fce3a0, C4<>;
L_0x600000fc0820 .functor MUXZ 1, o0x7fab8bb65ff8, L_0x600000fc0780, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3c530 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3c3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d32130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d321c0_0 .net "d", 0 0, L_0x600000fc2120;  alias, 1 drivers
v0x600004d32250_0 .net "q", 0 0, v0x600004d32370_0;  alias, 1 drivers
v0x600004d322e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d32370_0 .var "state", 0 0;
v0x600004d32400_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3c6a0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d32f40_0 .net8 "Bitline1", 0 0, p0x7fab8bb66328;  1 drivers, strength-aware
v0x600004d32fd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb66358;  1 drivers, strength-aware
v0x600004d33060_0 .net "D", 0 0, L_0x600000fc21c0;  1 drivers
v0x600004d330f0_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d33180_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d33210_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d332a0_0 .net *"_ivl_0", 0 0, L_0x600000fc08c0;  1 drivers
o0x7fab8bb663b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d33330_0 name=_ivl_2
v0x600004d333c0_0 .net *"_ivl_6", 0 0, L_0x600000fc0a00;  1 drivers
o0x7fab8bb66418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d33450_0 name=_ivl_8
v0x600004d334e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d33570_0 .net "dffOut", 0 0, v0x600004d32e20_0;  1 drivers
v0x600004d33600_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc08c0 .functor MUXZ 1, v0x600004d32e20_0, L_0x600000fc21c0, L_0x600000fce3a0, C4<>;
L_0x600000fc0960 .functor MUXZ 1, o0x7fab8bb663b8, L_0x600000fc08c0, L_0x600000fceda0, C4<>;
L_0x600000fc0a00 .functor MUXZ 1, v0x600004d32e20_0, L_0x600000fc21c0, L_0x600000fce3a0, C4<>;
L_0x600000fc0aa0 .functor MUXZ 1, o0x7fab8bb66418, L_0x600000fc0a00, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3c810 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3c6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d32be0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d32c70_0 .net "d", 0 0, L_0x600000fc21c0;  alias, 1 drivers
v0x600004d32d00_0 .net "q", 0 0, v0x600004d32e20_0;  alias, 1 drivers
v0x600004d32d90_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d32e20_0 .var "state", 0 0;
v0x600004d32eb0_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3cb80 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d339f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb66748;  1 drivers, strength-aware
v0x600004d33a80_0 .net8 "Bitline2", 0 0, p0x7fab8bb66778;  1 drivers, strength-aware
v0x600004d33b10_0 .net "D", 0 0, L_0x600000fc2260;  1 drivers
v0x600004d33ba0_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d33c30_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d33cc0_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d33d50_0 .net *"_ivl_0", 0 0, L_0x600000fc0b40;  1 drivers
o0x7fab8bb667d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d33de0_0 name=_ivl_2
v0x600004d33e70_0 .net *"_ivl_6", 0 0, L_0x600000fc0c80;  1 drivers
o0x7fab8bb66838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d33f00_0 name=_ivl_8
v0x600004d34000_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d34090_0 .net "dffOut", 0 0, v0x600004d338d0_0;  1 drivers
v0x600004d34120_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc0b40 .functor MUXZ 1, v0x600004d338d0_0, L_0x600000fc2260, L_0x600000fce3a0, C4<>;
L_0x600000fc0be0 .functor MUXZ 1, o0x7fab8bb667d8, L_0x600000fc0b40, L_0x600000fceda0, C4<>;
L_0x600000fc0c80 .functor MUXZ 1, v0x600004d338d0_0, L_0x600000fc2260, L_0x600000fce3a0, C4<>;
L_0x600000fc0d20 .functor MUXZ 1, o0x7fab8bb66838, L_0x600000fc0c80, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3ccf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3cb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d33690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d33720_0 .net "d", 0 0, L_0x600000fc2260;  alias, 1 drivers
v0x600004d337b0_0 .net "q", 0 0, v0x600004d338d0_0;  alias, 1 drivers
v0x600004d33840_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d338d0_0 .var "state", 0 0;
v0x600004d33960_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3ce60 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d34510_0 .net8 "Bitline1", 0 0, p0x7fab8bb66b68;  1 drivers, strength-aware
v0x600004d345a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb66b98;  1 drivers, strength-aware
v0x600004d34630_0 .net "D", 0 0, L_0x600000fc2300;  1 drivers
v0x600004d346c0_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d34750_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d347e0_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d34870_0 .net *"_ivl_0", 0 0, L_0x600000fc0dc0;  1 drivers
o0x7fab8bb66bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d34900_0 name=_ivl_2
v0x600004d34990_0 .net *"_ivl_6", 0 0, L_0x600000fc0f00;  1 drivers
o0x7fab8bb66c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d34a20_0 name=_ivl_8
v0x600004d34ab0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d34b40_0 .net "dffOut", 0 0, v0x600004d343f0_0;  1 drivers
v0x600004d34bd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc0dc0 .functor MUXZ 1, v0x600004d343f0_0, L_0x600000fc2300, L_0x600000fce3a0, C4<>;
L_0x600000fc0e60 .functor MUXZ 1, o0x7fab8bb66bf8, L_0x600000fc0dc0, L_0x600000fceda0, C4<>;
L_0x600000fc0f00 .functor MUXZ 1, v0x600004d343f0_0, L_0x600000fc2300, L_0x600000fce3a0, C4<>;
L_0x600000fc0fa0 .functor MUXZ 1, o0x7fab8bb66c58, L_0x600000fc0f00, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3cfd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3ce60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d341b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d34240_0 .net "d", 0 0, L_0x600000fc2300;  alias, 1 drivers
v0x600004d342d0_0 .net "q", 0 0, v0x600004d343f0_0;  alias, 1 drivers
v0x600004d34360_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d343f0_0 .var "state", 0 0;
v0x600004d34480_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3d140 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d34fc0_0 .net8 "Bitline1", 0 0, p0x7fab8bb66f88;  1 drivers, strength-aware
v0x600004d35050_0 .net8 "Bitline2", 0 0, p0x7fab8bb66fb8;  1 drivers, strength-aware
v0x600004d350e0_0 .net "D", 0 0, L_0x600000fc23a0;  1 drivers
v0x600004d35170_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d35200_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d35290_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d35320_0 .net *"_ivl_0", 0 0, L_0x600000fc1040;  1 drivers
o0x7fab8bb67018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d353b0_0 name=_ivl_2
v0x600004d35440_0 .net *"_ivl_6", 0 0, L_0x600000fc1180;  1 drivers
o0x7fab8bb67078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d354d0_0 name=_ivl_8
v0x600004d35560_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d355f0_0 .net "dffOut", 0 0, v0x600004d34ea0_0;  1 drivers
v0x600004d35680_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc1040 .functor MUXZ 1, v0x600004d34ea0_0, L_0x600000fc23a0, L_0x600000fce3a0, C4<>;
L_0x600000fc10e0 .functor MUXZ 1, o0x7fab8bb67018, L_0x600000fc1040, L_0x600000fceda0, C4<>;
L_0x600000fc1180 .functor MUXZ 1, v0x600004d34ea0_0, L_0x600000fc23a0, L_0x600000fce3a0, C4<>;
L_0x600000fc1220 .functor MUXZ 1, o0x7fab8bb67078, L_0x600000fc1180, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3d2b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3d140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d34c60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d34cf0_0 .net "d", 0 0, L_0x600000fc23a0;  alias, 1 drivers
v0x600004d34d80_0 .net "q", 0 0, v0x600004d34ea0_0;  alias, 1 drivers
v0x600004d34e10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d34ea0_0 .var "state", 0 0;
v0x600004d34f30_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3d420 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d35a70_0 .net8 "Bitline1", 0 0, p0x7fab8bb673a8;  1 drivers, strength-aware
v0x600004d35b00_0 .net8 "Bitline2", 0 0, p0x7fab8bb673d8;  1 drivers, strength-aware
v0x600004d35b90_0 .net "D", 0 0, L_0x600000fc2440;  1 drivers
v0x600004d35c20_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d35cb0_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d35d40_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d35dd0_0 .net *"_ivl_0", 0 0, L_0x600000fc12c0;  1 drivers
o0x7fab8bb67438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d35e60_0 name=_ivl_2
v0x600004d35ef0_0 .net *"_ivl_6", 0 0, L_0x600000fc1400;  1 drivers
o0x7fab8bb67498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d35f80_0 name=_ivl_8
v0x600004d36010_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d360a0_0 .net "dffOut", 0 0, v0x600004d35950_0;  1 drivers
v0x600004d36130_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc12c0 .functor MUXZ 1, v0x600004d35950_0, L_0x600000fc2440, L_0x600000fce3a0, C4<>;
L_0x600000fc1360 .functor MUXZ 1, o0x7fab8bb67438, L_0x600000fc12c0, L_0x600000fceda0, C4<>;
L_0x600000fc1400 .functor MUXZ 1, v0x600004d35950_0, L_0x600000fc2440, L_0x600000fce3a0, C4<>;
L_0x600000fc14a0 .functor MUXZ 1, o0x7fab8bb67498, L_0x600000fc1400, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3d590 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3d420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d35710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d357a0_0 .net "d", 0 0, L_0x600000fc2440;  alias, 1 drivers
v0x600004d35830_0 .net "q", 0 0, v0x600004d35950_0;  alias, 1 drivers
v0x600004d358c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d35950_0 .var "state", 0 0;
v0x600004d359e0_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3d700 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d36520_0 .net8 "Bitline1", 0 0, p0x7fab8bb677c8;  1 drivers, strength-aware
v0x600004d365b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb677f8;  1 drivers, strength-aware
v0x600004d36640_0 .net "D", 0 0, L_0x600000fc24e0;  1 drivers
v0x600004d366d0_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d36760_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d367f0_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d36880_0 .net *"_ivl_0", 0 0, L_0x600000fc1540;  1 drivers
o0x7fab8bb67858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d36910_0 name=_ivl_2
v0x600004d369a0_0 .net *"_ivl_6", 0 0, L_0x600000fc1680;  1 drivers
o0x7fab8bb678b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d36a30_0 name=_ivl_8
v0x600004d36ac0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d36b50_0 .net "dffOut", 0 0, v0x600004d36400_0;  1 drivers
v0x600004d36be0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc1540 .functor MUXZ 1, v0x600004d36400_0, L_0x600000fc24e0, L_0x600000fce3a0, C4<>;
L_0x600000fc15e0 .functor MUXZ 1, o0x7fab8bb67858, L_0x600000fc1540, L_0x600000fceda0, C4<>;
L_0x600000fc1680 .functor MUXZ 1, v0x600004d36400_0, L_0x600000fc24e0, L_0x600000fce3a0, C4<>;
L_0x600000fc1720 .functor MUXZ 1, o0x7fab8bb678b8, L_0x600000fc1680, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3d870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3d700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d361c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d36250_0 .net "d", 0 0, L_0x600000fc24e0;  alias, 1 drivers
v0x600004d362e0_0 .net "q", 0 0, v0x600004d36400_0;  alias, 1 drivers
v0x600004d36370_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d36400_0 .var "state", 0 0;
v0x600004d36490_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3d9e0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d36fd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb67be8;  1 drivers, strength-aware
v0x600004d37060_0 .net8 "Bitline2", 0 0, p0x7fab8bb67c18;  1 drivers, strength-aware
v0x600004d370f0_0 .net "D", 0 0, L_0x600000fc2580;  1 drivers
v0x600004d37180_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d37210_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d372a0_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d37330_0 .net *"_ivl_0", 0 0, L_0x600000fc17c0;  1 drivers
o0x7fab8bb67c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d373c0_0 name=_ivl_2
v0x600004d37450_0 .net *"_ivl_6", 0 0, L_0x600000fc1900;  1 drivers
o0x7fab8bb67cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d374e0_0 name=_ivl_8
v0x600004d37570_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d37600_0 .net "dffOut", 0 0, v0x600004d36eb0_0;  1 drivers
v0x600004d37690_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc17c0 .functor MUXZ 1, v0x600004d36eb0_0, L_0x600000fc2580, L_0x600000fce3a0, C4<>;
L_0x600000fc1860 .functor MUXZ 1, o0x7fab8bb67c78, L_0x600000fc17c0, L_0x600000fceda0, C4<>;
L_0x600000fc1900 .functor MUXZ 1, v0x600004d36eb0_0, L_0x600000fc2580, L_0x600000fce3a0, C4<>;
L_0x600000fc19a0 .functor MUXZ 1, o0x7fab8bb67cd8, L_0x600000fc1900, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3db50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3d9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d36c70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d36d00_0 .net "d", 0 0, L_0x600000fc2580;  alias, 1 drivers
v0x600004d36d90_0 .net "q", 0 0, v0x600004d36eb0_0;  alias, 1 drivers
v0x600004d36e20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d36eb0_0 .var "state", 0 0;
v0x600004d36f40_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3dcc0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba39580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d37a80_0 .net8 "Bitline1", 0 0, p0x7fab8bb68008;  1 drivers, strength-aware
v0x600004d37b10_0 .net8 "Bitline2", 0 0, p0x7fab8bb68038;  1 drivers, strength-aware
v0x600004d37ba0_0 .net "D", 0 0, L_0x600000fc2620;  1 drivers
v0x600004d37c30_0 .net "ReadEnable1", 0 0, L_0x600000fceda0;  alias, 1 drivers
v0x600004d37cc0_0 .net "ReadEnable2", 0 0, L_0x600000fcf7a0;  alias, 1 drivers
v0x600004d37d50_0 .net "WriteEnable", 0 0, L_0x600000fce3a0;  alias, 1 drivers
v0x600004d37de0_0 .net *"_ivl_0", 0 0, L_0x600000fc1a40;  1 drivers
o0x7fab8bb68098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d37e70_0 name=_ivl_2
v0x600004d37f00_0 .net *"_ivl_6", 0 0, L_0x600000fc1b80;  1 drivers
o0x7fab8bb680f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d38000_0 name=_ivl_8
v0x600004d38090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d38120_0 .net "dffOut", 0 0, v0x600004d37960_0;  1 drivers
v0x600004d381b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc1a40 .functor MUXZ 1, v0x600004d37960_0, L_0x600000fc2620, L_0x600000fce3a0, C4<>;
L_0x600000fc1ae0 .functor MUXZ 1, o0x7fab8bb68098, L_0x600000fc1a40, L_0x600000fceda0, C4<>;
L_0x600000fc1b80 .functor MUXZ 1, v0x600004d37960_0, L_0x600000fc2620, L_0x600000fce3a0, C4<>;
L_0x600000fc1c20 .functor MUXZ 1, o0x7fab8bb680f8, L_0x600000fc1b80, L_0x600000fcf7a0, C4<>;
S_0x7fab8ba3de30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d37720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d377b0_0 .net "d", 0 0, L_0x600000fc2620;  alias, 1 drivers
v0x600004d37840_0 .net "q", 0 0, v0x600004d37960_0;  alias, 1 drivers
v0x600004d378d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d37960_0 .var "state", 0 0;
v0x600004d379f0_0 .net "wen", 0 0, L_0x600000fce3a0;  alias, 1 drivers
S_0x7fab8ba3c980 .scope module, "regArray[12]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004d032a0_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004d03330_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004d033c0_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004d03450_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  1 drivers
v0x600004d034e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  1 drivers
v0x600004d03570_0 .net "WriteReg", 0 0, L_0x600000fce440;  1 drivers
v0x600004d03600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d03690_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc4f00 .part L_0x60000082c6e0, 0, 1;
L_0x600000fc4fa0 .part L_0x60000082c6e0, 1, 1;
L_0x600000fc5040 .part L_0x60000082c6e0, 2, 1;
L_0x600000fc50e0 .part L_0x60000082c6e0, 3, 1;
L_0x600000fc5180 .part L_0x60000082c6e0, 4, 1;
L_0x600000fc5220 .part L_0x60000082c6e0, 5, 1;
L_0x600000fc52c0 .part L_0x60000082c6e0, 6, 1;
L_0x600000fc5360 .part L_0x60000082c6e0, 7, 1;
L_0x600000fc5400 .part L_0x60000082c6e0, 8, 1;
L_0x600000fc54a0 .part L_0x60000082c6e0, 9, 1;
L_0x600000fc5540 .part L_0x60000082c6e0, 10, 1;
L_0x600000fc55e0 .part L_0x60000082c6e0, 11, 1;
L_0x600000fc5680 .part L_0x60000082c6e0, 12, 1;
L_0x600000fc5720 .part L_0x60000082c6e0, 13, 1;
L_0x600000fc57c0 .part L_0x60000082c6e0, 14, 1;
L_0x600000fc5860 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb685d8 .port I0x600003f12000, L_0x600000fc2760;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb685d8;
p0x7fab8bb68a58 .port I0x600003f12000, L_0x600000fc29e0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb68a58;
p0x7fab8bb68e78 .port I0x600003f12000, L_0x600000fc2c60;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb68e78;
p0x7fab8bb69298 .port I0x600003f12000, L_0x600000fc2ee0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb69298;
p0x7fab8bb696b8 .port I0x600003f12000, L_0x600000fc3160;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb696b8;
p0x7fab8bb69ad8 .port I0x600003f12000, L_0x600000fc33e0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb69ad8;
p0x7fab8bb69ef8 .port I0x600003f12000, L_0x600000fc3660;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb69ef8;
p0x7fab8bb6a318 .port I0x600003f12000, L_0x600000fc38e0;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6a318;
p0x7fab8bb6a738 .port I0x600003f12000, L_0x600000fc3b60;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6a738;
p0x7fab8bb6ab58 .port I0x600003f12000, L_0x600000fc3de0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6ab58;
p0x7fab8bb6af78 .port I0x600003f12000, L_0x600000fc40a0;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6af78;
p0x7fab8bb6b398 .port I0x600003f12000, L_0x600000fc4320;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6b398;
p0x7fab8bb6b7b8 .port I0x600003f12000, L_0x600000fc45a0;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6b7b8;
p0x7fab8bb6bbd8 .port I0x600003f12000, L_0x600000fc4820;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6bbd8;
p0x7fab8bb6bff8 .port I0x600003f12000, L_0x600000fc4aa0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6bff8;
p0x7fab8bb6c418 .port I0x600003f12000, L_0x600000fc4d20;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6c418;
p0x7fab8bb68608 .port I0x600003f71fe0, L_0x600000fc28a0;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb68608;
p0x7fab8bb68a88 .port I0x600003f71fe0, L_0x600000fc2b20;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb68a88;
p0x7fab8bb68ea8 .port I0x600003f71fe0, L_0x600000fc2da0;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb68ea8;
p0x7fab8bb692c8 .port I0x600003f71fe0, L_0x600000fc3020;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb692c8;
p0x7fab8bb696e8 .port I0x600003f71fe0, L_0x600000fc32a0;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb696e8;
p0x7fab8bb69b08 .port I0x600003f71fe0, L_0x600000fc3520;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb69b08;
p0x7fab8bb69f28 .port I0x600003f71fe0, L_0x600000fc37a0;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb69f28;
p0x7fab8bb6a348 .port I0x600003f71fe0, L_0x600000fc3a20;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6a348;
p0x7fab8bb6a768 .port I0x600003f71fe0, L_0x600000fc3ca0;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6a768;
p0x7fab8bb6ab88 .port I0x600003f71fe0, L_0x600000fc3f20;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6ab88;
p0x7fab8bb6afa8 .port I0x600003f71fe0, L_0x600000fc41e0;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6afa8;
p0x7fab8bb6b3c8 .port I0x600003f71fe0, L_0x600000fc4460;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6b3c8;
p0x7fab8bb6b7e8 .port I0x600003f71fe0, L_0x600000fc46e0;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6b7e8;
p0x7fab8bb6bc08 .port I0x600003f71fe0, L_0x600000fc4960;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6bc08;
p0x7fab8bb6c028 .port I0x600003f71fe0, L_0x600000fc4be0;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6c028;
p0x7fab8bb6c448 .port I0x600003f71fe0, L_0x600000fc4e60;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6c448;
S_0x7fab8ba3e3a0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d38a20_0 .net8 "Bitline1", 0 0, p0x7fab8bb685d8;  1 drivers, strength-aware
v0x600004d38ab0_0 .net8 "Bitline2", 0 0, p0x7fab8bb68608;  1 drivers, strength-aware
v0x600004d38b40_0 .net "D", 0 0, L_0x600000fc4f00;  1 drivers
v0x600004d38bd0_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d38c60_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d38cf0_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d38d80_0 .net *"_ivl_0", 0 0, L_0x600000fc26c0;  1 drivers
o0x7fab8bb686c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d38e10_0 name=_ivl_2
v0x600004d38ea0_0 .net *"_ivl_6", 0 0, L_0x600000fc2800;  1 drivers
o0x7fab8bb68728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d38f30_0 name=_ivl_8
v0x600004d38fc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d39050_0 .net "dffOut", 0 0, v0x600004d38900_0;  1 drivers
v0x600004d390e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc26c0 .functor MUXZ 1, v0x600004d38900_0, L_0x600000fc4f00, L_0x600000fce440, C4<>;
L_0x600000fc2760 .functor MUXZ 1, o0x7fab8bb686c8, L_0x600000fc26c0, L_0x600000fcee40, C4<>;
L_0x600000fc2800 .functor MUXZ 1, v0x600004d38900_0, L_0x600000fc4f00, L_0x600000fce440, C4<>;
L_0x600000fc28a0 .functor MUXZ 1, o0x7fab8bb68728, L_0x600000fc2800, L_0x600000fcf840, C4<>;
S_0x7fab8ba3e510 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3e3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d386c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d38750_0 .net "d", 0 0, L_0x600000fc4f00;  alias, 1 drivers
v0x600004d387e0_0 .net "q", 0 0, v0x600004d38900_0;  alias, 1 drivers
v0x600004d38870_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d38900_0 .var "state", 0 0;
v0x600004d38990_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3e680 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d394d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb68a58;  1 drivers, strength-aware
v0x600004d39560_0 .net8 "Bitline2", 0 0, p0x7fab8bb68a88;  1 drivers, strength-aware
v0x600004d395f0_0 .net "D", 0 0, L_0x600000fc4fa0;  1 drivers
v0x600004d39680_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d39710_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d397a0_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d39830_0 .net *"_ivl_0", 0 0, L_0x600000fc2940;  1 drivers
o0x7fab8bb68ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d398c0_0 name=_ivl_2
v0x600004d39950_0 .net *"_ivl_6", 0 0, L_0x600000fc2a80;  1 drivers
o0x7fab8bb68b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d399e0_0 name=_ivl_8
v0x600004d39a70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d39b00_0 .net "dffOut", 0 0, v0x600004d393b0_0;  1 drivers
v0x600004d39b90_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc2940 .functor MUXZ 1, v0x600004d393b0_0, L_0x600000fc4fa0, L_0x600000fce440, C4<>;
L_0x600000fc29e0 .functor MUXZ 1, o0x7fab8bb68ae8, L_0x600000fc2940, L_0x600000fcee40, C4<>;
L_0x600000fc2a80 .functor MUXZ 1, v0x600004d393b0_0, L_0x600000fc4fa0, L_0x600000fce440, C4<>;
L_0x600000fc2b20 .functor MUXZ 1, o0x7fab8bb68b48, L_0x600000fc2a80, L_0x600000fcf840, C4<>;
S_0x7fab8ba3e7f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3e680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d39170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d39200_0 .net "d", 0 0, L_0x600000fc4fa0;  alias, 1 drivers
v0x600004d39290_0 .net "q", 0 0, v0x600004d393b0_0;  alias, 1 drivers
v0x600004d39320_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d393b0_0 .var "state", 0 0;
v0x600004d39440_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3e960 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d39f80_0 .net8 "Bitline1", 0 0, p0x7fab8bb68e78;  1 drivers, strength-aware
v0x600004d3a010_0 .net8 "Bitline2", 0 0, p0x7fab8bb68ea8;  1 drivers, strength-aware
v0x600004d3a0a0_0 .net "D", 0 0, L_0x600000fc5040;  1 drivers
v0x600004d3a130_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3a1c0_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3a250_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3a2e0_0 .net *"_ivl_0", 0 0, L_0x600000fc2bc0;  1 drivers
o0x7fab8bb68f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3a370_0 name=_ivl_2
v0x600004d3a400_0 .net *"_ivl_6", 0 0, L_0x600000fc2d00;  1 drivers
o0x7fab8bb68f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3a490_0 name=_ivl_8
v0x600004d3a520_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3a5b0_0 .net "dffOut", 0 0, v0x600004d39e60_0;  1 drivers
v0x600004d3a640_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc2bc0 .functor MUXZ 1, v0x600004d39e60_0, L_0x600000fc5040, L_0x600000fce440, C4<>;
L_0x600000fc2c60 .functor MUXZ 1, o0x7fab8bb68f08, L_0x600000fc2bc0, L_0x600000fcee40, C4<>;
L_0x600000fc2d00 .functor MUXZ 1, v0x600004d39e60_0, L_0x600000fc5040, L_0x600000fce440, C4<>;
L_0x600000fc2da0 .functor MUXZ 1, o0x7fab8bb68f68, L_0x600000fc2d00, L_0x600000fcf840, C4<>;
S_0x7fab8ba3ead0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3e960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d39c20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d39cb0_0 .net "d", 0 0, L_0x600000fc5040;  alias, 1 drivers
v0x600004d39d40_0 .net "q", 0 0, v0x600004d39e60_0;  alias, 1 drivers
v0x600004d39dd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d39e60_0 .var "state", 0 0;
v0x600004d39ef0_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3ec40 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d3aa30_0 .net8 "Bitline1", 0 0, p0x7fab8bb69298;  1 drivers, strength-aware
v0x600004d3aac0_0 .net8 "Bitline2", 0 0, p0x7fab8bb692c8;  1 drivers, strength-aware
v0x600004d3ab50_0 .net "D", 0 0, L_0x600000fc50e0;  1 drivers
v0x600004d3abe0_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3ac70_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3ad00_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3ad90_0 .net *"_ivl_0", 0 0, L_0x600000fc2e40;  1 drivers
o0x7fab8bb69328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3ae20_0 name=_ivl_2
v0x600004d3aeb0_0 .net *"_ivl_6", 0 0, L_0x600000fc2f80;  1 drivers
o0x7fab8bb69388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3af40_0 name=_ivl_8
v0x600004d3afd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3b060_0 .net "dffOut", 0 0, v0x600004d3a910_0;  1 drivers
v0x600004d3b0f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc2e40 .functor MUXZ 1, v0x600004d3a910_0, L_0x600000fc50e0, L_0x600000fce440, C4<>;
L_0x600000fc2ee0 .functor MUXZ 1, o0x7fab8bb69328, L_0x600000fc2e40, L_0x600000fcee40, C4<>;
L_0x600000fc2f80 .functor MUXZ 1, v0x600004d3a910_0, L_0x600000fc50e0, L_0x600000fce440, C4<>;
L_0x600000fc3020 .functor MUXZ 1, o0x7fab8bb69388, L_0x600000fc2f80, L_0x600000fcf840, C4<>;
S_0x7fab8ba3edb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3ec40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3a6d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3a760_0 .net "d", 0 0, L_0x600000fc50e0;  alias, 1 drivers
v0x600004d3a7f0_0 .net "q", 0 0, v0x600004d3a910_0;  alias, 1 drivers
v0x600004d3a880_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3a910_0 .var "state", 0 0;
v0x600004d3a9a0_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3ef20 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d3b4e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb696b8;  1 drivers, strength-aware
v0x600004d3b570_0 .net8 "Bitline2", 0 0, p0x7fab8bb696e8;  1 drivers, strength-aware
v0x600004d3b600_0 .net "D", 0 0, L_0x600000fc5180;  1 drivers
v0x600004d3b690_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3b720_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3b7b0_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3b840_0 .net *"_ivl_0", 0 0, L_0x600000fc30c0;  1 drivers
o0x7fab8bb69748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3b8d0_0 name=_ivl_2
v0x600004d3b960_0 .net *"_ivl_6", 0 0, L_0x600000fc3200;  1 drivers
o0x7fab8bb697a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3b9f0_0 name=_ivl_8
v0x600004d3ba80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3bb10_0 .net "dffOut", 0 0, v0x600004d3b3c0_0;  1 drivers
v0x600004d3bba0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc30c0 .functor MUXZ 1, v0x600004d3b3c0_0, L_0x600000fc5180, L_0x600000fce440, C4<>;
L_0x600000fc3160 .functor MUXZ 1, o0x7fab8bb69748, L_0x600000fc30c0, L_0x600000fcee40, C4<>;
L_0x600000fc3200 .functor MUXZ 1, v0x600004d3b3c0_0, L_0x600000fc5180, L_0x600000fce440, C4<>;
L_0x600000fc32a0 .functor MUXZ 1, o0x7fab8bb697a8, L_0x600000fc3200, L_0x600000fcf840, C4<>;
S_0x7fab8ba3f090 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3ef20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3b180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3b210_0 .net "d", 0 0, L_0x600000fc5180;  alias, 1 drivers
v0x600004d3b2a0_0 .net "q", 0 0, v0x600004d3b3c0_0;  alias, 1 drivers
v0x600004d3b330_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3b3c0_0 .var "state", 0 0;
v0x600004d3b450_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3f200 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d3c000_0 .net8 "Bitline1", 0 0, p0x7fab8bb69ad8;  1 drivers, strength-aware
v0x600004d3c090_0 .net8 "Bitline2", 0 0, p0x7fab8bb69b08;  1 drivers, strength-aware
v0x600004d3c120_0 .net "D", 0 0, L_0x600000fc5220;  1 drivers
v0x600004d3c1b0_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3c240_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3c2d0_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3c360_0 .net *"_ivl_0", 0 0, L_0x600000fc3340;  1 drivers
o0x7fab8bb69b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3c3f0_0 name=_ivl_2
v0x600004d3c480_0 .net *"_ivl_6", 0 0, L_0x600000fc3480;  1 drivers
o0x7fab8bb69bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3c510_0 name=_ivl_8
v0x600004d3c5a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3c630_0 .net "dffOut", 0 0, v0x600004d3be70_0;  1 drivers
v0x600004d3c6c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc3340 .functor MUXZ 1, v0x600004d3be70_0, L_0x600000fc5220, L_0x600000fce440, C4<>;
L_0x600000fc33e0 .functor MUXZ 1, o0x7fab8bb69b68, L_0x600000fc3340, L_0x600000fcee40, C4<>;
L_0x600000fc3480 .functor MUXZ 1, v0x600004d3be70_0, L_0x600000fc5220, L_0x600000fce440, C4<>;
L_0x600000fc3520 .functor MUXZ 1, o0x7fab8bb69bc8, L_0x600000fc3480, L_0x600000fcf840, C4<>;
S_0x7fab8ba3f370 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3f200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3bc30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3bcc0_0 .net "d", 0 0, L_0x600000fc5220;  alias, 1 drivers
v0x600004d3bd50_0 .net "q", 0 0, v0x600004d3be70_0;  alias, 1 drivers
v0x600004d3bde0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3be70_0 .var "state", 0 0;
v0x600004d3bf00_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3f4e0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d3cab0_0 .net8 "Bitline1", 0 0, p0x7fab8bb69ef8;  1 drivers, strength-aware
v0x600004d3cb40_0 .net8 "Bitline2", 0 0, p0x7fab8bb69f28;  1 drivers, strength-aware
v0x600004d3cbd0_0 .net "D", 0 0, L_0x600000fc52c0;  1 drivers
v0x600004d3cc60_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3ccf0_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3cd80_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3ce10_0 .net *"_ivl_0", 0 0, L_0x600000fc35c0;  1 drivers
o0x7fab8bb69f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3cea0_0 name=_ivl_2
v0x600004d3cf30_0 .net *"_ivl_6", 0 0, L_0x600000fc3700;  1 drivers
o0x7fab8bb69fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3cfc0_0 name=_ivl_8
v0x600004d3d050_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3d0e0_0 .net "dffOut", 0 0, v0x600004d3c990_0;  1 drivers
v0x600004d3d170_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc35c0 .functor MUXZ 1, v0x600004d3c990_0, L_0x600000fc52c0, L_0x600000fce440, C4<>;
L_0x600000fc3660 .functor MUXZ 1, o0x7fab8bb69f88, L_0x600000fc35c0, L_0x600000fcee40, C4<>;
L_0x600000fc3700 .functor MUXZ 1, v0x600004d3c990_0, L_0x600000fc52c0, L_0x600000fce440, C4<>;
L_0x600000fc37a0 .functor MUXZ 1, o0x7fab8bb69fe8, L_0x600000fc3700, L_0x600000fcf840, C4<>;
S_0x7fab8ba3f650 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3f4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3c750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3c7e0_0 .net "d", 0 0, L_0x600000fc52c0;  alias, 1 drivers
v0x600004d3c870_0 .net "q", 0 0, v0x600004d3c990_0;  alias, 1 drivers
v0x600004d3c900_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3c990_0 .var "state", 0 0;
v0x600004d3ca20_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3f7c0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d3d560_0 .net8 "Bitline1", 0 0, p0x7fab8bb6a318;  1 drivers, strength-aware
v0x600004d3d5f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6a348;  1 drivers, strength-aware
v0x600004d3d680_0 .net "D", 0 0, L_0x600000fc5360;  1 drivers
v0x600004d3d710_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3d7a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3d830_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3d8c0_0 .net *"_ivl_0", 0 0, L_0x600000fc3840;  1 drivers
o0x7fab8bb6a3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3d950_0 name=_ivl_2
v0x600004d3d9e0_0 .net *"_ivl_6", 0 0, L_0x600000fc3980;  1 drivers
o0x7fab8bb6a408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3da70_0 name=_ivl_8
v0x600004d3db00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3db90_0 .net "dffOut", 0 0, v0x600004d3d440_0;  1 drivers
v0x600004d3dc20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc3840 .functor MUXZ 1, v0x600004d3d440_0, L_0x600000fc5360, L_0x600000fce440, C4<>;
L_0x600000fc38e0 .functor MUXZ 1, o0x7fab8bb6a3a8, L_0x600000fc3840, L_0x600000fcee40, C4<>;
L_0x600000fc3980 .functor MUXZ 1, v0x600004d3d440_0, L_0x600000fc5360, L_0x600000fce440, C4<>;
L_0x600000fc3a20 .functor MUXZ 1, o0x7fab8bb6a408, L_0x600000fc3980, L_0x600000fcf840, C4<>;
S_0x7fab8ba3f930 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3f7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3d200_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3d290_0 .net "d", 0 0, L_0x600000fc5360;  alias, 1 drivers
v0x600004d3d320_0 .net "q", 0 0, v0x600004d3d440_0;  alias, 1 drivers
v0x600004d3d3b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3d440_0 .var "state", 0 0;
v0x600004d3d4d0_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3faa0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d3e010_0 .net8 "Bitline1", 0 0, p0x7fab8bb6a738;  1 drivers, strength-aware
v0x600004d3e0a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6a768;  1 drivers, strength-aware
v0x600004d3e130_0 .net "D", 0 0, L_0x600000fc5400;  1 drivers
v0x600004d3e1c0_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3e250_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3e2e0_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3e370_0 .net *"_ivl_0", 0 0, L_0x600000fc3ac0;  1 drivers
o0x7fab8bb6a7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3e400_0 name=_ivl_2
v0x600004d3e490_0 .net *"_ivl_6", 0 0, L_0x600000fc3c00;  1 drivers
o0x7fab8bb6a828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3e520_0 name=_ivl_8
v0x600004d3e5b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3e640_0 .net "dffOut", 0 0, v0x600004d3def0_0;  1 drivers
v0x600004d3e6d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc3ac0 .functor MUXZ 1, v0x600004d3def0_0, L_0x600000fc5400, L_0x600000fce440, C4<>;
L_0x600000fc3b60 .functor MUXZ 1, o0x7fab8bb6a7c8, L_0x600000fc3ac0, L_0x600000fcee40, C4<>;
L_0x600000fc3c00 .functor MUXZ 1, v0x600004d3def0_0, L_0x600000fc5400, L_0x600000fce440, C4<>;
L_0x600000fc3ca0 .functor MUXZ 1, o0x7fab8bb6a828, L_0x600000fc3c00, L_0x600000fcf840, C4<>;
S_0x7fab8ba3fc10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3faa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3dcb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3dd40_0 .net "d", 0 0, L_0x600000fc5400;  alias, 1 drivers
v0x600004d3ddd0_0 .net "q", 0 0, v0x600004d3def0_0;  alias, 1 drivers
v0x600004d3de60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3def0_0 .var "state", 0 0;
v0x600004d3df80_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3ff80 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d3eac0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6ab58;  1 drivers, strength-aware
v0x600004d3eb50_0 .net8 "Bitline2", 0 0, p0x7fab8bb6ab88;  1 drivers, strength-aware
v0x600004d3ebe0_0 .net "D", 0 0, L_0x600000fc54a0;  1 drivers
v0x600004d3ec70_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3ed00_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3ed90_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3ee20_0 .net *"_ivl_0", 0 0, L_0x600000fc3d40;  1 drivers
o0x7fab8bb6abe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3eeb0_0 name=_ivl_2
v0x600004d3ef40_0 .net *"_ivl_6", 0 0, L_0x600000fc3e80;  1 drivers
o0x7fab8bb6ac48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3efd0_0 name=_ivl_8
v0x600004d3f060_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3f0f0_0 .net "dffOut", 0 0, v0x600004d3e9a0_0;  1 drivers
v0x600004d3f180_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc3d40 .functor MUXZ 1, v0x600004d3e9a0_0, L_0x600000fc54a0, L_0x600000fce440, C4<>;
L_0x600000fc3de0 .functor MUXZ 1, o0x7fab8bb6abe8, L_0x600000fc3d40, L_0x600000fcee40, C4<>;
L_0x600000fc3e80 .functor MUXZ 1, v0x600004d3e9a0_0, L_0x600000fc54a0, L_0x600000fce440, C4<>;
L_0x600000fc3f20 .functor MUXZ 1, o0x7fab8bb6ac48, L_0x600000fc3e80, L_0x600000fcf840, C4<>;
S_0x7fab8ba400f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba3ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3e760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3e7f0_0 .net "d", 0 0, L_0x600000fc54a0;  alias, 1 drivers
v0x600004d3e880_0 .net "q", 0 0, v0x600004d3e9a0_0;  alias, 1 drivers
v0x600004d3e910_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3e9a0_0 .var "state", 0 0;
v0x600004d3ea30_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba40260 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d3f570_0 .net8 "Bitline1", 0 0, p0x7fab8bb6af78;  1 drivers, strength-aware
v0x600004d3f600_0 .net8 "Bitline2", 0 0, p0x7fab8bb6afa8;  1 drivers, strength-aware
v0x600004d3f690_0 .net "D", 0 0, L_0x600000fc5540;  1 drivers
v0x600004d3f720_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d3f7b0_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d3f840_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d3f8d0_0 .net *"_ivl_0", 0 0, L_0x600000fc4000;  1 drivers
o0x7fab8bb6b008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3f960_0 name=_ivl_2
v0x600004d3f9f0_0 .net *"_ivl_6", 0 0, L_0x600000fc4140;  1 drivers
o0x7fab8bb6b068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d3fa80_0 name=_ivl_8
v0x600004d3fb10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3fba0_0 .net "dffOut", 0 0, v0x600004d3f450_0;  1 drivers
v0x600004d3fc30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc4000 .functor MUXZ 1, v0x600004d3f450_0, L_0x600000fc5540, L_0x600000fce440, C4<>;
L_0x600000fc40a0 .functor MUXZ 1, o0x7fab8bb6b008, L_0x600000fc4000, L_0x600000fcee40, C4<>;
L_0x600000fc4140 .functor MUXZ 1, v0x600004d3f450_0, L_0x600000fc5540, L_0x600000fce440, C4<>;
L_0x600000fc41e0 .functor MUXZ 1, o0x7fab8bb6b068, L_0x600000fc4140, L_0x600000fcf840, C4<>;
S_0x7fab8ba403d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba40260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3f210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3f2a0_0 .net "d", 0 0, L_0x600000fc5540;  alias, 1 drivers
v0x600004d3f330_0 .net "q", 0 0, v0x600004d3f450_0;  alias, 1 drivers
v0x600004d3f3c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3f450_0 .var "state", 0 0;
v0x600004d3f4e0_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba40540 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d00090_0 .net8 "Bitline1", 0 0, p0x7fab8bb6b398;  1 drivers, strength-aware
v0x600004d00120_0 .net8 "Bitline2", 0 0, p0x7fab8bb6b3c8;  1 drivers, strength-aware
v0x600004d001b0_0 .net "D", 0 0, L_0x600000fc55e0;  1 drivers
v0x600004d00240_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d002d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d00360_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d003f0_0 .net *"_ivl_0", 0 0, L_0x600000fc4280;  1 drivers
o0x7fab8bb6b428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d00480_0 name=_ivl_2
v0x600004d00510_0 .net *"_ivl_6", 0 0, L_0x600000fc43c0;  1 drivers
o0x7fab8bb6b488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d005a0_0 name=_ivl_8
v0x600004d00630_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d006c0_0 .net "dffOut", 0 0, v0x600004d3ff00_0;  1 drivers
v0x600004d00750_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc4280 .functor MUXZ 1, v0x600004d3ff00_0, L_0x600000fc55e0, L_0x600000fce440, C4<>;
L_0x600000fc4320 .functor MUXZ 1, o0x7fab8bb6b428, L_0x600000fc4280, L_0x600000fcee40, C4<>;
L_0x600000fc43c0 .functor MUXZ 1, v0x600004d3ff00_0, L_0x600000fc55e0, L_0x600000fce440, C4<>;
L_0x600000fc4460 .functor MUXZ 1, o0x7fab8bb6b488, L_0x600000fc43c0, L_0x600000fcf840, C4<>;
S_0x7fab8ba406b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba40540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d3fcc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d3fd50_0 .net "d", 0 0, L_0x600000fc55e0;  alias, 1 drivers
v0x600004d3fde0_0 .net "q", 0 0, v0x600004d3ff00_0;  alias, 1 drivers
v0x600004d3fe70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d3ff00_0 .var "state", 0 0;
v0x600004d00000_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba40820 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d00b40_0 .net8 "Bitline1", 0 0, p0x7fab8bb6b7b8;  1 drivers, strength-aware
v0x600004d00bd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6b7e8;  1 drivers, strength-aware
v0x600004d00c60_0 .net "D", 0 0, L_0x600000fc5680;  1 drivers
v0x600004d00cf0_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d00d80_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d00e10_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d00ea0_0 .net *"_ivl_0", 0 0, L_0x600000fc4500;  1 drivers
o0x7fab8bb6b848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d00f30_0 name=_ivl_2
v0x600004d00fc0_0 .net *"_ivl_6", 0 0, L_0x600000fc4640;  1 drivers
o0x7fab8bb6b8a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d01050_0 name=_ivl_8
v0x600004d010e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d01170_0 .net "dffOut", 0 0, v0x600004d00a20_0;  1 drivers
v0x600004d01200_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc4500 .functor MUXZ 1, v0x600004d00a20_0, L_0x600000fc5680, L_0x600000fce440, C4<>;
L_0x600000fc45a0 .functor MUXZ 1, o0x7fab8bb6b848, L_0x600000fc4500, L_0x600000fcee40, C4<>;
L_0x600000fc4640 .functor MUXZ 1, v0x600004d00a20_0, L_0x600000fc5680, L_0x600000fce440, C4<>;
L_0x600000fc46e0 .functor MUXZ 1, o0x7fab8bb6b8a8, L_0x600000fc4640, L_0x600000fcf840, C4<>;
S_0x7fab8ba40990 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba40820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d007e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d00870_0 .net "d", 0 0, L_0x600000fc5680;  alias, 1 drivers
v0x600004d00900_0 .net "q", 0 0, v0x600004d00a20_0;  alias, 1 drivers
v0x600004d00990_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d00a20_0 .var "state", 0 0;
v0x600004d00ab0_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba40b00 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d015f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6bbd8;  1 drivers, strength-aware
v0x600004d01680_0 .net8 "Bitline2", 0 0, p0x7fab8bb6bc08;  1 drivers, strength-aware
v0x600004d01710_0 .net "D", 0 0, L_0x600000fc5720;  1 drivers
v0x600004d017a0_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d01830_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d018c0_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d01950_0 .net *"_ivl_0", 0 0, L_0x600000fc4780;  1 drivers
o0x7fab8bb6bc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d019e0_0 name=_ivl_2
v0x600004d01a70_0 .net *"_ivl_6", 0 0, L_0x600000fc48c0;  1 drivers
o0x7fab8bb6bcc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d01b00_0 name=_ivl_8
v0x600004d01b90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d01c20_0 .net "dffOut", 0 0, v0x600004d014d0_0;  1 drivers
v0x600004d01cb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc4780 .functor MUXZ 1, v0x600004d014d0_0, L_0x600000fc5720, L_0x600000fce440, C4<>;
L_0x600000fc4820 .functor MUXZ 1, o0x7fab8bb6bc68, L_0x600000fc4780, L_0x600000fcee40, C4<>;
L_0x600000fc48c0 .functor MUXZ 1, v0x600004d014d0_0, L_0x600000fc5720, L_0x600000fce440, C4<>;
L_0x600000fc4960 .functor MUXZ 1, o0x7fab8bb6bcc8, L_0x600000fc48c0, L_0x600000fcf840, C4<>;
S_0x7fab8ba40c70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba40b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d01290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d01320_0 .net "d", 0 0, L_0x600000fc5720;  alias, 1 drivers
v0x600004d013b0_0 .net "q", 0 0, v0x600004d014d0_0;  alias, 1 drivers
v0x600004d01440_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d014d0_0 .var "state", 0 0;
v0x600004d01560_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba40de0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d020a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6bff8;  1 drivers, strength-aware
v0x600004d02130_0 .net8 "Bitline2", 0 0, p0x7fab8bb6c028;  1 drivers, strength-aware
v0x600004d021c0_0 .net "D", 0 0, L_0x600000fc57c0;  1 drivers
v0x600004d02250_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d022e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d02370_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d02400_0 .net *"_ivl_0", 0 0, L_0x600000fc4a00;  1 drivers
o0x7fab8bb6c088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d02490_0 name=_ivl_2
v0x600004d02520_0 .net *"_ivl_6", 0 0, L_0x600000fc4b40;  1 drivers
o0x7fab8bb6c0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d025b0_0 name=_ivl_8
v0x600004d02640_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d026d0_0 .net "dffOut", 0 0, v0x600004d01f80_0;  1 drivers
v0x600004d02760_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc4a00 .functor MUXZ 1, v0x600004d01f80_0, L_0x600000fc57c0, L_0x600000fce440, C4<>;
L_0x600000fc4aa0 .functor MUXZ 1, o0x7fab8bb6c088, L_0x600000fc4a00, L_0x600000fcee40, C4<>;
L_0x600000fc4b40 .functor MUXZ 1, v0x600004d01f80_0, L_0x600000fc57c0, L_0x600000fce440, C4<>;
L_0x600000fc4be0 .functor MUXZ 1, o0x7fab8bb6c0e8, L_0x600000fc4b40, L_0x600000fcf840, C4<>;
S_0x7fab8ba40f50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba40de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d01d40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d01dd0_0 .net "d", 0 0, L_0x600000fc57c0;  alias, 1 drivers
v0x600004d01e60_0 .net "q", 0 0, v0x600004d01f80_0;  alias, 1 drivers
v0x600004d01ef0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d01f80_0 .var "state", 0 0;
v0x600004d02010_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba410c0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d02b50_0 .net8 "Bitline1", 0 0, p0x7fab8bb6c418;  1 drivers, strength-aware
v0x600004d02be0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6c448;  1 drivers, strength-aware
v0x600004d02c70_0 .net "D", 0 0, L_0x600000fc5860;  1 drivers
v0x600004d02d00_0 .net "ReadEnable1", 0 0, L_0x600000fcee40;  alias, 1 drivers
v0x600004d02d90_0 .net "ReadEnable2", 0 0, L_0x600000fcf840;  alias, 1 drivers
v0x600004d02e20_0 .net "WriteEnable", 0 0, L_0x600000fce440;  alias, 1 drivers
v0x600004d02eb0_0 .net *"_ivl_0", 0 0, L_0x600000fc4c80;  1 drivers
o0x7fab8bb6c4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d02f40_0 name=_ivl_2
v0x600004d02fd0_0 .net *"_ivl_6", 0 0, L_0x600000fc4dc0;  1 drivers
o0x7fab8bb6c508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d03060_0 name=_ivl_8
v0x600004d030f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d03180_0 .net "dffOut", 0 0, v0x600004d02a30_0;  1 drivers
v0x600004d03210_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc4c80 .functor MUXZ 1, v0x600004d02a30_0, L_0x600000fc5860, L_0x600000fce440, C4<>;
L_0x600000fc4d20 .functor MUXZ 1, o0x7fab8bb6c4a8, L_0x600000fc4c80, L_0x600000fcee40, C4<>;
L_0x600000fc4dc0 .functor MUXZ 1, v0x600004d02a30_0, L_0x600000fc5860, L_0x600000fce440, C4<>;
L_0x600000fc4e60 .functor MUXZ 1, o0x7fab8bb6c508, L_0x600000fc4dc0, L_0x600000fcf840, C4<>;
S_0x7fab8ba41230 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba410c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d027f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d02880_0 .net "d", 0 0, L_0x600000fc5860;  alias, 1 drivers
v0x600004d02910_0 .net "q", 0 0, v0x600004d02a30_0;  alias, 1 drivers
v0x600004d029a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d02a30_0 .var "state", 0 0;
v0x600004d02ac0_0 .net "wen", 0 0, L_0x600000fce440;  alias, 1 drivers
S_0x7fab8ba3fd80 .scope module, "regArray[13]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004d0e370_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004d0e400_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004d0e490_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004d0e520_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  1 drivers
v0x600004d0e5b0_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  1 drivers
v0x600004d0e640_0 .net "WriteReg", 0 0, L_0x600000fce4e0;  1 drivers
v0x600004d0e6d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0e760_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc8140 .part L_0x60000082c6e0, 0, 1;
L_0x600000fc81e0 .part L_0x60000082c6e0, 1, 1;
L_0x600000fc8280 .part L_0x60000082c6e0, 2, 1;
L_0x600000fc8320 .part L_0x60000082c6e0, 3, 1;
L_0x600000fc83c0 .part L_0x60000082c6e0, 4, 1;
L_0x600000fc8460 .part L_0x60000082c6e0, 5, 1;
L_0x600000fc8500 .part L_0x60000082c6e0, 6, 1;
L_0x600000fc85a0 .part L_0x60000082c6e0, 7, 1;
L_0x600000fc8640 .part L_0x60000082c6e0, 8, 1;
L_0x600000fc86e0 .part L_0x60000082c6e0, 9, 1;
L_0x600000fc8780 .part L_0x60000082c6e0, 10, 1;
L_0x600000fc8820 .part L_0x60000082c6e0, 11, 1;
L_0x600000fc88c0 .part L_0x60000082c6e0, 12, 1;
L_0x600000fc8960 .part L_0x60000082c6e0, 13, 1;
L_0x600000fc8a00 .part L_0x60000082c6e0, 14, 1;
L_0x600000fc8aa0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb6c9e8 .port I0x600003f12000, L_0x600000fc59a0;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6c9e8;
p0x7fab8bb6ce68 .port I0x600003f12000, L_0x600000fc5c20;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6ce68;
p0x7fab8bb6d288 .port I0x600003f12000, L_0x600000fc5ea0;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6d288;
p0x7fab8bb6d6a8 .port I0x600003f12000, L_0x600000fc6120;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6d6a8;
p0x7fab8bb6dac8 .port I0x600003f12000, L_0x600000fc63a0;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6dac8;
p0x7fab8bb6dee8 .port I0x600003f12000, L_0x600000fc6620;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6dee8;
p0x7fab8bb6e308 .port I0x600003f12000, L_0x600000fc68a0;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6e308;
p0x7fab8bb6e728 .port I0x600003f12000, L_0x600000fc6b20;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6e728;
p0x7fab8bb6eb48 .port I0x600003f12000, L_0x600000fc6da0;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6eb48;
p0x7fab8bb6ef68 .port I0x600003f12000, L_0x600000fc7020;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6ef68;
p0x7fab8bb6f388 .port I0x600003f12000, L_0x600000fc72a0;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6f388;
p0x7fab8bb6f7a8 .port I0x600003f12000, L_0x600000fc7520;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6f7a8;
p0x7fab8bb6fbc8 .port I0x600003f12000, L_0x600000fc77a0;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6fbc8;
p0x7fab8bb6ffe8 .port I0x600003f12000, L_0x600000fc7a20;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb6ffe8;
p0x7fab8bb70408 .port I0x600003f12000, L_0x600000fc7ca0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb70408;
p0x7fab8bb70828 .port I0x600003f12000, L_0x600000fc7f20;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb70828;
p0x7fab8bb6ca18 .port I0x600003f71fe0, L_0x600000fc5ae0;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6ca18;
p0x7fab8bb6ce98 .port I0x600003f71fe0, L_0x600000fc5d60;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6ce98;
p0x7fab8bb6d2b8 .port I0x600003f71fe0, L_0x600000fc5fe0;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6d2b8;
p0x7fab8bb6d6d8 .port I0x600003f71fe0, L_0x600000fc6260;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6d6d8;
p0x7fab8bb6daf8 .port I0x600003f71fe0, L_0x600000fc64e0;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6daf8;
p0x7fab8bb6df18 .port I0x600003f71fe0, L_0x600000fc6760;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6df18;
p0x7fab8bb6e338 .port I0x600003f71fe0, L_0x600000fc69e0;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6e338;
p0x7fab8bb6e758 .port I0x600003f71fe0, L_0x600000fc6c60;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6e758;
p0x7fab8bb6eb78 .port I0x600003f71fe0, L_0x600000fc6ee0;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6eb78;
p0x7fab8bb6ef98 .port I0x600003f71fe0, L_0x600000fc7160;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6ef98;
p0x7fab8bb6f3b8 .port I0x600003f71fe0, L_0x600000fc73e0;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6f3b8;
p0x7fab8bb6f7d8 .port I0x600003f71fe0, L_0x600000fc7660;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6f7d8;
p0x7fab8bb6fbf8 .port I0x600003f71fe0, L_0x600000fc78e0;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb6fbf8;
p0x7fab8bb70018 .port I0x600003f71fe0, L_0x600000fc7b60;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb70018;
p0x7fab8bb70438 .port I0x600003f71fe0, L_0x600000fc7de0;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb70438;
p0x7fab8bb70858 .port I0x600003f71fe0, L_0x600000fc80a0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb70858;
S_0x7fab8ba417a0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d03a80_0 .net8 "Bitline1", 0 0, p0x7fab8bb6c9e8;  1 drivers, strength-aware
v0x600004d03b10_0 .net8 "Bitline2", 0 0, p0x7fab8bb6ca18;  1 drivers, strength-aware
v0x600004d03ba0_0 .net "D", 0 0, L_0x600000fc8140;  1 drivers
v0x600004d03c30_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d03cc0_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d03d50_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d03de0_0 .net *"_ivl_0", 0 0, L_0x600000fc5900;  1 drivers
o0x7fab8bb6cad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d03e70_0 name=_ivl_2
v0x600004d03f00_0 .net *"_ivl_6", 0 0, L_0x600000fc5a40;  1 drivers
o0x7fab8bb6cb38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d04000_0 name=_ivl_8
v0x600004d04090_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d04120_0 .net "dffOut", 0 0, v0x600004d03960_0;  1 drivers
v0x600004d041b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc5900 .functor MUXZ 1, v0x600004d03960_0, L_0x600000fc8140, L_0x600000fce4e0, C4<>;
L_0x600000fc59a0 .functor MUXZ 1, o0x7fab8bb6cad8, L_0x600000fc5900, L_0x600000fceee0, C4<>;
L_0x600000fc5a40 .functor MUXZ 1, v0x600004d03960_0, L_0x600000fc8140, L_0x600000fce4e0, C4<>;
L_0x600000fc5ae0 .functor MUXZ 1, o0x7fab8bb6cb38, L_0x600000fc5a40, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba41910 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba417a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d03720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d037b0_0 .net "d", 0 0, L_0x600000fc8140;  alias, 1 drivers
v0x600004d03840_0 .net "q", 0 0, v0x600004d03960_0;  alias, 1 drivers
v0x600004d038d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d03960_0 .var "state", 0 0;
v0x600004d039f0_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba41a80 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d045a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6ce68;  1 drivers, strength-aware
v0x600004d04630_0 .net8 "Bitline2", 0 0, p0x7fab8bb6ce98;  1 drivers, strength-aware
v0x600004d046c0_0 .net "D", 0 0, L_0x600000fc81e0;  1 drivers
v0x600004d04750_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d047e0_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d04870_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d04900_0 .net *"_ivl_0", 0 0, L_0x600000fc5b80;  1 drivers
o0x7fab8bb6cef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d04990_0 name=_ivl_2
v0x600004d04a20_0 .net *"_ivl_6", 0 0, L_0x600000fc5cc0;  1 drivers
o0x7fab8bb6cf58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d04ab0_0 name=_ivl_8
v0x600004d04b40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d04bd0_0 .net "dffOut", 0 0, v0x600004d04480_0;  1 drivers
v0x600004d04c60_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc5b80 .functor MUXZ 1, v0x600004d04480_0, L_0x600000fc81e0, L_0x600000fce4e0, C4<>;
L_0x600000fc5c20 .functor MUXZ 1, o0x7fab8bb6cef8, L_0x600000fc5b80, L_0x600000fceee0, C4<>;
L_0x600000fc5cc0 .functor MUXZ 1, v0x600004d04480_0, L_0x600000fc81e0, L_0x600000fce4e0, C4<>;
L_0x600000fc5d60 .functor MUXZ 1, o0x7fab8bb6cf58, L_0x600000fc5cc0, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba41bf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba41a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d04240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d042d0_0 .net "d", 0 0, L_0x600000fc81e0;  alias, 1 drivers
v0x600004d04360_0 .net "q", 0 0, v0x600004d04480_0;  alias, 1 drivers
v0x600004d043f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d04480_0 .var "state", 0 0;
v0x600004d04510_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba41d60 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d05050_0 .net8 "Bitline1", 0 0, p0x7fab8bb6d288;  1 drivers, strength-aware
v0x600004d050e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6d2b8;  1 drivers, strength-aware
v0x600004d05170_0 .net "D", 0 0, L_0x600000fc8280;  1 drivers
v0x600004d05200_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d05290_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d05320_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d053b0_0 .net *"_ivl_0", 0 0, L_0x600000fc5e00;  1 drivers
o0x7fab8bb6d318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d05440_0 name=_ivl_2
v0x600004d054d0_0 .net *"_ivl_6", 0 0, L_0x600000fc5f40;  1 drivers
o0x7fab8bb6d378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d05560_0 name=_ivl_8
v0x600004d055f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d05680_0 .net "dffOut", 0 0, v0x600004d04f30_0;  1 drivers
v0x600004d05710_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc5e00 .functor MUXZ 1, v0x600004d04f30_0, L_0x600000fc8280, L_0x600000fce4e0, C4<>;
L_0x600000fc5ea0 .functor MUXZ 1, o0x7fab8bb6d318, L_0x600000fc5e00, L_0x600000fceee0, C4<>;
L_0x600000fc5f40 .functor MUXZ 1, v0x600004d04f30_0, L_0x600000fc8280, L_0x600000fce4e0, C4<>;
L_0x600000fc5fe0 .functor MUXZ 1, o0x7fab8bb6d378, L_0x600000fc5f40, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba41ed0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba41d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d04cf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d04d80_0 .net "d", 0 0, L_0x600000fc8280;  alias, 1 drivers
v0x600004d04e10_0 .net "q", 0 0, v0x600004d04f30_0;  alias, 1 drivers
v0x600004d04ea0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d04f30_0 .var "state", 0 0;
v0x600004d04fc0_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba42040 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d05b00_0 .net8 "Bitline1", 0 0, p0x7fab8bb6d6a8;  1 drivers, strength-aware
v0x600004d05b90_0 .net8 "Bitline2", 0 0, p0x7fab8bb6d6d8;  1 drivers, strength-aware
v0x600004d05c20_0 .net "D", 0 0, L_0x600000fc8320;  1 drivers
v0x600004d05cb0_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d05d40_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d05dd0_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d05e60_0 .net *"_ivl_0", 0 0, L_0x600000fc6080;  1 drivers
o0x7fab8bb6d738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d05ef0_0 name=_ivl_2
v0x600004d05f80_0 .net *"_ivl_6", 0 0, L_0x600000fc61c0;  1 drivers
o0x7fab8bb6d798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d06010_0 name=_ivl_8
v0x600004d060a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d06130_0 .net "dffOut", 0 0, v0x600004d059e0_0;  1 drivers
v0x600004d061c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc6080 .functor MUXZ 1, v0x600004d059e0_0, L_0x600000fc8320, L_0x600000fce4e0, C4<>;
L_0x600000fc6120 .functor MUXZ 1, o0x7fab8bb6d738, L_0x600000fc6080, L_0x600000fceee0, C4<>;
L_0x600000fc61c0 .functor MUXZ 1, v0x600004d059e0_0, L_0x600000fc8320, L_0x600000fce4e0, C4<>;
L_0x600000fc6260 .functor MUXZ 1, o0x7fab8bb6d798, L_0x600000fc61c0, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba421b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba42040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d057a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d05830_0 .net "d", 0 0, L_0x600000fc8320;  alias, 1 drivers
v0x600004d058c0_0 .net "q", 0 0, v0x600004d059e0_0;  alias, 1 drivers
v0x600004d05950_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d059e0_0 .var "state", 0 0;
v0x600004d05a70_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba42320 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d065b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6dac8;  1 drivers, strength-aware
v0x600004d06640_0 .net8 "Bitline2", 0 0, p0x7fab8bb6daf8;  1 drivers, strength-aware
v0x600004d066d0_0 .net "D", 0 0, L_0x600000fc83c0;  1 drivers
v0x600004d06760_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d067f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d06880_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d06910_0 .net *"_ivl_0", 0 0, L_0x600000fc6300;  1 drivers
o0x7fab8bb6db58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d069a0_0 name=_ivl_2
v0x600004d06a30_0 .net *"_ivl_6", 0 0, L_0x600000fc6440;  1 drivers
o0x7fab8bb6dbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d06ac0_0 name=_ivl_8
v0x600004d06b50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d06be0_0 .net "dffOut", 0 0, v0x600004d06490_0;  1 drivers
v0x600004d06c70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc6300 .functor MUXZ 1, v0x600004d06490_0, L_0x600000fc83c0, L_0x600000fce4e0, C4<>;
L_0x600000fc63a0 .functor MUXZ 1, o0x7fab8bb6db58, L_0x600000fc6300, L_0x600000fceee0, C4<>;
L_0x600000fc6440 .functor MUXZ 1, v0x600004d06490_0, L_0x600000fc83c0, L_0x600000fce4e0, C4<>;
L_0x600000fc64e0 .functor MUXZ 1, o0x7fab8bb6dbb8, L_0x600000fc6440, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba42490 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba42320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d06250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d062e0_0 .net "d", 0 0, L_0x600000fc83c0;  alias, 1 drivers
v0x600004d06370_0 .net "q", 0 0, v0x600004d06490_0;  alias, 1 drivers
v0x600004d06400_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d06490_0 .var "state", 0 0;
v0x600004d06520_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba42600 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d07060_0 .net8 "Bitline1", 0 0, p0x7fab8bb6dee8;  1 drivers, strength-aware
v0x600004d070f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6df18;  1 drivers, strength-aware
v0x600004d07180_0 .net "D", 0 0, L_0x600000fc8460;  1 drivers
v0x600004d07210_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d072a0_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d07330_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d073c0_0 .net *"_ivl_0", 0 0, L_0x600000fc6580;  1 drivers
o0x7fab8bb6df78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d07450_0 name=_ivl_2
v0x600004d074e0_0 .net *"_ivl_6", 0 0, L_0x600000fc66c0;  1 drivers
o0x7fab8bb6dfd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d07570_0 name=_ivl_8
v0x600004d07600_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d07690_0 .net "dffOut", 0 0, v0x600004d06f40_0;  1 drivers
v0x600004d07720_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc6580 .functor MUXZ 1, v0x600004d06f40_0, L_0x600000fc8460, L_0x600000fce4e0, C4<>;
L_0x600000fc6620 .functor MUXZ 1, o0x7fab8bb6df78, L_0x600000fc6580, L_0x600000fceee0, C4<>;
L_0x600000fc66c0 .functor MUXZ 1, v0x600004d06f40_0, L_0x600000fc8460, L_0x600000fce4e0, C4<>;
L_0x600000fc6760 .functor MUXZ 1, o0x7fab8bb6dfd8, L_0x600000fc66c0, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba42770 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba42600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d06d00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d06d90_0 .net "d", 0 0, L_0x600000fc8460;  alias, 1 drivers
v0x600004d06e20_0 .net "q", 0 0, v0x600004d06f40_0;  alias, 1 drivers
v0x600004d06eb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d06f40_0 .var "state", 0 0;
v0x600004d06fd0_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba428e0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d07b10_0 .net8 "Bitline1", 0 0, p0x7fab8bb6e308;  1 drivers, strength-aware
v0x600004d07ba0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6e338;  1 drivers, strength-aware
v0x600004d07c30_0 .net "D", 0 0, L_0x600000fc8500;  1 drivers
v0x600004d07cc0_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d07d50_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d07de0_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d07e70_0 .net *"_ivl_0", 0 0, L_0x600000fc6800;  1 drivers
o0x7fab8bb6e398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d07f00_0 name=_ivl_2
v0x600004d08000_0 .net *"_ivl_6", 0 0, L_0x600000fc6940;  1 drivers
o0x7fab8bb6e3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d08090_0 name=_ivl_8
v0x600004d08120_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d081b0_0 .net "dffOut", 0 0, v0x600004d079f0_0;  1 drivers
v0x600004d08240_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc6800 .functor MUXZ 1, v0x600004d079f0_0, L_0x600000fc8500, L_0x600000fce4e0, C4<>;
L_0x600000fc68a0 .functor MUXZ 1, o0x7fab8bb6e398, L_0x600000fc6800, L_0x600000fceee0, C4<>;
L_0x600000fc6940 .functor MUXZ 1, v0x600004d079f0_0, L_0x600000fc8500, L_0x600000fce4e0, C4<>;
L_0x600000fc69e0 .functor MUXZ 1, o0x7fab8bb6e3f8, L_0x600000fc6940, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba42a50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba428e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d077b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d07840_0 .net "d", 0 0, L_0x600000fc8500;  alias, 1 drivers
v0x600004d078d0_0 .net "q", 0 0, v0x600004d079f0_0;  alias, 1 drivers
v0x600004d07960_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d079f0_0 .var "state", 0 0;
v0x600004d07a80_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba42bc0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d08630_0 .net8 "Bitline1", 0 0, p0x7fab8bb6e728;  1 drivers, strength-aware
v0x600004d086c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6e758;  1 drivers, strength-aware
v0x600004d08750_0 .net "D", 0 0, L_0x600000fc85a0;  1 drivers
v0x600004d087e0_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d08870_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d08900_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d08990_0 .net *"_ivl_0", 0 0, L_0x600000fc6a80;  1 drivers
o0x7fab8bb6e7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d08a20_0 name=_ivl_2
v0x600004d08ab0_0 .net *"_ivl_6", 0 0, L_0x600000fc6bc0;  1 drivers
o0x7fab8bb6e818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d08b40_0 name=_ivl_8
v0x600004d08bd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d08c60_0 .net "dffOut", 0 0, v0x600004d08510_0;  1 drivers
v0x600004d08cf0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc6a80 .functor MUXZ 1, v0x600004d08510_0, L_0x600000fc85a0, L_0x600000fce4e0, C4<>;
L_0x600000fc6b20 .functor MUXZ 1, o0x7fab8bb6e7b8, L_0x600000fc6a80, L_0x600000fceee0, C4<>;
L_0x600000fc6bc0 .functor MUXZ 1, v0x600004d08510_0, L_0x600000fc85a0, L_0x600000fce4e0, C4<>;
L_0x600000fc6c60 .functor MUXZ 1, o0x7fab8bb6e818, L_0x600000fc6bc0, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba42d30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba42bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d082d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d08360_0 .net "d", 0 0, L_0x600000fc85a0;  alias, 1 drivers
v0x600004d083f0_0 .net "q", 0 0, v0x600004d08510_0;  alias, 1 drivers
v0x600004d08480_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d08510_0 .var "state", 0 0;
v0x600004d085a0_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba42ea0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d090e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6eb48;  1 drivers, strength-aware
v0x600004d09170_0 .net8 "Bitline2", 0 0, p0x7fab8bb6eb78;  1 drivers, strength-aware
v0x600004d09200_0 .net "D", 0 0, L_0x600000fc8640;  1 drivers
v0x600004d09290_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d09320_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d093b0_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d09440_0 .net *"_ivl_0", 0 0, L_0x600000fc6d00;  1 drivers
o0x7fab8bb6ebd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d094d0_0 name=_ivl_2
v0x600004d09560_0 .net *"_ivl_6", 0 0, L_0x600000fc6e40;  1 drivers
o0x7fab8bb6ec38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d095f0_0 name=_ivl_8
v0x600004d09680_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d09710_0 .net "dffOut", 0 0, v0x600004d08fc0_0;  1 drivers
v0x600004d097a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc6d00 .functor MUXZ 1, v0x600004d08fc0_0, L_0x600000fc8640, L_0x600000fce4e0, C4<>;
L_0x600000fc6da0 .functor MUXZ 1, o0x7fab8bb6ebd8, L_0x600000fc6d00, L_0x600000fceee0, C4<>;
L_0x600000fc6e40 .functor MUXZ 1, v0x600004d08fc0_0, L_0x600000fc8640, L_0x600000fce4e0, C4<>;
L_0x600000fc6ee0 .functor MUXZ 1, o0x7fab8bb6ec38, L_0x600000fc6e40, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba43010 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba42ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d08d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d08e10_0 .net "d", 0 0, L_0x600000fc8640;  alias, 1 drivers
v0x600004d08ea0_0 .net "q", 0 0, v0x600004d08fc0_0;  alias, 1 drivers
v0x600004d08f30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d08fc0_0 .var "state", 0 0;
v0x600004d09050_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba43380 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d09b90_0 .net8 "Bitline1", 0 0, p0x7fab8bb6ef68;  1 drivers, strength-aware
v0x600004d09c20_0 .net8 "Bitline2", 0 0, p0x7fab8bb6ef98;  1 drivers, strength-aware
v0x600004d09cb0_0 .net "D", 0 0, L_0x600000fc86e0;  1 drivers
v0x600004d09d40_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d09dd0_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d09e60_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d09ef0_0 .net *"_ivl_0", 0 0, L_0x600000fc6f80;  1 drivers
o0x7fab8bb6eff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d09f80_0 name=_ivl_2
v0x600004d0a010_0 .net *"_ivl_6", 0 0, L_0x600000fc70c0;  1 drivers
o0x7fab8bb6f058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0a0a0_0 name=_ivl_8
v0x600004d0a130_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0a1c0_0 .net "dffOut", 0 0, v0x600004d09a70_0;  1 drivers
v0x600004d0a250_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc6f80 .functor MUXZ 1, v0x600004d09a70_0, L_0x600000fc86e0, L_0x600000fce4e0, C4<>;
L_0x600000fc7020 .functor MUXZ 1, o0x7fab8bb6eff8, L_0x600000fc6f80, L_0x600000fceee0, C4<>;
L_0x600000fc70c0 .functor MUXZ 1, v0x600004d09a70_0, L_0x600000fc86e0, L_0x600000fce4e0, C4<>;
L_0x600000fc7160 .functor MUXZ 1, o0x7fab8bb6f058, L_0x600000fc70c0, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba434f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba43380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d09830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d098c0_0 .net "d", 0 0, L_0x600000fc86e0;  alias, 1 drivers
v0x600004d09950_0 .net "q", 0 0, v0x600004d09a70_0;  alias, 1 drivers
v0x600004d099e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d09a70_0 .var "state", 0 0;
v0x600004d09b00_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba43660 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d0a640_0 .net8 "Bitline1", 0 0, p0x7fab8bb6f388;  1 drivers, strength-aware
v0x600004d0a6d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb6f3b8;  1 drivers, strength-aware
v0x600004d0a760_0 .net "D", 0 0, L_0x600000fc8780;  1 drivers
v0x600004d0a7f0_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d0a880_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d0a910_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d0a9a0_0 .net *"_ivl_0", 0 0, L_0x600000fc7200;  1 drivers
o0x7fab8bb6f418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0aa30_0 name=_ivl_2
v0x600004d0aac0_0 .net *"_ivl_6", 0 0, L_0x600000fc7340;  1 drivers
o0x7fab8bb6f478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0ab50_0 name=_ivl_8
v0x600004d0abe0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0ac70_0 .net "dffOut", 0 0, v0x600004d0a520_0;  1 drivers
v0x600004d0ad00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc7200 .functor MUXZ 1, v0x600004d0a520_0, L_0x600000fc8780, L_0x600000fce4e0, C4<>;
L_0x600000fc72a0 .functor MUXZ 1, o0x7fab8bb6f418, L_0x600000fc7200, L_0x600000fceee0, C4<>;
L_0x600000fc7340 .functor MUXZ 1, v0x600004d0a520_0, L_0x600000fc8780, L_0x600000fce4e0, C4<>;
L_0x600000fc73e0 .functor MUXZ 1, o0x7fab8bb6f478, L_0x600000fc7340, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba437d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba43660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0a2e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0a370_0 .net "d", 0 0, L_0x600000fc8780;  alias, 1 drivers
v0x600004d0a400_0 .net "q", 0 0, v0x600004d0a520_0;  alias, 1 drivers
v0x600004d0a490_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d0a520_0 .var "state", 0 0;
v0x600004d0a5b0_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba43940 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d0b0f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6f7a8;  1 drivers, strength-aware
v0x600004d0b180_0 .net8 "Bitline2", 0 0, p0x7fab8bb6f7d8;  1 drivers, strength-aware
v0x600004d0b210_0 .net "D", 0 0, L_0x600000fc8820;  1 drivers
v0x600004d0b2a0_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d0b330_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d0b3c0_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d0b450_0 .net *"_ivl_0", 0 0, L_0x600000fc7480;  1 drivers
o0x7fab8bb6f838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0b4e0_0 name=_ivl_2
v0x600004d0b570_0 .net *"_ivl_6", 0 0, L_0x600000fc75c0;  1 drivers
o0x7fab8bb6f898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0b600_0 name=_ivl_8
v0x600004d0b690_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0b720_0 .net "dffOut", 0 0, v0x600004d0afd0_0;  1 drivers
v0x600004d0b7b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc7480 .functor MUXZ 1, v0x600004d0afd0_0, L_0x600000fc8820, L_0x600000fce4e0, C4<>;
L_0x600000fc7520 .functor MUXZ 1, o0x7fab8bb6f838, L_0x600000fc7480, L_0x600000fceee0, C4<>;
L_0x600000fc75c0 .functor MUXZ 1, v0x600004d0afd0_0, L_0x600000fc8820, L_0x600000fce4e0, C4<>;
L_0x600000fc7660 .functor MUXZ 1, o0x7fab8bb6f898, L_0x600000fc75c0, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba43ab0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba43940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0ad90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0ae20_0 .net "d", 0 0, L_0x600000fc8820;  alias, 1 drivers
v0x600004d0aeb0_0 .net "q", 0 0, v0x600004d0afd0_0;  alias, 1 drivers
v0x600004d0af40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d0afd0_0 .var "state", 0 0;
v0x600004d0b060_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba43c20 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d0bba0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6fbc8;  1 drivers, strength-aware
v0x600004d0bc30_0 .net8 "Bitline2", 0 0, p0x7fab8bb6fbf8;  1 drivers, strength-aware
v0x600004d0bcc0_0 .net "D", 0 0, L_0x600000fc88c0;  1 drivers
v0x600004d0bd50_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d0bde0_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d0be70_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d0bf00_0 .net *"_ivl_0", 0 0, L_0x600000fc7700;  1 drivers
o0x7fab8bb6fc58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0c000_0 name=_ivl_2
v0x600004d0c090_0 .net *"_ivl_6", 0 0, L_0x600000fc7840;  1 drivers
o0x7fab8bb6fcb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0c120_0 name=_ivl_8
v0x600004d0c1b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0c240_0 .net "dffOut", 0 0, v0x600004d0ba80_0;  1 drivers
v0x600004d0c2d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc7700 .functor MUXZ 1, v0x600004d0ba80_0, L_0x600000fc88c0, L_0x600000fce4e0, C4<>;
L_0x600000fc77a0 .functor MUXZ 1, o0x7fab8bb6fc58, L_0x600000fc7700, L_0x600000fceee0, C4<>;
L_0x600000fc7840 .functor MUXZ 1, v0x600004d0ba80_0, L_0x600000fc88c0, L_0x600000fce4e0, C4<>;
L_0x600000fc78e0 .functor MUXZ 1, o0x7fab8bb6fcb8, L_0x600000fc7840, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba43d90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba43c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0b840_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0b8d0_0 .net "d", 0 0, L_0x600000fc88c0;  alias, 1 drivers
v0x600004d0b960_0 .net "q", 0 0, v0x600004d0ba80_0;  alias, 1 drivers
v0x600004d0b9f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d0ba80_0 .var "state", 0 0;
v0x600004d0bb10_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba43f00 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d0c6c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb6ffe8;  1 drivers, strength-aware
v0x600004d0c750_0 .net8 "Bitline2", 0 0, p0x7fab8bb70018;  1 drivers, strength-aware
v0x600004d0c7e0_0 .net "D", 0 0, L_0x600000fc8960;  1 drivers
v0x600004d0c870_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d0c900_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d0c990_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d0ca20_0 .net *"_ivl_0", 0 0, L_0x600000fc7980;  1 drivers
o0x7fab8bb70078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0cab0_0 name=_ivl_2
v0x600004d0cb40_0 .net *"_ivl_6", 0 0, L_0x600000fc7ac0;  1 drivers
o0x7fab8bb700d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0cbd0_0 name=_ivl_8
v0x600004d0cc60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0ccf0_0 .net "dffOut", 0 0, v0x600004d0c5a0_0;  1 drivers
v0x600004d0cd80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc7980 .functor MUXZ 1, v0x600004d0c5a0_0, L_0x600000fc8960, L_0x600000fce4e0, C4<>;
L_0x600000fc7a20 .functor MUXZ 1, o0x7fab8bb70078, L_0x600000fc7980, L_0x600000fceee0, C4<>;
L_0x600000fc7ac0 .functor MUXZ 1, v0x600004d0c5a0_0, L_0x600000fc8960, L_0x600000fce4e0, C4<>;
L_0x600000fc7b60 .functor MUXZ 1, o0x7fab8bb700d8, L_0x600000fc7ac0, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba44070 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba43f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0c360_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0c3f0_0 .net "d", 0 0, L_0x600000fc8960;  alias, 1 drivers
v0x600004d0c480_0 .net "q", 0 0, v0x600004d0c5a0_0;  alias, 1 drivers
v0x600004d0c510_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d0c5a0_0 .var "state", 0 0;
v0x600004d0c630_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba441e0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d0d170_0 .net8 "Bitline1", 0 0, p0x7fab8bb70408;  1 drivers, strength-aware
v0x600004d0d200_0 .net8 "Bitline2", 0 0, p0x7fab8bb70438;  1 drivers, strength-aware
v0x600004d0d290_0 .net "D", 0 0, L_0x600000fc8a00;  1 drivers
v0x600004d0d320_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d0d3b0_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d0d440_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d0d4d0_0 .net *"_ivl_0", 0 0, L_0x600000fc7c00;  1 drivers
o0x7fab8bb70498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0d560_0 name=_ivl_2
v0x600004d0d5f0_0 .net *"_ivl_6", 0 0, L_0x600000fc7d40;  1 drivers
o0x7fab8bb704f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0d680_0 name=_ivl_8
v0x600004d0d710_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0d7a0_0 .net "dffOut", 0 0, v0x600004d0d050_0;  1 drivers
v0x600004d0d830_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc7c00 .functor MUXZ 1, v0x600004d0d050_0, L_0x600000fc8a00, L_0x600000fce4e0, C4<>;
L_0x600000fc7ca0 .functor MUXZ 1, o0x7fab8bb70498, L_0x600000fc7c00, L_0x600000fceee0, C4<>;
L_0x600000fc7d40 .functor MUXZ 1, v0x600004d0d050_0, L_0x600000fc8a00, L_0x600000fce4e0, C4<>;
L_0x600000fc7de0 .functor MUXZ 1, o0x7fab8bb704f8, L_0x600000fc7d40, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba44350 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba441e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0ce10_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0cea0_0 .net "d", 0 0, L_0x600000fc8a00;  alias, 1 drivers
v0x600004d0cf30_0 .net "q", 0 0, v0x600004d0d050_0;  alias, 1 drivers
v0x600004d0cfc0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d0d050_0 .var "state", 0 0;
v0x600004d0d0e0_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba444c0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba3fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d0dc20_0 .net8 "Bitline1", 0 0, p0x7fab8bb70828;  1 drivers, strength-aware
v0x600004d0dcb0_0 .net8 "Bitline2", 0 0, p0x7fab8bb70858;  1 drivers, strength-aware
v0x600004d0dd40_0 .net "D", 0 0, L_0x600000fc8aa0;  1 drivers
v0x600004d0ddd0_0 .net "ReadEnable1", 0 0, L_0x600000fceee0;  alias, 1 drivers
v0x600004d0de60_0 .net "ReadEnable2", 0 0, L_0x600000fcf8e0;  alias, 1 drivers
v0x600004d0def0_0 .net "WriteEnable", 0 0, L_0x600000fce4e0;  alias, 1 drivers
v0x600004d0df80_0 .net *"_ivl_0", 0 0, L_0x600000fc7e80;  1 drivers
o0x7fab8bb708b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0e010_0 name=_ivl_2
v0x600004d0e0a0_0 .net *"_ivl_6", 0 0, L_0x600000fc8000;  1 drivers
o0x7fab8bb70918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0e130_0 name=_ivl_8
v0x600004d0e1c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0e250_0 .net "dffOut", 0 0, v0x600004d0db00_0;  1 drivers
v0x600004d0e2e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc7e80 .functor MUXZ 1, v0x600004d0db00_0, L_0x600000fc8aa0, L_0x600000fce4e0, C4<>;
L_0x600000fc7f20 .functor MUXZ 1, o0x7fab8bb708b8, L_0x600000fc7e80, L_0x600000fceee0, C4<>;
L_0x600000fc8000 .functor MUXZ 1, v0x600004d0db00_0, L_0x600000fc8aa0, L_0x600000fce4e0, C4<>;
L_0x600000fc80a0 .functor MUXZ 1, o0x7fab8bb70918, L_0x600000fc8000, L_0x600000fcf8e0, C4<>;
S_0x7fab8ba44630 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba444c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0d8c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0d950_0 .net "d", 0 0, L_0x600000fc8aa0;  alias, 1 drivers
v0x600004d0d9e0_0 .net "q", 0 0, v0x600004d0db00_0;  alias, 1 drivers
v0x600004d0da70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d0db00_0 .var "state", 0 0;
v0x600004d0db90_0 .net "wen", 0 0, L_0x600000fce4e0;  alias, 1 drivers
S_0x7fab8ba43180 .scope module, "regArray[14]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004d19440_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004d194d0_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004d19560_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004d195f0_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  1 drivers
v0x600004d19680_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  1 drivers
v0x600004d19710_0 .net "WriteReg", 0 0, L_0x600000fce580;  1 drivers
v0x600004d197a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d19830_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcb340 .part L_0x60000082c6e0, 0, 1;
L_0x600000fcb3e0 .part L_0x60000082c6e0, 1, 1;
L_0x600000fcb480 .part L_0x60000082c6e0, 2, 1;
L_0x600000fcb520 .part L_0x60000082c6e0, 3, 1;
L_0x600000fcb5c0 .part L_0x60000082c6e0, 4, 1;
L_0x600000fcb660 .part L_0x60000082c6e0, 5, 1;
L_0x600000fcb700 .part L_0x60000082c6e0, 6, 1;
L_0x600000fcb7a0 .part L_0x60000082c6e0, 7, 1;
L_0x600000fcb840 .part L_0x60000082c6e0, 8, 1;
L_0x600000fcb8e0 .part L_0x60000082c6e0, 9, 1;
L_0x600000fcb980 .part L_0x60000082c6e0, 10, 1;
L_0x600000fcba20 .part L_0x60000082c6e0, 11, 1;
L_0x600000fcbac0 .part L_0x60000082c6e0, 12, 1;
L_0x600000fcbb60 .part L_0x60000082c6e0, 13, 1;
L_0x600000fcbc00 .part L_0x60000082c6e0, 14, 1;
L_0x600000fcbca0 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb70df8 .port I0x600003f12000, L_0x600000fc8be0;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb70df8;
p0x7fab8bb71278 .port I0x600003f12000, L_0x600000fc8e60;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb71278;
p0x7fab8bb71698 .port I0x600003f12000, L_0x600000fc90e0;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb71698;
p0x7fab8bb71ab8 .port I0x600003f12000, L_0x600000fc9360;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb71ab8;
p0x7fab8bb71ed8 .port I0x600003f12000, L_0x600000fc95e0;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb71ed8;
p0x7fab8bb722f8 .port I0x600003f12000, L_0x600000fc9860;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb722f8;
p0x7fab8bb72718 .port I0x600003f12000, L_0x600000fc9ae0;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb72718;
p0x7fab8bb72b38 .port I0x600003f12000, L_0x600000fc9d60;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb72b38;
p0x7fab8bb72f58 .port I0x600003f12000, L_0x600000fc9fe0;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb72f58;
p0x7fab8bb73378 .port I0x600003f12000, L_0x600000fca260;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb73378;
p0x7fab8bb73798 .port I0x600003f12000, L_0x600000fca4e0;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb73798;
p0x7fab8bb73bb8 .port I0x600003f12000, L_0x600000fca760;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb73bb8;
p0x7fab8bb73fd8 .port I0x600003f12000, L_0x600000fca9e0;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb73fd8;
p0x7fab8bb743f8 .port I0x600003f12000, L_0x600000fcac60;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb743f8;
p0x7fab8bb74818 .port I0x600003f12000, L_0x600000fcaee0;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb74818;
p0x7fab8bb74c38 .port I0x600003f12000, L_0x600000fcb160;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb74c38;
p0x7fab8bb70e28 .port I0x600003f71fe0, L_0x600000fc8d20;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb70e28;
p0x7fab8bb712a8 .port I0x600003f71fe0, L_0x600000fc8fa0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb712a8;
p0x7fab8bb716c8 .port I0x600003f71fe0, L_0x600000fc9220;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb716c8;
p0x7fab8bb71ae8 .port I0x600003f71fe0, L_0x600000fc94a0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb71ae8;
p0x7fab8bb71f08 .port I0x600003f71fe0, L_0x600000fc9720;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb71f08;
p0x7fab8bb72328 .port I0x600003f71fe0, L_0x600000fc99a0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb72328;
p0x7fab8bb72748 .port I0x600003f71fe0, L_0x600000fc9c20;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb72748;
p0x7fab8bb72b68 .port I0x600003f71fe0, L_0x600000fc9ea0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb72b68;
p0x7fab8bb72f88 .port I0x600003f71fe0, L_0x600000fca120;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb72f88;
p0x7fab8bb733a8 .port I0x600003f71fe0, L_0x600000fca3a0;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb733a8;
p0x7fab8bb737c8 .port I0x600003f71fe0, L_0x600000fca620;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb737c8;
p0x7fab8bb73be8 .port I0x600003f71fe0, L_0x600000fca8a0;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb73be8;
p0x7fab8bb74008 .port I0x600003f71fe0, L_0x600000fcab20;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb74008;
p0x7fab8bb74428 .port I0x600003f71fe0, L_0x600000fcada0;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb74428;
p0x7fab8bb74848 .port I0x600003f71fe0, L_0x600000fcb020;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb74848;
p0x7fab8bb74c68 .port I0x600003f71fe0, L_0x600000fcb2a0;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb74c68;
S_0x7fab8ba44ba0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d0eb50_0 .net8 "Bitline1", 0 0, p0x7fab8bb70df8;  1 drivers, strength-aware
v0x600004d0ebe0_0 .net8 "Bitline2", 0 0, p0x7fab8bb70e28;  1 drivers, strength-aware
v0x600004d0ec70_0 .net "D", 0 0, L_0x600000fcb340;  1 drivers
v0x600004d0ed00_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d0ed90_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d0ee20_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d0eeb0_0 .net *"_ivl_0", 0 0, L_0x600000fc8b40;  1 drivers
o0x7fab8bb70ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0ef40_0 name=_ivl_2
v0x600004d0efd0_0 .net *"_ivl_6", 0 0, L_0x600000fc8c80;  1 drivers
o0x7fab8bb70f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0f060_0 name=_ivl_8
v0x600004d0f0f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0f180_0 .net "dffOut", 0 0, v0x600004d0ea30_0;  1 drivers
v0x600004d0f210_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc8b40 .functor MUXZ 1, v0x600004d0ea30_0, L_0x600000fcb340, L_0x600000fce580, C4<>;
L_0x600000fc8be0 .functor MUXZ 1, o0x7fab8bb70ee8, L_0x600000fc8b40, L_0x600000fcef80, C4<>;
L_0x600000fc8c80 .functor MUXZ 1, v0x600004d0ea30_0, L_0x600000fcb340, L_0x600000fce580, C4<>;
L_0x600000fc8d20 .functor MUXZ 1, o0x7fab8bb70f48, L_0x600000fc8c80, L_0x600000fcf980, C4<>;
S_0x7fab8ba44d10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba44ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0e7f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0e880_0 .net "d", 0 0, L_0x600000fcb340;  alias, 1 drivers
v0x600004d0e910_0 .net "q", 0 0, v0x600004d0ea30_0;  alias, 1 drivers
v0x600004d0e9a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d0ea30_0 .var "state", 0 0;
v0x600004d0eac0_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba44e80 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d0f600_0 .net8 "Bitline1", 0 0, p0x7fab8bb71278;  1 drivers, strength-aware
v0x600004d0f690_0 .net8 "Bitline2", 0 0, p0x7fab8bb712a8;  1 drivers, strength-aware
v0x600004d0f720_0 .net "D", 0 0, L_0x600000fcb3e0;  1 drivers
v0x600004d0f7b0_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d0f840_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d0f8d0_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d0f960_0 .net *"_ivl_0", 0 0, L_0x600000fc8dc0;  1 drivers
o0x7fab8bb71308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0f9f0_0 name=_ivl_2
v0x600004d0fa80_0 .net *"_ivl_6", 0 0, L_0x600000fc8f00;  1 drivers
o0x7fab8bb71368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d0fb10_0 name=_ivl_8
v0x600004d0fba0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0fc30_0 .net "dffOut", 0 0, v0x600004d0f4e0_0;  1 drivers
v0x600004d0fcc0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc8dc0 .functor MUXZ 1, v0x600004d0f4e0_0, L_0x600000fcb3e0, L_0x600000fce580, C4<>;
L_0x600000fc8e60 .functor MUXZ 1, o0x7fab8bb71308, L_0x600000fc8dc0, L_0x600000fcef80, C4<>;
L_0x600000fc8f00 .functor MUXZ 1, v0x600004d0f4e0_0, L_0x600000fcb3e0, L_0x600000fce580, C4<>;
L_0x600000fc8fa0 .functor MUXZ 1, o0x7fab8bb71368, L_0x600000fc8f00, L_0x600000fcf980, C4<>;
S_0x7fab8ba44ff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba44e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0f2a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0f330_0 .net "d", 0 0, L_0x600000fcb3e0;  alias, 1 drivers
v0x600004d0f3c0_0 .net "q", 0 0, v0x600004d0f4e0_0;  alias, 1 drivers
v0x600004d0f450_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d0f4e0_0 .var "state", 0 0;
v0x600004d0f570_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba45160 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d10120_0 .net8 "Bitline1", 0 0, p0x7fab8bb71698;  1 drivers, strength-aware
v0x600004d101b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb716c8;  1 drivers, strength-aware
v0x600004d10240_0 .net "D", 0 0, L_0x600000fcb480;  1 drivers
v0x600004d102d0_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d10360_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d103f0_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d10480_0 .net *"_ivl_0", 0 0, L_0x600000fc9040;  1 drivers
o0x7fab8bb71728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d10510_0 name=_ivl_2
v0x600004d105a0_0 .net *"_ivl_6", 0 0, L_0x600000fc9180;  1 drivers
o0x7fab8bb71788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d10630_0 name=_ivl_8
v0x600004d106c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d10750_0 .net "dffOut", 0 0, v0x600004d10000_0;  1 drivers
v0x600004d107e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc9040 .functor MUXZ 1, v0x600004d10000_0, L_0x600000fcb480, L_0x600000fce580, C4<>;
L_0x600000fc90e0 .functor MUXZ 1, o0x7fab8bb71728, L_0x600000fc9040, L_0x600000fcef80, C4<>;
L_0x600000fc9180 .functor MUXZ 1, v0x600004d10000_0, L_0x600000fcb480, L_0x600000fce580, C4<>;
L_0x600000fc9220 .functor MUXZ 1, o0x7fab8bb71788, L_0x600000fc9180, L_0x600000fcf980, C4<>;
S_0x7fab8ba452d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba45160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d0fd50_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d0fde0_0 .net "d", 0 0, L_0x600000fcb480;  alias, 1 drivers
v0x600004d0fe70_0 .net "q", 0 0, v0x600004d10000_0;  alias, 1 drivers
v0x600004d0ff00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d10000_0 .var "state", 0 0;
v0x600004d10090_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba45440 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d10bd0_0 .net8 "Bitline1", 0 0, p0x7fab8bb71ab8;  1 drivers, strength-aware
v0x600004d10c60_0 .net8 "Bitline2", 0 0, p0x7fab8bb71ae8;  1 drivers, strength-aware
v0x600004d10cf0_0 .net "D", 0 0, L_0x600000fcb520;  1 drivers
v0x600004d10d80_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d10e10_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d10ea0_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d10f30_0 .net *"_ivl_0", 0 0, L_0x600000fc92c0;  1 drivers
o0x7fab8bb71b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d10fc0_0 name=_ivl_2
v0x600004d11050_0 .net *"_ivl_6", 0 0, L_0x600000fc9400;  1 drivers
o0x7fab8bb71ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d110e0_0 name=_ivl_8
v0x600004d11170_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d11200_0 .net "dffOut", 0 0, v0x600004d10ab0_0;  1 drivers
v0x600004d11290_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc92c0 .functor MUXZ 1, v0x600004d10ab0_0, L_0x600000fcb520, L_0x600000fce580, C4<>;
L_0x600000fc9360 .functor MUXZ 1, o0x7fab8bb71b48, L_0x600000fc92c0, L_0x600000fcef80, C4<>;
L_0x600000fc9400 .functor MUXZ 1, v0x600004d10ab0_0, L_0x600000fcb520, L_0x600000fce580, C4<>;
L_0x600000fc94a0 .functor MUXZ 1, o0x7fab8bb71ba8, L_0x600000fc9400, L_0x600000fcf980, C4<>;
S_0x7fab8ba455b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba45440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d10870_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d10900_0 .net "d", 0 0, L_0x600000fcb520;  alias, 1 drivers
v0x600004d10990_0 .net "q", 0 0, v0x600004d10ab0_0;  alias, 1 drivers
v0x600004d10a20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d10ab0_0 .var "state", 0 0;
v0x600004d10b40_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba45720 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d11680_0 .net8 "Bitline1", 0 0, p0x7fab8bb71ed8;  1 drivers, strength-aware
v0x600004d11710_0 .net8 "Bitline2", 0 0, p0x7fab8bb71f08;  1 drivers, strength-aware
v0x600004d117a0_0 .net "D", 0 0, L_0x600000fcb5c0;  1 drivers
v0x600004d11830_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d118c0_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d11950_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d119e0_0 .net *"_ivl_0", 0 0, L_0x600000fc9540;  1 drivers
o0x7fab8bb71f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d11a70_0 name=_ivl_2
v0x600004d11b00_0 .net *"_ivl_6", 0 0, L_0x600000fc9680;  1 drivers
o0x7fab8bb71fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d11b90_0 name=_ivl_8
v0x600004d11c20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d11cb0_0 .net "dffOut", 0 0, v0x600004d11560_0;  1 drivers
v0x600004d11d40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc9540 .functor MUXZ 1, v0x600004d11560_0, L_0x600000fcb5c0, L_0x600000fce580, C4<>;
L_0x600000fc95e0 .functor MUXZ 1, o0x7fab8bb71f68, L_0x600000fc9540, L_0x600000fcef80, C4<>;
L_0x600000fc9680 .functor MUXZ 1, v0x600004d11560_0, L_0x600000fcb5c0, L_0x600000fce580, C4<>;
L_0x600000fc9720 .functor MUXZ 1, o0x7fab8bb71fc8, L_0x600000fc9680, L_0x600000fcf980, C4<>;
S_0x7fab8ba45890 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba45720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d11320_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d113b0_0 .net "d", 0 0, L_0x600000fcb5c0;  alias, 1 drivers
v0x600004d11440_0 .net "q", 0 0, v0x600004d11560_0;  alias, 1 drivers
v0x600004d114d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d11560_0 .var "state", 0 0;
v0x600004d115f0_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba45a00 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d12130_0 .net8 "Bitline1", 0 0, p0x7fab8bb722f8;  1 drivers, strength-aware
v0x600004d121c0_0 .net8 "Bitline2", 0 0, p0x7fab8bb72328;  1 drivers, strength-aware
v0x600004d12250_0 .net "D", 0 0, L_0x600000fcb660;  1 drivers
v0x600004d122e0_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d12370_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d12400_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d12490_0 .net *"_ivl_0", 0 0, L_0x600000fc97c0;  1 drivers
o0x7fab8bb72388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d12520_0 name=_ivl_2
v0x600004d125b0_0 .net *"_ivl_6", 0 0, L_0x600000fc9900;  1 drivers
o0x7fab8bb723e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d12640_0 name=_ivl_8
v0x600004d126d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d12760_0 .net "dffOut", 0 0, v0x600004d12010_0;  1 drivers
v0x600004d127f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc97c0 .functor MUXZ 1, v0x600004d12010_0, L_0x600000fcb660, L_0x600000fce580, C4<>;
L_0x600000fc9860 .functor MUXZ 1, o0x7fab8bb72388, L_0x600000fc97c0, L_0x600000fcef80, C4<>;
L_0x600000fc9900 .functor MUXZ 1, v0x600004d12010_0, L_0x600000fcb660, L_0x600000fce580, C4<>;
L_0x600000fc99a0 .functor MUXZ 1, o0x7fab8bb723e8, L_0x600000fc9900, L_0x600000fcf980, C4<>;
S_0x7fab8ba45b70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba45a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d11dd0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d11e60_0 .net "d", 0 0, L_0x600000fcb660;  alias, 1 drivers
v0x600004d11ef0_0 .net "q", 0 0, v0x600004d12010_0;  alias, 1 drivers
v0x600004d11f80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d12010_0 .var "state", 0 0;
v0x600004d120a0_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba45ce0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d12be0_0 .net8 "Bitline1", 0 0, p0x7fab8bb72718;  1 drivers, strength-aware
v0x600004d12c70_0 .net8 "Bitline2", 0 0, p0x7fab8bb72748;  1 drivers, strength-aware
v0x600004d12d00_0 .net "D", 0 0, L_0x600000fcb700;  1 drivers
v0x600004d12d90_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d12e20_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d12eb0_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d12f40_0 .net *"_ivl_0", 0 0, L_0x600000fc9a40;  1 drivers
o0x7fab8bb727a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d12fd0_0 name=_ivl_2
v0x600004d13060_0 .net *"_ivl_6", 0 0, L_0x600000fc9b80;  1 drivers
o0x7fab8bb72808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d130f0_0 name=_ivl_8
v0x600004d13180_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d13210_0 .net "dffOut", 0 0, v0x600004d12ac0_0;  1 drivers
v0x600004d132a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc9a40 .functor MUXZ 1, v0x600004d12ac0_0, L_0x600000fcb700, L_0x600000fce580, C4<>;
L_0x600000fc9ae0 .functor MUXZ 1, o0x7fab8bb727a8, L_0x600000fc9a40, L_0x600000fcef80, C4<>;
L_0x600000fc9b80 .functor MUXZ 1, v0x600004d12ac0_0, L_0x600000fcb700, L_0x600000fce580, C4<>;
L_0x600000fc9c20 .functor MUXZ 1, o0x7fab8bb72808, L_0x600000fc9b80, L_0x600000fcf980, C4<>;
S_0x7fab8ba45e50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba45ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d12880_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d12910_0 .net "d", 0 0, L_0x600000fcb700;  alias, 1 drivers
v0x600004d129a0_0 .net "q", 0 0, v0x600004d12ac0_0;  alias, 1 drivers
v0x600004d12a30_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d12ac0_0 .var "state", 0 0;
v0x600004d12b50_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba45fc0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d13690_0 .net8 "Bitline1", 0 0, p0x7fab8bb72b38;  1 drivers, strength-aware
v0x600004d13720_0 .net8 "Bitline2", 0 0, p0x7fab8bb72b68;  1 drivers, strength-aware
v0x600004d137b0_0 .net "D", 0 0, L_0x600000fcb7a0;  1 drivers
v0x600004d13840_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d138d0_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d13960_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d139f0_0 .net *"_ivl_0", 0 0, L_0x600000fc9cc0;  1 drivers
o0x7fab8bb72bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d13a80_0 name=_ivl_2
v0x600004d13b10_0 .net *"_ivl_6", 0 0, L_0x600000fc9e00;  1 drivers
o0x7fab8bb72c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d13ba0_0 name=_ivl_8
v0x600004d13c30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d13cc0_0 .net "dffOut", 0 0, v0x600004d13570_0;  1 drivers
v0x600004d13d50_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc9cc0 .functor MUXZ 1, v0x600004d13570_0, L_0x600000fcb7a0, L_0x600000fce580, C4<>;
L_0x600000fc9d60 .functor MUXZ 1, o0x7fab8bb72bc8, L_0x600000fc9cc0, L_0x600000fcef80, C4<>;
L_0x600000fc9e00 .functor MUXZ 1, v0x600004d13570_0, L_0x600000fcb7a0, L_0x600000fce580, C4<>;
L_0x600000fc9ea0 .functor MUXZ 1, o0x7fab8bb72c28, L_0x600000fc9e00, L_0x600000fcf980, C4<>;
S_0x7fab8ba46130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba45fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d13330_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d133c0_0 .net "d", 0 0, L_0x600000fcb7a0;  alias, 1 drivers
v0x600004d13450_0 .net "q", 0 0, v0x600004d13570_0;  alias, 1 drivers
v0x600004d134e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d13570_0 .var "state", 0 0;
v0x600004d13600_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba462a0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d141b0_0 .net8 "Bitline1", 0 0, p0x7fab8bb72f58;  1 drivers, strength-aware
v0x600004d14240_0 .net8 "Bitline2", 0 0, p0x7fab8bb72f88;  1 drivers, strength-aware
v0x600004d142d0_0 .net "D", 0 0, L_0x600000fcb840;  1 drivers
v0x600004d14360_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d143f0_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d14480_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d14510_0 .net *"_ivl_0", 0 0, L_0x600000fc9f40;  1 drivers
o0x7fab8bb72fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d145a0_0 name=_ivl_2
v0x600004d14630_0 .net *"_ivl_6", 0 0, L_0x600000fca080;  1 drivers
o0x7fab8bb73048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d146c0_0 name=_ivl_8
v0x600004d14750_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d147e0_0 .net "dffOut", 0 0, v0x600004d14090_0;  1 drivers
v0x600004d14870_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fc9f40 .functor MUXZ 1, v0x600004d14090_0, L_0x600000fcb840, L_0x600000fce580, C4<>;
L_0x600000fc9fe0 .functor MUXZ 1, o0x7fab8bb72fe8, L_0x600000fc9f40, L_0x600000fcef80, C4<>;
L_0x600000fca080 .functor MUXZ 1, v0x600004d14090_0, L_0x600000fcb840, L_0x600000fce580, C4<>;
L_0x600000fca120 .functor MUXZ 1, o0x7fab8bb73048, L_0x600000fca080, L_0x600000fcf980, C4<>;
S_0x7fab8ba46410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba462a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d13de0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d13e70_0 .net "d", 0 0, L_0x600000fcb840;  alias, 1 drivers
v0x600004d13f00_0 .net "q", 0 0, v0x600004d14090_0;  alias, 1 drivers
v0x600004d14000_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d14090_0 .var "state", 0 0;
v0x600004d14120_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba46780 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d14c60_0 .net8 "Bitline1", 0 0, p0x7fab8bb73378;  1 drivers, strength-aware
v0x600004d14cf0_0 .net8 "Bitline2", 0 0, p0x7fab8bb733a8;  1 drivers, strength-aware
v0x600004d14d80_0 .net "D", 0 0, L_0x600000fcb8e0;  1 drivers
v0x600004d14e10_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d14ea0_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d14f30_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d14fc0_0 .net *"_ivl_0", 0 0, L_0x600000fca1c0;  1 drivers
o0x7fab8bb73408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d15050_0 name=_ivl_2
v0x600004d150e0_0 .net *"_ivl_6", 0 0, L_0x600000fca300;  1 drivers
o0x7fab8bb73468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d15170_0 name=_ivl_8
v0x600004d15200_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d15290_0 .net "dffOut", 0 0, v0x600004d14b40_0;  1 drivers
v0x600004d15320_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fca1c0 .functor MUXZ 1, v0x600004d14b40_0, L_0x600000fcb8e0, L_0x600000fce580, C4<>;
L_0x600000fca260 .functor MUXZ 1, o0x7fab8bb73408, L_0x600000fca1c0, L_0x600000fcef80, C4<>;
L_0x600000fca300 .functor MUXZ 1, v0x600004d14b40_0, L_0x600000fcb8e0, L_0x600000fce580, C4<>;
L_0x600000fca3a0 .functor MUXZ 1, o0x7fab8bb73468, L_0x600000fca300, L_0x600000fcf980, C4<>;
S_0x7fab8ba468f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba46780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d14900_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d14990_0 .net "d", 0 0, L_0x600000fcb8e0;  alias, 1 drivers
v0x600004d14a20_0 .net "q", 0 0, v0x600004d14b40_0;  alias, 1 drivers
v0x600004d14ab0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d14b40_0 .var "state", 0 0;
v0x600004d14bd0_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba46a60 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d15710_0 .net8 "Bitline1", 0 0, p0x7fab8bb73798;  1 drivers, strength-aware
v0x600004d157a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb737c8;  1 drivers, strength-aware
v0x600004d15830_0 .net "D", 0 0, L_0x600000fcb980;  1 drivers
v0x600004d158c0_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d15950_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d159e0_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d15a70_0 .net *"_ivl_0", 0 0, L_0x600000fca440;  1 drivers
o0x7fab8bb73828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d15b00_0 name=_ivl_2
v0x600004d15b90_0 .net *"_ivl_6", 0 0, L_0x600000fca580;  1 drivers
o0x7fab8bb73888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d15c20_0 name=_ivl_8
v0x600004d15cb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d15d40_0 .net "dffOut", 0 0, v0x600004d155f0_0;  1 drivers
v0x600004d15dd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fca440 .functor MUXZ 1, v0x600004d155f0_0, L_0x600000fcb980, L_0x600000fce580, C4<>;
L_0x600000fca4e0 .functor MUXZ 1, o0x7fab8bb73828, L_0x600000fca440, L_0x600000fcef80, C4<>;
L_0x600000fca580 .functor MUXZ 1, v0x600004d155f0_0, L_0x600000fcb980, L_0x600000fce580, C4<>;
L_0x600000fca620 .functor MUXZ 1, o0x7fab8bb73888, L_0x600000fca580, L_0x600000fcf980, C4<>;
S_0x7fab8ba46bd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba46a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d153b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d15440_0 .net "d", 0 0, L_0x600000fcb980;  alias, 1 drivers
v0x600004d154d0_0 .net "q", 0 0, v0x600004d155f0_0;  alias, 1 drivers
v0x600004d15560_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d155f0_0 .var "state", 0 0;
v0x600004d15680_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba46d40 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d161c0_0 .net8 "Bitline1", 0 0, p0x7fab8bb73bb8;  1 drivers, strength-aware
v0x600004d16250_0 .net8 "Bitline2", 0 0, p0x7fab8bb73be8;  1 drivers, strength-aware
v0x600004d162e0_0 .net "D", 0 0, L_0x600000fcba20;  1 drivers
v0x600004d16370_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d16400_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d16490_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d16520_0 .net *"_ivl_0", 0 0, L_0x600000fca6c0;  1 drivers
o0x7fab8bb73c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d165b0_0 name=_ivl_2
v0x600004d16640_0 .net *"_ivl_6", 0 0, L_0x600000fca800;  1 drivers
o0x7fab8bb73ca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d166d0_0 name=_ivl_8
v0x600004d16760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d167f0_0 .net "dffOut", 0 0, v0x600004d160a0_0;  1 drivers
v0x600004d16880_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fca6c0 .functor MUXZ 1, v0x600004d160a0_0, L_0x600000fcba20, L_0x600000fce580, C4<>;
L_0x600000fca760 .functor MUXZ 1, o0x7fab8bb73c48, L_0x600000fca6c0, L_0x600000fcef80, C4<>;
L_0x600000fca800 .functor MUXZ 1, v0x600004d160a0_0, L_0x600000fcba20, L_0x600000fce580, C4<>;
L_0x600000fca8a0 .functor MUXZ 1, o0x7fab8bb73ca8, L_0x600000fca800, L_0x600000fcf980, C4<>;
S_0x7fab8ba46eb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba46d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d15e60_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d15ef0_0 .net "d", 0 0, L_0x600000fcba20;  alias, 1 drivers
v0x600004d15f80_0 .net "q", 0 0, v0x600004d160a0_0;  alias, 1 drivers
v0x600004d16010_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d160a0_0 .var "state", 0 0;
v0x600004d16130_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba47020 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d16c70_0 .net8 "Bitline1", 0 0, p0x7fab8bb73fd8;  1 drivers, strength-aware
v0x600004d16d00_0 .net8 "Bitline2", 0 0, p0x7fab8bb74008;  1 drivers, strength-aware
v0x600004d16d90_0 .net "D", 0 0, L_0x600000fcbac0;  1 drivers
v0x600004d16e20_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d16eb0_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d16f40_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d16fd0_0 .net *"_ivl_0", 0 0, L_0x600000fca940;  1 drivers
o0x7fab8bb74068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d17060_0 name=_ivl_2
v0x600004d170f0_0 .net *"_ivl_6", 0 0, L_0x600000fcaa80;  1 drivers
o0x7fab8bb740c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d17180_0 name=_ivl_8
v0x600004d17210_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d172a0_0 .net "dffOut", 0 0, v0x600004d16b50_0;  1 drivers
v0x600004d17330_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fca940 .functor MUXZ 1, v0x600004d16b50_0, L_0x600000fcbac0, L_0x600000fce580, C4<>;
L_0x600000fca9e0 .functor MUXZ 1, o0x7fab8bb74068, L_0x600000fca940, L_0x600000fcef80, C4<>;
L_0x600000fcaa80 .functor MUXZ 1, v0x600004d16b50_0, L_0x600000fcbac0, L_0x600000fce580, C4<>;
L_0x600000fcab20 .functor MUXZ 1, o0x7fab8bb740c8, L_0x600000fcaa80, L_0x600000fcf980, C4<>;
S_0x7fab8ba47190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba47020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d16910_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d169a0_0 .net "d", 0 0, L_0x600000fcbac0;  alias, 1 drivers
v0x600004d16a30_0 .net "q", 0 0, v0x600004d16b50_0;  alias, 1 drivers
v0x600004d16ac0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d16b50_0 .var "state", 0 0;
v0x600004d16be0_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba47300 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d17720_0 .net8 "Bitline1", 0 0, p0x7fab8bb743f8;  1 drivers, strength-aware
v0x600004d177b0_0 .net8 "Bitline2", 0 0, p0x7fab8bb74428;  1 drivers, strength-aware
v0x600004d17840_0 .net "D", 0 0, L_0x600000fcbb60;  1 drivers
v0x600004d178d0_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d17960_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d179f0_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d17a80_0 .net *"_ivl_0", 0 0, L_0x600000fcabc0;  1 drivers
o0x7fab8bb74488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d17b10_0 name=_ivl_2
v0x600004d17ba0_0 .net *"_ivl_6", 0 0, L_0x600000fcad00;  1 drivers
o0x7fab8bb744e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d17c30_0 name=_ivl_8
v0x600004d17cc0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d17d50_0 .net "dffOut", 0 0, v0x600004d17600_0;  1 drivers
v0x600004d17de0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcabc0 .functor MUXZ 1, v0x600004d17600_0, L_0x600000fcbb60, L_0x600000fce580, C4<>;
L_0x600000fcac60 .functor MUXZ 1, o0x7fab8bb74488, L_0x600000fcabc0, L_0x600000fcef80, C4<>;
L_0x600000fcad00 .functor MUXZ 1, v0x600004d17600_0, L_0x600000fcbb60, L_0x600000fce580, C4<>;
L_0x600000fcada0 .functor MUXZ 1, o0x7fab8bb744e8, L_0x600000fcad00, L_0x600000fcf980, C4<>;
S_0x7fab8ba47470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba47300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d173c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d17450_0 .net "d", 0 0, L_0x600000fcbb60;  alias, 1 drivers
v0x600004d174e0_0 .net "q", 0 0, v0x600004d17600_0;  alias, 1 drivers
v0x600004d17570_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d17600_0 .var "state", 0 0;
v0x600004d17690_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba475e0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d18240_0 .net8 "Bitline1", 0 0, p0x7fab8bb74818;  1 drivers, strength-aware
v0x600004d182d0_0 .net8 "Bitline2", 0 0, p0x7fab8bb74848;  1 drivers, strength-aware
v0x600004d18360_0 .net "D", 0 0, L_0x600000fcbc00;  1 drivers
v0x600004d183f0_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d18480_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d18510_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d185a0_0 .net *"_ivl_0", 0 0, L_0x600000fcae40;  1 drivers
o0x7fab8bb748a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d18630_0 name=_ivl_2
v0x600004d186c0_0 .net *"_ivl_6", 0 0, L_0x600000fcaf80;  1 drivers
o0x7fab8bb74908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d18750_0 name=_ivl_8
v0x600004d187e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d18870_0 .net "dffOut", 0 0, v0x600004d18120_0;  1 drivers
v0x600004d18900_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcae40 .functor MUXZ 1, v0x600004d18120_0, L_0x600000fcbc00, L_0x600000fce580, C4<>;
L_0x600000fcaee0 .functor MUXZ 1, o0x7fab8bb748a8, L_0x600000fcae40, L_0x600000fcef80, C4<>;
L_0x600000fcaf80 .functor MUXZ 1, v0x600004d18120_0, L_0x600000fcbc00, L_0x600000fce580, C4<>;
L_0x600000fcb020 .functor MUXZ 1, o0x7fab8bb74908, L_0x600000fcaf80, L_0x600000fcf980, C4<>;
S_0x7fab8ba47750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba475e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d17e70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d17f00_0 .net "d", 0 0, L_0x600000fcbc00;  alias, 1 drivers
v0x600004d18000_0 .net "q", 0 0, v0x600004d18120_0;  alias, 1 drivers
v0x600004d18090_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d18120_0 .var "state", 0 0;
v0x600004d181b0_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba478c0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d18cf0_0 .net8 "Bitline1", 0 0, p0x7fab8bb74c38;  1 drivers, strength-aware
v0x600004d18d80_0 .net8 "Bitline2", 0 0, p0x7fab8bb74c68;  1 drivers, strength-aware
v0x600004d18e10_0 .net "D", 0 0, L_0x600000fcbca0;  1 drivers
v0x600004d18ea0_0 .net "ReadEnable1", 0 0, L_0x600000fcef80;  alias, 1 drivers
v0x600004d18f30_0 .net "ReadEnable2", 0 0, L_0x600000fcf980;  alias, 1 drivers
v0x600004d18fc0_0 .net "WriteEnable", 0 0, L_0x600000fce580;  alias, 1 drivers
v0x600004d19050_0 .net *"_ivl_0", 0 0, L_0x600000fcb0c0;  1 drivers
o0x7fab8bb74cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d190e0_0 name=_ivl_2
v0x600004d19170_0 .net *"_ivl_6", 0 0, L_0x600000fcb200;  1 drivers
o0x7fab8bb74d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d19200_0 name=_ivl_8
v0x600004d19290_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d19320_0 .net "dffOut", 0 0, v0x600004d18bd0_0;  1 drivers
v0x600004d193b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcb0c0 .functor MUXZ 1, v0x600004d18bd0_0, L_0x600000fcbca0, L_0x600000fce580, C4<>;
L_0x600000fcb160 .functor MUXZ 1, o0x7fab8bb74cc8, L_0x600000fcb0c0, L_0x600000fcef80, C4<>;
L_0x600000fcb200 .functor MUXZ 1, v0x600004d18bd0_0, L_0x600000fcbca0, L_0x600000fce580, C4<>;
L_0x600000fcb2a0 .functor MUXZ 1, o0x7fab8bb74d28, L_0x600000fcb200, L_0x600000fcf980, C4<>;
S_0x7fab8ba47a30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba478c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d18990_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d18a20_0 .net "d", 0 0, L_0x600000fcbca0;  alias, 1 drivers
v0x600004d18ab0_0 .net "q", 0 0, v0x600004d18bd0_0;  alias, 1 drivers
v0x600004d18b40_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d18bd0_0 .var "state", 0 0;
v0x600004d18c60_0 .net "wen", 0 0, L_0x600000fce580;  alias, 1 drivers
S_0x7fab8ba46580 .scope module, "regArray[15]" "Register" 4 24, 5 100 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004caa400_0 .net8 "Bitline1", 15 0, p0x7fab8bb38568;  alias, 0 drivers, strength-aware
v0x600004caa490_0 .net8 "Bitline2", 15 0, p0x7fab8bb38598;  alias, 0 drivers, strength-aware
v0x600004caa520_0 .net "D", 15 0, L_0x60000082c6e0;  alias, 1 drivers
v0x600004caa5b0_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  1 drivers
v0x600004caa640_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  1 drivers
v0x600004caa6d0_0 .net "WriteReg", 0 0, L_0x600000fce620;  1 drivers
v0x600004caa760_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004caa7f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcd2c0 .part L_0x60000082c6e0, 0, 1;
L_0x600000fcd360 .part L_0x60000082c6e0, 1, 1;
L_0x600000fcd400 .part L_0x60000082c6e0, 2, 1;
L_0x600000fcd4a0 .part L_0x60000082c6e0, 3, 1;
L_0x600000fcd540 .part L_0x60000082c6e0, 4, 1;
L_0x600000fcd5e0 .part L_0x60000082c6e0, 5, 1;
L_0x600000fcd680 .part L_0x60000082c6e0, 6, 1;
L_0x600000fcd720 .part L_0x60000082c6e0, 7, 1;
L_0x600000fcd7c0 .part L_0x60000082c6e0, 8, 1;
L_0x600000fcd860 .part L_0x60000082c6e0, 9, 1;
L_0x600000fcd900 .part L_0x60000082c6e0, 10, 1;
L_0x600000fcd9a0 .part L_0x60000082c6e0, 11, 1;
L_0x600000fcda40 .part L_0x60000082c6e0, 12, 1;
L_0x600000fcdae0 .part L_0x60000082c6e0, 13, 1;
L_0x600000fcdb80 .part L_0x60000082c6e0, 14, 1;
L_0x600000fcdc20 .part L_0x60000082c6e0, 15, 1;
p0x7fab8bb75208 .port I0x600003f12000, L_0x600000fbeb20;
 .tranvp 16 1 0, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb75208;
p0x7fab8bb75688 .port I0x600003f12000, L_0x600000fbeda0;
 .tranvp 16 1 1, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb75688;
p0x7fab8bb75aa8 .port I0x600003f12000, L_0x600000fbf020;
 .tranvp 16 1 2, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb75aa8;
p0x7fab8bb75ec8 .port I0x600003f12000, L_0x600000fbf2a0;
 .tranvp 16 1 3, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb75ec8;
p0x7fab8bb762e8 .port I0x600003f12000, L_0x600000fbf520;
 .tranvp 16 1 4, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb762e8;
p0x7fab8bb76708 .port I0x600003f12000, L_0x600000fbf7a0;
 .tranvp 16 1 5, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb76708;
p0x7fab8bb76b28 .port I0x600003f12000, L_0x600000fbfa20;
 .tranvp 16 1 6, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb76b28;
p0x7fab8bb76f48 .port I0x600003f12000, L_0x600000fbfca0;
 .tranvp 16 1 7, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb76f48;
p0x7fab8bb77368 .port I0x600003f12000, L_0x600000fbff20;
 .tranvp 16 1 8, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb77368;
p0x7fab8bb77788 .port I0x600003f12000, L_0x600000fcc1e0;
 .tranvp 16 1 9, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb77788;
p0x7fab8bb77ba8 .port I0x600003f12000, L_0x600000fcc460;
 .tranvp 16 1 10, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb77ba8;
p0x7fab8bb77fc8 .port I0x600003f12000, L_0x600000fcc6e0;
 .tranvp 16 1 11, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb77fc8;
p0x7fab8bb783e8 .port I0x600003f12000, L_0x600000fcc960;
 .tranvp 16 1 12, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb783e8;
p0x7fab8bb78808 .port I0x600003f12000, L_0x600000fccbe0;
 .tranvp 16 1 13, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb78808;
p0x7fab8bb78c28 .port I0x600003f12000, L_0x600000fcce60;
 .tranvp 16 1 14, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb78c28;
p0x7fab8bb79048 .port I0x600003f12000, L_0x600000fcd0e0;
 .tranvp 16 1 15, I0x600003f12000, p0x7fab8bb38568 p0x7fab8bb79048;
p0x7fab8bb75238 .port I0x600003f71fe0, L_0x600000fbec60;
 .tranvp 16 1 0, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb75238;
p0x7fab8bb756b8 .port I0x600003f71fe0, L_0x600000fbeee0;
 .tranvp 16 1 1, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb756b8;
p0x7fab8bb75ad8 .port I0x600003f71fe0, L_0x600000fbf160;
 .tranvp 16 1 2, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb75ad8;
p0x7fab8bb75ef8 .port I0x600003f71fe0, L_0x600000fbf3e0;
 .tranvp 16 1 3, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb75ef8;
p0x7fab8bb76318 .port I0x600003f71fe0, L_0x600000fbf660;
 .tranvp 16 1 4, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb76318;
p0x7fab8bb76738 .port I0x600003f71fe0, L_0x600000fbf8e0;
 .tranvp 16 1 5, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb76738;
p0x7fab8bb76b58 .port I0x600003f71fe0, L_0x600000fbfb60;
 .tranvp 16 1 6, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb76b58;
p0x7fab8bb76f78 .port I0x600003f71fe0, L_0x600000fbfde0;
 .tranvp 16 1 7, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb76f78;
p0x7fab8bb77398 .port I0x600003f71fe0, L_0x600000fcc0a0;
 .tranvp 16 1 8, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb77398;
p0x7fab8bb777b8 .port I0x600003f71fe0, L_0x600000fcc320;
 .tranvp 16 1 9, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb777b8;
p0x7fab8bb77bd8 .port I0x600003f71fe0, L_0x600000fcc5a0;
 .tranvp 16 1 10, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb77bd8;
p0x7fab8bb77ff8 .port I0x600003f71fe0, L_0x600000fcc820;
 .tranvp 16 1 11, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb77ff8;
p0x7fab8bb78418 .port I0x600003f71fe0, L_0x600000fccaa0;
 .tranvp 16 1 12, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb78418;
p0x7fab8bb78838 .port I0x600003f71fe0, L_0x600000fccd20;
 .tranvp 16 1 13, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb78838;
p0x7fab8bb78c58 .port I0x600003f71fe0, L_0x600000fccfa0;
 .tranvp 16 1 14, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb78c58;
p0x7fab8bb79078 .port I0x600003f71fe0, L_0x600000fcd220;
 .tranvp 16 1 15, I0x600003f71fe0, p0x7fab8bb38598 p0x7fab8bb79078;
S_0x7fab8ba47fa0 .scope module, "bitArray[0]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d19c20_0 .net8 "Bitline1", 0 0, p0x7fab8bb75208;  1 drivers, strength-aware
v0x600004d19cb0_0 .net8 "Bitline2", 0 0, p0x7fab8bb75238;  1 drivers, strength-aware
v0x600004d19d40_0 .net "D", 0 0, L_0x600000fcd2c0;  1 drivers
v0x600004d19dd0_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d19e60_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d19ef0_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d19f80_0 .net *"_ivl_0", 0 0, L_0x600000f23660;  1 drivers
o0x7fab8bb752f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1a010_0 name=_ivl_2
v0x600004d1a0a0_0 .net *"_ivl_6", 0 0, L_0x600000fbebc0;  1 drivers
o0x7fab8bb75358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1a130_0 name=_ivl_8
v0x600004d1a1c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1a250_0 .net "dffOut", 0 0, v0x600004d19b00_0;  1 drivers
v0x600004d1a2e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000f23660 .functor MUXZ 1, v0x600004d19b00_0, L_0x600000fcd2c0, L_0x600000fce620, C4<>;
L_0x600000fbeb20 .functor MUXZ 1, o0x7fab8bb752f8, L_0x600000f23660, L_0x600000fcf020, C4<>;
L_0x600000fbebc0 .functor MUXZ 1, v0x600004d19b00_0, L_0x600000fcd2c0, L_0x600000fce620, C4<>;
L_0x600000fbec60 .functor MUXZ 1, o0x7fab8bb75358, L_0x600000fbebc0, L_0x600000fcfa20, C4<>;
S_0x7fab8ba48110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba47fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d198c0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d19950_0 .net "d", 0 0, L_0x600000fcd2c0;  alias, 1 drivers
v0x600004d199e0_0 .net "q", 0 0, v0x600004d19b00_0;  alias, 1 drivers
v0x600004d19a70_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d19b00_0 .var "state", 0 0;
v0x600004d19b90_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba48280 .scope module, "bitArray[1]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1a6d0_0 .net8 "Bitline1", 0 0, p0x7fab8bb75688;  1 drivers, strength-aware
v0x600004d1a760_0 .net8 "Bitline2", 0 0, p0x7fab8bb756b8;  1 drivers, strength-aware
v0x600004d1a7f0_0 .net "D", 0 0, L_0x600000fcd360;  1 drivers
v0x600004d1a880_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1a910_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d1a9a0_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d1aa30_0 .net *"_ivl_0", 0 0, L_0x600000fbed00;  1 drivers
o0x7fab8bb75718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1aac0_0 name=_ivl_2
v0x600004d1ab50_0 .net *"_ivl_6", 0 0, L_0x600000fbee40;  1 drivers
o0x7fab8bb75778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1abe0_0 name=_ivl_8
v0x600004d1ac70_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1ad00_0 .net "dffOut", 0 0, v0x600004d1a5b0_0;  1 drivers
v0x600004d1ad90_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fbed00 .functor MUXZ 1, v0x600004d1a5b0_0, L_0x600000fcd360, L_0x600000fce620, C4<>;
L_0x600000fbeda0 .functor MUXZ 1, o0x7fab8bb75718, L_0x600000fbed00, L_0x600000fcf020, C4<>;
L_0x600000fbee40 .functor MUXZ 1, v0x600004d1a5b0_0, L_0x600000fcd360, L_0x600000fce620, C4<>;
L_0x600000fbeee0 .functor MUXZ 1, o0x7fab8bb75778, L_0x600000fbee40, L_0x600000fcfa20, C4<>;
S_0x7fab8ba483f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba48280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1a370_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1a400_0 .net "d", 0 0, L_0x600000fcd360;  alias, 1 drivers
v0x600004d1a490_0 .net "q", 0 0, v0x600004d1a5b0_0;  alias, 1 drivers
v0x600004d1a520_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1a5b0_0 .var "state", 0 0;
v0x600004d1a640_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba48560 .scope module, "bitArray[2]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1b180_0 .net8 "Bitline1", 0 0, p0x7fab8bb75aa8;  1 drivers, strength-aware
v0x600004d1b210_0 .net8 "Bitline2", 0 0, p0x7fab8bb75ad8;  1 drivers, strength-aware
v0x600004d1b2a0_0 .net "D", 0 0, L_0x600000fcd400;  1 drivers
v0x600004d1b330_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1b3c0_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d1b450_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d1b4e0_0 .net *"_ivl_0", 0 0, L_0x600000fbef80;  1 drivers
o0x7fab8bb75b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1b570_0 name=_ivl_2
v0x600004d1b600_0 .net *"_ivl_6", 0 0, L_0x600000fbf0c0;  1 drivers
o0x7fab8bb75b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1b690_0 name=_ivl_8
v0x600004d1b720_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1b7b0_0 .net "dffOut", 0 0, v0x600004d1b060_0;  1 drivers
v0x600004d1b840_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fbef80 .functor MUXZ 1, v0x600004d1b060_0, L_0x600000fcd400, L_0x600000fce620, C4<>;
L_0x600000fbf020 .functor MUXZ 1, o0x7fab8bb75b38, L_0x600000fbef80, L_0x600000fcf020, C4<>;
L_0x600000fbf0c0 .functor MUXZ 1, v0x600004d1b060_0, L_0x600000fcd400, L_0x600000fce620, C4<>;
L_0x600000fbf160 .functor MUXZ 1, o0x7fab8bb75b98, L_0x600000fbf0c0, L_0x600000fcfa20, C4<>;
S_0x7fab8ba486d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba48560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1ae20_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1aeb0_0 .net "d", 0 0, L_0x600000fcd400;  alias, 1 drivers
v0x600004d1af40_0 .net "q", 0 0, v0x600004d1b060_0;  alias, 1 drivers
v0x600004d1afd0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1b060_0 .var "state", 0 0;
v0x600004d1b0f0_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba48840 .scope module, "bitArray[3]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1bc30_0 .net8 "Bitline1", 0 0, p0x7fab8bb75ec8;  1 drivers, strength-aware
v0x600004d1bcc0_0 .net8 "Bitline2", 0 0, p0x7fab8bb75ef8;  1 drivers, strength-aware
v0x600004d1bd50_0 .net "D", 0 0, L_0x600000fcd4a0;  1 drivers
v0x600004d1bde0_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1be70_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d1bf00_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d1c000_0 .net *"_ivl_0", 0 0, L_0x600000fbf200;  1 drivers
o0x7fab8bb75f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1c090_0 name=_ivl_2
v0x600004d1c120_0 .net *"_ivl_6", 0 0, L_0x600000fbf340;  1 drivers
o0x7fab8bb75fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1c1b0_0 name=_ivl_8
v0x600004d1c240_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1c2d0_0 .net "dffOut", 0 0, v0x600004d1bb10_0;  1 drivers
v0x600004d1c360_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fbf200 .functor MUXZ 1, v0x600004d1bb10_0, L_0x600000fcd4a0, L_0x600000fce620, C4<>;
L_0x600000fbf2a0 .functor MUXZ 1, o0x7fab8bb75f58, L_0x600000fbf200, L_0x600000fcf020, C4<>;
L_0x600000fbf340 .functor MUXZ 1, v0x600004d1bb10_0, L_0x600000fcd4a0, L_0x600000fce620, C4<>;
L_0x600000fbf3e0 .functor MUXZ 1, o0x7fab8bb75fb8, L_0x600000fbf340, L_0x600000fcfa20, C4<>;
S_0x7fab8ba489b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba48840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1b8d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1b960_0 .net "d", 0 0, L_0x600000fcd4a0;  alias, 1 drivers
v0x600004d1b9f0_0 .net "q", 0 0, v0x600004d1bb10_0;  alias, 1 drivers
v0x600004d1ba80_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1bb10_0 .var "state", 0 0;
v0x600004d1bba0_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba48b20 .scope module, "bitArray[4]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1c750_0 .net8 "Bitline1", 0 0, p0x7fab8bb762e8;  1 drivers, strength-aware
v0x600004d1c7e0_0 .net8 "Bitline2", 0 0, p0x7fab8bb76318;  1 drivers, strength-aware
v0x600004d1c870_0 .net "D", 0 0, L_0x600000fcd540;  1 drivers
v0x600004d1c900_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1c990_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d1ca20_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d1cab0_0 .net *"_ivl_0", 0 0, L_0x600000fbf480;  1 drivers
o0x7fab8bb76378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1cb40_0 name=_ivl_2
v0x600004d1cbd0_0 .net *"_ivl_6", 0 0, L_0x600000fbf5c0;  1 drivers
o0x7fab8bb763d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1cc60_0 name=_ivl_8
v0x600004d1ccf0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1cd80_0 .net "dffOut", 0 0, v0x600004d1c630_0;  1 drivers
v0x600004d1ce10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fbf480 .functor MUXZ 1, v0x600004d1c630_0, L_0x600000fcd540, L_0x600000fce620, C4<>;
L_0x600000fbf520 .functor MUXZ 1, o0x7fab8bb76378, L_0x600000fbf480, L_0x600000fcf020, C4<>;
L_0x600000fbf5c0 .functor MUXZ 1, v0x600004d1c630_0, L_0x600000fcd540, L_0x600000fce620, C4<>;
L_0x600000fbf660 .functor MUXZ 1, o0x7fab8bb763d8, L_0x600000fbf5c0, L_0x600000fcfa20, C4<>;
S_0x7fab8ba48c90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba48b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1c3f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1c480_0 .net "d", 0 0, L_0x600000fcd540;  alias, 1 drivers
v0x600004d1c510_0 .net "q", 0 0, v0x600004d1c630_0;  alias, 1 drivers
v0x600004d1c5a0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1c630_0 .var "state", 0 0;
v0x600004d1c6c0_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba48e00 .scope module, "bitArray[5]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1d200_0 .net8 "Bitline1", 0 0, p0x7fab8bb76708;  1 drivers, strength-aware
v0x600004d1d290_0 .net8 "Bitline2", 0 0, p0x7fab8bb76738;  1 drivers, strength-aware
v0x600004d1d320_0 .net "D", 0 0, L_0x600000fcd5e0;  1 drivers
v0x600004d1d3b0_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1d440_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d1d4d0_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d1d560_0 .net *"_ivl_0", 0 0, L_0x600000fbf700;  1 drivers
o0x7fab8bb76798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1d5f0_0 name=_ivl_2
v0x600004d1d680_0 .net *"_ivl_6", 0 0, L_0x600000fbf840;  1 drivers
o0x7fab8bb767f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1d710_0 name=_ivl_8
v0x600004d1d7a0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1d830_0 .net "dffOut", 0 0, v0x600004d1d0e0_0;  1 drivers
v0x600004d1d8c0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fbf700 .functor MUXZ 1, v0x600004d1d0e0_0, L_0x600000fcd5e0, L_0x600000fce620, C4<>;
L_0x600000fbf7a0 .functor MUXZ 1, o0x7fab8bb76798, L_0x600000fbf700, L_0x600000fcf020, C4<>;
L_0x600000fbf840 .functor MUXZ 1, v0x600004d1d0e0_0, L_0x600000fcd5e0, L_0x600000fce620, C4<>;
L_0x600000fbf8e0 .functor MUXZ 1, o0x7fab8bb767f8, L_0x600000fbf840, L_0x600000fcfa20, C4<>;
S_0x7fab8ba48f70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba48e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1cea0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1cf30_0 .net "d", 0 0, L_0x600000fcd5e0;  alias, 1 drivers
v0x600004d1cfc0_0 .net "q", 0 0, v0x600004d1d0e0_0;  alias, 1 drivers
v0x600004d1d050_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1d0e0_0 .var "state", 0 0;
v0x600004d1d170_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba490e0 .scope module, "bitArray[6]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1dcb0_0 .net8 "Bitline1", 0 0, p0x7fab8bb76b28;  1 drivers, strength-aware
v0x600004d1dd40_0 .net8 "Bitline2", 0 0, p0x7fab8bb76b58;  1 drivers, strength-aware
v0x600004d1ddd0_0 .net "D", 0 0, L_0x600000fcd680;  1 drivers
v0x600004d1de60_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1def0_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d1df80_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d1e010_0 .net *"_ivl_0", 0 0, L_0x600000fbf980;  1 drivers
o0x7fab8bb76bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1e0a0_0 name=_ivl_2
v0x600004d1e130_0 .net *"_ivl_6", 0 0, L_0x600000fbfac0;  1 drivers
o0x7fab8bb76c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1e1c0_0 name=_ivl_8
v0x600004d1e250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1e2e0_0 .net "dffOut", 0 0, v0x600004d1db90_0;  1 drivers
v0x600004d1e370_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fbf980 .functor MUXZ 1, v0x600004d1db90_0, L_0x600000fcd680, L_0x600000fce620, C4<>;
L_0x600000fbfa20 .functor MUXZ 1, o0x7fab8bb76bb8, L_0x600000fbf980, L_0x600000fcf020, C4<>;
L_0x600000fbfac0 .functor MUXZ 1, v0x600004d1db90_0, L_0x600000fcd680, L_0x600000fce620, C4<>;
L_0x600000fbfb60 .functor MUXZ 1, o0x7fab8bb76c18, L_0x600000fbfac0, L_0x600000fcfa20, C4<>;
S_0x7fab8ba49250 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba490e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1d950_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1d9e0_0 .net "d", 0 0, L_0x600000fcd680;  alias, 1 drivers
v0x600004d1da70_0 .net "q", 0 0, v0x600004d1db90_0;  alias, 1 drivers
v0x600004d1db00_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1db90_0 .var "state", 0 0;
v0x600004d1dc20_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba493c0 .scope module, "bitArray[7]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1e760_0 .net8 "Bitline1", 0 0, p0x7fab8bb76f48;  1 drivers, strength-aware
v0x600004d1e7f0_0 .net8 "Bitline2", 0 0, p0x7fab8bb76f78;  1 drivers, strength-aware
v0x600004d1e880_0 .net "D", 0 0, L_0x600000fcd720;  1 drivers
v0x600004d1e910_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1e9a0_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d1ea30_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d1eac0_0 .net *"_ivl_0", 0 0, L_0x600000fbfc00;  1 drivers
o0x7fab8bb76fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1eb50_0 name=_ivl_2
v0x600004d1ebe0_0 .net *"_ivl_6", 0 0, L_0x600000fbfd40;  1 drivers
o0x7fab8bb77038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1ec70_0 name=_ivl_8
v0x600004d1ed00_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1ed90_0 .net "dffOut", 0 0, v0x600004d1e640_0;  1 drivers
v0x600004d1ee20_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fbfc00 .functor MUXZ 1, v0x600004d1e640_0, L_0x600000fcd720, L_0x600000fce620, C4<>;
L_0x600000fbfca0 .functor MUXZ 1, o0x7fab8bb76fd8, L_0x600000fbfc00, L_0x600000fcf020, C4<>;
L_0x600000fbfd40 .functor MUXZ 1, v0x600004d1e640_0, L_0x600000fcd720, L_0x600000fce620, C4<>;
L_0x600000fbfde0 .functor MUXZ 1, o0x7fab8bb77038, L_0x600000fbfd40, L_0x600000fcfa20, C4<>;
S_0x7fab8ba49530 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba493c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1e400_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1e490_0 .net "d", 0 0, L_0x600000fcd720;  alias, 1 drivers
v0x600004d1e520_0 .net "q", 0 0, v0x600004d1e640_0;  alias, 1 drivers
v0x600004d1e5b0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1e640_0 .var "state", 0 0;
v0x600004d1e6d0_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba496a0 .scope module, "bitArray[8]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1f210_0 .net8 "Bitline1", 0 0, p0x7fab8bb77368;  1 drivers, strength-aware
v0x600004d1f2a0_0 .net8 "Bitline2", 0 0, p0x7fab8bb77398;  1 drivers, strength-aware
v0x600004d1f330_0 .net "D", 0 0, L_0x600000fcd7c0;  1 drivers
v0x600004d1f3c0_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1f450_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d1f4e0_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d1f570_0 .net *"_ivl_0", 0 0, L_0x600000fbfe80;  1 drivers
o0x7fab8bb773f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1f600_0 name=_ivl_2
v0x600004d1f690_0 .net *"_ivl_6", 0 0, L_0x600000fcc000;  1 drivers
o0x7fab8bb77458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d1f720_0 name=_ivl_8
v0x600004d1f7b0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1f840_0 .net "dffOut", 0 0, v0x600004d1f0f0_0;  1 drivers
v0x600004d1f8d0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fbfe80 .functor MUXZ 1, v0x600004d1f0f0_0, L_0x600000fcd7c0, L_0x600000fce620, C4<>;
L_0x600000fbff20 .functor MUXZ 1, o0x7fab8bb773f8, L_0x600000fbfe80, L_0x600000fcf020, C4<>;
L_0x600000fcc000 .functor MUXZ 1, v0x600004d1f0f0_0, L_0x600000fcd7c0, L_0x600000fce620, C4<>;
L_0x600000fcc0a0 .functor MUXZ 1, o0x7fab8bb77458, L_0x600000fcc000, L_0x600000fcfa20, C4<>;
S_0x7fab8ba49810 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba496a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1eeb0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1ef40_0 .net "d", 0 0, L_0x600000fcd7c0;  alias, 1 drivers
v0x600004d1efd0_0 .net "q", 0 0, v0x600004d1f0f0_0;  alias, 1 drivers
v0x600004d1f060_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1f0f0_0 .var "state", 0 0;
v0x600004d1f180_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba49b80 .scope module, "bitArray[9]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d1fcc0_0 .net8 "Bitline1", 0 0, p0x7fab8bb77788;  1 drivers, strength-aware
v0x600004d1fd50_0 .net8 "Bitline2", 0 0, p0x7fab8bb777b8;  1 drivers, strength-aware
v0x600004d1fde0_0 .net "D", 0 0, L_0x600000fcd860;  1 drivers
v0x600004d1fe70_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d1ff00_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d60000_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d60090_0 .net *"_ivl_0", 0 0, L_0x600000fcc140;  1 drivers
o0x7fab8bb77818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d60120_0 name=_ivl_2
v0x600004d601b0_0 .net *"_ivl_6", 0 0, L_0x600000fcc280;  1 drivers
o0x7fab8bb77878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d60240_0 name=_ivl_8
v0x600004d602d0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d60360_0 .net "dffOut", 0 0, v0x600004d1fba0_0;  1 drivers
v0x600004d603f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcc140 .functor MUXZ 1, v0x600004d1fba0_0, L_0x600000fcd860, L_0x600000fce620, C4<>;
L_0x600000fcc1e0 .functor MUXZ 1, o0x7fab8bb77818, L_0x600000fcc140, L_0x600000fcf020, C4<>;
L_0x600000fcc280 .functor MUXZ 1, v0x600004d1fba0_0, L_0x600000fcd860, L_0x600000fce620, C4<>;
L_0x600000fcc320 .functor MUXZ 1, o0x7fab8bb77878, L_0x600000fcc280, L_0x600000fcfa20, C4<>;
S_0x7fab8ba49cf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba49b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d1f960_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d1f9f0_0 .net "d", 0 0, L_0x600000fcd860;  alias, 1 drivers
v0x600004d1fa80_0 .net "q", 0 0, v0x600004d1fba0_0;  alias, 1 drivers
v0x600004d1fb10_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d1fba0_0 .var "state", 0 0;
v0x600004d1fc30_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba49e60 .scope module, "bitArray[10]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d607e0_0 .net8 "Bitline1", 0 0, p0x7fab8bb77ba8;  1 drivers, strength-aware
v0x600004d60870_0 .net8 "Bitline2", 0 0, p0x7fab8bb77bd8;  1 drivers, strength-aware
v0x600004d60900_0 .net "D", 0 0, L_0x600000fcd900;  1 drivers
v0x600004d60990_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d60a20_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d60ab0_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d60b40_0 .net *"_ivl_0", 0 0, L_0x600000fcc3c0;  1 drivers
o0x7fab8bb77c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d60bd0_0 name=_ivl_2
v0x600004d60c60_0 .net *"_ivl_6", 0 0, L_0x600000fcc500;  1 drivers
o0x7fab8bb77c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d60cf0_0 name=_ivl_8
v0x600004d60d80_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d60e10_0 .net "dffOut", 0 0, v0x600004d606c0_0;  1 drivers
v0x600004d60ea0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcc3c0 .functor MUXZ 1, v0x600004d606c0_0, L_0x600000fcd900, L_0x600000fce620, C4<>;
L_0x600000fcc460 .functor MUXZ 1, o0x7fab8bb77c38, L_0x600000fcc3c0, L_0x600000fcf020, C4<>;
L_0x600000fcc500 .functor MUXZ 1, v0x600004d606c0_0, L_0x600000fcd900, L_0x600000fce620, C4<>;
L_0x600000fcc5a0 .functor MUXZ 1, o0x7fab8bb77c98, L_0x600000fcc500, L_0x600000fcfa20, C4<>;
S_0x7fab8ba49fd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba49e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d60480_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d60510_0 .net "d", 0 0, L_0x600000fcd900;  alias, 1 drivers
v0x600004d605a0_0 .net "q", 0 0, v0x600004d606c0_0;  alias, 1 drivers
v0x600004d60630_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d606c0_0 .var "state", 0 0;
v0x600004d60750_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba4a140 .scope module, "bitArray[11]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d61290_0 .net8 "Bitline1", 0 0, p0x7fab8bb77fc8;  1 drivers, strength-aware
v0x600004d61320_0 .net8 "Bitline2", 0 0, p0x7fab8bb77ff8;  1 drivers, strength-aware
v0x600004d613b0_0 .net "D", 0 0, L_0x600000fcd9a0;  1 drivers
v0x600004d61440_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d614d0_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d61560_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d615f0_0 .net *"_ivl_0", 0 0, L_0x600000fcc640;  1 drivers
o0x7fab8bb78058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d61680_0 name=_ivl_2
v0x600004d61710_0 .net *"_ivl_6", 0 0, L_0x600000fcc780;  1 drivers
o0x7fab8bb780b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d617a0_0 name=_ivl_8
v0x600004d61830_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d618c0_0 .net "dffOut", 0 0, v0x600004d61170_0;  1 drivers
v0x600004d61950_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcc640 .functor MUXZ 1, v0x600004d61170_0, L_0x600000fcd9a0, L_0x600000fce620, C4<>;
L_0x600000fcc6e0 .functor MUXZ 1, o0x7fab8bb78058, L_0x600000fcc640, L_0x600000fcf020, C4<>;
L_0x600000fcc780 .functor MUXZ 1, v0x600004d61170_0, L_0x600000fcd9a0, L_0x600000fce620, C4<>;
L_0x600000fcc820 .functor MUXZ 1, o0x7fab8bb780b8, L_0x600000fcc780, L_0x600000fcfa20, C4<>;
S_0x7fab8ba4a2b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba4a140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d60f30_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d60fc0_0 .net "d", 0 0, L_0x600000fcd9a0;  alias, 1 drivers
v0x600004d61050_0 .net "q", 0 0, v0x600004d61170_0;  alias, 1 drivers
v0x600004d610e0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d61170_0 .var "state", 0 0;
v0x600004d61200_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba4a420 .scope module, "bitArray[12]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d61d40_0 .net8 "Bitline1", 0 0, p0x7fab8bb783e8;  1 drivers, strength-aware
v0x600004d61dd0_0 .net8 "Bitline2", 0 0, p0x7fab8bb78418;  1 drivers, strength-aware
v0x600004d61e60_0 .net "D", 0 0, L_0x600000fcda40;  1 drivers
v0x600004d61ef0_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d61f80_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d62010_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d620a0_0 .net *"_ivl_0", 0 0, L_0x600000fcc8c0;  1 drivers
o0x7fab8bb78478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d62130_0 name=_ivl_2
v0x600004d621c0_0 .net *"_ivl_6", 0 0, L_0x600000fcca00;  1 drivers
o0x7fab8bb784d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d62250_0 name=_ivl_8
v0x600004d622e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d62370_0 .net "dffOut", 0 0, v0x600004d61c20_0;  1 drivers
v0x600004d62400_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcc8c0 .functor MUXZ 1, v0x600004d61c20_0, L_0x600000fcda40, L_0x600000fce620, C4<>;
L_0x600000fcc960 .functor MUXZ 1, o0x7fab8bb78478, L_0x600000fcc8c0, L_0x600000fcf020, C4<>;
L_0x600000fcca00 .functor MUXZ 1, v0x600004d61c20_0, L_0x600000fcda40, L_0x600000fce620, C4<>;
L_0x600000fccaa0 .functor MUXZ 1, o0x7fab8bb784d8, L_0x600000fcca00, L_0x600000fcfa20, C4<>;
S_0x7fab8ba4a590 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba4a420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d619e0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d61a70_0 .net "d", 0 0, L_0x600000fcda40;  alias, 1 drivers
v0x600004d61b00_0 .net "q", 0 0, v0x600004d61c20_0;  alias, 1 drivers
v0x600004d61b90_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d61c20_0 .var "state", 0 0;
v0x600004d61cb0_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba4a700 .scope module, "bitArray[13]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d627f0_0 .net8 "Bitline1", 0 0, p0x7fab8bb78808;  1 drivers, strength-aware
v0x600004d62880_0 .net8 "Bitline2", 0 0, p0x7fab8bb78838;  1 drivers, strength-aware
v0x600004d62910_0 .net "D", 0 0, L_0x600000fcdae0;  1 drivers
v0x600004d629a0_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d62a30_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d62ac0_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d62b50_0 .net *"_ivl_0", 0 0, L_0x600000fccb40;  1 drivers
o0x7fab8bb78898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d62be0_0 name=_ivl_2
v0x600004d62c70_0 .net *"_ivl_6", 0 0, L_0x600000fccc80;  1 drivers
o0x7fab8bb788f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d62d00_0 name=_ivl_8
v0x600004d62d90_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d62e20_0 .net "dffOut", 0 0, v0x600004d626d0_0;  1 drivers
v0x600004d62eb0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fccb40 .functor MUXZ 1, v0x600004d626d0_0, L_0x600000fcdae0, L_0x600000fce620, C4<>;
L_0x600000fccbe0 .functor MUXZ 1, o0x7fab8bb78898, L_0x600000fccb40, L_0x600000fcf020, C4<>;
L_0x600000fccc80 .functor MUXZ 1, v0x600004d626d0_0, L_0x600000fcdae0, L_0x600000fce620, C4<>;
L_0x600000fccd20 .functor MUXZ 1, o0x7fab8bb788f8, L_0x600000fccc80, L_0x600000fcfa20, C4<>;
S_0x7fab8ba4a870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba4a700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d62490_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d62520_0 .net "d", 0 0, L_0x600000fcdae0;  alias, 1 drivers
v0x600004d625b0_0 .net "q", 0 0, v0x600004d626d0_0;  alias, 1 drivers
v0x600004d62640_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d626d0_0 .var "state", 0 0;
v0x600004d62760_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba4a9e0 .scope module, "bitArray[14]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d632a0_0 .net8 "Bitline1", 0 0, p0x7fab8bb78c28;  1 drivers, strength-aware
v0x600004d63330_0 .net8 "Bitline2", 0 0, p0x7fab8bb78c58;  1 drivers, strength-aware
v0x600004d633c0_0 .net "D", 0 0, L_0x600000fcdb80;  1 drivers
v0x600004d63450_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d634e0_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d63570_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d63600_0 .net *"_ivl_0", 0 0, L_0x600000fccdc0;  1 drivers
o0x7fab8bb78cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d63690_0 name=_ivl_2
v0x600004d63720_0 .net *"_ivl_6", 0 0, L_0x600000fccf00;  1 drivers
o0x7fab8bb78d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004d637b0_0 name=_ivl_8
v0x600004d63840_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d638d0_0 .net "dffOut", 0 0, v0x600004d63180_0;  1 drivers
v0x600004d63960_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fccdc0 .functor MUXZ 1, v0x600004d63180_0, L_0x600000fcdb80, L_0x600000fce620, C4<>;
L_0x600000fcce60 .functor MUXZ 1, o0x7fab8bb78cb8, L_0x600000fccdc0, L_0x600000fcf020, C4<>;
L_0x600000fccf00 .functor MUXZ 1, v0x600004d63180_0, L_0x600000fcdb80, L_0x600000fce620, C4<>;
L_0x600000fccfa0 .functor MUXZ 1, o0x7fab8bb78d18, L_0x600000fccf00, L_0x600000fcfa20, C4<>;
S_0x7fab8ba4ab50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba4a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d62f40_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d62fd0_0 .net "d", 0 0, L_0x600000fcdb80;  alias, 1 drivers
v0x600004d63060_0 .net "q", 0 0, v0x600004d63180_0;  alias, 1 drivers
v0x600004d630f0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d63180_0 .var "state", 0 0;
v0x600004d63210_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8ba4acc0 .scope module, "bitArray[15]" "BitCell" 5 115, 5 31 0, S_0x7fab8ba46580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004d63d50_0 .net8 "Bitline1", 0 0, p0x7fab8bb79048;  1 drivers, strength-aware
v0x600004d63de0_0 .net8 "Bitline2", 0 0, p0x7fab8bb79078;  1 drivers, strength-aware
v0x600004d63e70_0 .net "D", 0 0, L_0x600000fcdc20;  1 drivers
v0x600004d63f00_0 .net "ReadEnable1", 0 0, L_0x600000fcf020;  alias, 1 drivers
v0x600004d64000_0 .net "ReadEnable2", 0 0, L_0x600000fcfa20;  alias, 1 drivers
v0x600004d64090_0 .net "WriteEnable", 0 0, L_0x600000fce620;  alias, 1 drivers
v0x600004d64120_0 .net *"_ivl_0", 0 0, L_0x600000fcd040;  1 drivers
o0x7fab8bb790d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004caa0a0_0 name=_ivl_2
v0x600004caa130_0 .net *"_ivl_6", 0 0, L_0x600000fcd180;  1 drivers
o0x7fab8bb79138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004caa1c0_0 name=_ivl_8
v0x600004caa250_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004caa2e0_0 .net "dffOut", 0 0, v0x600004d63c30_0;  1 drivers
v0x600004caa370_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
L_0x600000fcd040 .functor MUXZ 1, v0x600004d63c30_0, L_0x600000fcdc20, L_0x600000fce620, C4<>;
L_0x600000fcd0e0 .functor MUXZ 1, o0x7fab8bb790d8, L_0x600000fcd040, L_0x600000fcf020, C4<>;
L_0x600000fcd180 .functor MUXZ 1, v0x600004d63c30_0, L_0x600000fcdc20, L_0x600000fce620, C4<>;
L_0x600000fcd220 .functor MUXZ 1, o0x7fab8bb79138, L_0x600000fcd180, L_0x600000fcfa20, C4<>;
S_0x7fab8ba4ae30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fab8ba4acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004d639f0_0 .net "clk", 0 0, v0x600004d72eb0_0;  alias, 1 drivers
v0x600004d63a80_0 .net "d", 0 0, L_0x600000fcdc20;  alias, 1 drivers
v0x600004d63b10_0 .net "q", 0 0, v0x600004d63c30_0;  alias, 1 drivers
v0x600004d63ba0_0 .net "rst", 0 0, L_0x600001533870;  alias, 1 drivers
v0x600004d63c30_0 .var "state", 0 0;
v0x600004d63cc0_0 .net "wen", 0 0, L_0x600000fce620;  alias, 1 drivers
S_0x7fab8b9a1650 .scope module, "writeDecoder2" "WriteDecoder_4_16" 4 20, 5 76 0, S_0x7fab8b99ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /INPUT 1 "WriteReg";
    .port_info 2 /OUTPUT 16 "Wordline";
L_0x60000157cfc0 .functor AND 1, L_0x600000f9ba20, L_0x600000f9bac0, C4<1>, C4<1>;
L_0x60000157d030 .functor AND 1, L_0x60000157cfc0, L_0x600000f9bb60, C4<1>, C4<1>;
L_0x60000157d0a0 .functor AND 1, L_0x60000157d030, L_0x600000f9bc00, C4<1>, C4<1>;
L_0x60000157d110 .functor AND 1, L_0x60000157d0a0, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157d180 .functor AND 1, L_0x600000f9bca0, L_0x600000f9bd40, C4<1>, C4<1>;
L_0x60000157d1f0 .functor AND 1, L_0x60000157d180, L_0x600000f9bde0, C4<1>, C4<1>;
L_0x60000157d260 .functor AND 1, L_0x60000157d1f0, L_0x600000f9bf20, C4<1>, C4<1>;
L_0x60000157d2d0 .functor AND 1, L_0x60000157d260, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157d340 .functor AND 1, L_0x600000f9c000, L_0x600000f9c0a0, C4<1>, C4<1>;
L_0x60000157d420 .functor AND 1, L_0x60000157d340, L_0x600000f9c1e0, C4<1>, C4<1>;
L_0x60000157d490 .functor AND 1, L_0x60000157d420, L_0x600000f9c280, C4<1>, C4<1>;
L_0x60000157d500 .functor AND 1, L_0x60000157d490, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157d3b0 .functor AND 1, L_0x600000f9c320, L_0x600000f9c3c0, C4<1>, C4<1>;
L_0x60000157d5e0 .functor AND 1, L_0x60000157d3b0, L_0x600000f9c500, C4<1>, C4<1>;
L_0x60000157d650 .functor AND 1, L_0x60000157d5e0, L_0x600000f9c6e0, C4<1>, C4<1>;
L_0x60000157d570 .functor AND 1, L_0x60000157d650, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157d6c0 .functor AND 1, L_0x600000f9c780, L_0x600000f9c820, C4<1>, C4<1>;
L_0x60000157d730 .functor AND 1, L_0x60000157d6c0, L_0x600000f9c8c0, C4<1>, C4<1>;
L_0x60000157d7a0 .functor AND 1, L_0x60000157d730, L_0x600000f9c960, C4<1>, C4<1>;
L_0x60000157d810 .functor AND 1, L_0x60000157d7a0, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157d880 .functor AND 1, L_0x600000f9caa0, L_0x600000f9cbe0, C4<1>, C4<1>;
L_0x60000157d8f0 .functor AND 1, L_0x60000157d880, L_0x600000f9ca00, C4<1>, C4<1>;
L_0x60000157d960 .functor AND 1, L_0x60000157d8f0, L_0x600000f9cd20, C4<1>, C4<1>;
L_0x60000157d9d0 .functor AND 1, L_0x60000157d960, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157da40 .functor AND 1, L_0x600000f9cdc0, L_0x600000f9cf00, C4<1>, C4<1>;
L_0x60000157dab0 .functor AND 1, L_0x60000157da40, L_0x600000f9d040, C4<1>, C4<1>;
L_0x60000157db20 .functor AND 1, L_0x60000157dab0, L_0x600000f9d0e0, C4<1>, C4<1>;
L_0x60000157db90 .functor AND 1, L_0x60000157db20, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157dc00 .functor AND 1, L_0x600000f9d180, L_0x600000f9d2c0, C4<1>, C4<1>;
L_0x60000157dc70 .functor AND 1, L_0x60000157dc00, L_0x600000f9d400, C4<1>, C4<1>;
L_0x60000157dce0 .functor AND 1, L_0x60000157dc70, L_0x600000f9d540, C4<1>, C4<1>;
L_0x60000157dd50 .functor AND 1, L_0x60000157dce0, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157ddc0 .functor AND 1, L_0x600000f9d680, L_0x600000f9d720, C4<1>, C4<1>;
L_0x60000157de30 .functor AND 1, L_0x60000157ddc0, L_0x600000f9d7c0, C4<1>, C4<1>;
L_0x60000157dea0 .functor AND 1, L_0x60000157de30, L_0x600000f9d860, C4<1>, C4<1>;
L_0x60000157df10 .functor AND 1, L_0x60000157dea0, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157df80 .functor AND 1, L_0x600000f9d9a0, L_0x600000f9da40, C4<1>, C4<1>;
L_0x60000157dff0 .functor AND 1, L_0x60000157df80, L_0x600000f9dae0, C4<1>, C4<1>;
L_0x60000157e060 .functor AND 1, L_0x60000157dff0, L_0x600000f9dc20, C4<1>, C4<1>;
L_0x60000157e0d0 .functor AND 1, L_0x60000157e060, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157e140 .functor AND 1, L_0x600000f9dd60, L_0x600000f9de00, C4<1>, C4<1>;
L_0x60000157e1b0 .functor AND 1, L_0x60000157e140, L_0x600000f9df40, C4<1>, C4<1>;
L_0x60000157e220 .functor AND 1, L_0x60000157e1b0, L_0x600000f9dfe0, C4<1>, C4<1>;
L_0x60000157e290 .functor AND 1, L_0x60000157e220, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157e300 .functor AND 1, L_0x600000f9e120, L_0x600000f9e1c0, C4<1>, C4<1>;
L_0x60000157e370 .functor AND 1, L_0x60000157e300, L_0x600000f9e300, C4<1>, C4<1>;
L_0x60000157e3e0 .functor AND 1, L_0x60000157e370, L_0x600000f9e440, C4<1>, C4<1>;
L_0x60000157e450 .functor AND 1, L_0x60000157e3e0, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157e4c0 .functor AND 1, L_0x600000f9e580, L_0x600000f9e6c0, C4<1>, C4<1>;
L_0x60000157e530 .functor AND 1, L_0x60000157e4c0, L_0x600000f9e760, C4<1>, C4<1>;
L_0x60000157e5a0 .functor AND 1, L_0x60000157e530, L_0x600000f9e800, C4<1>, C4<1>;
L_0x60000157e610 .functor AND 1, L_0x60000157e5a0, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157e680 .functor AND 1, L_0x600000f9e940, L_0x600000f9ea80, C4<1>, C4<1>;
L_0x60000157e6f0 .functor AND 1, L_0x60000157e680, L_0x600000f9eb20, C4<1>, C4<1>;
L_0x60000157e760 .functor AND 1, L_0x60000157e6f0, L_0x600000f9ec60, C4<1>, C4<1>;
L_0x60000157e7d0 .functor AND 1, L_0x60000157e760, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157e840 .functor AND 1, L_0x600000f9eda0, L_0x600000f9eee0, C4<1>, C4<1>;
L_0x60000157e8b0 .functor AND 1, L_0x60000157e840, L_0x600000f9f020, C4<1>, C4<1>;
L_0x60000157e920 .functor AND 1, L_0x60000157e8b0, L_0x600000f9f0c0, C4<1>, C4<1>;
L_0x60000157e990 .functor AND 1, L_0x60000157e920, v0x600000eed320_0, C4<1>, C4<1>;
L_0x60000157ea00 .functor AND 1, L_0x600000f9f2a0, L_0x600000f9f3e0, C4<1>, C4<1>;
L_0x60000157ea70 .functor AND 1, L_0x60000157ea00, L_0x600000f9f520, C4<1>, C4<1>;
L_0x60000157eae0 .functor AND 1, L_0x60000157ea70, L_0x600000f9f660, C4<1>, C4<1>;
L_0x60000157eb50 .functor AND 1, L_0x60000157eae0, v0x600000eed320_0, C4<1>, C4<1>;
v0x600004caa880_0 .net "RegId", 3 0, L_0x600000828d20;  alias, 1 drivers
v0x600004caa910_0 .net "Wordline", 15 0, L_0x600000f9f160;  alias, 1 drivers
v0x600004caa9a0_0 .net "WriteReg", 0 0, v0x600000eed320_0;  alias, 1 drivers
v0x600004caaa30_0 .net *"_ivl_103", 0 0, L_0x600000f9caa0;  1 drivers
v0x600004caaac0_0 .net *"_ivl_105", 0 0, L_0x600000f9cb40;  1 drivers
v0x600004caab50_0 .net *"_ivl_107", 0 0, L_0x600000f9cbe0;  1 drivers
v0x600004caabe0_0 .net *"_ivl_109", 0 0, L_0x60000157d880;  1 drivers
v0x600004caac70_0 .net *"_ivl_11", 0 0, L_0x60000157d030;  1 drivers
v0x600004caad00_0 .net *"_ivl_111", 0 0, L_0x600000f9ca00;  1 drivers
v0x600004caad90_0 .net *"_ivl_113", 0 0, L_0x60000157d8f0;  1 drivers
v0x600004caae20_0 .net *"_ivl_115", 0 0, L_0x600000f9cc80;  1 drivers
v0x600004caaeb0_0 .net *"_ivl_117", 0 0, L_0x600000f9cd20;  1 drivers
v0x600004caaf40_0 .net *"_ivl_119", 0 0, L_0x60000157d960;  1 drivers
v0x600004caafd0_0 .net *"_ivl_121", 0 0, L_0x60000157d9d0;  1 drivers
v0x600004cab060_0 .net *"_ivl_125", 0 0, L_0x600000f9cdc0;  1 drivers
v0x600004cab0f0_0 .net *"_ivl_127", 0 0, L_0x600000f9ce60;  1 drivers
v0x600004cab180_0 .net *"_ivl_129", 0 0, L_0x600000f9cf00;  1 drivers
v0x600004cab210_0 .net *"_ivl_13", 0 0, L_0x600000f9bc00;  1 drivers
v0x600004cab2a0_0 .net *"_ivl_131", 0 0, L_0x60000157da40;  1 drivers
v0x600004cab330_0 .net *"_ivl_133", 0 0, L_0x600000f9cfa0;  1 drivers
v0x600004cab3c0_0 .net *"_ivl_135", 0 0, L_0x600000f9d040;  1 drivers
v0x600004cab450_0 .net *"_ivl_137", 0 0, L_0x60000157dab0;  1 drivers
v0x600004cab4e0_0 .net *"_ivl_139", 0 0, L_0x600000f9d0e0;  1 drivers
v0x600004cab570_0 .net *"_ivl_141", 0 0, L_0x60000157db20;  1 drivers
v0x600004cab600_0 .net *"_ivl_143", 0 0, L_0x60000157db90;  1 drivers
v0x600004cab690_0 .net *"_ivl_147", 0 0, L_0x600000f9d180;  1 drivers
v0x600004cab720_0 .net *"_ivl_149", 0 0, L_0x600000f9d220;  1 drivers
v0x600004cab7b0_0 .net *"_ivl_15", 0 0, L_0x60000157d0a0;  1 drivers
v0x600004cab840_0 .net *"_ivl_151", 0 0, L_0x600000f9d2c0;  1 drivers
v0x600004cab8d0_0 .net *"_ivl_153", 0 0, L_0x60000157dc00;  1 drivers
v0x600004cab960_0 .net *"_ivl_155", 0 0, L_0x600000f9d360;  1 drivers
v0x600004cab9f0_0 .net *"_ivl_157", 0 0, L_0x600000f9d400;  1 drivers
v0x600004caba80_0 .net *"_ivl_159", 0 0, L_0x60000157dc70;  1 drivers
v0x600004cabb10_0 .net *"_ivl_161", 0 0, L_0x600000f9d4a0;  1 drivers
v0x600004cabba0_0 .net *"_ivl_163", 0 0, L_0x600000f9d540;  1 drivers
v0x600004cabc30_0 .net *"_ivl_165", 0 0, L_0x60000157dce0;  1 drivers
v0x600004cabcc0_0 .net *"_ivl_167", 0 0, L_0x60000157dd50;  1 drivers
v0x600004cabd50_0 .net *"_ivl_17", 0 0, L_0x60000157d110;  1 drivers
v0x600004cabde0_0 .net *"_ivl_171", 0 0, L_0x600000f9d5e0;  1 drivers
v0x600004cabe70_0 .net *"_ivl_173", 0 0, L_0x600000f9d680;  1 drivers
v0x600004cabf00_0 .net *"_ivl_175", 0 0, L_0x600000f9d720;  1 drivers
v0x600004d68000_0 .net *"_ivl_177", 0 0, L_0x60000157ddc0;  1 drivers
v0x600004d68090_0 .net *"_ivl_179", 0 0, L_0x600000f9d7c0;  1 drivers
v0x600004d68120_0 .net *"_ivl_181", 0 0, L_0x60000157de30;  1 drivers
v0x600004d681b0_0 .net *"_ivl_183", 0 0, L_0x600000f9d860;  1 drivers
v0x600004d68240_0 .net *"_ivl_185", 0 0, L_0x60000157dea0;  1 drivers
v0x600004d682d0_0 .net *"_ivl_187", 0 0, L_0x60000157df10;  1 drivers
v0x600004d68360_0 .net *"_ivl_191", 0 0, L_0x600000f9d900;  1 drivers
v0x600004d683f0_0 .net *"_ivl_193", 0 0, L_0x600000f9d9a0;  1 drivers
v0x600004d68480_0 .net *"_ivl_195", 0 0, L_0x600000f9da40;  1 drivers
v0x600004d68510_0 .net *"_ivl_197", 0 0, L_0x60000157df80;  1 drivers
v0x600004d685a0_0 .net *"_ivl_199", 0 0, L_0x600000f9dae0;  1 drivers
v0x600004d68630_0 .net *"_ivl_201", 0 0, L_0x60000157dff0;  1 drivers
v0x600004d686c0_0 .net *"_ivl_203", 0 0, L_0x600000f9db80;  1 drivers
v0x600004d68750_0 .net *"_ivl_205", 0 0, L_0x600000f9dc20;  1 drivers
v0x600004d687e0_0 .net *"_ivl_207", 0 0, L_0x60000157e060;  1 drivers
v0x600004d68870_0 .net *"_ivl_209", 0 0, L_0x60000157e0d0;  1 drivers
v0x600004d68900_0 .net *"_ivl_21", 0 0, L_0x600000f9bca0;  1 drivers
v0x600004d68990_0 .net *"_ivl_213", 0 0, L_0x600000f9dcc0;  1 drivers
v0x600004d68a20_0 .net *"_ivl_215", 0 0, L_0x600000f9dd60;  1 drivers
v0x600004d68ab0_0 .net *"_ivl_217", 0 0, L_0x600000f9de00;  1 drivers
v0x600004d68b40_0 .net *"_ivl_219", 0 0, L_0x60000157e140;  1 drivers
v0x600004d68bd0_0 .net *"_ivl_221", 0 0, L_0x600000f9dea0;  1 drivers
v0x600004d68c60_0 .net *"_ivl_223", 0 0, L_0x600000f9df40;  1 drivers
v0x600004d68cf0_0 .net *"_ivl_225", 0 0, L_0x60000157e1b0;  1 drivers
v0x600004d68d80_0 .net *"_ivl_227", 0 0, L_0x600000f9dfe0;  1 drivers
v0x600004d68e10_0 .net *"_ivl_229", 0 0, L_0x60000157e220;  1 drivers
v0x600004d68ea0_0 .net *"_ivl_23", 0 0, L_0x600000f9bd40;  1 drivers
v0x600004d68f30_0 .net *"_ivl_231", 0 0, L_0x60000157e290;  1 drivers
v0x600004d68fc0_0 .net *"_ivl_235", 0 0, L_0x600000f9e080;  1 drivers
v0x600004d69050_0 .net *"_ivl_237", 0 0, L_0x600000f9e120;  1 drivers
v0x600004d690e0_0 .net *"_ivl_239", 0 0, L_0x600000f9e1c0;  1 drivers
v0x600004d69170_0 .net *"_ivl_241", 0 0, L_0x60000157e300;  1 drivers
v0x600004d69200_0 .net *"_ivl_243", 0 0, L_0x600000f9e260;  1 drivers
v0x600004d69290_0 .net *"_ivl_245", 0 0, L_0x600000f9e300;  1 drivers
v0x600004d69320_0 .net *"_ivl_247", 0 0, L_0x60000157e370;  1 drivers
v0x600004d693b0_0 .net *"_ivl_249", 0 0, L_0x600000f9e3a0;  1 drivers
v0x600004d69440_0 .net *"_ivl_25", 0 0, L_0x60000157d180;  1 drivers
v0x600004d694d0_0 .net *"_ivl_251", 0 0, L_0x600000f9e440;  1 drivers
v0x600004d69560_0 .net *"_ivl_253", 0 0, L_0x60000157e3e0;  1 drivers
v0x600004d695f0_0 .net *"_ivl_255", 0 0, L_0x60000157e450;  1 drivers
v0x600004d69680_0 .net *"_ivl_259", 0 0, L_0x600000f9e4e0;  1 drivers
v0x600004d69710_0 .net *"_ivl_261", 0 0, L_0x600000f9e580;  1 drivers
v0x600004d697a0_0 .net *"_ivl_263", 0 0, L_0x600000f9e620;  1 drivers
v0x600004d69830_0 .net *"_ivl_265", 0 0, L_0x600000f9e6c0;  1 drivers
v0x600004d698c0_0 .net *"_ivl_267", 0 0, L_0x60000157e4c0;  1 drivers
v0x600004d69950_0 .net *"_ivl_269", 0 0, L_0x600000f9e760;  1 drivers
v0x600004d699e0_0 .net *"_ivl_27", 0 0, L_0x600000f9bde0;  1 drivers
v0x600004d69a70_0 .net *"_ivl_271", 0 0, L_0x60000157e530;  1 drivers
v0x600004d69b00_0 .net *"_ivl_273", 0 0, L_0x600000f9e800;  1 drivers
v0x600004d69b90_0 .net *"_ivl_275", 0 0, L_0x60000157e5a0;  1 drivers
v0x600004d69c20_0 .net *"_ivl_277", 0 0, L_0x60000157e610;  1 drivers
v0x600004d69cb0_0 .net *"_ivl_281", 0 0, L_0x600000f9e8a0;  1 drivers
v0x600004d69d40_0 .net *"_ivl_283", 0 0, L_0x600000f9e940;  1 drivers
v0x600004d69dd0_0 .net *"_ivl_285", 0 0, L_0x600000f9e9e0;  1 drivers
v0x600004d69e60_0 .net *"_ivl_287", 0 0, L_0x600000f9ea80;  1 drivers
v0x600004d69ef0_0 .net *"_ivl_289", 0 0, L_0x60000157e680;  1 drivers
v0x600004d69f80_0 .net *"_ivl_29", 0 0, L_0x60000157d1f0;  1 drivers
v0x600004d6a010_0 .net *"_ivl_291", 0 0, L_0x600000f9eb20;  1 drivers
v0x600004d6a0a0_0 .net *"_ivl_293", 0 0, L_0x60000157e6f0;  1 drivers
v0x600004d6a130_0 .net *"_ivl_295", 0 0, L_0x600000f9ebc0;  1 drivers
v0x600004d6a1c0_0 .net *"_ivl_297", 0 0, L_0x600000f9ec60;  1 drivers
v0x600004d6a250_0 .net *"_ivl_299", 0 0, L_0x60000157e760;  1 drivers
v0x600004d6a2e0_0 .net *"_ivl_3", 0 0, L_0x600000f9ba20;  1 drivers
v0x600004d6a370_0 .net *"_ivl_301", 0 0, L_0x60000157e7d0;  1 drivers
v0x600004d6a400_0 .net *"_ivl_305", 0 0, L_0x600000f9ed00;  1 drivers
v0x600004d6a490_0 .net *"_ivl_307", 0 0, L_0x600000f9eda0;  1 drivers
v0x600004d6a520_0 .net *"_ivl_309", 0 0, L_0x600000f9ee40;  1 drivers
v0x600004d6a5b0_0 .net *"_ivl_31", 0 0, L_0x600000f9be80;  1 drivers
v0x600004d6a640_0 .net *"_ivl_311", 0 0, L_0x600000f9eee0;  1 drivers
v0x600004d6a6d0_0 .net *"_ivl_313", 0 0, L_0x60000157e840;  1 drivers
v0x600004d6a760_0 .net *"_ivl_315", 0 0, L_0x600000f9ef80;  1 drivers
v0x600004d6a7f0_0 .net *"_ivl_317", 0 0, L_0x600000f9f020;  1 drivers
v0x600004d6a880_0 .net *"_ivl_319", 0 0, L_0x60000157e8b0;  1 drivers
v0x600004d6a910_0 .net *"_ivl_321", 0 0, L_0x600000f9f0c0;  1 drivers
v0x600004d6a9a0_0 .net *"_ivl_323", 0 0, L_0x60000157e920;  1 drivers
v0x600004d6aa30_0 .net *"_ivl_325", 0 0, L_0x60000157e990;  1 drivers
v0x600004d6aac0_0 .net *"_ivl_33", 0 0, L_0x600000f9bf20;  1 drivers
v0x600004d6ab50_0 .net *"_ivl_330", 0 0, L_0x600000f9f200;  1 drivers
v0x600004d6abe0_0 .net *"_ivl_332", 0 0, L_0x600000f9f2a0;  1 drivers
v0x600004d6ac70_0 .net *"_ivl_334", 0 0, L_0x600000f9f340;  1 drivers
v0x600004d6ad00_0 .net *"_ivl_336", 0 0, L_0x600000f9f3e0;  1 drivers
v0x600004d6ad90_0 .net *"_ivl_338", 0 0, L_0x60000157ea00;  1 drivers
v0x600004d6ae20_0 .net *"_ivl_340", 0 0, L_0x600000f9f480;  1 drivers
v0x600004d6aeb0_0 .net *"_ivl_342", 0 0, L_0x600000f9f520;  1 drivers
v0x600004d6af40_0 .net *"_ivl_344", 0 0, L_0x60000157ea70;  1 drivers
v0x600004d6afd0_0 .net *"_ivl_346", 0 0, L_0x600000f9f5c0;  1 drivers
v0x600004d6b060_0 .net *"_ivl_348", 0 0, L_0x600000f9f660;  1 drivers
v0x600004d6b0f0_0 .net *"_ivl_35", 0 0, L_0x60000157d260;  1 drivers
v0x600004d6b180_0 .net *"_ivl_350", 0 0, L_0x60000157eae0;  1 drivers
v0x600004d6b210_0 .net *"_ivl_352", 0 0, L_0x60000157eb50;  1 drivers
v0x600004d6b2a0_0 .net *"_ivl_37", 0 0, L_0x60000157d2d0;  1 drivers
v0x600004d6b330_0 .net *"_ivl_41", 0 0, L_0x600000f9c000;  1 drivers
v0x600004d6b3c0_0 .net *"_ivl_43", 0 0, L_0x600000f9c0a0;  1 drivers
v0x600004d6b450_0 .net *"_ivl_45", 0 0, L_0x60000157d340;  1 drivers
v0x600004d6b4e0_0 .net *"_ivl_47", 0 0, L_0x600000f9c140;  1 drivers
v0x600004d6b570_0 .net *"_ivl_49", 0 0, L_0x600000f9c1e0;  1 drivers
v0x600004d6b600_0 .net *"_ivl_5", 0 0, L_0x600000f9bac0;  1 drivers
v0x600004d6b690_0 .net *"_ivl_51", 0 0, L_0x60000157d420;  1 drivers
v0x600004d6b720_0 .net *"_ivl_53", 0 0, L_0x600000f9c280;  1 drivers
v0x600004d6b7b0_0 .net *"_ivl_55", 0 0, L_0x60000157d490;  1 drivers
v0x600004d6b840_0 .net *"_ivl_57", 0 0, L_0x60000157d500;  1 drivers
v0x600004d6b8d0_0 .net *"_ivl_61", 0 0, L_0x600000f9c320;  1 drivers
v0x600004d6b960_0 .net *"_ivl_63", 0 0, L_0x600000f9c3c0;  1 drivers
v0x600004d6b9f0_0 .net *"_ivl_65", 0 0, L_0x60000157d3b0;  1 drivers
v0x600004d6ba80_0 .net *"_ivl_67", 0 0, L_0x600000f9c460;  1 drivers
v0x600004d6bb10_0 .net *"_ivl_69", 0 0, L_0x600000f9c500;  1 drivers
v0x600004d6bba0_0 .net *"_ivl_7", 0 0, L_0x60000157cfc0;  1 drivers
v0x600004d6bc30_0 .net *"_ivl_71", 0 0, L_0x60000157d5e0;  1 drivers
v0x600004d6bcc0_0 .net *"_ivl_73", 0 0, L_0x600000f9c5a0;  1 drivers
v0x600004d6bd50_0 .net *"_ivl_75", 0 0, L_0x600000f9c6e0;  1 drivers
v0x600004d6bde0_0 .net *"_ivl_77", 0 0, L_0x60000157d650;  1 drivers
v0x600004d6be70_0 .net *"_ivl_79", 0 0, L_0x60000157d570;  1 drivers
v0x600004d6bf00_0 .net *"_ivl_83", 0 0, L_0x600000f9c780;  1 drivers
v0x600004d6c000_0 .net *"_ivl_85", 0 0, L_0x600000f9c640;  1 drivers
v0x600004d6c090_0 .net *"_ivl_87", 0 0, L_0x600000f9c820;  1 drivers
v0x600004d6c120_0 .net *"_ivl_89", 0 0, L_0x60000157d6c0;  1 drivers
v0x600004d6c1b0_0 .net *"_ivl_9", 0 0, L_0x600000f9bb60;  1 drivers
v0x600004d6c240_0 .net *"_ivl_91", 0 0, L_0x600000f9c8c0;  1 drivers
v0x600004d6c2d0_0 .net *"_ivl_93", 0 0, L_0x60000157d730;  1 drivers
v0x600004d6c360_0 .net *"_ivl_95", 0 0, L_0x600000f9c960;  1 drivers
v0x600004d6c3f0_0 .net *"_ivl_97", 0 0, L_0x60000157d7a0;  1 drivers
v0x600004d6c480_0 .net *"_ivl_99", 0 0, L_0x60000157d810;  1 drivers
L_0x600000f9ba20 .part L_0x600000828d20, 3, 1;
L_0x600000f9bac0 .part L_0x600000828d20, 2, 1;
L_0x600000f9bb60 .part L_0x600000828d20, 1, 1;
L_0x600000f9bc00 .part L_0x600000828d20, 0, 1;
L_0x600000f9bca0 .part L_0x600000828d20, 3, 1;
L_0x600000f9bd40 .part L_0x600000828d20, 2, 1;
L_0x600000f9bde0 .part L_0x600000828d20, 1, 1;
L_0x600000f9be80 .part L_0x600000828d20, 0, 1;
L_0x600000f9bf20 .reduce/nor L_0x600000f9be80;
L_0x600000f9c000 .part L_0x600000828d20, 3, 1;
L_0x600000f9c0a0 .part L_0x600000828d20, 2, 1;
L_0x600000f9c140 .part L_0x600000828d20, 1, 1;
L_0x600000f9c1e0 .reduce/nor L_0x600000f9c140;
L_0x600000f9c280 .part L_0x600000828d20, 0, 1;
L_0x600000f9c320 .part L_0x600000828d20, 3, 1;
L_0x600000f9c3c0 .part L_0x600000828d20, 2, 1;
L_0x600000f9c460 .part L_0x600000828d20, 1, 1;
L_0x600000f9c500 .reduce/nor L_0x600000f9c460;
L_0x600000f9c5a0 .part L_0x600000828d20, 0, 1;
L_0x600000f9c6e0 .reduce/nor L_0x600000f9c5a0;
L_0x600000f9c780 .part L_0x600000828d20, 3, 1;
L_0x600000f9c640 .part L_0x600000828d20, 2, 1;
L_0x600000f9c820 .reduce/nor L_0x600000f9c640;
L_0x600000f9c8c0 .part L_0x600000828d20, 1, 1;
L_0x600000f9c960 .part L_0x600000828d20, 0, 1;
L_0x600000f9caa0 .part L_0x600000828d20, 3, 1;
L_0x600000f9cb40 .part L_0x600000828d20, 2, 1;
L_0x600000f9cbe0 .reduce/nor L_0x600000f9cb40;
L_0x600000f9ca00 .part L_0x600000828d20, 1, 1;
L_0x600000f9cc80 .part L_0x600000828d20, 0, 1;
L_0x600000f9cd20 .reduce/nor L_0x600000f9cc80;
L_0x600000f9cdc0 .part L_0x600000828d20, 3, 1;
L_0x600000f9ce60 .part L_0x600000828d20, 2, 1;
L_0x600000f9cf00 .reduce/nor L_0x600000f9ce60;
L_0x600000f9cfa0 .part L_0x600000828d20, 1, 1;
L_0x600000f9d040 .reduce/nor L_0x600000f9cfa0;
L_0x600000f9d0e0 .part L_0x600000828d20, 0, 1;
L_0x600000f9d180 .part L_0x600000828d20, 3, 1;
L_0x600000f9d220 .part L_0x600000828d20, 2, 1;
L_0x600000f9d2c0 .reduce/nor L_0x600000f9d220;
L_0x600000f9d360 .part L_0x600000828d20, 1, 1;
L_0x600000f9d400 .reduce/nor L_0x600000f9d360;
L_0x600000f9d4a0 .part L_0x600000828d20, 0, 1;
L_0x600000f9d540 .reduce/nor L_0x600000f9d4a0;
L_0x600000f9d5e0 .part L_0x600000828d20, 3, 1;
L_0x600000f9d680 .reduce/nor L_0x600000f9d5e0;
L_0x600000f9d720 .part L_0x600000828d20, 2, 1;
L_0x600000f9d7c0 .part L_0x600000828d20, 1, 1;
L_0x600000f9d860 .part L_0x600000828d20, 0, 1;
L_0x600000f9d900 .part L_0x600000828d20, 3, 1;
L_0x600000f9d9a0 .reduce/nor L_0x600000f9d900;
L_0x600000f9da40 .part L_0x600000828d20, 2, 1;
L_0x600000f9dae0 .part L_0x600000828d20, 1, 1;
L_0x600000f9db80 .part L_0x600000828d20, 0, 1;
L_0x600000f9dc20 .reduce/nor L_0x600000f9db80;
L_0x600000f9dcc0 .part L_0x600000828d20, 3, 1;
L_0x600000f9dd60 .reduce/nor L_0x600000f9dcc0;
L_0x600000f9de00 .part L_0x600000828d20, 2, 1;
L_0x600000f9dea0 .part L_0x600000828d20, 1, 1;
L_0x600000f9df40 .reduce/nor L_0x600000f9dea0;
L_0x600000f9dfe0 .part L_0x600000828d20, 0, 1;
L_0x600000f9e080 .part L_0x600000828d20, 3, 1;
L_0x600000f9e120 .reduce/nor L_0x600000f9e080;
L_0x600000f9e1c0 .part L_0x600000828d20, 2, 1;
L_0x600000f9e260 .part L_0x600000828d20, 1, 1;
L_0x600000f9e300 .reduce/nor L_0x600000f9e260;
L_0x600000f9e3a0 .part L_0x600000828d20, 0, 1;
L_0x600000f9e440 .reduce/nor L_0x600000f9e3a0;
L_0x600000f9e4e0 .part L_0x600000828d20, 3, 1;
L_0x600000f9e580 .reduce/nor L_0x600000f9e4e0;
L_0x600000f9e620 .part L_0x600000828d20, 2, 1;
L_0x600000f9e6c0 .reduce/nor L_0x600000f9e620;
L_0x600000f9e760 .part L_0x600000828d20, 1, 1;
L_0x600000f9e800 .part L_0x600000828d20, 0, 1;
L_0x600000f9e8a0 .part L_0x600000828d20, 3, 1;
L_0x600000f9e940 .reduce/nor L_0x600000f9e8a0;
L_0x600000f9e9e0 .part L_0x600000828d20, 2, 1;
L_0x600000f9ea80 .reduce/nor L_0x600000f9e9e0;
L_0x600000f9eb20 .part L_0x600000828d20, 1, 1;
L_0x600000f9ebc0 .part L_0x600000828d20, 0, 1;
L_0x600000f9ec60 .reduce/nor L_0x600000f9ebc0;
L_0x600000f9ed00 .part L_0x600000828d20, 3, 1;
L_0x600000f9eda0 .reduce/nor L_0x600000f9ed00;
L_0x600000f9ee40 .part L_0x600000828d20, 2, 1;
L_0x600000f9eee0 .reduce/nor L_0x600000f9ee40;
L_0x600000f9ef80 .part L_0x600000828d20, 1, 1;
L_0x600000f9f020 .reduce/nor L_0x600000f9ef80;
L_0x600000f9f0c0 .part L_0x600000828d20, 0, 1;
LS_0x600000f9f160_0_0 .concat8 [ 1 1 1 1], L_0x60000157eb50, L_0x60000157e990, L_0x60000157e7d0, L_0x60000157e610;
LS_0x600000f9f160_0_4 .concat8 [ 1 1 1 1], L_0x60000157e450, L_0x60000157e290, L_0x60000157e0d0, L_0x60000157df10;
LS_0x600000f9f160_0_8 .concat8 [ 1 1 1 1], L_0x60000157dd50, L_0x60000157db90, L_0x60000157d9d0, L_0x60000157d810;
LS_0x600000f9f160_0_12 .concat8 [ 1 1 1 1], L_0x60000157d570, L_0x60000157d500, L_0x60000157d2d0, L_0x60000157d110;
L_0x600000f9f160 .concat8 [ 4 4 4 4], LS_0x600000f9f160_0_0, LS_0x600000f9f160_0_4, LS_0x600000f9f160_0_8, LS_0x600000f9f160_0_12;
L_0x600000f9f200 .part L_0x600000828d20, 3, 1;
L_0x600000f9f2a0 .reduce/nor L_0x600000f9f200;
L_0x600000f9f340 .part L_0x600000828d20, 2, 1;
L_0x600000f9f3e0 .reduce/nor L_0x600000f9f340;
L_0x600000f9f480 .part L_0x600000828d20, 1, 1;
L_0x600000f9f520 .reduce/nor L_0x600000f9f480;
L_0x600000f9f5c0 .part L_0x600000828d20, 0, 1;
L_0x600000f9f660 .reduce/nor L_0x600000f9f5c0;
    .scope S_0x7fab8b8fc420;
T_0 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000cad440_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x600000cace10_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x600000cada70_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x600000cad0e0_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x600000cad0e0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fab8b8fb540;
T_1 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ca98c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x600000ca9290_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x600000ca9ef0_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x600000ca95f0_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x600000ca95f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fab8b8fa660;
T_2 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ca54d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x600000ca4ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x600000ca5b00_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x600000ca5170_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x600000ca5170_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fab8b8f9780;
T_3 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ca1050_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x600000ca0a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x600000ca1680_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x600000ca0d80_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x600000ca0d80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fab8b8f88a0;
T_4 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c5d560_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x600000c5cf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x600000c5db90_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x600000c5d290_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x600000c5d290_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fab8b8f79c0;
T_5 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c574e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x600000c56eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x600000c57b10_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x600000c57180_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x600000c57180_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fab8b8f6ae0;
T_6 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c53960_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x600000c53330_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x600000c54000_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0x600000c53690_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x600000c53690_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fab8b8f5c00;
T_7 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c4f570_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x600000c4ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x600000c4fba0_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0x600000c4f210_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x600000c4f210_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fab8b8f4d20;
T_8 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c4ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x600000c4b450_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x600000c4c090_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0x600000c4b720_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x600000c4b720_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fab8b8f27f0;
T_9 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c47f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x600000c46fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x600000c485a0_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0x600000c47c30_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x600000c47c30_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fab8b8f12b0;
T_10 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c43a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x600000c43450_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x600000c441b0_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0x600000c43720_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x600000c43720_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fab8b8f03d0;
T_11 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c7f690_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x600000c7f060_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x600000c40630_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x600000c7f330_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x600000c7f330_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fab8b8ef4f0;
T_12 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c7bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x600000c7b4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x600000c7c1b0_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0x600000c7b840_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x600000c7b840_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fab8b8ee610;
T_13 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c77720_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x600000c770f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x600000c77d50_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0x600000c773c0_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x600000c773c0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fab8b8ed730;
T_14 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c73ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x600000c73570_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x600000c74240_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x600000c738d0_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x600000c738d0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fab8b8ec850;
T_15 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c6f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x600000c6f180_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x600000c6fde0_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x600000c6f450_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x600000c6f450_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fab8b8f36d0;
T_16 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c69a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x600000c69440_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x600000c6a0a0_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x600000c697a0_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x600000c697a0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fab8b8eaa90;
T_17 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c65f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x600000c65950_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x600000c665b0_0;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x600000c65c20_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0x600000c65c20_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fab8b8e9bb0;
T_18 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c61b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x600000c614d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x600000c62130_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0x600000c61830_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x600000c61830_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fab8b8e8cd0;
T_19 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c19710_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x600000c19200_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x600000c1a640_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0x600000c19680_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x600000c19680_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fab8b8e7df0;
T_20 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c15d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x600000c15710_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x600000c16370_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0x600000c159e0_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x600000c159e0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fab8b8e7240;
T_21 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c118c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x600000c11290_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0x600000c11ef0_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0x600000c11560_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x600000c11560_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fab8b8e6360;
T_22 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c0def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0x600000c0d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x600000c0e520_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0x600000c0dc20_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x600000c0dc20_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fab8b8e5480;
T_23 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c0a400_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x600000c094d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x600000c0aa30_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0x600000c0a130_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x600000c0a130_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fab8b8e45a0;
T_24 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c05440_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x600000c04e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0x600000c05a70_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0x600000c05170_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x600000c05170_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fab8b8e2f50;
T_25 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c019e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0x600000c013b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x600000c02010_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0x600000c01710_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0x600000c01710_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fab8b8e2070;
T_26 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000c39e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x600000c39830_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x600000c3a490_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0x600000c39b90_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x600000c39b90_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fab8b8e1190;
T_27 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ccb180_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x600000ccab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x600000ccb7b0_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0x600000ccaeb0_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x600000ccaeb0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fab8b8e02b0;
T_28 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000cce9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x600000cce370_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x600000ccefd0_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0x600000cce6d0_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x600000cce6d0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fab8b8df1b0;
T_29 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000cd2f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x600000cd2910_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x600000cd3570_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0x600000cd2be0_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x600000cd2be0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fab8b8de2d0;
T_30 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000cd57a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0x600000cd5170_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x600000cd5dd0_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0x600000cd54d0_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0x600000cd54d0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fab8b8dd3f0;
T_31 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d21f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x600000d21950_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x600000d225b0_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0x600000d21cb0_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x600000d21cb0_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fab8b8db630;
T_32 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d2d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x600000d2d3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x600000d2e010_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x600000d2d680_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x600000d2d680_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fab8b961310;
T_33 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d30fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x600000d30990_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0x600000d315f0_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0x600000d30cf0_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x600000d30cf0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fab8b960430;
T_34 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d35440_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0x600000d34e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0x600000d35a70_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0x600000d35170_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0x600000d35170_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fab8b95f550;
T_35 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d385a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x600000d3fe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0x600000d38bd0_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0x600000d38240_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x600000d38240_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fab8b95e670;
T_36 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d3c990_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0x600000d3c360_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0x600000d3cfc0_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0x600000d3c6c0_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0x600000d3c6c0_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fab8b95d790;
T_37 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d00510_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x600000d054d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0x600000d00b40_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0x600000d001b0_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x600000d001b0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fab8b95c8b0;
T_38 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d095f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x600000d08fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x600000d09c20_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0x600000d09320_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x600000d09320_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fab8b95b9d0;
T_39 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d0db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x600000d0d4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x600000d0e130_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0x600000d0d830_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x600000d0d830_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fab8b95aaf0;
T_40 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d114d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x600000d106c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0x600000d11b00_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0x600000d11200_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x600000d11200_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fab8b9594a0;
T_41 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d15290_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x600000d14c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0x600000d158c0_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0x600000d14f30_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x600000d14f30_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fab8b9585c0;
T_42 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d199e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0x600000d193b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0x600000d1a010_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0x600000d19710_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0x600000d19710_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fab8b9576e0;
T_43 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d1d560_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x600000d1cf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0x600000d1dcb0_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0x600000d1d200_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x600000d1d200_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fab8b956800;
T_44 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d61950_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x600000d61320_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0x600000d61f80_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0x600000d615f0_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0x600000d615f0_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fab8b955920;
T_45 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d65f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x600000d65050_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0x600000d665b0_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0x600000d65320_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x600000d65320_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fab8b954a40;
T_46 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d69a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0x600000d69440_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0x600000d6a0a0_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0x600000d697a0_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0x600000d697a0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fab8b953b60;
T_47 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d6def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x600000d6d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x600000d6e520_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0x600000d6db90_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0x600000d6db90_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fab8b951da0;
T_48 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d70120_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x600000d77b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0x600000d707e0_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0x600000d77de0_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x600000d77de0_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fab8b950ec0;
T_49 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d7bc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x600000d7b600_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0x600000d74360_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0x600000d7b960_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x600000d7b960_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fab8b94ffe0;
T_50 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d7f8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x600000d7f2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0x600000d7ff00_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0x600000d7f570_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x600000d7f570_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fab8b94f100;
T_51 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da72a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0x600000da6c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0x600000da78d0_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0x600000da6f40_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0x600000da6f40_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7fab8b94e220;
T_52 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da7b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x600000da79f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0x600000da7cc0_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0x600000da7960_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x600000da7960_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fab8b94d340;
T_53 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da6b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0x600000da69a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x600000da6d00_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0x600000da6be0_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0x600000da6be0_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7fab8b94c460;
T_54 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da5dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0x600000da5c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0x600000da5f80_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0x600000da5b90_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0x600000da5b90_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fab8b94b580;
T_55 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da43f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0x600000da4240_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0x600000da4510_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0x600000da4480_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0x600000da4480_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fab8b94a6a0;
T_56 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d5d560_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0x600000d5cf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0x600000d5db90_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0x600000d5d290_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x600000d5d290_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7fab8b949380;
T_57 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d50510_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0x600000d4fe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0x600000d50b40_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0x600000d501b0_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0x600000d501b0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fab8b9484a0;
T_58 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d4c090_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0x600000d4b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0x600000d4cfc0_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0x600000d4bd50_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x600000d4bd50_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7fab8b9475c0;
T_59 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d485a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0x600000d47f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0x600000d48bd0_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0x600000d48240_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0x600000d48240_0, 0, 1;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7fab8b9466e0;
T_60 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d44120_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x600000d43a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0x600000d44750_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0x600000d43de0_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0x600000d43de0_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fab8b945800;
T_61 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d40630_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0x600000d40000_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0x600000d40c60_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0x600000d402d0_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0x600000d402d0_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7fab8b944920;
T_62 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dac360_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0x600000dafde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0x600000dac990_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0x600000dac000_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x600000dac000_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7fab8b943a40;
T_63 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000daf210_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x600000daf060_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0x600000daf3c0_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0x600000daefd0_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x600000daefd0_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fab8b941c80;
T_64 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dadb90_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0x600000dada70_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0x600000dadd40_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0x600000dadc20_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x600000dadc20_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7fab8b940da0;
T_65 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dac480_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0x600000dac2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0x600000dac5a0_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0x600000dac240_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x600000dac240_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7fab8b93fec0;
T_66 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dbe6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0x600000dbe0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x600000dbed00_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0x600000dbe370_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0x600000dbe370_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7fab8b93edc0;
T_67 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dbf8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0x600000dbf720_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0x600000dbfa80_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0x600000dbf690_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0x600000dbf690_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7fab8b93dee0;
T_68 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dbe880_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0x600000dbe760_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0x600000dbea30_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0x600000dbe910_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0x600000dbe910_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7fab8b93d000;
T_69 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dbdb90_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x600000dbd9e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0x600000dbdcb0_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0x600000dbd950_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x600000dbd950_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fab8b93c120;
T_70 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dbc120_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0x600000dbc000_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x600000dbc2d0_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0x600000dbc1b0_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0x600000dbc1b0_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7fab8b93b240;
T_71 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000db8bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0x600000db85a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0x600000db9200_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0x600000db8870_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0x600000db8870_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fab8b93a360;
T_72 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dbb2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0x600000dbb180_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0x600000dbb450_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0x600000dbb330_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0x600000dbb330_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7fab8b938d10;
T_73 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dba5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0x600000dba400_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0x600000dba6d0_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0x600000dba370_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x600000dba370_0, 0, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7fab8b937e30;
T_74 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000db9560_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0x600000db93b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0x600000db9710_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0x600000db95f0_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0x600000db95f0_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0x7fab8b936f50;
T_75 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000db87e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0x600000db86c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0x600000db8990_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0x600000db8630_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0x600000db8630_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0x7fab8b936070;
T_76 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000db2130_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x600000db1b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0x600000db2760_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0x600000db1e60_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x600000db1e60_0, 0, 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7fab8b935190;
T_77 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000db3450_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0x600000db32a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600000db3600_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0x600000db34e0_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x600000db34e0_0, 0, 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0x7fab8b9342b0;
T_78 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000db26d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0x600000db25b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0x600000db2880_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0x600000db2520_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %store/vec4 v0x600000db2520_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0x7fab8b9333d0;
T_79 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000db1710_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0x600000db1560_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x600000db18c0_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0x600000db17a0_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0x600000db17a0_0, 0, 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x7fab8b930fb0;
T_80 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000db0360_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0x600000db01b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x600000db0510_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0x600000db0120_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0x600000db0120_0, 0, 1;
    %jmp T_80;
    .thread T_80;
    .scope S_0x7fab8b9300d0;
T_81 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d95170_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0x600000d97f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x600000d958c0_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0x600000d97e70_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0x600000d97e70_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x7fab8b916290;
T_82 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d97060_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_82.1, 8;
T_82.0 ; End of true expr.
    %load/vec4 v0x600000d96f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v0x600000d97210_0;
    %jmp/1 T_82.3, 9;
T_82.2 ; End of true expr.
    %load/vec4 v0x600000d970f0_0;
    %jmp/0 T_82.3, 9;
 ; End of false expr.
    %blend;
T_82.3;
    %jmp/0 T_82.1, 8;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0x600000d970f0_0, 0, 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0x7fab8b915b20;
T_83 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d96370_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %load/vec4 v0x600000d961c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0x600000d96490_0;
    %jmp/1 T_83.3, 9;
T_83.2 ; End of true expr.
    %load/vec4 v0x600000d96130_0;
    %jmp/0 T_83.3, 9;
 ; End of false expr.
    %blend;
T_83.3;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0x600000d96130_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0x7fab8b9153b0;
T_84 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d95320_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0x600000d95200_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x600000d954d0_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v0x600000d953b0_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0x600000d953b0_0, 0, 1;
    %jmp T_84;
    .thread T_84;
    .scope S_0x7fab8b914c40;
T_85 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000def8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x600000def720_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v0x600000defa80_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v0x600000def960_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x600000def960_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x7fab8b9144d0;
T_86 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df7a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v0x600000df7450_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0x600000deed00_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v0x600000df7720_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0x600000df7720_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0x7fab8b913d60;
T_87 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df7cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x600000df7ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x600000df7e70_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0x600000df7b10_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v0x600000df7b10_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_0x7fab8b9135f0;
T_88 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df6fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0x600000dfc990_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0x600000df7180_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0x600000dfcc60_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0x600000dfcc60_0, 0, 1;
    %jmp T_88;
    .thread T_88;
    .scope S_0x7fab8b3ec640;
T_89 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dfc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0x600000dfc2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0x600000dfc5a0_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0x600000dfc240_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0x600000dfc240_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_0x7fab8b3eb760;
T_90 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dfd680_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0x600000dfd7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0x600000dfd560_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0x600000dfd710_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0x600000dfd710_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0x7fab8b3ea880;
T_91 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dfe130_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0x600000dfe250_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0x600000dfe010_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0x600000dfe1c0_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0x600000dfe1c0_0, 0, 1;
    %jmp T_91;
    .thread T_91;
    .scope S_0x7fab8b3e99a0;
T_92 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dfebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0x600000dfed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0x600000dfeac0_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0x600000dfec70_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0x600000dfec70_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0x7fab8b3e8240;
T_93 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dff690_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0x600000dff7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0x600000dff570_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0x600000dff720_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0x600000dff720_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0x7fab8b3e7360;
T_94 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dfb330_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0x600000dfad00_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0x600000dfb960_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0x600000dfb060_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0x600000dfb060_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_0x7fab8b3e6480;
T_95 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dfbc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0x600000dfba80_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0x600000dfbde0_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0x600000dfb9f0_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0x600000dfb9f0_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7fab8b3e46c0;
T_96 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df9b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x600000df9a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0x600000df9d40_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0x600000df9c20_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x600000df9c20_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_0x7fab8b3e37e0;
T_97 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df8ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0x600000df8cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0x600000df8fc0_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0x600000df8c60_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0x600000df8c60_0, 0, 1;
    %jmp T_97;
    .thread T_97;
    .scope S_0x7fab8b3e2900;
T_98 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df3e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0x600000df3840_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x600000df8000_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0x600000df3b10_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %store/vec4 v0x600000df3b10_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0x7fab8b3e1a20;
T_99 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df0360_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0x600000df3f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v0x600000df0990_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v0x600000df0090_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0x600000df0090_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_0x7fab8b3e0b40;
T_100 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df30f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v0x600000df2f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0x600000df32a0_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v0x600000df3180_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v0x600000df3180_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_0x7fab8b3dfc60;
T_101 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df2370_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0x600000df21c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0x600000df2520_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0x600000df2130_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0x600000df2130_0, 0, 1;
    %jmp T_101;
    .thread T_101;
    .scope S_0x7fab8b3ded80;
T_102 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df13b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0x600000df1200_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v0x600000df14d0_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v0x600000df1440_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v0x600000df1440_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0x7fab8b3ddea0;
T_103 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000df0630_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0x600000df0480_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v0x600000df07e0_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v0x600000df03f0_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v0x600000df03f0_0, 0, 1;
    %jmp T_103;
    .thread T_103;
    .scope S_0x7fab8b3dcfc0;
T_104 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc10e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v0x600000dc0ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v0x600000dc1710_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v0x600000dc0e10_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %store/vec4 v0x600000dc0e10_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0x7fab8b3db970;
T_105 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0x600000dc2880_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v0x600000dc3600_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v0x600000dc2ac0_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v0x600000dc2ac0_0, 0, 1;
    %jmp T_105;
    .thread T_105;
    .scope S_0x7fab8b3daa90;
T_106 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc1cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0x600000dc1b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0x600000dc1e60_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0x600000dc1b00_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0x600000dc1b00_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_0x7fab8b3d9550;
T_107 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc0cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x600000dc0b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v0x600000dc0ea0_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v0x600000dc0d80_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0x600000dc0d80_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_0x7fab8b3d8670;
T_108 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dcba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0x600000dcb450_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0x600000dc0120_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0x600000dcb7b0_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %store/vec4 v0x600000dcb7b0_0, 0, 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x7fab8b3d7790;
T_109 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dcbd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0x600000dcbba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0x600000dcbf00_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0x600000dcbb10_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0x600000dcbb10_0, 0, 1;
    %jmp T_109;
    .thread T_109;
    .scope S_0x7fab8b3d68b0;
T_110 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dcad00_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0x600000dcabe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0x600000dcaeb0_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0x600000dcad90_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0x600000dcad90_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_0x7fab8b3d59d0;
T_111 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc95f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0x600000dc9440_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0x600000dc9710_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0x600000dc93b0_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0x600000dc93b0_0, 0, 1;
    %jmp T_111;
    .thread T_111;
    .scope S_0x7fab8b3d3d20;
T_112 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc8000_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0x600000dc7ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0x600000dc8120_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0x600000dc7e70_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0x600000dc7e70_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_0x7fab8b3d2e40;
T_113 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc46c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0x600000dc4090_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0x600000dc4cf0_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v0x600000dc43f0_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0x600000dc43f0_0, 0, 1;
    %jmp T_113;
    .thread T_113;
    .scope S_0x7fab8b3d1f60;
T_114 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc7330_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0x600000dc7180_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0x600000dc74e0_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v0x600000dc70f0_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %store/vec4 v0x600000dc70f0_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0x7fab8b3d1080;
T_115 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc6370_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0x600000dc61c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v0x600000dc6490_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0x600000dc6400_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0x600000dc6400_0, 0, 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0x7fab8b3d01a0;
T_116 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc55f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x600000dc5440_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0x600000dc57a0_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v0x600000dc53b0_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0x600000dc53b0_0, 0, 1;
    %jmp T_116;
    .thread T_116;
    .scope S_0x7fab8b3cf2c0;
T_117 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dc45a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0x600000dc4480_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v0x600000dc4750_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0x600000dc4630_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0x600000dc4630_0, 0, 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0x7fab8b3ce3e0;
T_118 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dce010_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0x600000dcd9e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x600000dce640_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v0x600000dcdd40_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v0x600000dcdd40_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0x7fab8b3cd1d0;
T_119 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dcf7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0x600000dcf690_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v0x600000dcf960_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v0x600000dcf840_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v0x600000dcf840_0, 0, 1;
    %jmp T_119;
    .thread T_119;
    .scope S_0x7fab8b3cc2f0;
T_120 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dceac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v0x600000dce910_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x600000dcebe0_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0x600000dce880_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %store/vec4 v0x600000dce880_0, 0, 1;
    %jmp T_120;
    .thread T_120;
    .scope S_0x7fab8b3caca0;
T_121 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dcda70_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0x600000dcd8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x600000dcdc20_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0x600000dcdb00_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0x600000dcdb00_0, 0, 1;
    %jmp T_121;
    .thread T_121;
    .scope S_0x7fab8b3c9dc0;
T_122 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dcccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v0x600000dccbd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0x600000dccea0_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v0x600000dccb40_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %store/vec4 v0x600000dccb40_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0x7fab8b3c8ee0;
T_123 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dd0630_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x600000dd0480_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0x600000dd05a0_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0x600000dd06c0_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x600000dd06c0_0, 0, 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0x7fab8b39ad10;
T_124 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dd4510_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0x600000dd4630_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0x600000dd43f0_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v0x600000dd45a0_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0x600000dd45a0_0, 0, 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0x7fab8b3a30d0;
T_125 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dd4fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0x600000dd50e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0x600000dd4ea0_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0x600000dd5050_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0x600000dd5050_0, 0, 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0x7fab8b3edc90;
T_126 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dd5a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0x600000dd5b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0x600000dd5950_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0x600000dd5b00_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %store/vec4 v0x600000dd5b00_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x7fab8b3ed520;
T_127 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d83450_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0x600000d82e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0x600000d83a80_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0x600000d83180_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0x600000d83180_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_0x7fab8b5adae0;
T_128 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d82f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v0x600000d82c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v0x600000d832a0_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v0x600000d82d90_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0x600000d82d90_0, 0, 1;
    %jmp T_128;
    .thread T_128;
    .scope S_0x7fab8b5acc00;
T_129 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d81a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0x600000d81950_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0x600000d81c20_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0x600000d81b00_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0x600000d81b00_0, 0, 1;
    %jmp T_129;
    .thread T_129;
    .scope S_0x7fab8b5abd20;
T_130 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000d80d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v0x600000d80bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v0x600000d80ea0_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0x600000d80b40_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %store/vec4 v0x600000d80b40_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0x7fab8b5aad30;
T_131 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dd8120_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0x600000dd8240_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0x600000dd8000_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0x600000dd81b0_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0x600000dd81b0_0, 0, 1;
    %jmp T_131;
    .thread T_131;
    .scope S_0x7fab8b5a9e50;
T_132 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dd8bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x600000dd8cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v0x600000dd8ab0_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v0x600000dd8c60_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0x600000dd8c60_0, 0, 1;
    %jmp T_132;
    .thread T_132;
    .scope S_0x7fab8b5a8f70;
T_133 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dd9680_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0x600000dd97a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v0x600000dd9560_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v0x600000dd9710_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v0x600000dd9710_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x7fab8b5a8090;
T_134 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dda130_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x600000dda250_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v0x600000dda010_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v0x600000dda1c0_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0x600000dda1c0_0, 0, 1;
    %jmp T_134;
    .thread T_134;
    .scope S_0x7fab8b5a71b0;
T_135 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ddabe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0x600000ddad00_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0x600000ddaac0_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v0x600000ddac70_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0x600000ddac70_0, 0, 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0x7fab8b5a62d0;
T_136 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ddb690_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0x600000ddb7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v0x600000ddb570_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v0x600000ddb720_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v0x600000ddb720_0, 0, 1;
    %jmp T_136;
    .thread T_136;
    .scope S_0x7fab8b5a4c80;
T_137 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ddc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0x600000ddc2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0x600000ddc090_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v0x600000ddc240_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0x600000ddc240_0, 0, 1;
    %jmp T_137;
    .thread T_137;
    .scope S_0x7fab8b5a40d0;
T_138 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ddcc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0x600000ddcd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0x600000ddcb40_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0x600000ddccf0_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0x600000ddccf0_0, 0, 1;
    %jmp T_138;
    .thread T_138;
    .scope S_0x7fab8b5a31f0;
T_139 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ddd710_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0x600000ddd830_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0x600000ddd5f0_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0x600000ddd7a0_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0x600000ddd7a0_0, 0, 1;
    %jmp T_139;
    .thread T_139;
    .scope S_0x7fab8b5a2310;
T_140 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dde1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0x600000dde2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0x600000dde0a0_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v0x600000dde250_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %store/vec4 v0x600000dde250_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0x7fab8b5a1430;
T_141 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ddec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0x600000dded90_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0x600000ddeb50_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0x600000dded00_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0x600000dded00_0, 0, 1;
    %jmp T_141;
    .thread T_141;
    .scope S_0x7fab8b5a0550;
T_142 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000ddf720_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0x600000ddf840_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0x600000ddf600_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0x600000ddf7b0_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %store/vec4 v0x600000ddf7b0_0, 0, 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0x7fab8b59f670;
T_143 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e20240_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x600000e20360_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v0x600000e20120_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v0x600000e202d0_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x600000e202d0_0, 0, 1;
    %jmp T_143;
    .thread T_143;
    .scope S_0x7fab8b59d580;
T_144 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e21170_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0x600000e21290_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0x600000e21050_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0x600000e21200_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %store/vec4 v0x600000e21200_0, 0, 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0x7fab8b59c6a0;
T_145 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e21c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0x600000e21d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0x600000e21b00_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0x600000e21cb0_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0x600000e21cb0_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0x7fab8b59b7c0;
T_146 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e226d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0x600000e227f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v0x600000e225b0_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v0x600000e22760_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %store/vec4 v0x600000e22760_0, 0, 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0x7fab8b59a8e0;
T_147 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e23180_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0x600000e232a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v0x600000e23060_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0x600000e23210_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0x600000e23210_0, 0, 1;
    %jmp T_147;
    .thread T_147;
    .scope S_0x7fab8b599a00;
T_148 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e23c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0x600000e23d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v0x600000e23b10_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0x600000e23cc0_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v0x600000e23cc0_0, 0, 1;
    %jmp T_148;
    .thread T_148;
    .scope S_0x7fab8b598b20;
T_149 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e24750_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0x600000e24870_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v0x600000e24630_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v0x600000e247e0_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0x600000e247e0_0, 0, 1;
    %jmp T_149;
    .thread T_149;
    .scope S_0x7fab8b563180;
T_150 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e25200_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v0x600000e25320_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v0x600000e250e0_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v0x600000e25290_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %store/vec4 v0x600000e25290_0, 0, 1;
    %jmp T_150;
    .thread T_150;
    .scope S_0x7fab8b562a10;
T_151 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e25cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0x600000e25dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v0x600000e25b90_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v0x600000e25d40_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v0x600000e25d40_0, 0, 1;
    %jmp T_151;
    .thread T_151;
    .scope S_0x7fab8b5622a0;
T_152 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e26760_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0x600000e26880_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v0x600000e26640_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v0x600000e267f0_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v0x600000e267f0_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x7fab8b5616f0;
T_153 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e27210_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0x600000e27330_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0x600000e270f0_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v0x600000e272a0_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0x600000e272a0_0, 0, 1;
    %jmp T_153;
    .thread T_153;
    .scope S_0x7fab8b560f80;
T_154 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e27cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x600000e27de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v0x600000e27ba0_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0x600000e27d50_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v0x600000e27d50_0, 0, 1;
    %jmp T_154;
    .thread T_154;
    .scope S_0x7fab8b560810;
T_155 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e287e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0x600000e28900_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0x600000e286c0_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0x600000e28870_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0x600000e28870_0, 0, 1;
    %jmp T_155;
    .thread T_155;
    .scope S_0x7fab8b5600a0;
T_156 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e29290_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0x600000e293b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0x600000e29170_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v0x600000e29320_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %store/vec4 v0x600000e29320_0, 0, 1;
    %jmp T_156;
    .thread T_156;
    .scope S_0x7fab8b55f930;
T_157 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e29d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0x600000e29e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0x600000e29c20_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0x600000e29dd0_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0x600000e29dd0_0, 0, 1;
    %jmp T_157;
    .thread T_157;
    .scope S_0x7fab8b55f1c0;
T_158 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e2a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0x600000e2a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0x600000e2a6d0_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0x600000e2a880_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0x600000e2a880_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0x7fab8b55ea50;
T_159 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e2b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0x600000e2b3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v0x600000e2b180_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0x600000e2b330_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x600000e2b330_0, 0, 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0x7fab8b5b6d80;
T_160 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e2c240_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0x600000e2c360_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0x600000e2c120_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0x600000e2c2d0_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %store/vec4 v0x600000e2c2d0_0, 0, 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0x7fab8b5b6610;
T_161 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e2ccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0x600000e2ce10_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0x600000e2cbd0_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0x600000e2cd80_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0x600000e2cd80_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0x7fab8b5b5ea0;
T_162 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e2d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0x600000e2d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0x600000e2d680_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0x600000e2d830_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0x600000e2d830_0, 0, 1;
    %jmp T_162;
    .thread T_162;
    .scope S_0x7fab8b3ed0e0;
T_163 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000dd6640_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x600000dd6760_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0x600000dd6520_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0x600000dd66d0_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x600000dd66d0_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0x7fab8975d030;
T_164 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0x600000da2400_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0x600000da3060_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0x600000da26d0_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %store/vec4 v0x600000da26d0_0, 0, 1;
    %jmp T_164;
    .thread T_164;
    .scope S_0x7fab8975c040;
T_165 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da39f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0x600000da3840_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x600000da3ba0_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0x600000da3a80_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0x600000da3a80_0, 0, 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0x7fab8975ab00;
T_166 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da2c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0x600000da2b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0x600000da2e20_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0x600000da2ac0_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %store/vec4 v0x600000da2ac0_0, 0, 1;
    %jmp T_166;
    .thread T_166;
    .scope S_0x7fab89759c20;
T_167 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da1cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0x600000da1b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0x600000da1e60_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0x600000da1d40_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0x600000da1d40_0, 0, 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0x7fab89758d40;
T_168 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000da0ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0x600000da0cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0x600000da1050_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0x600000da0c60_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %store/vec4 v0x600000da0c60_0, 0, 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0x7fab89758190;
T_169 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e30000_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0x600000e30120_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0x600000da0000_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0x600000e30090_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0x600000e30090_0, 0, 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0x7fab89757a20;
T_170 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e30ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x600000e30bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0x600000e30990_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0x600000e30b40_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x600000e30b40_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0x7fab897572b0;
T_171 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e31560_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x600000e31680_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0x600000e31440_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0x600000e315f0_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0x600000e315f0_0, 0, 1;
    %jmp T_171;
    .thread T_171;
    .scope S_0x7fab89756b40;
T_172 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e32010_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0x600000e32130_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0x600000e31ef0_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0x600000e320a0_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0x600000e320a0_0, 0, 1;
    %jmp T_172;
    .thread T_172;
    .scope S_0x7fab89755a40;
T_173 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e32ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x600000e32be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0x600000e329a0_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0x600000e32b50_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0x600000e32b50_0, 0, 1;
    %jmp T_173;
    .thread T_173;
    .scope S_0x7fab897552d0;
T_174 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e33570_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0x600000e33690_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0x600000e33450_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0x600000e33600_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0x600000e33600_0, 0, 1;
    %jmp T_174;
    .thread T_174;
    .scope S_0x7fab89754b60;
T_175 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e34090_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0x600000e341b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0x600000e33f00_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0x600000e34120_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0x600000e34120_0, 0, 1;
    %jmp T_175;
    .thread T_175;
    .scope S_0x7fab89753c80;
T_176 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e34f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0x600000e35050_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x600000e34e10_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0x600000e34fc0_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %store/vec4 v0x600000e34fc0_0, 0, 1;
    %jmp T_176;
    .thread T_176;
    .scope S_0x7fab89753510;
T_177 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e359e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0x600000e35b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0x600000e358c0_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0x600000e35a70_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0x600000e35a70_0, 0, 1;
    %jmp T_177;
    .thread T_177;
    .scope S_0x7fab89752da0;
T_178 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e36490_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0x600000e365b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0x600000e36370_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0x600000e36520_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0x600000e36520_0, 0, 1;
    %jmp T_178;
    .thread T_178;
    .scope S_0x7fab89752630;
T_179 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e36f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x600000e37060_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0x600000e36e20_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0x600000e36fd0_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x600000e36fd0_0, 0, 1;
    %jmp T_179;
    .thread T_179;
    .scope S_0x7fab89751ec0;
T_180 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e379f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0x600000e37b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0x600000e378d0_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0x600000e37a80_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %store/vec4 v0x600000e37a80_0, 0, 1;
    %jmp T_180;
    .thread T_180;
    .scope S_0x7fab89751750;
T_181 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e38510_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x600000e38630_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0x600000e383f0_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0x600000e385a0_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0x600000e385a0_0, 0, 1;
    %jmp T_181;
    .thread T_181;
    .scope S_0x7fab89750fe0;
T_182 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e38fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0x600000e390e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0x600000e38ea0_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0x600000e39050_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0x600000e39050_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0x7fab89750870;
T_183 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e39a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0x600000e39b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0x600000e39950_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v0x600000e39b00_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0x600000e39b00_0, 0, 1;
    %jmp T_183;
    .thread T_183;
    .scope S_0x7fab89750100;
T_184 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e3a520_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0x600000e3a640_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v0x600000e3a400_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v0x600000e3a5b0_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %store/vec4 v0x600000e3a5b0_0, 0, 1;
    %jmp T_184;
    .thread T_184;
    .scope S_0x7fab8974e450;
T_185 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e3afd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0x600000e3b0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v0x600000e3aeb0_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v0x600000e3b060_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0x600000e3b060_0, 0, 1;
    %jmp T_185;
    .thread T_185;
    .scope S_0x7fab8974d570;
T_186 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e3ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0x600000e3bba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0x600000e3b960_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0x600000e3bb10_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0x600000e3bb10_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0x7fab8974c690;
T_187 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e3c5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0x600000e3c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0x600000e3c480_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0x600000e3c630_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0x600000e3c630_0, 0, 1;
    %jmp T_187;
    .thread T_187;
    .scope S_0x7fab89705600;
T_188 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e3d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0x600000e3d170_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0x600000e3cf30_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0x600000e3d0e0_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v0x600000e3d0e0_0, 0, 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0x7fab897561b0;
T_189 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e3db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0x600000e3dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0x600000e3d9e0_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0x600000e3db90_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0x600000e3db90_0, 0, 1;
    %jmp T_189;
    .thread T_189;
    .scope S_0x7fab8975e240;
T_190 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e3e5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x600000e3e6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0x600000e3e490_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0x600000e3e640_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x600000e3e640_0, 0, 1;
    %jmp T_190;
    .thread T_190;
    .scope S_0x7fab8975eeb0;
T_191 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e3f060_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0x600000e3f180_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0x600000e3ef40_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0x600000e3f0f0_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0x600000e3f0f0_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0x7fab897565f0;
T_192 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e00000_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0x600000e00120_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v0x600000e3fe70_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v0x600000e00090_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0x600000e00090_0, 0, 1;
    %jmp T_192;
    .thread T_192;
    .scope S_0x7fab8974faa0;
T_193 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e00ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0x600000e00bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v0x600000e00990_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v0x600000e00b40_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v0x600000e00b40_0, 0, 1;
    %jmp T_193;
    .thread T_193;
    .scope S_0x7fab89704290;
T_194 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e01560_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0x600000e01680_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0x600000e01440_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0x600000e015f0_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v0x600000e015f0_0, 0, 1;
    %jmp T_194;
    .thread T_194;
    .scope S_0x7fab89704570;
T_195 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e02010_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0x600000e02130_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0x600000e01ef0_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0x600000e020a0_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0x600000e020a0_0, 0, 1;
    %jmp T_195;
    .thread T_195;
    .scope S_0x7fab89704850;
T_196 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e02ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0x600000e02be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0x600000e029a0_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0x600000e02b50_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0x600000e02b50_0, 0, 1;
    %jmp T_196;
    .thread T_196;
    .scope S_0x7fab89704b30;
T_197 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e03570_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0x600000e03690_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0x600000e03450_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0x600000e03600_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0x600000e03600_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0x7fab89705a20;
T_198 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e04090_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0x600000e041b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0x600000e03f00_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0x600000e04120_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v0x600000e04120_0, 0, 1;
    %jmp T_198;
    .thread T_198;
    .scope S_0x7fab89705d00;
T_199 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e04b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0x600000e04c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0x600000e04a20_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0x600000e04bd0_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0x600000e04bd0_0, 0, 1;
    %jmp T_199;
    .thread T_199;
    .scope S_0x7fab89705fe0;
T_200 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e055f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0x600000e05710_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0x600000e054d0_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0x600000e05680_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0x600000e05680_0, 0, 1;
    %jmp T_200;
    .thread T_200;
    .scope S_0x7fab897064c0;
T_201 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e060a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x600000e061c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0x600000e05f80_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0x600000e06130_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0x600000e06130_0, 0, 1;
    %jmp T_201;
    .thread T_201;
    .scope S_0x7fab8975faf0;
T_202 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e06b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v0x600000e06c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v0x600000e06a30_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v0x600000e06be0_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v0x600000e06be0_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_0x7fab8975fdd0;
T_203 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e07600_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v0x600000e07720_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v0x600000e074e0_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v0x600000e07690_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v0x600000e07690_0, 0, 1;
    %jmp T_203;
    .thread T_203;
    .scope S_0x7fab897600b0;
T_204 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e08120_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v0x600000e08240_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v0x600000e08000_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v0x600000e081b0_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v0x600000e081b0_0, 0, 1;
    %jmp T_204;
    .thread T_204;
    .scope S_0x7fab89760390;
T_205 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e08bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v0x600000e08cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v0x600000e08ab0_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v0x600000e08c60_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v0x600000e08c60_0, 0, 1;
    %jmp T_205;
    .thread T_205;
    .scope S_0x7fab89760670;
T_206 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e09680_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0x600000e097a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0x600000e09560_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0x600000e09710_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v0x600000e09710_0, 0, 1;
    %jmp T_206;
    .thread T_206;
    .scope S_0x7fab89760950;
T_207 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0a130_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0x600000e0a250_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0x600000e0a010_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0x600000e0a1c0_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0x600000e0a1c0_0, 0, 1;
    %jmp T_207;
    .thread T_207;
    .scope S_0x7fab89761030;
T_208 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0b060_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0x600000e0b180_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0x600000e0af40_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0x600000e0b0f0_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0x600000e0b0f0_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0x7fab89761310;
T_209 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0x600000e0bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0x600000e0b9f0_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0x600000e0bba0_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0x600000e0bba0_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0x7fab897615f0;
T_210 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0c630_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x600000e0c750_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0x600000e0c510_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0x600000e0c6c0_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0x600000e0c6c0_0, 0, 1;
    %jmp T_210;
    .thread T_210;
    .scope S_0x7fab897618d0;
T_211 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0d0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0x600000e0d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0x600000e0cfc0_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0x600000e0d170_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v0x600000e0d170_0, 0, 1;
    %jmp T_211;
    .thread T_211;
    .scope S_0x7fab89761bb0;
T_212 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0db90_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0x600000e0dcb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0x600000e0da70_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0x600000e0dc20_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %store/vec4 v0x600000e0dc20_0, 0, 1;
    %jmp T_212;
    .thread T_212;
    .scope S_0x7fab89761e90;
T_213 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0e640_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0x600000e0e760_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0x600000e0e520_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0x600000e0e6d0_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0x600000e0e6d0_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0x7fab89762170;
T_214 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0f0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0x600000e0f210_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0x600000e0efd0_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0x600000e0f180_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0x600000e0f180_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0x7fab89762450;
T_215 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e0fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0x600000e0fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0x600000e0fa80_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0x600000e0fc30_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v0x600000e0fc30_0, 0, 1;
    %jmp T_215;
    .thread T_215;
    .scope S_0x7fab89762730;
T_216 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e106c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0x600000e107e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0x600000e105a0_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0x600000e10750_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0x600000e10750_0, 0, 1;
    %jmp T_216;
    .thread T_216;
    .scope S_0x7fab89762c10;
T_217 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e11170_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0x600000e11290_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0x600000e11050_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0x600000e11200_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %store/vec4 v0x600000e11200_0, 0, 1;
    %jmp T_217;
    .thread T_217;
    .scope S_0x7fab89762ef0;
T_218 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e11c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0x600000e11d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0x600000e11b00_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0x600000e11cb0_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %store/vec4 v0x600000e11cb0_0, 0, 1;
    %jmp T_218;
    .thread T_218;
    .scope S_0x7fab897631d0;
T_219 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e126d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0x600000e127f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0x600000e125b0_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0x600000e12760_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %store/vec4 v0x600000e12760_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0x7fab897634b0;
T_220 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e13180_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0x600000e132a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0x600000e13060_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0x600000e13210_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %store/vec4 v0x600000e13210_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0x7fab89763790;
T_221 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e13c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0x600000e13d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0x600000e13b10_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0x600000e13cc0_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0x600000e13cc0_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0x7fab89763a70;
T_222 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e14750_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0x600000e14870_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0x600000e14630_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0x600000e147e0_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0x600000e147e0_0, 0, 1;
    %jmp T_222;
    .thread T_222;
    .scope S_0x7fab89763d50;
T_223 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e15200_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0x600000e15320_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0x600000e150e0_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0x600000e15290_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %store/vec4 v0x600000e15290_0, 0, 1;
    %jmp T_223;
    .thread T_223;
    .scope S_0x7fab89764430;
T_224 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e16130_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0x600000e16250_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0x600000e16010_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0x600000e161c0_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v0x600000e161c0_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0x7fab89764710;
T_225 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e16be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0x600000e16d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0x600000e16ac0_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0x600000e16c70_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0x600000e16c70_0, 0, 1;
    %jmp T_225;
    .thread T_225;
    .scope S_0x7fab897649f0;
T_226 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e17690_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0x600000e177b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0x600000e17570_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0x600000e17720_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0x600000e17720_0, 0, 1;
    %jmp T_226;
    .thread T_226;
    .scope S_0x7fab89764cd0;
T_227 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e181b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0x600000e182d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0x600000e18090_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0x600000e18240_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %store/vec4 v0x600000e18240_0, 0, 1;
    %jmp T_227;
    .thread T_227;
    .scope S_0x7fab89764fb0;
T_228 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e18c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0x600000e18d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0x600000e18b40_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0x600000e18cf0_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %store/vec4 v0x600000e18cf0_0, 0, 1;
    %jmp T_228;
    .thread T_228;
    .scope S_0x7fab89765290;
T_229 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e19710_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0x600000e19830_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0x600000e195f0_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0x600000e197a0_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %store/vec4 v0x600000e197a0_0, 0, 1;
    %jmp T_229;
    .thread T_229;
    .scope S_0x7fab89765570;
T_230 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e1a1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0x600000e1a2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0x600000e1a0a0_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0x600000e1a250_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0x600000e1a250_0, 0, 1;
    %jmp T_230;
    .thread T_230;
    .scope S_0x7fab89765850;
T_231 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e1ac70_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0x600000e2e010_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0x600000e1ab50_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0x600000e1ad00_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v0x600000e1ad00_0, 0, 1;
    %jmp T_231;
    .thread T_231;
    .scope S_0x7fab8b5b5730;
T_232 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e2e9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0x600000e2eac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0x600000e2e880_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0x600000e2ea30_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %store/vec4 v0x600000e2ea30_0, 0, 1;
    %jmp T_232;
    .thread T_232;
    .scope S_0x7fab8b5b4c90;
T_233 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e2f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0x600000e2f570_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0x600000e2f330_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0x600000e2f4e0_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %store/vec4 v0x600000e2f4e0_0, 0, 1;
    %jmp T_233;
    .thread T_233;
    .scope S_0x7fab8b5b4520;
T_234 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e2ff00_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0x600000e1c090_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0x600000e2fde0_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0x600000e1c000_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %store/vec4 v0x600000e1c000_0, 0, 1;
    %jmp T_234;
    .thread T_234;
    .scope S_0x7fab8b5b3db0;
T_235 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e1ca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0x600000e1cb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0x600000e1c900_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0x600000e1cab0_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v0x600000e1cab0_0, 0, 1;
    %jmp T_235;
    .thread T_235;
    .scope S_0x7fab8b5b3640;
T_236 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e1d4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0x600000e1d5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0x600000e1d3b0_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0x600000e1d560_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %store/vec4 v0x600000e1d560_0, 0, 1;
    %jmp T_236;
    .thread T_236;
    .scope S_0x7fab8b5b2ed0;
T_237 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e1df80_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0x600000e1e0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0x600000e1de60_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0x600000e1e010_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %store/vec4 v0x600000e1e010_0, 0, 1;
    %jmp T_237;
    .thread T_237;
    .scope S_0x7fab8b5b2760;
T_238 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e1ea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0x600000e1eb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0x600000e1e910_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0x600000e1eac0_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v0x600000e1eac0_0, 0, 1;
    %jmp T_238;
    .thread T_238;
    .scope S_0x7fab8b5b1ff0;
T_239 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e1f4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0x600000e1f600_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0x600000e1f3c0_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0x600000e1f570_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0x600000e1f570_0, 0, 1;
    %jmp T_239;
    .thread T_239;
    .scope S_0x7fab8b5b1110;
T_240 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e60480_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0x600000e605a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0x600000e60360_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0x600000e60510_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %store/vec4 v0x600000e60510_0, 0, 1;
    %jmp T_240;
    .thread T_240;
    .scope S_0x7fab8b5b09a0;
T_241 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e60f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0x600000e61050_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0x600000e60e10_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0x600000e60fc0_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %store/vec4 v0x600000e60fc0_0, 0, 1;
    %jmp T_241;
    .thread T_241;
    .scope S_0x7fab8b5bee10;
T_242 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e619e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0x600000e61b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0x600000e618c0_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0x600000e61a70_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v0x600000e61a70_0, 0, 1;
    %jmp T_242;
    .thread T_242;
    .scope S_0x7fab8b5be6a0;
T_243 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e62490_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0x600000e625b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x600000e62370_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0x600000e62520_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0x600000e62520_0, 0, 1;
    %jmp T_243;
    .thread T_243;
    .scope S_0x7fab8b5bdf30;
T_244 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e62f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0x600000e63060_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0x600000e62e20_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0x600000e62fd0_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v0x600000e62fd0_0, 0, 1;
    %jmp T_244;
    .thread T_244;
    .scope S_0x7fab8b5bd7c0;
T_245 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e639f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0x600000e63b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0x600000e638d0_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0x600000e63a80_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %store/vec4 v0x600000e63a80_0, 0, 1;
    %jmp T_245;
    .thread T_245;
    .scope S_0x7fab8b5bd050;
T_246 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e64510_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0x600000e64630_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0x600000e643f0_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0x600000e645a0_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %store/vec4 v0x600000e645a0_0, 0, 1;
    %jmp T_246;
    .thread T_246;
    .scope S_0x7fab8b5bc8e0;
T_247 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e64fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0x600000e650e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0x600000e64ea0_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0x600000e65050_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0x600000e65050_0, 0, 1;
    %jmp T_247;
    .thread T_247;
    .scope S_0x7fab8b5bc170;
T_248 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e65a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0x600000e65b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0x600000e65950_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0x600000e65b00_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %store/vec4 v0x600000e65b00_0, 0, 1;
    %jmp T_248;
    .thread T_248;
    .scope S_0x7fab8b5bb6d0;
T_249 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e66520_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0x600000e66640_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0x600000e66400_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0x600000e665b0_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v0x600000e665b0_0, 0, 1;
    %jmp T_249;
    .thread T_249;
    .scope S_0x7fab8b5baf60;
T_250 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e66fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0x600000e670f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0x600000e66eb0_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0x600000e67060_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %store/vec4 v0x600000e67060_0, 0, 1;
    %jmp T_250;
    .thread T_250;
    .scope S_0x7fab8b5ba7f0;
T_251 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e67a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0x600000e67ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0x600000e67960_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0x600000e67b10_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %store/vec4 v0x600000e67b10_0, 0, 1;
    %jmp T_251;
    .thread T_251;
    .scope S_0x7fab8b5ba080;
T_252 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e685a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0x600000e686c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0x600000e68480_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0x600000e68630_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v0x600000e68630_0, 0, 1;
    %jmp T_252;
    .thread T_252;
    .scope S_0x7fab8b5b9910;
T_253 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e69050_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0x600000e69170_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0x600000e68f30_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0x600000e690e0_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %store/vec4 v0x600000e690e0_0, 0, 1;
    %jmp T_253;
    .thread T_253;
    .scope S_0x7fab8b5b91a0;
T_254 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e69b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0x600000e69c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x600000e699e0_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0x600000e69b90_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %store/vec4 v0x600000e69b90_0, 0, 1;
    %jmp T_254;
    .thread T_254;
    .scope S_0x7fab8b5b8a30;
T_255 ;
    %wait E_0x60000248c840;
    %load/vec4 v0x600000e6a5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0x600000e6a6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0x600000e6a490_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0x600000e6a640_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %store/vec4 v0x600000e6a640_0, 0, 1;
    %jmp T_255;
    .thread T_255;
    .scope S_0x7fab8b8ff830;
T_256 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e71e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000e71d40_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000e71dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000e71a70_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000e719e0_0, 0, 16;
    %load/vec4 v0x600000e71b00_0;
    %store/vec4 v0x600000e71c20_0, 0, 16;
    %load/vec4 v0x600000e71b90_0;
    %store/vec4 v0x600000e71cb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e71f80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %vpi_call/w 3 33 "$display", "Reset = %b, WriteReg = %b, SrcData1(%b) - %h -> %h,  SrcData2(%b) - %h -> %h DstReg(%b) - %h", v0x600000e71f80_0, v0x600000e71e60_0, v0x600000e71d40_0, v0x600000e71c20_0, v0x600000e71b00_0, v0x600000e71dd0_0, v0x600000e71cb0_0, v0x600000e71b90_0, v0x600000e71a70_0, v0x600000e719e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000e71d40_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000e71dd0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000e71a70_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x600000e719e0_0, 0, 16;
    %load/vec4 v0x600000e71b00_0;
    %store/vec4 v0x600000e71c20_0, 0, 16;
    %load/vec4 v0x600000e71b90_0;
    %store/vec4 v0x600000e71cb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e71e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e71f80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %vpi_call/w 3 46 "$display", "Reset = %b, WriteReg = %b, SrcData1(%b) - %h -> %h,  SrcData2(%b) - %h -> %h DstReg(%b) - %h", v0x600000e71f80_0, v0x600000e71e60_0, v0x600000e71d40_0, v0x600000e71c20_0, v0x600000e71b00_0, v0x600000e71dd0_0, v0x600000e71cb0_0, v0x600000e71b90_0, v0x600000e71a70_0, v0x600000e719e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000e71d40_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000e71dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000e71a70_0, 0, 4;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x600000e719e0_0, 0, 16;
    %load/vec4 v0x600000e71b00_0;
    %store/vec4 v0x600000e71c20_0, 0, 16;
    %load/vec4 v0x600000e71b90_0;
    %store/vec4 v0x600000e71cb0_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %vpi_call/w 3 58 "$display", "Reset = %b, WriteReg = %b, SrcData1(%b) - %h -> %h,  SrcData2(%b) - %h -> %h DstReg(%b) - %h", v0x600000e71f80_0, v0x600000e71e60_0, v0x600000e71d40_0, v0x600000e71c20_0, v0x600000e71b00_0, v0x600000e71dd0_0, v0x600000e71cb0_0, v0x600000e71b90_0, v0x600000e71a70_0, v0x600000e719e0_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000e71d40_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000e71dd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000e71a70_0, 0, 4;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x600000e719e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e71e60_0, 0, 1;
    %load/vec4 v0x600000e71b00_0;
    %store/vec4 v0x600000e71c20_0, 0, 16;
    %load/vec4 v0x600000e71b90_0;
    %store/vec4 v0x600000e71cb0_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e71ef0_0, 0, 1;
    %vpi_call/w 3 71 "$display", "Reset = %b, WriteReg = %b, SrcData1(%b) - %h -> %h,  SrcData2(%b) - %h -> %h DstReg(%b) - %h", v0x600000e71f80_0, v0x600000e71e60_0, v0x600000e71d40_0, v0x600000e71c20_0, v0x600000e71b00_0, v0x600000e71dd0_0, v0x600000e71cb0_0, v0x600000e71b90_0, v0x600000e71a70_0, v0x600000e719e0_0 {0 0 0};
    %end;
    .thread T_256;
    .scope S_0x7fab8ba36c20;
T_257 ;
    %wait E_0x6000024d1940;
    %load/vec4 v0x600004c6f600_0;
    %flag_set/vec4 8;
    %jmp/0 T_257.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_257.1, 8;
T_257.0 ; End of true expr.
    %load/vec4 v0x600000ef8d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_257.2, 9;
    %load/vec4 v0x600004c6f4e0_0;
    %jmp/1 T_257.3, 9;
T_257.2 ; End of true expr.
    %load/vec4 v0x600000ef8cf0_0;
    %jmp/0 T_257.3, 9;
 ; End of false expr.
    %blend;
T_257.3;
    %jmp/0 T_257.1, 8;
 ; End of false expr.
    %blend;
T_257.1;
    %store/vec4 v0x600000ef8cf0_0, 0, 1;
    %jmp T_257;
    .thread T_257;
    .scope S_0x7fab8b98ea70;
T_258 ;
    %wait E_0x6000024ced40;
    %load/vec4 v0x600000ef8fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_258.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_258.1, 8;
T_258.0 ; End of true expr.
    %load/vec4 v0x600000ef90e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_258.2, 9;
    %load/vec4 v0x600000ef8ea0_0;
    %jmp/1 T_258.3, 9;
T_258.2 ; End of true expr.
    %load/vec4 v0x600000ef9050_0;
    %jmp/0 T_258.3, 9;
 ; End of false expr.
    %blend;
T_258.3;
    %jmp/0 T_258.1, 8;
 ; End of false expr.
    %blend;
T_258.1;
    %store/vec4 v0x600000ef9050_0, 0, 1;
    %jmp T_258;
    .thread T_258;
    .scope S_0x7fab8b98eec0;
T_259 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef9680_0;
    %flag_set/vec4 8;
    %jmp/0 T_259.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_259.1, 8;
T_259.0 ; End of true expr.
    %load/vec4 v0x600000ef97a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_259.2, 9;
    %load/vec4 v0x600000ef9560_0;
    %jmp/1 T_259.3, 9;
T_259.2 ; End of true expr.
    %load/vec4 v0x600000ef9710_0;
    %jmp/0 T_259.3, 9;
 ; End of false expr.
    %blend;
T_259.3;
    %jmp/0 T_259.1, 8;
 ; End of false expr.
    %blend;
T_259.1;
    %store/vec4 v0x600000ef9710_0, 0, 1;
    %jmp T_259;
    .thread T_259;
    .scope S_0x7fab8b98f1a0;
T_260 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000efa0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %load/vec4 v0x600000efa1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_260.2, 9;
    %load/vec4 v0x600000ef9f80_0;
    %jmp/1 T_260.3, 9;
T_260.2 ; End of true expr.
    %load/vec4 v0x600000efa130_0;
    %jmp/0 T_260.3, 9;
 ; End of false expr.
    %blend;
T_260.3;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %store/vec4 v0x600000efa130_0, 0, 1;
    %jmp T_260;
    .thread T_260;
    .scope S_0x7fab8b98f480;
T_261 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000efaac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_261.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_261.1, 8;
T_261.0 ; End of true expr.
    %load/vec4 v0x600000efabe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_261.2, 9;
    %load/vec4 v0x600000efa9a0_0;
    %jmp/1 T_261.3, 9;
T_261.2 ; End of true expr.
    %load/vec4 v0x600000efab50_0;
    %jmp/0 T_261.3, 9;
 ; End of false expr.
    %blend;
T_261.3;
    %jmp/0 T_261.1, 8;
 ; End of false expr.
    %blend;
T_261.1;
    %store/vec4 v0x600000efab50_0, 0, 1;
    %jmp T_261;
    .thread T_261;
    .scope S_0x7fab8b98f760;
T_262 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000efb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_262.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_262.1, 8;
T_262.0 ; End of true expr.
    %load/vec4 v0x600000efb600_0;
    %flag_set/vec4 9;
    %jmp/0 T_262.2, 9;
    %load/vec4 v0x600000efb3c0_0;
    %jmp/1 T_262.3, 9;
T_262.2 ; End of true expr.
    %load/vec4 v0x600000efb570_0;
    %jmp/0 T_262.3, 9;
 ; End of false expr.
    %blend;
T_262.3;
    %jmp/0 T_262.1, 8;
 ; End of false expr.
    %blend;
T_262.1;
    %store/vec4 v0x600000efb570_0, 0, 1;
    %jmp T_262;
    .thread T_262;
    .scope S_0x7fab8b98fa40;
T_263 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000efbf00_0;
    %flag_set/vec4 8;
    %jmp/0 T_263.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_263.1, 8;
T_263.0 ; End of true expr.
    %load/vec4 v0x600004c70090_0;
    %flag_set/vec4 9;
    %jmp/0 T_263.2, 9;
    %load/vec4 v0x600000efbde0_0;
    %jmp/1 T_263.3, 9;
T_263.2 ; End of true expr.
    %load/vec4 v0x600004c70000_0;
    %jmp/0 T_263.3, 9;
 ; End of false expr.
    %blend;
T_263.3;
    %jmp/0 T_263.1, 8;
 ; End of false expr.
    %blend;
T_263.1;
    %store/vec4 v0x600004c70000_0, 0, 1;
    %jmp T_263;
    .thread T_263;
    .scope S_0x7fab8b98fd20;
T_264 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c70990_0;
    %flag_set/vec4 8;
    %jmp/0 T_264.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_264.1, 8;
T_264.0 ; End of true expr.
    %load/vec4 v0x600004c70ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_264.2, 9;
    %load/vec4 v0x600004c70870_0;
    %jmp/1 T_264.3, 9;
T_264.2 ; End of true expr.
    %load/vec4 v0x600004c70a20_0;
    %jmp/0 T_264.3, 9;
 ; End of false expr.
    %blend;
T_264.3;
    %jmp/0 T_264.1, 8;
 ; End of false expr.
    %blend;
T_264.1;
    %store/vec4 v0x600004c70a20_0, 0, 1;
    %jmp T_264;
    .thread T_264;
    .scope S_0x7fab8b990000;
T_265 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c713b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_265.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_265.1, 8;
T_265.0 ; End of true expr.
    %load/vec4 v0x600004c714d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_265.2, 9;
    %load/vec4 v0x600004c71290_0;
    %jmp/1 T_265.3, 9;
T_265.2 ; End of true expr.
    %load/vec4 v0x600004c71440_0;
    %jmp/0 T_265.3, 9;
 ; End of false expr.
    %blend;
T_265.3;
    %jmp/0 T_265.1, 8;
 ; End of false expr.
    %blend;
T_265.1;
    %store/vec4 v0x600004c71440_0, 0, 1;
    %jmp T_265;
    .thread T_265;
    .scope S_0x7fab8b9906e0;
T_266 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c71dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_266.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_266.1, 8;
T_266.0 ; End of true expr.
    %load/vec4 v0x600004c71ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_266.2, 9;
    %load/vec4 v0x600004c71cb0_0;
    %jmp/1 T_266.3, 9;
T_266.2 ; End of true expr.
    %load/vec4 v0x600004c71e60_0;
    %jmp/0 T_266.3, 9;
 ; End of false expr.
    %blend;
T_266.3;
    %jmp/0 T_266.1, 8;
 ; End of false expr.
    %blend;
T_266.1;
    %store/vec4 v0x600004c71e60_0, 0, 1;
    %jmp T_266;
    .thread T_266;
    .scope S_0x7fab8b9909c0;
T_267 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c727f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_267.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_267.1, 8;
T_267.0 ; End of true expr.
    %load/vec4 v0x600004c72910_0;
    %flag_set/vec4 9;
    %jmp/0 T_267.2, 9;
    %load/vec4 v0x600004c726d0_0;
    %jmp/1 T_267.3, 9;
T_267.2 ; End of true expr.
    %load/vec4 v0x600004c72880_0;
    %jmp/0 T_267.3, 9;
 ; End of false expr.
    %blend;
T_267.3;
    %jmp/0 T_267.1, 8;
 ; End of false expr.
    %blend;
T_267.1;
    %store/vec4 v0x600004c72880_0, 0, 1;
    %jmp T_267;
    .thread T_267;
    .scope S_0x7fab8b990ca0;
T_268 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c73210_0;
    %flag_set/vec4 8;
    %jmp/0 T_268.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_268.1, 8;
T_268.0 ; End of true expr.
    %load/vec4 v0x600004c73330_0;
    %flag_set/vec4 9;
    %jmp/0 T_268.2, 9;
    %load/vec4 v0x600004c730f0_0;
    %jmp/1 T_268.3, 9;
T_268.2 ; End of true expr.
    %load/vec4 v0x600004c732a0_0;
    %jmp/0 T_268.3, 9;
 ; End of false expr.
    %blend;
T_268.3;
    %jmp/0 T_268.1, 8;
 ; End of false expr.
    %blend;
T_268.1;
    %store/vec4 v0x600004c732a0_0, 0, 1;
    %jmp T_268;
    .thread T_268;
    .scope S_0x7fab8b990f80;
T_269 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c73c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_269.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_269.1, 8;
T_269.0 ; End of true expr.
    %load/vec4 v0x600004c73d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_269.2, 9;
    %load/vec4 v0x600004c73b10_0;
    %jmp/1 T_269.3, 9;
T_269.2 ; End of true expr.
    %load/vec4 v0x600004c73cc0_0;
    %jmp/0 T_269.3, 9;
 ; End of false expr.
    %blend;
T_269.3;
    %jmp/0 T_269.1, 8;
 ; End of false expr.
    %blend;
T_269.1;
    %store/vec4 v0x600004c73cc0_0, 0, 1;
    %jmp T_269;
    .thread T_269;
    .scope S_0x7fab8b991260;
T_270 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c746c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_270.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_270.1, 8;
T_270.0 ; End of true expr.
    %load/vec4 v0x600004c747e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_270.2, 9;
    %load/vec4 v0x600004c745a0_0;
    %jmp/1 T_270.3, 9;
T_270.2 ; End of true expr.
    %load/vec4 v0x600004c74750_0;
    %jmp/0 T_270.3, 9;
 ; End of false expr.
    %blend;
T_270.3;
    %jmp/0 T_270.1, 8;
 ; End of false expr.
    %blend;
T_270.1;
    %store/vec4 v0x600004c74750_0, 0, 1;
    %jmp T_270;
    .thread T_270;
    .scope S_0x7fab8b991540;
T_271 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c750e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_271.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_271.1, 8;
T_271.0 ; End of true expr.
    %load/vec4 v0x600004c75200_0;
    %flag_set/vec4 9;
    %jmp/0 T_271.2, 9;
    %load/vec4 v0x600004c74fc0_0;
    %jmp/1 T_271.3, 9;
T_271.2 ; End of true expr.
    %load/vec4 v0x600004c75170_0;
    %jmp/0 T_271.3, 9;
 ; End of false expr.
    %blend;
T_271.3;
    %jmp/0 T_271.1, 8;
 ; End of false expr.
    %blend;
T_271.1;
    %store/vec4 v0x600004c75170_0, 0, 1;
    %jmp T_271;
    .thread T_271;
    .scope S_0x7fab8b991820;
T_272 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c75b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_272.1, 8;
T_272.0 ; End of true expr.
    %load/vec4 v0x600004c75c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_272.2, 9;
    %load/vec4 v0x600004c759e0_0;
    %jmp/1 T_272.3, 9;
T_272.2 ; End of true expr.
    %load/vec4 v0x600004c75b90_0;
    %jmp/0 T_272.3, 9;
 ; End of false expr.
    %blend;
T_272.3;
    %jmp/0 T_272.1, 8;
 ; End of false expr.
    %blend;
T_272.1;
    %store/vec4 v0x600004c75b90_0, 0, 1;
    %jmp T_272;
    .thread T_272;
    .scope S_0x7fab8b991b00;
T_273 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c76520_0;
    %flag_set/vec4 8;
    %jmp/0 T_273.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_273.1, 8;
T_273.0 ; End of true expr.
    %load/vec4 v0x600004c76640_0;
    %flag_set/vec4 9;
    %jmp/0 T_273.2, 9;
    %load/vec4 v0x600004c76400_0;
    %jmp/1 T_273.3, 9;
T_273.2 ; End of true expr.
    %load/vec4 v0x600004c765b0_0;
    %jmp/0 T_273.3, 9;
 ; End of false expr.
    %blend;
T_273.3;
    %jmp/0 T_273.1, 8;
 ; End of false expr.
    %blend;
T_273.1;
    %store/vec4 v0x600004c765b0_0, 0, 1;
    %jmp T_273;
    .thread T_273;
    .scope S_0x7fab8b9902e0;
T_274 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c76f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_274.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_274.1, 8;
T_274.0 ; End of true expr.
    %load/vec4 v0x600004c77060_0;
    %flag_set/vec4 9;
    %jmp/0 T_274.2, 9;
    %load/vec4 v0x600004c76e20_0;
    %jmp/1 T_274.3, 9;
T_274.2 ; End of true expr.
    %load/vec4 v0x600004c76fd0_0;
    %jmp/0 T_274.3, 9;
 ; End of false expr.
    %blend;
T_274.3;
    %jmp/0 T_274.1, 8;
 ; End of false expr.
    %blend;
T_274.1;
    %store/vec4 v0x600004c76fd0_0, 0, 1;
    %jmp T_274;
    .thread T_274;
    .scope S_0x7fab8b9956c0;
T_275 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c425b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_275.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_275.1, 8;
T_275.0 ; End of true expr.
    %load/vec4 v0x600004c426d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_275.2, 9;
    %load/vec4 v0x600004c42490_0;
    %jmp/1 T_275.3, 9;
T_275.2 ; End of true expr.
    %load/vec4 v0x600004c42640_0;
    %jmp/0 T_275.3, 9;
 ; End of false expr.
    %blend;
T_275.3;
    %jmp/0 T_275.1, 8;
 ; End of false expr.
    %blend;
T_275.1;
    %store/vec4 v0x600004c42640_0, 0, 1;
    %jmp T_275;
    .thread T_275;
    .scope S_0x7fab8b9959a0;
T_276 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c42fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_276.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_276.1, 8;
T_276.0 ; End of true expr.
    %load/vec4 v0x600004c430f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_276.2, 9;
    %load/vec4 v0x600004c42eb0_0;
    %jmp/1 T_276.3, 9;
T_276.2 ; End of true expr.
    %load/vec4 v0x600004c43060_0;
    %jmp/0 T_276.3, 9;
 ; End of false expr.
    %blend;
T_276.3;
    %jmp/0 T_276.1, 8;
 ; End of false expr.
    %blend;
T_276.1;
    %store/vec4 v0x600004c43060_0, 0, 1;
    %jmp T_276;
    .thread T_276;
    .scope S_0x7fab8b995c80;
T_277 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c439f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_277.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_277.1, 8;
T_277.0 ; End of true expr.
    %load/vec4 v0x600004c43b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_277.2, 9;
    %load/vec4 v0x600004c438d0_0;
    %jmp/1 T_277.3, 9;
T_277.2 ; End of true expr.
    %load/vec4 v0x600004c43a80_0;
    %jmp/0 T_277.3, 9;
 ; End of false expr.
    %blend;
T_277.3;
    %jmp/0 T_277.1, 8;
 ; End of false expr.
    %blend;
T_277.1;
    %store/vec4 v0x600004c43a80_0, 0, 1;
    %jmp T_277;
    .thread T_277;
    .scope S_0x7fab8b995f60;
T_278 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c44480_0;
    %flag_set/vec4 8;
    %jmp/0 T_278.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_278.1, 8;
T_278.0 ; End of true expr.
    %load/vec4 v0x600004c445a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_278.2, 9;
    %load/vec4 v0x600004c44360_0;
    %jmp/1 T_278.3, 9;
T_278.2 ; End of true expr.
    %load/vec4 v0x600004c44510_0;
    %jmp/0 T_278.3, 9;
 ; End of false expr.
    %blend;
T_278.3;
    %jmp/0 T_278.1, 8;
 ; End of false expr.
    %blend;
T_278.1;
    %store/vec4 v0x600004c44510_0, 0, 1;
    %jmp T_278;
    .thread T_278;
    .scope S_0x7fab8b996240;
T_279 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c44ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_279.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_279.1, 8;
T_279.0 ; End of true expr.
    %load/vec4 v0x600004c44fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_279.2, 9;
    %load/vec4 v0x600004c44d80_0;
    %jmp/1 T_279.3, 9;
T_279.2 ; End of true expr.
    %load/vec4 v0x600004c44f30_0;
    %jmp/0 T_279.3, 9;
 ; End of false expr.
    %blend;
T_279.3;
    %jmp/0 T_279.1, 8;
 ; End of false expr.
    %blend;
T_279.1;
    %store/vec4 v0x600004c44f30_0, 0, 1;
    %jmp T_279;
    .thread T_279;
    .scope S_0x7fab8b996520;
T_280 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c458c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_280.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_280.1, 8;
T_280.0 ; End of true expr.
    %load/vec4 v0x600004c459e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_280.2, 9;
    %load/vec4 v0x600004c457a0_0;
    %jmp/1 T_280.3, 9;
T_280.2 ; End of true expr.
    %load/vec4 v0x600004c45950_0;
    %jmp/0 T_280.3, 9;
 ; End of false expr.
    %blend;
T_280.3;
    %jmp/0 T_280.1, 8;
 ; End of false expr.
    %blend;
T_280.1;
    %store/vec4 v0x600004c45950_0, 0, 1;
    %jmp T_280;
    .thread T_280;
    .scope S_0x7fab8b996800;
T_281 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c462e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_281.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_281.1, 8;
T_281.0 ; End of true expr.
    %load/vec4 v0x600004c46400_0;
    %flag_set/vec4 9;
    %jmp/0 T_281.2, 9;
    %load/vec4 v0x600004c461c0_0;
    %jmp/1 T_281.3, 9;
T_281.2 ; End of true expr.
    %load/vec4 v0x600004c46370_0;
    %jmp/0 T_281.3, 9;
 ; End of false expr.
    %blend;
T_281.3;
    %jmp/0 T_281.1, 8;
 ; End of false expr.
    %blend;
T_281.1;
    %store/vec4 v0x600004c46370_0, 0, 1;
    %jmp T_281;
    .thread T_281;
    .scope S_0x7fab8b996ae0;
T_282 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c46d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_282.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_282.1, 8;
T_282.0 ; End of true expr.
    %load/vec4 v0x600004c46e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_282.2, 9;
    %load/vec4 v0x600004c46be0_0;
    %jmp/1 T_282.3, 9;
T_282.2 ; End of true expr.
    %load/vec4 v0x600004c46d90_0;
    %jmp/0 T_282.3, 9;
 ; End of false expr.
    %blend;
T_282.3;
    %jmp/0 T_282.1, 8;
 ; End of false expr.
    %blend;
T_282.1;
    %store/vec4 v0x600004c46d90_0, 0, 1;
    %jmp T_282;
    .thread T_282;
    .scope S_0x7fab8b996dc0;
T_283 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c47720_0;
    %flag_set/vec4 8;
    %jmp/0 T_283.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_283.1, 8;
T_283.0 ; End of true expr.
    %load/vec4 v0x600004c47840_0;
    %flag_set/vec4 9;
    %jmp/0 T_283.2, 9;
    %load/vec4 v0x600004c47600_0;
    %jmp/1 T_283.3, 9;
T_283.2 ; End of true expr.
    %load/vec4 v0x600004c477b0_0;
    %jmp/0 T_283.3, 9;
 ; End of false expr.
    %blend;
T_283.3;
    %jmp/0 T_283.1, 8;
 ; End of false expr.
    %blend;
T_283.1;
    %store/vec4 v0x600004c477b0_0, 0, 1;
    %jmp T_283;
    .thread T_283;
    .scope S_0x7fab8b9970a0;
T_284 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c481b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_284.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_284.1, 8;
T_284.0 ; End of true expr.
    %load/vec4 v0x600004c482d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_284.2, 9;
    %load/vec4 v0x600004c48090_0;
    %jmp/1 T_284.3, 9;
T_284.2 ; End of true expr.
    %load/vec4 v0x600004c48240_0;
    %jmp/0 T_284.3, 9;
 ; End of false expr.
    %blend;
T_284.3;
    %jmp/0 T_284.1, 8;
 ; End of false expr.
    %blend;
T_284.1;
    %store/vec4 v0x600004c48240_0, 0, 1;
    %jmp T_284;
    .thread T_284;
    .scope S_0x7fab8b997380;
T_285 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c48bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_285.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_285.1, 8;
T_285.0 ; End of true expr.
    %load/vec4 v0x600004c48cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_285.2, 9;
    %load/vec4 v0x600004c48ab0_0;
    %jmp/1 T_285.3, 9;
T_285.2 ; End of true expr.
    %load/vec4 v0x600004c48c60_0;
    %jmp/0 T_285.3, 9;
 ; End of false expr.
    %blend;
T_285.3;
    %jmp/0 T_285.1, 8;
 ; End of false expr.
    %blend;
T_285.1;
    %store/vec4 v0x600004c48c60_0, 0, 1;
    %jmp T_285;
    .thread T_285;
    .scope S_0x7fab8b997660;
T_286 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c495f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_286.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_286.1, 8;
T_286.0 ; End of true expr.
    %load/vec4 v0x600004c49710_0;
    %flag_set/vec4 9;
    %jmp/0 T_286.2, 9;
    %load/vec4 v0x600004c494d0_0;
    %jmp/1 T_286.3, 9;
T_286.2 ; End of true expr.
    %load/vec4 v0x600004c49680_0;
    %jmp/0 T_286.3, 9;
 ; End of false expr.
    %blend;
T_286.3;
    %jmp/0 T_286.1, 8;
 ; End of false expr.
    %blend;
T_286.1;
    %store/vec4 v0x600004c49680_0, 0, 1;
    %jmp T_286;
    .thread T_286;
    .scope S_0x7fab8b997940;
T_287 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c4a010_0;
    %flag_set/vec4 8;
    %jmp/0 T_287.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_287.1, 8;
T_287.0 ; End of true expr.
    %load/vec4 v0x600004c4a130_0;
    %flag_set/vec4 9;
    %jmp/0 T_287.2, 9;
    %load/vec4 v0x600004c49ef0_0;
    %jmp/1 T_287.3, 9;
T_287.2 ; End of true expr.
    %load/vec4 v0x600004c4a0a0_0;
    %jmp/0 T_287.3, 9;
 ; End of false expr.
    %blend;
T_287.3;
    %jmp/0 T_287.1, 8;
 ; End of false expr.
    %blend;
T_287.1;
    %store/vec4 v0x600004c4a0a0_0, 0, 1;
    %jmp T_287;
    .thread T_287;
    .scope S_0x7fab8b997c20;
T_288 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c4aa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_288.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_288.1, 8;
T_288.0 ; End of true expr.
    %load/vec4 v0x600004c4ab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_288.2, 9;
    %load/vec4 v0x600004c4a910_0;
    %jmp/1 T_288.3, 9;
T_288.2 ; End of true expr.
    %load/vec4 v0x600004c4aac0_0;
    %jmp/0 T_288.3, 9;
 ; End of false expr.
    %blend;
T_288.3;
    %jmp/0 T_288.1, 8;
 ; End of false expr.
    %blend;
T_288.1;
    %store/vec4 v0x600004c4aac0_0, 0, 1;
    %jmp T_288;
    .thread T_288;
    .scope S_0x7fab8b997f00;
T_289 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c4b450_0;
    %flag_set/vec4 8;
    %jmp/0 T_289.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_289.1, 8;
T_289.0 ; End of true expr.
    %load/vec4 v0x600004c4b570_0;
    %flag_set/vec4 9;
    %jmp/0 T_289.2, 9;
    %load/vec4 v0x600004c4b330_0;
    %jmp/1 T_289.3, 9;
T_289.2 ; End of true expr.
    %load/vec4 v0x600004c4b4e0_0;
    %jmp/0 T_289.3, 9;
 ; End of false expr.
    %blend;
T_289.3;
    %jmp/0 T_289.1, 8;
 ; End of false expr.
    %blend;
T_289.1;
    %store/vec4 v0x600004c4b4e0_0, 0, 1;
    %jmp T_289;
    .thread T_289;
    .scope S_0x7fab8b9981e0;
T_290 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c4be70_0;
    %flag_set/vec4 8;
    %jmp/0 T_290.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_290.1, 8;
T_290.0 ; End of true expr.
    %load/vec4 v0x600004c4c000_0;
    %flag_set/vec4 9;
    %jmp/0 T_290.2, 9;
    %load/vec4 v0x600004c4bd50_0;
    %jmp/1 T_290.3, 9;
T_290.2 ; End of true expr.
    %load/vec4 v0x600004c4bf00_0;
    %jmp/0 T_290.3, 9;
 ; End of false expr.
    %blend;
T_290.3;
    %jmp/0 T_290.1, 8;
 ; End of false expr.
    %blend;
T_290.1;
    %store/vec4 v0x600004c4bf00_0, 0, 1;
    %jmp T_290;
    .thread T_290;
    .scope S_0x7fab8b992350;
T_291 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c77de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_291.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_291.1, 8;
T_291.0 ; End of true expr.
    %load/vec4 v0x600004c77f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_291.2, 9;
    %load/vec4 v0x600004c77cc0_0;
    %jmp/1 T_291.3, 9;
T_291.2 ; End of true expr.
    %load/vec4 v0x600004c77e70_0;
    %jmp/0 T_291.3, 9;
 ; End of false expr.
    %blend;
T_291.3;
    %jmp/0 T_291.1, 8;
 ; End of false expr.
    %blend;
T_291.1;
    %store/vec4 v0x600004c77e70_0, 0, 1;
    %jmp T_291;
    .thread T_291;
    .scope S_0x7fab8b992630;
T_292 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c78870_0;
    %flag_set/vec4 8;
    %jmp/0 T_292.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_292.1, 8;
T_292.0 ; End of true expr.
    %load/vec4 v0x600004c78990_0;
    %flag_set/vec4 9;
    %jmp/0 T_292.2, 9;
    %load/vec4 v0x600004c78750_0;
    %jmp/1 T_292.3, 9;
T_292.2 ; End of true expr.
    %load/vec4 v0x600004c78900_0;
    %jmp/0 T_292.3, 9;
 ; End of false expr.
    %blend;
T_292.3;
    %jmp/0 T_292.1, 8;
 ; End of false expr.
    %blend;
T_292.1;
    %store/vec4 v0x600004c78900_0, 0, 1;
    %jmp T_292;
    .thread T_292;
    .scope S_0x7fab8b992910;
T_293 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c79290_0;
    %flag_set/vec4 8;
    %jmp/0 T_293.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_293.1, 8;
T_293.0 ; End of true expr.
    %load/vec4 v0x600004c793b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_293.2, 9;
    %load/vec4 v0x600004c79170_0;
    %jmp/1 T_293.3, 9;
T_293.2 ; End of true expr.
    %load/vec4 v0x600004c79320_0;
    %jmp/0 T_293.3, 9;
 ; End of false expr.
    %blend;
T_293.3;
    %jmp/0 T_293.1, 8;
 ; End of false expr.
    %blend;
T_293.1;
    %store/vec4 v0x600004c79320_0, 0, 1;
    %jmp T_293;
    .thread T_293;
    .scope S_0x7fab8b992bf0;
T_294 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c79cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_294.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_294.1, 8;
T_294.0 ; End of true expr.
    %load/vec4 v0x600004c79dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_294.2, 9;
    %load/vec4 v0x600004c79b90_0;
    %jmp/1 T_294.3, 9;
T_294.2 ; End of true expr.
    %load/vec4 v0x600004c79d40_0;
    %jmp/0 T_294.3, 9;
 ; End of false expr.
    %blend;
T_294.3;
    %jmp/0 T_294.1, 8;
 ; End of false expr.
    %blend;
T_294.1;
    %store/vec4 v0x600004c79d40_0, 0, 1;
    %jmp T_294;
    .thread T_294;
    .scope S_0x7fab8b992ed0;
T_295 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7a6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_295.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_295.1, 8;
T_295.0 ; End of true expr.
    %load/vec4 v0x600004c7a7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_295.2, 9;
    %load/vec4 v0x600004c7a5b0_0;
    %jmp/1 T_295.3, 9;
T_295.2 ; End of true expr.
    %load/vec4 v0x600004c7a760_0;
    %jmp/0 T_295.3, 9;
 ; End of false expr.
    %blend;
T_295.3;
    %jmp/0 T_295.1, 8;
 ; End of false expr.
    %blend;
T_295.1;
    %store/vec4 v0x600004c7a760_0, 0, 1;
    %jmp T_295;
    .thread T_295;
    .scope S_0x7fab8b9931b0;
T_296 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7b0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_296.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_296.1, 8;
T_296.0 ; End of true expr.
    %load/vec4 v0x600004c7b210_0;
    %flag_set/vec4 9;
    %jmp/0 T_296.2, 9;
    %load/vec4 v0x600004c7afd0_0;
    %jmp/1 T_296.3, 9;
T_296.2 ; End of true expr.
    %load/vec4 v0x600004c7b180_0;
    %jmp/0 T_296.3, 9;
 ; End of false expr.
    %blend;
T_296.3;
    %jmp/0 T_296.1, 8;
 ; End of false expr.
    %blend;
T_296.1;
    %store/vec4 v0x600004c7b180_0, 0, 1;
    %jmp T_296;
    .thread T_296;
    .scope S_0x7fab8b993490;
T_297 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_297.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_297.1, 8;
T_297.0 ; End of true expr.
    %load/vec4 v0x600004c7bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_297.2, 9;
    %load/vec4 v0x600004c7b9f0_0;
    %jmp/1 T_297.3, 9;
T_297.2 ; End of true expr.
    %load/vec4 v0x600004c7bba0_0;
    %jmp/0 T_297.3, 9;
 ; End of false expr.
    %blend;
T_297.3;
    %jmp/0 T_297.1, 8;
 ; End of false expr.
    %blend;
T_297.1;
    %store/vec4 v0x600004c7bba0_0, 0, 1;
    %jmp T_297;
    .thread T_297;
    .scope S_0x7fab8b993770;
T_298 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7c5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_298.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_298.1, 8;
T_298.0 ; End of true expr.
    %load/vec4 v0x600004c7c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_298.2, 9;
    %load/vec4 v0x600004c7c480_0;
    %jmp/1 T_298.3, 9;
T_298.2 ; End of true expr.
    %load/vec4 v0x600004c7c630_0;
    %jmp/0 T_298.3, 9;
 ; End of false expr.
    %blend;
T_298.3;
    %jmp/0 T_298.1, 8;
 ; End of false expr.
    %blend;
T_298.1;
    %store/vec4 v0x600004c7c630_0, 0, 1;
    %jmp T_298;
    .thread T_298;
    .scope S_0x7fab8b993a50;
T_299 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7cfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_299.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_299.1, 8;
T_299.0 ; End of true expr.
    %load/vec4 v0x600004c7d0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_299.2, 9;
    %load/vec4 v0x600004c7cea0_0;
    %jmp/1 T_299.3, 9;
T_299.2 ; End of true expr.
    %load/vec4 v0x600004c7d050_0;
    %jmp/0 T_299.3, 9;
 ; End of false expr.
    %blend;
T_299.3;
    %jmp/0 T_299.1, 8;
 ; End of false expr.
    %blend;
T_299.1;
    %store/vec4 v0x600004c7d050_0, 0, 1;
    %jmp T_299;
    .thread T_299;
    .scope S_0x7fab8b993d30;
T_300 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_300.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_300.1, 8;
T_300.0 ; End of true expr.
    %load/vec4 v0x600004c7db00_0;
    %flag_set/vec4 9;
    %jmp/0 T_300.2, 9;
    %load/vec4 v0x600004c7d8c0_0;
    %jmp/1 T_300.3, 9;
T_300.2 ; End of true expr.
    %load/vec4 v0x600004c7da70_0;
    %jmp/0 T_300.3, 9;
 ; End of false expr.
    %blend;
T_300.3;
    %jmp/0 T_300.1, 8;
 ; End of false expr.
    %blend;
T_300.1;
    %store/vec4 v0x600004c7da70_0, 0, 1;
    %jmp T_300;
    .thread T_300;
    .scope S_0x7fab8b994010;
T_301 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7e400_0;
    %flag_set/vec4 8;
    %jmp/0 T_301.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_301.1, 8;
T_301.0 ; End of true expr.
    %load/vec4 v0x600004c7e520_0;
    %flag_set/vec4 9;
    %jmp/0 T_301.2, 9;
    %load/vec4 v0x600004c7e2e0_0;
    %jmp/1 T_301.3, 9;
T_301.2 ; End of true expr.
    %load/vec4 v0x600004c7e490_0;
    %jmp/0 T_301.3, 9;
 ; End of false expr.
    %blend;
T_301.3;
    %jmp/0 T_301.1, 8;
 ; End of false expr.
    %blend;
T_301.1;
    %store/vec4 v0x600004c7e490_0, 0, 1;
    %jmp T_301;
    .thread T_301;
    .scope S_0x7fab8b9942f0;
T_302 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7ee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_302.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_302.1, 8;
T_302.0 ; End of true expr.
    %load/vec4 v0x600004c7ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_302.2, 9;
    %load/vec4 v0x600004c7ed00_0;
    %jmp/1 T_302.3, 9;
T_302.2 ; End of true expr.
    %load/vec4 v0x600004c7eeb0_0;
    %jmp/0 T_302.3, 9;
 ; End of false expr.
    %blend;
T_302.3;
    %jmp/0 T_302.1, 8;
 ; End of false expr.
    %blend;
T_302.1;
    %store/vec4 v0x600004c7eeb0_0, 0, 1;
    %jmp T_302;
    .thread T_302;
    .scope S_0x7fab8b9945d0;
T_303 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c7f840_0;
    %flag_set/vec4 8;
    %jmp/0 T_303.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_303.1, 8;
T_303.0 ; End of true expr.
    %load/vec4 v0x600004c7f960_0;
    %flag_set/vec4 9;
    %jmp/0 T_303.2, 9;
    %load/vec4 v0x600004c7f720_0;
    %jmp/1 T_303.3, 9;
T_303.2 ; End of true expr.
    %load/vec4 v0x600004c7f8d0_0;
    %jmp/0 T_303.3, 9;
 ; End of false expr.
    %blend;
T_303.3;
    %jmp/0 T_303.1, 8;
 ; End of false expr.
    %blend;
T_303.1;
    %store/vec4 v0x600004c7f8d0_0, 0, 1;
    %jmp T_303;
    .thread T_303;
    .scope S_0x7fab8b9948b0;
T_304 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c402d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_304.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_304.1, 8;
T_304.0 ; End of true expr.
    %load/vec4 v0x600004c403f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_304.2, 9;
    %load/vec4 v0x600004c401b0_0;
    %jmp/1 T_304.3, 9;
T_304.2 ; End of true expr.
    %load/vec4 v0x600004c40360_0;
    %jmp/0 T_304.3, 9;
 ; End of false expr.
    %blend;
T_304.3;
    %jmp/0 T_304.1, 8;
 ; End of false expr.
    %blend;
T_304.1;
    %store/vec4 v0x600004c40360_0, 0, 1;
    %jmp T_304;
    .thread T_304;
    .scope S_0x7fab8b994b90;
T_305 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c40cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_305.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_305.1, 8;
T_305.0 ; End of true expr.
    %load/vec4 v0x600004c40e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_305.2, 9;
    %load/vec4 v0x600004c40bd0_0;
    %jmp/1 T_305.3, 9;
T_305.2 ; End of true expr.
    %load/vec4 v0x600004c40d80_0;
    %jmp/0 T_305.3, 9;
 ; End of false expr.
    %blend;
T_305.3;
    %jmp/0 T_305.1, 8;
 ; End of false expr.
    %blend;
T_305.1;
    %store/vec4 v0x600004c40d80_0, 0, 1;
    %jmp T_305;
    .thread T_305;
    .scope S_0x7fab8b994e70;
T_306 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c41710_0;
    %flag_set/vec4 8;
    %jmp/0 T_306.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_306.1, 8;
T_306.0 ; End of true expr.
    %load/vec4 v0x600004c41830_0;
    %flag_set/vec4 9;
    %jmp/0 T_306.2, 9;
    %load/vec4 v0x600004c415f0_0;
    %jmp/1 T_306.3, 9;
T_306.2 ; End of true expr.
    %load/vec4 v0x600004c417a0_0;
    %jmp/0 T_306.3, 9;
 ; End of false expr.
    %blend;
T_306.3;
    %jmp/0 T_306.1, 8;
 ; End of false expr.
    %blend;
T_306.1;
    %store/vec4 v0x600004c417a0_0, 0, 1;
    %jmp T_306;
    .thread T_306;
    .scope S_0x7fab8b99a050;
T_307 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c52b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_307.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_307.1, 8;
T_307.0 ; End of true expr.
    %load/vec4 v0x600004c52c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_307.2, 9;
    %load/vec4 v0x600004c52a30_0;
    %jmp/1 T_307.3, 9;
T_307.2 ; End of true expr.
    %load/vec4 v0x600004c52be0_0;
    %jmp/0 T_307.3, 9;
 ; End of false expr.
    %blend;
T_307.3;
    %jmp/0 T_307.1, 8;
 ; End of false expr.
    %blend;
T_307.1;
    %store/vec4 v0x600004c52be0_0, 0, 1;
    %jmp T_307;
    .thread T_307;
    .scope S_0x7fab8b99a330;
T_308 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c53570_0;
    %flag_set/vec4 8;
    %jmp/0 T_308.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_308.1, 8;
T_308.0 ; End of true expr.
    %load/vec4 v0x600004c53690_0;
    %flag_set/vec4 9;
    %jmp/0 T_308.2, 9;
    %load/vec4 v0x600004c53450_0;
    %jmp/1 T_308.3, 9;
T_308.2 ; End of true expr.
    %load/vec4 v0x600004c53600_0;
    %jmp/0 T_308.3, 9;
 ; End of false expr.
    %blend;
T_308.3;
    %jmp/0 T_308.1, 8;
 ; End of false expr.
    %blend;
T_308.1;
    %store/vec4 v0x600004c53600_0, 0, 1;
    %jmp T_308;
    .thread T_308;
    .scope S_0x7fab8b99a610;
T_309 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c54000_0;
    %flag_set/vec4 8;
    %jmp/0 T_309.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_309.1, 8;
T_309.0 ; End of true expr.
    %load/vec4 v0x600004c54120_0;
    %flag_set/vec4 9;
    %jmp/0 T_309.2, 9;
    %load/vec4 v0x600004c53e70_0;
    %jmp/1 T_309.3, 9;
T_309.2 ; End of true expr.
    %load/vec4 v0x600004c54090_0;
    %jmp/0 T_309.3, 9;
 ; End of false expr.
    %blend;
T_309.3;
    %jmp/0 T_309.1, 8;
 ; End of false expr.
    %blend;
T_309.1;
    %store/vec4 v0x600004c54090_0, 0, 1;
    %jmp T_309;
    .thread T_309;
    .scope S_0x7fab8b99a8f0;
T_310 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c54a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_310.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_310.1, 8;
T_310.0 ; End of true expr.
    %load/vec4 v0x600004c54b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_310.2, 9;
    %load/vec4 v0x600004c54900_0;
    %jmp/1 T_310.3, 9;
T_310.2 ; End of true expr.
    %load/vec4 v0x600004c54ab0_0;
    %jmp/0 T_310.3, 9;
 ; End of false expr.
    %blend;
T_310.3;
    %jmp/0 T_310.1, 8;
 ; End of false expr.
    %blend;
T_310.1;
    %store/vec4 v0x600004c54ab0_0, 0, 1;
    %jmp T_310;
    .thread T_310;
    .scope S_0x7fab8b99abd0;
T_311 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c55440_0;
    %flag_set/vec4 8;
    %jmp/0 T_311.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_311.1, 8;
T_311.0 ; End of true expr.
    %load/vec4 v0x600004c55560_0;
    %flag_set/vec4 9;
    %jmp/0 T_311.2, 9;
    %load/vec4 v0x600004c55320_0;
    %jmp/1 T_311.3, 9;
T_311.2 ; End of true expr.
    %load/vec4 v0x600004c554d0_0;
    %jmp/0 T_311.3, 9;
 ; End of false expr.
    %blend;
T_311.3;
    %jmp/0 T_311.1, 8;
 ; End of false expr.
    %blend;
T_311.1;
    %store/vec4 v0x600004c554d0_0, 0, 1;
    %jmp T_311;
    .thread T_311;
    .scope S_0x7fab8b99aeb0;
T_312 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c55e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_312.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_312.1, 8;
T_312.0 ; End of true expr.
    %load/vec4 v0x600004c55f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_312.2, 9;
    %load/vec4 v0x600004c55d40_0;
    %jmp/1 T_312.3, 9;
T_312.2 ; End of true expr.
    %load/vec4 v0x600004c55ef0_0;
    %jmp/0 T_312.3, 9;
 ; End of false expr.
    %blend;
T_312.3;
    %jmp/0 T_312.1, 8;
 ; End of false expr.
    %blend;
T_312.1;
    %store/vec4 v0x600004c55ef0_0, 0, 1;
    %jmp T_312;
    .thread T_312;
    .scope S_0x7fab8b99b190;
T_313 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c56880_0;
    %flag_set/vec4 8;
    %jmp/0 T_313.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_313.1, 8;
T_313.0 ; End of true expr.
    %load/vec4 v0x600004c569a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_313.2, 9;
    %load/vec4 v0x600004c56760_0;
    %jmp/1 T_313.3, 9;
T_313.2 ; End of true expr.
    %load/vec4 v0x600004c56910_0;
    %jmp/0 T_313.3, 9;
 ; End of false expr.
    %blend;
T_313.3;
    %jmp/0 T_313.1, 8;
 ; End of false expr.
    %blend;
T_313.1;
    %store/vec4 v0x600004c56910_0, 0, 1;
    %jmp T_313;
    .thread T_313;
    .scope S_0x7fab8b99b470;
T_314 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c572a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_314.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_314.1, 8;
T_314.0 ; End of true expr.
    %load/vec4 v0x600004c573c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_314.2, 9;
    %load/vec4 v0x600004c57180_0;
    %jmp/1 T_314.3, 9;
T_314.2 ; End of true expr.
    %load/vec4 v0x600004c57330_0;
    %jmp/0 T_314.3, 9;
 ; End of false expr.
    %blend;
T_314.3;
    %jmp/0 T_314.1, 8;
 ; End of false expr.
    %blend;
T_314.1;
    %store/vec4 v0x600004c57330_0, 0, 1;
    %jmp T_314;
    .thread T_314;
    .scope S_0x7fab8b99b750;
T_315 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c57cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_315.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_315.1, 8;
T_315.0 ; End of true expr.
    %load/vec4 v0x600004c57de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_315.2, 9;
    %load/vec4 v0x600004c57ba0_0;
    %jmp/1 T_315.3, 9;
T_315.2 ; End of true expr.
    %load/vec4 v0x600004c57d50_0;
    %jmp/0 T_315.3, 9;
 ; End of false expr.
    %blend;
T_315.3;
    %jmp/0 T_315.1, 8;
 ; End of false expr.
    %blend;
T_315.1;
    %store/vec4 v0x600004c57d50_0, 0, 1;
    %jmp T_315;
    .thread T_315;
    .scope S_0x7fab8b99c030;
T_316 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c58750_0;
    %flag_set/vec4 8;
    %jmp/0 T_316.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_316.1, 8;
T_316.0 ; End of true expr.
    %load/vec4 v0x600004c58870_0;
    %flag_set/vec4 9;
    %jmp/0 T_316.2, 9;
    %load/vec4 v0x600004c58630_0;
    %jmp/1 T_316.3, 9;
T_316.2 ; End of true expr.
    %load/vec4 v0x600004c587e0_0;
    %jmp/0 T_316.3, 9;
 ; End of false expr.
    %blend;
T_316.3;
    %jmp/0 T_316.1, 8;
 ; End of false expr.
    %blend;
T_316.1;
    %store/vec4 v0x600004c587e0_0, 0, 1;
    %jmp T_316;
    .thread T_316;
    .scope S_0x7fab8b99c310;
T_317 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c59170_0;
    %flag_set/vec4 8;
    %jmp/0 T_317.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_317.1, 8;
T_317.0 ; End of true expr.
    %load/vec4 v0x600004c59290_0;
    %flag_set/vec4 9;
    %jmp/0 T_317.2, 9;
    %load/vec4 v0x600004c59050_0;
    %jmp/1 T_317.3, 9;
T_317.2 ; End of true expr.
    %load/vec4 v0x600004c59200_0;
    %jmp/0 T_317.3, 9;
 ; End of false expr.
    %blend;
T_317.3;
    %jmp/0 T_317.1, 8;
 ; End of false expr.
    %blend;
T_317.1;
    %store/vec4 v0x600004c59200_0, 0, 1;
    %jmp T_317;
    .thread T_317;
    .scope S_0x7fab8b99c5f0;
T_318 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c59b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_318.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_318.1, 8;
T_318.0 ; End of true expr.
    %load/vec4 v0x600004c59cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_318.2, 9;
    %load/vec4 v0x600004c59a70_0;
    %jmp/1 T_318.3, 9;
T_318.2 ; End of true expr.
    %load/vec4 v0x600004c59c20_0;
    %jmp/0 T_318.3, 9;
 ; End of false expr.
    %blend;
T_318.3;
    %jmp/0 T_318.1, 8;
 ; End of false expr.
    %blend;
T_318.1;
    %store/vec4 v0x600004c59c20_0, 0, 1;
    %jmp T_318;
    .thread T_318;
    .scope S_0x7fab8b99c8d0;
T_319 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c5a5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_319.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_319.1, 8;
T_319.0 ; End of true expr.
    %load/vec4 v0x600004c5a6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_319.2, 9;
    %load/vec4 v0x600004c5a490_0;
    %jmp/1 T_319.3, 9;
T_319.2 ; End of true expr.
    %load/vec4 v0x600004c5a640_0;
    %jmp/0 T_319.3, 9;
 ; End of false expr.
    %blend;
T_319.3;
    %jmp/0 T_319.1, 8;
 ; End of false expr.
    %blend;
T_319.1;
    %store/vec4 v0x600004c5a640_0, 0, 1;
    %jmp T_319;
    .thread T_319;
    .scope S_0x7fab8b99cbb0;
T_320 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c5afd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_320.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_320.1, 8;
T_320.0 ; End of true expr.
    %load/vec4 v0x600004c5b0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_320.2, 9;
    %load/vec4 v0x600004c5aeb0_0;
    %jmp/1 T_320.3, 9;
T_320.2 ; End of true expr.
    %load/vec4 v0x600004c5b060_0;
    %jmp/0 T_320.3, 9;
 ; End of false expr.
    %blend;
T_320.3;
    %jmp/0 T_320.1, 8;
 ; End of false expr.
    %blend;
T_320.1;
    %store/vec4 v0x600004c5b060_0, 0, 1;
    %jmp T_320;
    .thread T_320;
    .scope S_0x7fab8b99ce90;
T_321 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c5b9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_321.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_321.1, 8;
T_321.0 ; End of true expr.
    %load/vec4 v0x600004c5bb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_321.2, 9;
    %load/vec4 v0x600004c5b8d0_0;
    %jmp/1 T_321.3, 9;
T_321.2 ; End of true expr.
    %load/vec4 v0x600004c5ba80_0;
    %jmp/0 T_321.3, 9;
 ; End of false expr.
    %blend;
T_321.3;
    %jmp/0 T_321.1, 8;
 ; End of false expr.
    %blend;
T_321.1;
    %store/vec4 v0x600004c5ba80_0, 0, 1;
    %jmp T_321;
    .thread T_321;
    .scope S_0x7fab8b99d170;
T_322 ;
    %wait E_0x6000024d5b80;
    %load/vec4 v0x600004c5c480_0;
    %flag_set/vec4 8;
    %jmp/0 T_322.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_322.1, 8;
T_322.0 ; End of true expr.
    %load/vec4 v0x600004c5c5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_322.2, 9;
    %load/vec4 v0x600004c5c360_0;
    %jmp/1 T_322.3, 9;
T_322.2 ; End of true expr.
    %load/vec4 v0x600004c5c510_0;
    %jmp/0 T_322.3, 9;
 ; End of false expr.
    %blend;
T_322.3;
    %jmp/0 T_322.1, 8;
 ; End of false expr.
    %blend;
T_322.1;
    %store/vec4 v0x600004c5c510_0, 0, 1;
    %jmp T_322;
    .thread T_322;
    .scope S_0x7fab8b99bba0;
T_323 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c5d320_0;
    %flag_set/vec4 8;
    %jmp/0 T_323.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_323.1, 8;
T_323.0 ; End of true expr.
    %load/vec4 v0x600004c5d440_0;
    %flag_set/vec4 9;
    %jmp/0 T_323.2, 9;
    %load/vec4 v0x600004c5d200_0;
    %jmp/1 T_323.3, 9;
T_323.2 ; End of true expr.
    %load/vec4 v0x600004c5d3b0_0;
    %jmp/0 T_323.3, 9;
 ; End of false expr.
    %blend;
T_323.3;
    %jmp/0 T_323.1, 8;
 ; End of false expr.
    %blend;
T_323.1;
    %store/vec4 v0x600004c5d3b0_0, 0, 1;
    %jmp T_323;
    .thread T_323;
    .scope S_0x7fab8b99d6e0;
T_324 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c5dd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_324.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_324.1, 8;
T_324.0 ; End of true expr.
    %load/vec4 v0x600004c5de60_0;
    %flag_set/vec4 9;
    %jmp/0 T_324.2, 9;
    %load/vec4 v0x600004c5dc20_0;
    %jmp/1 T_324.3, 9;
T_324.2 ; End of true expr.
    %load/vec4 v0x600004c5ddd0_0;
    %jmp/0 T_324.3, 9;
 ; End of false expr.
    %blend;
T_324.3;
    %jmp/0 T_324.1, 8;
 ; End of false expr.
    %blend;
T_324.1;
    %store/vec4 v0x600004c5ddd0_0, 0, 1;
    %jmp T_324;
    .thread T_324;
    .scope S_0x7fab8b99d9c0;
T_325 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c5e760_0;
    %flag_set/vec4 8;
    %jmp/0 T_325.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_325.1, 8;
T_325.0 ; End of true expr.
    %load/vec4 v0x600004c5e880_0;
    %flag_set/vec4 9;
    %jmp/0 T_325.2, 9;
    %load/vec4 v0x600004c5e640_0;
    %jmp/1 T_325.3, 9;
T_325.2 ; End of true expr.
    %load/vec4 v0x600004c5e7f0_0;
    %jmp/0 T_325.3, 9;
 ; End of false expr.
    %blend;
T_325.3;
    %jmp/0 T_325.1, 8;
 ; End of false expr.
    %blend;
T_325.1;
    %store/vec4 v0x600004c5e7f0_0, 0, 1;
    %jmp T_325;
    .thread T_325;
    .scope S_0x7fab8b99dca0;
T_326 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c5f180_0;
    %flag_set/vec4 8;
    %jmp/0 T_326.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_326.1, 8;
T_326.0 ; End of true expr.
    %load/vec4 v0x600004c5f2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_326.2, 9;
    %load/vec4 v0x600004c5f060_0;
    %jmp/1 T_326.3, 9;
T_326.2 ; End of true expr.
    %load/vec4 v0x600004c5f210_0;
    %jmp/0 T_326.3, 9;
 ; End of false expr.
    %blend;
T_326.3;
    %jmp/0 T_326.1, 8;
 ; End of false expr.
    %blend;
T_326.1;
    %store/vec4 v0x600004c5f210_0, 0, 1;
    %jmp T_326;
    .thread T_326;
    .scope S_0x7fab8b99df80;
T_327 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c5fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_327.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_327.1, 8;
T_327.0 ; End of true expr.
    %load/vec4 v0x600004c5fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_327.2, 9;
    %load/vec4 v0x600004c5fa80_0;
    %jmp/1 T_327.3, 9;
T_327.2 ; End of true expr.
    %load/vec4 v0x600004c5fc30_0;
    %jmp/0 T_327.3, 9;
 ; End of false expr.
    %blend;
T_327.3;
    %jmp/0 T_327.1, 8;
 ; End of false expr.
    %blend;
T_327.1;
    %store/vec4 v0x600004c5fc30_0, 0, 1;
    %jmp T_327;
    .thread T_327;
    .scope S_0x7fab8b99e260;
T_328 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca0630_0;
    %flag_set/vec4 8;
    %jmp/0 T_328.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_328.1, 8;
T_328.0 ; End of true expr.
    %load/vec4 v0x600004ca0750_0;
    %flag_set/vec4 9;
    %jmp/0 T_328.2, 9;
    %load/vec4 v0x600004ca0510_0;
    %jmp/1 T_328.3, 9;
T_328.2 ; End of true expr.
    %load/vec4 v0x600004ca06c0_0;
    %jmp/0 T_328.3, 9;
 ; End of false expr.
    %blend;
T_328.3;
    %jmp/0 T_328.1, 8;
 ; End of false expr.
    %blend;
T_328.1;
    %store/vec4 v0x600004ca06c0_0, 0, 1;
    %jmp T_328;
    .thread T_328;
    .scope S_0x7fab8b99e540;
T_329 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca1050_0;
    %flag_set/vec4 8;
    %jmp/0 T_329.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_329.1, 8;
T_329.0 ; End of true expr.
    %load/vec4 v0x600004ca1170_0;
    %flag_set/vec4 9;
    %jmp/0 T_329.2, 9;
    %load/vec4 v0x600004ca0f30_0;
    %jmp/1 T_329.3, 9;
T_329.2 ; End of true expr.
    %load/vec4 v0x600004ca10e0_0;
    %jmp/0 T_329.3, 9;
 ; End of false expr.
    %blend;
T_329.3;
    %jmp/0 T_329.1, 8;
 ; End of false expr.
    %blend;
T_329.1;
    %store/vec4 v0x600004ca10e0_0, 0, 1;
    %jmp T_329;
    .thread T_329;
    .scope S_0x7fab8b99e820;
T_330 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca1a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_330.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_330.1, 8;
T_330.0 ; End of true expr.
    %load/vec4 v0x600004ca1b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_330.2, 9;
    %load/vec4 v0x600004ca1950_0;
    %jmp/1 T_330.3, 9;
T_330.2 ; End of true expr.
    %load/vec4 v0x600004ca1b00_0;
    %jmp/0 T_330.3, 9;
 ; End of false expr.
    %blend;
T_330.3;
    %jmp/0 T_330.1, 8;
 ; End of false expr.
    %blend;
T_330.1;
    %store/vec4 v0x600004ca1b00_0, 0, 1;
    %jmp T_330;
    .thread T_330;
    .scope S_0x7fab8b99eb00;
T_331 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca2490_0;
    %flag_set/vec4 8;
    %jmp/0 T_331.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_331.1, 8;
T_331.0 ; End of true expr.
    %load/vec4 v0x600004ca25b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_331.2, 9;
    %load/vec4 v0x600004ca2370_0;
    %jmp/1 T_331.3, 9;
T_331.2 ; End of true expr.
    %load/vec4 v0x600004ca2520_0;
    %jmp/0 T_331.3, 9;
 ; End of false expr.
    %blend;
T_331.3;
    %jmp/0 T_331.1, 8;
 ; End of false expr.
    %blend;
T_331.1;
    %store/vec4 v0x600004ca2520_0, 0, 1;
    %jmp T_331;
    .thread T_331;
    .scope S_0x7fab8b99f1e0;
T_332 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca2eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_332.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_332.1, 8;
T_332.0 ; End of true expr.
    %load/vec4 v0x600004ca2fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_332.2, 9;
    %load/vec4 v0x600004ca2d90_0;
    %jmp/1 T_332.3, 9;
T_332.2 ; End of true expr.
    %load/vec4 v0x600004ca2f40_0;
    %jmp/0 T_332.3, 9;
 ; End of false expr.
    %blend;
T_332.3;
    %jmp/0 T_332.1, 8;
 ; End of false expr.
    %blend;
T_332.1;
    %store/vec4 v0x600004ca2f40_0, 0, 1;
    %jmp T_332;
    .thread T_332;
    .scope S_0x7fab8b99f4c0;
T_333 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca38d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_333.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_333.1, 8;
T_333.0 ; End of true expr.
    %load/vec4 v0x600004ca39f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_333.2, 9;
    %load/vec4 v0x600004ca37b0_0;
    %jmp/1 T_333.3, 9;
T_333.2 ; End of true expr.
    %load/vec4 v0x600004ca3960_0;
    %jmp/0 T_333.3, 9;
 ; End of false expr.
    %blend;
T_333.3;
    %jmp/0 T_333.1, 8;
 ; End of false expr.
    %blend;
T_333.1;
    %store/vec4 v0x600004ca3960_0, 0, 1;
    %jmp T_333;
    .thread T_333;
    .scope S_0x7fab8b99f7a0;
T_334 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca4360_0;
    %flag_set/vec4 8;
    %jmp/0 T_334.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_334.1, 8;
T_334.0 ; End of true expr.
    %load/vec4 v0x600004ca4480_0;
    %flag_set/vec4 9;
    %jmp/0 T_334.2, 9;
    %load/vec4 v0x600004ca4240_0;
    %jmp/1 T_334.3, 9;
T_334.2 ; End of true expr.
    %load/vec4 v0x600004ca43f0_0;
    %jmp/0 T_334.3, 9;
 ; End of false expr.
    %blend;
T_334.3;
    %jmp/0 T_334.1, 8;
 ; End of false expr.
    %blend;
T_334.1;
    %store/vec4 v0x600004ca43f0_0, 0, 1;
    %jmp T_334;
    .thread T_334;
    .scope S_0x7fab8b99fa80;
T_335 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca4d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_335.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_335.1, 8;
T_335.0 ; End of true expr.
    %load/vec4 v0x600004ca4ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_335.2, 9;
    %load/vec4 v0x600004ca4c60_0;
    %jmp/1 T_335.3, 9;
T_335.2 ; End of true expr.
    %load/vec4 v0x600004ca4e10_0;
    %jmp/0 T_335.3, 9;
 ; End of false expr.
    %blend;
T_335.3;
    %jmp/0 T_335.1, 8;
 ; End of false expr.
    %blend;
T_335.1;
    %store/vec4 v0x600004ca4e10_0, 0, 1;
    %jmp T_335;
    .thread T_335;
    .scope S_0x7fab8b99fd60;
T_336 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca57a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_336.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_336.1, 8;
T_336.0 ; End of true expr.
    %load/vec4 v0x600004ca58c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_336.2, 9;
    %load/vec4 v0x600004ca5680_0;
    %jmp/1 T_336.3, 9;
T_336.2 ; End of true expr.
    %load/vec4 v0x600004ca5830_0;
    %jmp/0 T_336.3, 9;
 ; End of false expr.
    %blend;
T_336.3;
    %jmp/0 T_336.1, 8;
 ; End of false expr.
    %blend;
T_336.1;
    %store/vec4 v0x600004ca5830_0, 0, 1;
    %jmp T_336;
    .thread T_336;
    .scope S_0x7fab8b9a0040;
T_337 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca61c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_337.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_337.1, 8;
T_337.0 ; End of true expr.
    %load/vec4 v0x600004ca62e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_337.2, 9;
    %load/vec4 v0x600004ca60a0_0;
    %jmp/1 T_337.3, 9;
T_337.2 ; End of true expr.
    %load/vec4 v0x600004ca6250_0;
    %jmp/0 T_337.3, 9;
 ; End of false expr.
    %blend;
T_337.3;
    %jmp/0 T_337.1, 8;
 ; End of false expr.
    %blend;
T_337.1;
    %store/vec4 v0x600004ca6250_0, 0, 1;
    %jmp T_337;
    .thread T_337;
    .scope S_0x7fab8b9a0320;
T_338 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca6be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_338.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_338.1, 8;
T_338.0 ; End of true expr.
    %load/vec4 v0x600004ca6d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_338.2, 9;
    %load/vec4 v0x600004ca6ac0_0;
    %jmp/1 T_338.3, 9;
T_338.2 ; End of true expr.
    %load/vec4 v0x600004ca6c70_0;
    %jmp/0 T_338.3, 9;
 ; End of false expr.
    %blend;
T_338.3;
    %jmp/0 T_338.1, 8;
 ; End of false expr.
    %blend;
T_338.1;
    %store/vec4 v0x600004ca6c70_0, 0, 1;
    %jmp T_338;
    .thread T_338;
    .scope S_0x7fab8b999a90;
T_339 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600004c52760_0, 0, 1;
    %end;
    .thread T_339;
    .scope S_0x7fab8b999a90;
T_340 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c52880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.0, 8;
    %load/vec4 v0x600004c52760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.2, 8;
    %vpi_call/w 22 56 "$readmemh", "test1.img", v0x600004c527f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600004c52760_0, 0, 1;
T_340.2 ;
    %jmp T_340.1;
T_340.0 ;
    %load/vec4 v0x600004c526d0_0;
    %load/vec4 v0x600004c52910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.4, 8;
    %load/vec4 v0x600004c525b0_0;
    %load/vec4 v0x600004c52490_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x600004c527f0, 4, 0;
T_340.4 ;
T_340.1 ;
    %jmp T_340;
    .thread T_340;
    .scope S_0x7fab8b5f10e0;
T_341 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000dd6d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_341.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_341.1, 8;
T_341.0 ; End of true expr.
    %load/vec4 v0x600000dd6eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_341.2, 9;
    %load/vec4 v0x600000dd6c70_0;
    %jmp/1 T_341.3, 9;
T_341.2 ; End of true expr.
    %load/vec4 v0x600000dd6e20_0;
    %jmp/0 T_341.3, 9;
 ; End of false expr.
    %blend;
T_341.3;
    %jmp/0 T_341.1, 8;
 ; End of false expr.
    %blend;
T_341.1;
    %store/vec4 v0x600000dd6e20_0, 0, 1;
    %jmp T_341;
    .thread T_341;
    .scope S_0x7fab8b3f0b50;
T_342 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000dd7b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_342.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_342.1, 8;
T_342.0 ; End of true expr.
    %load/vec4 v0x600000dd7c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_342.2, 9;
    %load/vec4 v0x600000dd79f0_0;
    %jmp/1 T_342.3, 9;
T_342.2 ; End of true expr.
    %load/vec4 v0x600000dd7ba0_0;
    %jmp/0 T_342.3, 9;
 ; End of false expr.
    %blend;
T_342.3;
    %jmp/0 T_342.1, 8;
 ; End of false expr.
    %blend;
T_342.1;
    %store/vec4 v0x600000dd7ba0_0, 0, 1;
    %jmp T_342;
    .thread T_342;
    .scope S_0x7fab8b3f03e0;
T_343 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea0240_0;
    %flag_set/vec4 8;
    %jmp/0 T_343.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_343.1, 8;
T_343.0 ; End of true expr.
    %load/vec4 v0x600000ea0360_0;
    %flag_set/vec4 9;
    %jmp/0 T_343.2, 9;
    %load/vec4 v0x600000ea0120_0;
    %jmp/1 T_343.3, 9;
T_343.2 ; End of true expr.
    %load/vec4 v0x600000ea02d0_0;
    %jmp/0 T_343.3, 9;
 ; End of false expr.
    %blend;
T_343.3;
    %jmp/0 T_343.1, 8;
 ; End of false expr.
    %blend;
T_343.1;
    %store/vec4 v0x600000ea02d0_0, 0, 1;
    %jmp T_343;
    .thread T_343;
    .scope S_0x7fab8b3f12c0;
T_344 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000dd7450_0;
    %flag_set/vec4 8;
    %jmp/0 T_344.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_344.1, 8;
T_344.0 ; End of true expr.
    %load/vec4 v0x600000dd7570_0;
    %flag_set/vec4 9;
    %jmp/0 T_344.2, 9;
    %load/vec4 v0x600000dd7330_0;
    %jmp/1 T_344.3, 9;
T_344.2 ; End of true expr.
    %load/vec4 v0x600000dd74e0_0;
    %jmp/0 T_344.3, 9;
 ; End of false expr.
    %blend;
T_344.3;
    %jmp/0 T_344.1, 8;
 ; End of false expr.
    %blend;
T_344.1;
    %store/vec4 v0x600000dd74e0_0, 0, 1;
    %jmp T_344;
    .thread T_344;
    .scope S_0x7fab8b3f0e80;
T_345 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000dd77b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_345.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_345.1, 8;
T_345.0 ; End of true expr.
    %load/vec4 v0x600000dd78d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_345.2, 9;
    %load/vec4 v0x600000dd7690_0;
    %jmp/1 T_345.3, 9;
T_345.2 ; End of true expr.
    %load/vec4 v0x600000dd7840_0;
    %jmp/0 T_345.3, 9;
 ; End of false expr.
    %blend;
T_345.3;
    %jmp/0 T_345.1, 8;
 ; End of false expr.
    %blend;
T_345.1;
    %store/vec4 v0x600000dd7840_0, 0, 1;
    %jmp T_345;
    .thread T_345;
    .scope S_0x7fab8b919590;
T_346 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb58c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_346.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_346.1, 8;
T_346.0 ; End of true expr.
    %load/vec4 v0x600000eb59e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_346.2, 9;
    %load/vec4 v0x600000eb57a0_0;
    %jmp/1 T_346.3, 9;
T_346.2 ; End of true expr.
    %load/vec4 v0x600000eb5950_0;
    %jmp/0 T_346.3, 9;
 ; End of false expr.
    %blend;
T_346.3;
    %jmp/0 T_346.1, 8;
 ; End of false expr.
    %blend;
T_346.1;
    %store/vec4 v0x600000eb5950_0, 0, 1;
    %jmp T_346;
    .thread T_346;
    .scope S_0x7fab8b919150;
T_347 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb5c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_347.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_347.1, 8;
T_347.0 ; End of true expr.
    %load/vec4 v0x600000eb5d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_347.2, 9;
    %load/vec4 v0x600000eb5b00_0;
    %jmp/1 T_347.3, 9;
T_347.2 ; End of true expr.
    %load/vec4 v0x600000eb5cb0_0;
    %jmp/0 T_347.3, 9;
 ; End of false expr.
    %blend;
T_347.3;
    %jmp/0 T_347.1, 8;
 ; End of false expr.
    %blend;
T_347.1;
    %store/vec4 v0x600000eb5cb0_0, 0, 1;
    %jmp T_347;
    .thread T_347;
    .scope S_0x7fab8b3f0710;
T_348 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000dd7e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_348.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_348.1, 8;
T_348.0 ; End of true expr.
    %load/vec4 v0x600000ea0000_0;
    %flag_set/vec4 9;
    %jmp/0 T_348.2, 9;
    %load/vec4 v0x600000dd7d50_0;
    %jmp/1 T_348.3, 9;
T_348.2 ; End of true expr.
    %load/vec4 v0x600000dd7f00_0;
    %jmp/0 T_348.3, 9;
 ; End of false expr.
    %blend;
T_348.3;
    %jmp/0 T_348.1, 8;
 ; End of false expr.
    %blend;
T_348.1;
    %store/vec4 v0x600000dd7f00_0, 0, 1;
    %jmp T_348;
    .thread T_348;
    .scope S_0x7fab8b3effa0;
T_349 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea05a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_349.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_349.1, 8;
T_349.0 ; End of true expr.
    %load/vec4 v0x600000ea06c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_349.2, 9;
    %load/vec4 v0x600000ea0480_0;
    %jmp/1 T_349.3, 9;
T_349.2 ; End of true expr.
    %load/vec4 v0x600000ea0630_0;
    %jmp/0 T_349.3, 9;
 ; End of false expr.
    %blend;
T_349.3;
    %jmp/0 T_349.1, 8;
 ; End of false expr.
    %blend;
T_349.1;
    %store/vec4 v0x600000ea0630_0, 0, 1;
    %jmp T_349;
    .thread T_349;
    .scope S_0x7fab8b918e20;
T_350 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb5f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_350.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_350.1, 8;
T_350.0 ; End of true expr.
    %load/vec4 v0x600000eb60a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_350.2, 9;
    %load/vec4 v0x600000eb5e60_0;
    %jmp/1 T_350.3, 9;
T_350.2 ; End of true expr.
    %load/vec4 v0x600000eb6010_0;
    %jmp/0 T_350.3, 9;
 ; End of false expr.
    %blend;
T_350.3;
    %jmp/0 T_350.1, 8;
 ; End of false expr.
    %blend;
T_350.1;
    %store/vec4 v0x600000eb6010_0, 0, 1;
    %jmp T_350;
    .thread T_350;
    .scope S_0x7fab8b3f15f0;
T_351 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000dd70f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_351.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_351.1, 8;
T_351.0 ; End of true expr.
    %load/vec4 v0x600000dd7210_0;
    %flag_set/vec4 9;
    %jmp/0 T_351.2, 9;
    %load/vec4 v0x600000dd6fd0_0;
    %jmp/1 T_351.3, 9;
T_351.2 ; End of true expr.
    %load/vec4 v0x600000dd7180_0;
    %jmp/0 T_351.3, 9;
 ; End of false expr.
    %blend;
T_351.3;
    %jmp/0 T_351.1, 8;
 ; End of false expr.
    %blend;
T_351.1;
    %store/vec4 v0x600000dd7180_0, 0, 1;
    %jmp T_351;
    .thread T_351;
    .scope S_0x7fab8b964360;
T_352 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee01b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_352.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_352.1, 8;
T_352.0 ; End of true expr.
    %load/vec4 v0x600000ee02d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_352.2, 9;
    %load/vec4 v0x600000ee0090_0;
    %jmp/1 T_352.3, 9;
T_352.2 ; End of true expr.
    %load/vec4 v0x600000ee0240_0;
    %jmp/0 T_352.3, 9;
 ; End of false expr.
    %blend;
T_352.3;
    %jmp/0 T_352.1, 8;
 ; End of false expr.
    %blend;
T_352.1;
    %store/vec4 v0x600000ee0240_0, 0, 1;
    %jmp T_352;
    .thread T_352;
    .scope S_0x7fab8b9644d0;
T_353 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee0510_0;
    %flag_set/vec4 8;
    %jmp/0 T_353.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_353.1, 8;
T_353.0 ; End of true expr.
    %load/vec4 v0x600000ee0630_0;
    %flag_set/vec4 9;
    %jmp/0 T_353.2, 9;
    %load/vec4 v0x600000ee03f0_0;
    %jmp/1 T_353.3, 9;
T_353.2 ; End of true expr.
    %load/vec4 v0x600000ee05a0_0;
    %jmp/0 T_353.3, 9;
 ; End of false expr.
    %blend;
T_353.3;
    %jmp/0 T_353.1, 8;
 ; End of false expr.
    %blend;
T_353.1;
    %store/vec4 v0x600000ee05a0_0, 0, 1;
    %jmp T_353;
    .thread T_353;
    .scope S_0x7fab8b9631e0;
T_354 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee0870_0;
    %flag_set/vec4 8;
    %jmp/0 T_354.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_354.1, 8;
T_354.0 ; End of true expr.
    %load/vec4 v0x600000ee0990_0;
    %flag_set/vec4 9;
    %jmp/0 T_354.2, 9;
    %load/vec4 v0x600000ee0750_0;
    %jmp/1 T_354.3, 9;
T_354.2 ; End of true expr.
    %load/vec4 v0x600000ee0900_0;
    %jmp/0 T_354.3, 9;
 ; End of false expr.
    %blend;
T_354.3;
    %jmp/0 T_354.1, 8;
 ; End of false expr.
    %blend;
T_354.1;
    %store/vec4 v0x600000ee0900_0, 0, 1;
    %jmp T_354;
    .thread T_354;
    .scope S_0x7fab8b963350;
T_355 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee0bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_355.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_355.1, 8;
T_355.0 ; End of true expr.
    %load/vec4 v0x600000ee0cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_355.2, 9;
    %load/vec4 v0x600000ee0ab0_0;
    %jmp/1 T_355.3, 9;
T_355.2 ; End of true expr.
    %load/vec4 v0x600000ee0c60_0;
    %jmp/0 T_355.3, 9;
 ; End of false expr.
    %blend;
T_355.3;
    %jmp/0 T_355.1, 8;
 ; End of false expr.
    %blend;
T_355.1;
    %store/vec4 v0x600000ee0c60_0, 0, 1;
    %jmp T_355;
    .thread T_355;
    .scope S_0x7fab8b3efc70;
T_356 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea0900_0;
    %flag_set/vec4 8;
    %jmp/0 T_356.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_356.1, 8;
T_356.0 ; End of true expr.
    %load/vec4 v0x600000ea0a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_356.2, 9;
    %load/vec4 v0x600000ea07e0_0;
    %jmp/1 T_356.3, 9;
T_356.2 ; End of true expr.
    %load/vec4 v0x600000ea0990_0;
    %jmp/0 T_356.3, 9;
 ; End of false expr.
    %blend;
T_356.3;
    %jmp/0 T_356.1, 8;
 ; End of false expr.
    %blend;
T_356.1;
    %store/vec4 v0x600000ea0990_0, 0, 1;
    %jmp T_356;
    .thread T_356;
    .scope S_0x7fab8b3ef830;
T_357 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea0c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_357.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_357.1, 8;
T_357.0 ; End of true expr.
    %load/vec4 v0x600000ea0d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_357.2, 9;
    %load/vec4 v0x600000ea0b40_0;
    %jmp/1 T_357.3, 9;
T_357.2 ; End of true expr.
    %load/vec4 v0x600000ea0cf0_0;
    %jmp/0 T_357.3, 9;
 ; End of false expr.
    %blend;
T_357.3;
    %jmp/0 T_357.1, 8;
 ; End of false expr.
    %blend;
T_357.1;
    %store/vec4 v0x600000ea0cf0_0, 0, 1;
    %jmp T_357;
    .thread T_357;
    .scope S_0x7fab8b3ef500;
T_358 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea0fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_358.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_358.1, 8;
T_358.0 ; End of true expr.
    %load/vec4 v0x600000ea10e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_358.2, 9;
    %load/vec4 v0x600000ea0ea0_0;
    %jmp/1 T_358.3, 9;
T_358.2 ; End of true expr.
    %load/vec4 v0x600000ea1050_0;
    %jmp/0 T_358.3, 9;
 ; End of false expr.
    %blend;
T_358.3;
    %jmp/0 T_358.1, 8;
 ; End of false expr.
    %blend;
T_358.1;
    %store/vec4 v0x600000ea1050_0, 0, 1;
    %jmp T_358;
    .thread T_358;
    .scope S_0x7fab8b3ef0c0;
T_359 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea1320_0;
    %flag_set/vec4 8;
    %jmp/0 T_359.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_359.1, 8;
T_359.0 ; End of true expr.
    %load/vec4 v0x600000ea1440_0;
    %flag_set/vec4 9;
    %jmp/0 T_359.2, 9;
    %load/vec4 v0x600000ea1200_0;
    %jmp/1 T_359.3, 9;
T_359.2 ; End of true expr.
    %load/vec4 v0x600000ea13b0_0;
    %jmp/0 T_359.3, 9;
 ; End of false expr.
    %blend;
T_359.3;
    %jmp/0 T_359.1, 8;
 ; End of false expr.
    %blend;
T_359.1;
    %store/vec4 v0x600000ea13b0_0, 0, 1;
    %jmp T_359;
    .thread T_359;
    .scope S_0x7fab8b3eed90;
T_360 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea1680_0;
    %flag_set/vec4 8;
    %jmp/0 T_360.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_360.1, 8;
T_360.0 ; End of true expr.
    %load/vec4 v0x600000ea17a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_360.2, 9;
    %load/vec4 v0x600000ea1560_0;
    %jmp/1 T_360.3, 9;
T_360.2 ; End of true expr.
    %load/vec4 v0x600000ea1710_0;
    %jmp/0 T_360.3, 9;
 ; End of false expr.
    %blend;
T_360.3;
    %jmp/0 T_360.1, 8;
 ; End of false expr.
    %blend;
T_360.1;
    %store/vec4 v0x600000ea1710_0, 0, 1;
    %jmp T_360;
    .thread T_360;
    .scope S_0x7fab8b3ee950;
T_361 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea19e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_361.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_361.1, 8;
T_361.0 ; End of true expr.
    %load/vec4 v0x600000ea1b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_361.2, 9;
    %load/vec4 v0x600000ea18c0_0;
    %jmp/1 T_361.3, 9;
T_361.2 ; End of true expr.
    %load/vec4 v0x600000ea1a70_0;
    %jmp/0 T_361.3, 9;
 ; End of false expr.
    %blend;
T_361.3;
    %jmp/0 T_361.1, 8;
 ; End of false expr.
    %blend;
T_361.1;
    %store/vec4 v0x600000ea1a70_0, 0, 1;
    %jmp T_361;
    .thread T_361;
    .scope S_0x7fab8b3b7ca0;
T_362 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea1d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_362.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_362.1, 8;
T_362.0 ; End of true expr.
    %load/vec4 v0x600000ea1e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_362.2, 9;
    %load/vec4 v0x600000ea1c20_0;
    %jmp/1 T_362.3, 9;
T_362.2 ; End of true expr.
    %load/vec4 v0x600000ea1dd0_0;
    %jmp/0 T_362.3, 9;
 ; End of false expr.
    %blend;
T_362.3;
    %jmp/0 T_362.1, 8;
 ; End of false expr.
    %blend;
T_362.1;
    %store/vec4 v0x600000ea1dd0_0, 0, 1;
    %jmp T_362;
    .thread T_362;
    .scope S_0x7fab8b3b7970;
T_363 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea20a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_363.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_363.1, 8;
T_363.0 ; End of true expr.
    %load/vec4 v0x600000ea21c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_363.2, 9;
    %load/vec4 v0x600000ea1f80_0;
    %jmp/1 T_363.3, 9;
T_363.2 ; End of true expr.
    %load/vec4 v0x600000ea2130_0;
    %jmp/0 T_363.3, 9;
 ; End of false expr.
    %blend;
T_363.3;
    %jmp/0 T_363.1, 8;
 ; End of false expr.
    %blend;
T_363.1;
    %store/vec4 v0x600000ea2130_0, 0, 1;
    %jmp T_363;
    .thread T_363;
    .scope S_0x7fab8b908150;
T_364 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e80ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_364.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_364.1, 8;
T_364.0 ; End of true expr.
    %load/vec4 v0x600000e80bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_364.2, 9;
    %load/vec4 v0x600000e80990_0;
    %jmp/1 T_364.3, 9;
T_364.2 ; End of true expr.
    %load/vec4 v0x600000e80b40_0;
    %jmp/0 T_364.3, 9;
 ; End of false expr.
    %blend;
T_364.3;
    %jmp/0 T_364.1, 8;
 ; End of false expr.
    %blend;
T_364.1;
    %store/vec4 v0x600000e80b40_0, 0, 1;
    %jmp T_364;
    .thread T_364;
    .scope S_0x7fab8b9079e0;
T_365 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e814d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_365.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_365.1, 8;
T_365.0 ; End of true expr.
    %load/vec4 v0x600000e815f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_365.2, 9;
    %load/vec4 v0x600000e813b0_0;
    %jmp/1 T_365.3, 9;
T_365.2 ; End of true expr.
    %load/vec4 v0x600000e81560_0;
    %jmp/0 T_365.3, 9;
 ; End of false expr.
    %blend;
T_365.3;
    %jmp/0 T_365.1, 8;
 ; End of false expr.
    %blend;
T_365.1;
    %store/vec4 v0x600000e81560_0, 0, 1;
    %jmp T_365;
    .thread T_365;
    .scope S_0x7fab8b9747a0;
T_366 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e81ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_366.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_366.1, 8;
T_366.0 ; End of true expr.
    %load/vec4 v0x600000e82010_0;
    %flag_set/vec4 9;
    %jmp/0 T_366.2, 9;
    %load/vec4 v0x600000e81dd0_0;
    %jmp/1 T_366.3, 9;
T_366.2 ; End of true expr.
    %load/vec4 v0x600000e81f80_0;
    %jmp/0 T_366.3, 9;
 ; End of false expr.
    %blend;
T_366.3;
    %jmp/0 T_366.1, 8;
 ; End of false expr.
    %blend;
T_366.1;
    %store/vec4 v0x600000e81f80_0, 0, 1;
    %jmp T_366;
    .thread T_366;
    .scope S_0x7fab8b974030;
T_367 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e82910_0;
    %flag_set/vec4 8;
    %jmp/0 T_367.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_367.1, 8;
T_367.0 ; End of true expr.
    %load/vec4 v0x600000e82a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_367.2, 9;
    %load/vec4 v0x600000e827f0_0;
    %jmp/1 T_367.3, 9;
T_367.2 ; End of true expr.
    %load/vec4 v0x600000e829a0_0;
    %jmp/0 T_367.3, 9;
 ; End of false expr.
    %blend;
T_367.3;
    %jmp/0 T_367.1, 8;
 ; End of false expr.
    %blend;
T_367.1;
    %store/vec4 v0x600000e829a0_0, 0, 1;
    %jmp T_367;
    .thread T_367;
    .scope S_0x7fab8b9738c0;
T_368 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e83330_0;
    %flag_set/vec4 8;
    %jmp/0 T_368.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_368.1, 8;
T_368.0 ; End of true expr.
    %load/vec4 v0x600000e83450_0;
    %flag_set/vec4 9;
    %jmp/0 T_368.2, 9;
    %load/vec4 v0x600000e83210_0;
    %jmp/1 T_368.3, 9;
T_368.2 ; End of true expr.
    %load/vec4 v0x600000e833c0_0;
    %jmp/0 T_368.3, 9;
 ; End of false expr.
    %blend;
T_368.3;
    %jmp/0 T_368.1, 8;
 ; End of false expr.
    %blend;
T_368.1;
    %store/vec4 v0x600000e833c0_0, 0, 1;
    %jmp T_368;
    .thread T_368;
    .scope S_0x7fab8b973150;
T_369 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e83d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_369.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_369.1, 8;
T_369.0 ; End of true expr.
    %load/vec4 v0x600000e83e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_369.2, 9;
    %load/vec4 v0x600000e83c30_0;
    %jmp/1 T_369.3, 9;
T_369.2 ; End of true expr.
    %load/vec4 v0x600000e83de0_0;
    %jmp/0 T_369.3, 9;
 ; End of false expr.
    %blend;
T_369.3;
    %jmp/0 T_369.1, 8;
 ; End of false expr.
    %blend;
T_369.1;
    %store/vec4 v0x600000e83de0_0, 0, 1;
    %jmp T_369;
    .thread T_369;
    .scope S_0x7fab8b9729e0;
T_370 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e847e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_370.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_370.1, 8;
T_370.0 ; End of true expr.
    %load/vec4 v0x600000e84900_0;
    %flag_set/vec4 9;
    %jmp/0 T_370.2, 9;
    %load/vec4 v0x600000e846c0_0;
    %jmp/1 T_370.3, 9;
T_370.2 ; End of true expr.
    %load/vec4 v0x600000e84870_0;
    %jmp/0 T_370.3, 9;
 ; End of false expr.
    %blend;
T_370.3;
    %jmp/0 T_370.1, 8;
 ; End of false expr.
    %blend;
T_370.1;
    %store/vec4 v0x600000e84870_0, 0, 1;
    %jmp T_370;
    .thread T_370;
    .scope S_0x7fab8b972270;
T_371 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e85200_0;
    %flag_set/vec4 8;
    %jmp/0 T_371.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_371.1, 8;
T_371.0 ; End of true expr.
    %load/vec4 v0x600000e85320_0;
    %flag_set/vec4 9;
    %jmp/0 T_371.2, 9;
    %load/vec4 v0x600000e850e0_0;
    %jmp/1 T_371.3, 9;
T_371.2 ; End of true expr.
    %load/vec4 v0x600000e85290_0;
    %jmp/0 T_371.3, 9;
 ; End of false expr.
    %blend;
T_371.3;
    %jmp/0 T_371.1, 8;
 ; End of false expr.
    %blend;
T_371.1;
    %store/vec4 v0x600000e85290_0, 0, 1;
    %jmp T_371;
    .thread T_371;
    .scope S_0x7fab8b971b00;
T_372 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e85c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_372.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_372.1, 8;
T_372.0 ; End of true expr.
    %load/vec4 v0x600000e85d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_372.2, 9;
    %load/vec4 v0x600000e85b00_0;
    %jmp/1 T_372.3, 9;
T_372.2 ; End of true expr.
    %load/vec4 v0x600000e85cb0_0;
    %jmp/0 T_372.3, 9;
 ; End of false expr.
    %blend;
T_372.3;
    %jmp/0 T_372.1, 8;
 ; End of false expr.
    %blend;
T_372.1;
    %store/vec4 v0x600000e85cb0_0, 0, 1;
    %jmp T_372;
    .thread T_372;
    .scope S_0x7fab8b971390;
T_373 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e86640_0;
    %flag_set/vec4 8;
    %jmp/0 T_373.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_373.1, 8;
T_373.0 ; End of true expr.
    %load/vec4 v0x600000e86760_0;
    %flag_set/vec4 9;
    %jmp/0 T_373.2, 9;
    %load/vec4 v0x600000e86520_0;
    %jmp/1 T_373.3, 9;
T_373.2 ; End of true expr.
    %load/vec4 v0x600000e866d0_0;
    %jmp/0 T_373.3, 9;
 ; End of false expr.
    %blend;
T_373.3;
    %jmp/0 T_373.1, 8;
 ; End of false expr.
    %blend;
T_373.1;
    %store/vec4 v0x600000e866d0_0, 0, 1;
    %jmp T_373;
    .thread T_373;
    .scope S_0x7fab8b970c20;
T_374 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e87060_0;
    %flag_set/vec4 8;
    %jmp/0 T_374.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_374.1, 8;
T_374.0 ; End of true expr.
    %load/vec4 v0x600000e87180_0;
    %flag_set/vec4 9;
    %jmp/0 T_374.2, 9;
    %load/vec4 v0x600000e86f40_0;
    %jmp/1 T_374.3, 9;
T_374.2 ; End of true expr.
    %load/vec4 v0x600000e870f0_0;
    %jmp/0 T_374.3, 9;
 ; End of false expr.
    %blend;
T_374.3;
    %jmp/0 T_374.1, 8;
 ; End of false expr.
    %blend;
T_374.1;
    %store/vec4 v0x600000e870f0_0, 0, 1;
    %jmp T_374;
    .thread T_374;
    .scope S_0x7fab8b9704b0;
T_375 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e87a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_375.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_375.1, 8;
T_375.0 ; End of true expr.
    %load/vec4 v0x600000e87ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_375.2, 9;
    %load/vec4 v0x600000e87960_0;
    %jmp/1 T_375.3, 9;
T_375.2 ; End of true expr.
    %load/vec4 v0x600000e87b10_0;
    %jmp/0 T_375.3, 9;
 ; End of false expr.
    %blend;
T_375.3;
    %jmp/0 T_375.1, 8;
 ; End of false expr.
    %blend;
T_375.1;
    %store/vec4 v0x600000e87b10_0, 0, 1;
    %jmp T_375;
    .thread T_375;
    .scope S_0x7fab8b96fd40;
T_376 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e88510_0;
    %flag_set/vec4 8;
    %jmp/0 T_376.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_376.1, 8;
T_376.0 ; End of true expr.
    %load/vec4 v0x600000e88630_0;
    %flag_set/vec4 9;
    %jmp/0 T_376.2, 9;
    %load/vec4 v0x600000e883f0_0;
    %jmp/1 T_376.3, 9;
T_376.2 ; End of true expr.
    %load/vec4 v0x600000e885a0_0;
    %jmp/0 T_376.3, 9;
 ; End of false expr.
    %blend;
T_376.3;
    %jmp/0 T_376.1, 8;
 ; End of false expr.
    %blend;
T_376.1;
    %store/vec4 v0x600000e885a0_0, 0, 1;
    %jmp T_376;
    .thread T_376;
    .scope S_0x7fab8b96f5d0;
T_377 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e88f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_377.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_377.1, 8;
T_377.0 ; End of true expr.
    %load/vec4 v0x600000e89050_0;
    %flag_set/vec4 9;
    %jmp/0 T_377.2, 9;
    %load/vec4 v0x600000e88e10_0;
    %jmp/1 T_377.3, 9;
T_377.2 ; End of true expr.
    %load/vec4 v0x600000e88fc0_0;
    %jmp/0 T_377.3, 9;
 ; End of false expr.
    %blend;
T_377.3;
    %jmp/0 T_377.1, 8;
 ; End of false expr.
    %blend;
T_377.1;
    %store/vec4 v0x600000e88fc0_0, 0, 1;
    %jmp T_377;
    .thread T_377;
    .scope S_0x7fab8b96ee60;
T_378 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e89950_0;
    %flag_set/vec4 8;
    %jmp/0 T_378.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_378.1, 8;
T_378.0 ; End of true expr.
    %load/vec4 v0x600000e89a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_378.2, 9;
    %load/vec4 v0x600000e89830_0;
    %jmp/1 T_378.3, 9;
T_378.2 ; End of true expr.
    %load/vec4 v0x600000e899e0_0;
    %jmp/0 T_378.3, 9;
 ; End of false expr.
    %blend;
T_378.3;
    %jmp/0 T_378.1, 8;
 ; End of false expr.
    %blend;
T_378.1;
    %store/vec4 v0x600000e899e0_0, 0, 1;
    %jmp T_378;
    .thread T_378;
    .scope S_0x7fab8b978870;
T_379 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_379.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_379.1, 8;
T_379.0 ; End of true expr.
    %load/vec4 v0x600000e8a490_0;
    %flag_set/vec4 9;
    %jmp/0 T_379.2, 9;
    %load/vec4 v0x600000e8a250_0;
    %jmp/1 T_379.3, 9;
T_379.2 ; End of true expr.
    %load/vec4 v0x600000e8a400_0;
    %jmp/0 T_379.3, 9;
 ; End of false expr.
    %blend;
T_379.3;
    %jmp/0 T_379.1, 8;
 ; End of false expr.
    %blend;
T_379.1;
    %store/vec4 v0x600000e8a400_0, 0, 1;
    %jmp T_379;
    .thread T_379;
    .scope S_0x7fab8b3b6dc0;
T_380 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea2400_0;
    %flag_set/vec4 8;
    %jmp/0 T_380.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_380.1, 8;
T_380.0 ; End of true expr.
    %load/vec4 v0x600000ea2520_0;
    %flag_set/vec4 9;
    %jmp/0 T_380.2, 9;
    %load/vec4 v0x600000ea22e0_0;
    %jmp/1 T_380.3, 9;
T_380.2 ; End of true expr.
    %load/vec4 v0x600000ea2490_0;
    %jmp/0 T_380.3, 9;
 ; End of false expr.
    %blend;
T_380.3;
    %jmp/0 T_380.1, 8;
 ; End of false expr.
    %blend;
T_380.1;
    %store/vec4 v0x600000ea2490_0, 0, 1;
    %jmp T_380;
    .thread T_380;
    .scope S_0x7fab8b3b5bb0;
T_381 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea2e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_381.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_381.1, 8;
T_381.0 ; End of true expr.
    %load/vec4 v0x600000ea2f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_381.2, 9;
    %load/vec4 v0x600000ea2d00_0;
    %jmp/1 T_381.3, 9;
T_381.2 ; End of true expr.
    %load/vec4 v0x600000ea2eb0_0;
    %jmp/0 T_381.3, 9;
 ; End of false expr.
    %blend;
T_381.3;
    %jmp/0 T_381.1, 8;
 ; End of false expr.
    %blend;
T_381.1;
    %store/vec4 v0x600000ea2eb0_0, 0, 1;
    %jmp T_381;
    .thread T_381;
    .scope S_0x7fab8b3b5440;
T_382 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea3840_0;
    %flag_set/vec4 8;
    %jmp/0 T_382.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_382.1, 8;
T_382.0 ; End of true expr.
    %load/vec4 v0x600000ea3960_0;
    %flag_set/vec4 9;
    %jmp/0 T_382.2, 9;
    %load/vec4 v0x600000ea3720_0;
    %jmp/1 T_382.3, 9;
T_382.2 ; End of true expr.
    %load/vec4 v0x600000ea38d0_0;
    %jmp/0 T_382.3, 9;
 ; End of false expr.
    %blend;
T_382.3;
    %jmp/0 T_382.1, 8;
 ; End of false expr.
    %blend;
T_382.1;
    %store/vec4 v0x600000ea38d0_0, 0, 1;
    %jmp T_382;
    .thread T_382;
    .scope S_0x7fab8b3bbd70;
T_383 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea42d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_383.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_383.1, 8;
T_383.0 ; End of true expr.
    %load/vec4 v0x600000ea43f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_383.2, 9;
    %load/vec4 v0x600000ea41b0_0;
    %jmp/1 T_383.3, 9;
T_383.2 ; End of true expr.
    %load/vec4 v0x600000ea4360_0;
    %jmp/0 T_383.3, 9;
 ; End of false expr.
    %blend;
T_383.3;
    %jmp/0 T_383.1, 8;
 ; End of false expr.
    %blend;
T_383.1;
    %store/vec4 v0x600000ea4360_0, 0, 1;
    %jmp T_383;
    .thread T_383;
    .scope S_0x7fab8b3bb600;
T_384 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea4cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_384.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_384.1, 8;
T_384.0 ; End of true expr.
    %load/vec4 v0x600000ea4e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_384.2, 9;
    %load/vec4 v0x600000ea4bd0_0;
    %jmp/1 T_384.3, 9;
T_384.2 ; End of true expr.
    %load/vec4 v0x600000ea4d80_0;
    %jmp/0 T_384.3, 9;
 ; End of false expr.
    %blend;
T_384.3;
    %jmp/0 T_384.1, 8;
 ; End of false expr.
    %blend;
T_384.1;
    %store/vec4 v0x600000ea4d80_0, 0, 1;
    %jmp T_384;
    .thread T_384;
    .scope S_0x7fab8b3ba830;
T_385 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea5710_0;
    %flag_set/vec4 8;
    %jmp/0 T_385.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_385.1, 8;
T_385.0 ; End of true expr.
    %load/vec4 v0x600000ea5830_0;
    %flag_set/vec4 9;
    %jmp/0 T_385.2, 9;
    %load/vec4 v0x600000ea55f0_0;
    %jmp/1 T_385.3, 9;
T_385.2 ; End of true expr.
    %load/vec4 v0x600000ea57a0_0;
    %jmp/0 T_385.3, 9;
 ; End of false expr.
    %blend;
T_385.3;
    %jmp/0 T_385.1, 8;
 ; End of false expr.
    %blend;
T_385.1;
    %store/vec4 v0x600000ea57a0_0, 0, 1;
    %jmp T_385;
    .thread T_385;
    .scope S_0x7fab8b3ba0c0;
T_386 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea6130_0;
    %flag_set/vec4 8;
    %jmp/0 T_386.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_386.1, 8;
T_386.0 ; End of true expr.
    %load/vec4 v0x600000ea6250_0;
    %flag_set/vec4 9;
    %jmp/0 T_386.2, 9;
    %load/vec4 v0x600000ea6010_0;
    %jmp/1 T_386.3, 9;
T_386.2 ; End of true expr.
    %load/vec4 v0x600000ea61c0_0;
    %jmp/0 T_386.3, 9;
 ; End of false expr.
    %blend;
T_386.3;
    %jmp/0 T_386.1, 8;
 ; End of false expr.
    %blend;
T_386.1;
    %store/vec4 v0x600000ea61c0_0, 0, 1;
    %jmp T_386;
    .thread T_386;
    .scope S_0x7fab8b3b9950;
T_387 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea6b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_387.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_387.1, 8;
T_387.0 ; End of true expr.
    %load/vec4 v0x600000ea6c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_387.2, 9;
    %load/vec4 v0x600000ea6a30_0;
    %jmp/1 T_387.3, 9;
T_387.2 ; End of true expr.
    %load/vec4 v0x600000ea6be0_0;
    %jmp/0 T_387.3, 9;
 ; End of false expr.
    %blend;
T_387.3;
    %jmp/0 T_387.1, 8;
 ; End of false expr.
    %blend;
T_387.1;
    %store/vec4 v0x600000ea6be0_0, 0, 1;
    %jmp T_387;
    .thread T_387;
    .scope S_0x7fab8b3b91e0;
T_388 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea7570_0;
    %flag_set/vec4 8;
    %jmp/0 T_388.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_388.1, 8;
T_388.0 ; End of true expr.
    %load/vec4 v0x600000ea7690_0;
    %flag_set/vec4 9;
    %jmp/0 T_388.2, 9;
    %load/vec4 v0x600000ea7450_0;
    %jmp/1 T_388.3, 9;
T_388.2 ; End of true expr.
    %load/vec4 v0x600000ea7600_0;
    %jmp/0 T_388.3, 9;
 ; End of false expr.
    %blend;
T_388.3;
    %jmp/0 T_388.1, 8;
 ; End of false expr.
    %blend;
T_388.1;
    %store/vec4 v0x600000ea7600_0, 0, 1;
    %jmp T_388;
    .thread T_388;
    .scope S_0x7fab8b3b6650;
T_389 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea8000_0;
    %flag_set/vec4 8;
    %jmp/0 T_389.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_389.1, 8;
T_389.0 ; End of true expr.
    %load/vec4 v0x600000ea8120_0;
    %flag_set/vec4 9;
    %jmp/0 T_389.2, 9;
    %load/vec4 v0x600000ea7e70_0;
    %jmp/1 T_389.3, 9;
T_389.2 ; End of true expr.
    %load/vec4 v0x600000ea8090_0;
    %jmp/0 T_389.3, 9;
 ; End of false expr.
    %blend;
T_389.3;
    %jmp/0 T_389.1, 8;
 ; End of false expr.
    %blend;
T_389.1;
    %store/vec4 v0x600000ea8090_0, 0, 1;
    %jmp T_389;
    .thread T_389;
    .scope S_0x7fab8b3b8eb0;
T_390 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea8a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_390.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_390.1, 8;
T_390.0 ; End of true expr.
    %load/vec4 v0x600000ea8b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_390.2, 9;
    %load/vec4 v0x600000ea8900_0;
    %jmp/1 T_390.3, 9;
T_390.2 ; End of true expr.
    %load/vec4 v0x600000ea8ab0_0;
    %jmp/0 T_390.3, 9;
 ; End of false expr.
    %blend;
T_390.3;
    %jmp/0 T_390.1, 8;
 ; End of false expr.
    %blend;
T_390.1;
    %store/vec4 v0x600000ea8ab0_0, 0, 1;
    %jmp T_390;
    .thread T_390;
    .scope S_0x7fab8b3b8740;
T_391 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea9440_0;
    %flag_set/vec4 8;
    %jmp/0 T_391.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_391.1, 8;
T_391.0 ; End of true expr.
    %load/vec4 v0x600000ea9560_0;
    %flag_set/vec4 9;
    %jmp/0 T_391.2, 9;
    %load/vec4 v0x600000ea9320_0;
    %jmp/1 T_391.3, 9;
T_391.2 ; End of true expr.
    %load/vec4 v0x600000ea94d0_0;
    %jmp/0 T_391.3, 9;
 ; End of false expr.
    %blend;
T_391.3;
    %jmp/0 T_391.1, 8;
 ; End of false expr.
    %blend;
T_391.1;
    %store/vec4 v0x600000ea94d0_0, 0, 1;
    %jmp T_391;
    .thread T_391;
    .scope S_0x7fab8b3f46d0;
T_392 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ea9e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_392.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_392.1, 8;
T_392.0 ; End of true expr.
    %load/vec4 v0x600000ea9f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_392.2, 9;
    %load/vec4 v0x600000ea9d40_0;
    %jmp/1 T_392.3, 9;
T_392.2 ; End of true expr.
    %load/vec4 v0x600000ea9ef0_0;
    %jmp/0 T_392.3, 9;
 ; End of false expr.
    %blend;
T_392.3;
    %jmp/0 T_392.1, 8;
 ; End of false expr.
    %blend;
T_392.1;
    %store/vec4 v0x600000ea9ef0_0, 0, 1;
    %jmp T_392;
    .thread T_392;
    .scope S_0x7fab8b3f23c0;
T_393 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eaa880_0;
    %flag_set/vec4 8;
    %jmp/0 T_393.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_393.1, 8;
T_393.0 ; End of true expr.
    %load/vec4 v0x600000eaa9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_393.2, 9;
    %load/vec4 v0x600000eaa760_0;
    %jmp/1 T_393.3, 9;
T_393.2 ; End of true expr.
    %load/vec4 v0x600000eaa910_0;
    %jmp/0 T_393.3, 9;
 ; End of false expr.
    %blend;
T_393.3;
    %jmp/0 T_393.1, 8;
 ; End of false expr.
    %blend;
T_393.1;
    %store/vec4 v0x600000eaa910_0, 0, 1;
    %jmp T_393;
    .thread T_393;
    .scope S_0x7fab8b3987e0;
T_394 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eab2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_394.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_394.1, 8;
T_394.0 ; End of true expr.
    %load/vec4 v0x600000eab3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_394.2, 9;
    %load/vec4 v0x600000eab180_0;
    %jmp/1 T_394.3, 9;
T_394.2 ; End of true expr.
    %load/vec4 v0x600000eab330_0;
    %jmp/0 T_394.3, 9;
 ; End of false expr.
    %blend;
T_394.3;
    %jmp/0 T_394.1, 8;
 ; End of false expr.
    %blend;
T_394.1;
    %store/vec4 v0x600000eab330_0, 0, 1;
    %jmp T_394;
    .thread T_394;
    .scope S_0x7fab8b397900;
T_395 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ce1b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_395.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_395.1, 8;
T_395.0 ; End of true expr.
    %load/vec4 v0x600000ce2760_0;
    %flag_set/vec4 9;
    %jmp/0 T_395.2, 9;
    %load/vec4 v0x600000eabba0_0;
    %jmp/1 T_395.3, 9;
T_395.2 ; End of true expr.
    %load/vec4 v0x600000ce1830_0;
    %jmp/0 T_395.3, 9;
 ; End of false expr.
    %blend;
T_395.3;
    %jmp/0 T_395.1, 8;
 ; End of false expr.
    %blend;
T_395.1;
    %store/vec4 v0x600000ce1830_0, 0, 1;
    %jmp T_395;
    .thread T_395;
    .scope S_0x7fab8b9123e0;
T_396 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000df5dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_396.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_396.1, 8;
T_396.0 ; End of true expr.
    %load/vec4 v0x600000df5cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_396.2, 9;
    %load/vec4 v0x600000df5f80_0;
    %jmp/1 T_396.3, 9;
T_396.2 ; End of true expr.
    %load/vec4 v0x600000df5c20_0;
    %jmp/0 T_396.3, 9;
 ; End of false expr.
    %blend;
T_396.3;
    %jmp/0 T_396.1, 8;
 ; End of false expr.
    %blend;
T_396.1;
    %store/vec4 v0x600000df5c20_0, 0, 1;
    %jmp T_396;
    .thread T_396;
    .scope S_0x7fab8b911c70;
T_397 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000df4630_0;
    %flag_set/vec4 8;
    %jmp/0 T_397.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_397.1, 8;
T_397.0 ; End of true expr.
    %load/vec4 v0x600000df4480_0;
    %flag_set/vec4 9;
    %jmp/0 T_397.2, 9;
    %load/vec4 v0x600000df4750_0;
    %jmp/1 T_397.3, 9;
T_397.2 ; End of true expr.
    %load/vec4 v0x600000df43f0_0;
    %jmp/0 T_397.3, 9;
 ; End of false expr.
    %blend;
T_397.3;
    %jmp/0 T_397.1, 8;
 ; End of false expr.
    %blend;
T_397.1;
    %store/vec4 v0x600000df43f0_0, 0, 1;
    %jmp T_397;
    .thread T_397;
    .scope S_0x7fab8b911500;
T_398 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eac5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_398.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_398.1, 8;
T_398.0 ; End of true expr.
    %load/vec4 v0x600000eac6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_398.2, 9;
    %load/vec4 v0x600000eac480_0;
    %jmp/1 T_398.3, 9;
T_398.2 ; End of true expr.
    %load/vec4 v0x600000eac630_0;
    %jmp/0 T_398.3, 9;
 ; End of false expr.
    %blend;
T_398.3;
    %jmp/0 T_398.1, 8;
 ; End of false expr.
    %blend;
T_398.1;
    %store/vec4 v0x600000eac630_0, 0, 1;
    %jmp T_398;
    .thread T_398;
    .scope S_0x7fab8b910d90;
T_399 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eacfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_399.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_399.1, 8;
T_399.0 ; End of true expr.
    %load/vec4 v0x600000ead0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_399.2, 9;
    %load/vec4 v0x600000eacea0_0;
    %jmp/1 T_399.3, 9;
T_399.2 ; End of true expr.
    %load/vec4 v0x600000ead050_0;
    %jmp/0 T_399.3, 9;
 ; End of false expr.
    %blend;
T_399.3;
    %jmp/0 T_399.1, 8;
 ; End of false expr.
    %blend;
T_399.1;
    %store/vec4 v0x600000ead050_0, 0, 1;
    %jmp T_399;
    .thread T_399;
    .scope S_0x7fab8b910620;
T_400 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ead9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_400.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_400.1, 8;
T_400.0 ; End of true expr.
    %load/vec4 v0x600000eadb00_0;
    %flag_set/vec4 9;
    %jmp/0 T_400.2, 9;
    %load/vec4 v0x600000ead8c0_0;
    %jmp/1 T_400.3, 9;
T_400.2 ; End of true expr.
    %load/vec4 v0x600000eada70_0;
    %jmp/0 T_400.3, 9;
 ; End of false expr.
    %blend;
T_400.3;
    %jmp/0 T_400.1, 8;
 ; End of false expr.
    %blend;
T_400.1;
    %store/vec4 v0x600000eada70_0, 0, 1;
    %jmp T_400;
    .thread T_400;
    .scope S_0x7fab8b90feb0;
T_401 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eae400_0;
    %flag_set/vec4 8;
    %jmp/0 T_401.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_401.1, 8;
T_401.0 ; End of true expr.
    %load/vec4 v0x600000eae520_0;
    %flag_set/vec4 9;
    %jmp/0 T_401.2, 9;
    %load/vec4 v0x600000eae2e0_0;
    %jmp/1 T_401.3, 9;
T_401.2 ; End of true expr.
    %load/vec4 v0x600000eae490_0;
    %jmp/0 T_401.3, 9;
 ; End of false expr.
    %blend;
T_401.3;
    %jmp/0 T_401.1, 8;
 ; End of false expr.
    %blend;
T_401.1;
    %store/vec4 v0x600000eae490_0, 0, 1;
    %jmp T_401;
    .thread T_401;
    .scope S_0x7fab8b90f740;
T_402 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eaee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_402.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_402.1, 8;
T_402.0 ; End of true expr.
    %load/vec4 v0x600000eaef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_402.2, 9;
    %load/vec4 v0x600000eaed00_0;
    %jmp/1 T_402.3, 9;
T_402.2 ; End of true expr.
    %load/vec4 v0x600000eaeeb0_0;
    %jmp/0 T_402.3, 9;
 ; End of false expr.
    %blend;
T_402.3;
    %jmp/0 T_402.1, 8;
 ; End of false expr.
    %blend;
T_402.1;
    %store/vec4 v0x600000eaeeb0_0, 0, 1;
    %jmp T_402;
    .thread T_402;
    .scope S_0x7fab8b91dbb0;
T_403 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eaf840_0;
    %flag_set/vec4 8;
    %jmp/0 T_403.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_403.1, 8;
T_403.0 ; End of true expr.
    %load/vec4 v0x600000eaf960_0;
    %flag_set/vec4 9;
    %jmp/0 T_403.2, 9;
    %load/vec4 v0x600000eaf720_0;
    %jmp/1 T_403.3, 9;
T_403.2 ; End of true expr.
    %load/vec4 v0x600000eaf8d0_0;
    %jmp/0 T_403.3, 9;
 ; End of false expr.
    %blend;
T_403.3;
    %jmp/0 T_403.1, 8;
 ; End of false expr.
    %blend;
T_403.1;
    %store/vec4 v0x600000eaf8d0_0, 0, 1;
    %jmp T_403;
    .thread T_403;
    .scope S_0x7fab8b91d440;
T_404 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb02d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_404.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_404.1, 8;
T_404.0 ; End of true expr.
    %load/vec4 v0x600000eb03f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_404.2, 9;
    %load/vec4 v0x600000eb01b0_0;
    %jmp/1 T_404.3, 9;
T_404.2 ; End of true expr.
    %load/vec4 v0x600000eb0360_0;
    %jmp/0 T_404.3, 9;
 ; End of false expr.
    %blend;
T_404.3;
    %jmp/0 T_404.1, 8;
 ; End of false expr.
    %blend;
T_404.1;
    %store/vec4 v0x600000eb0360_0, 0, 1;
    %jmp T_404;
    .thread T_404;
    .scope S_0x7fab8b91ccd0;
T_405 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb0cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_405.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_405.1, 8;
T_405.0 ; End of true expr.
    %load/vec4 v0x600000eb0e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_405.2, 9;
    %load/vec4 v0x600000eb0bd0_0;
    %jmp/1 T_405.3, 9;
T_405.2 ; End of true expr.
    %load/vec4 v0x600000eb0d80_0;
    %jmp/0 T_405.3, 9;
 ; End of false expr.
    %blend;
T_405.3;
    %jmp/0 T_405.1, 8;
 ; End of false expr.
    %blend;
T_405.1;
    %store/vec4 v0x600000eb0d80_0, 0, 1;
    %jmp T_405;
    .thread T_405;
    .scope S_0x7fab8b91c560;
T_406 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb1710_0;
    %flag_set/vec4 8;
    %jmp/0 T_406.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_406.1, 8;
T_406.0 ; End of true expr.
    %load/vec4 v0x600000eb1830_0;
    %flag_set/vec4 9;
    %jmp/0 T_406.2, 9;
    %load/vec4 v0x600000eb15f0_0;
    %jmp/1 T_406.3, 9;
T_406.2 ; End of true expr.
    %load/vec4 v0x600000eb17a0_0;
    %jmp/0 T_406.3, 9;
 ; End of false expr.
    %blend;
T_406.3;
    %jmp/0 T_406.1, 8;
 ; End of false expr.
    %blend;
T_406.1;
    %store/vec4 v0x600000eb17a0_0, 0, 1;
    %jmp T_406;
    .thread T_406;
    .scope S_0x7fab8b91bdf0;
T_407 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb2130_0;
    %flag_set/vec4 8;
    %jmp/0 T_407.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_407.1, 8;
T_407.0 ; End of true expr.
    %load/vec4 v0x600000eb2250_0;
    %flag_set/vec4 9;
    %jmp/0 T_407.2, 9;
    %load/vec4 v0x600000eb2010_0;
    %jmp/1 T_407.3, 9;
T_407.2 ; End of true expr.
    %load/vec4 v0x600000eb21c0_0;
    %jmp/0 T_407.3, 9;
 ; End of false expr.
    %blend;
T_407.3;
    %jmp/0 T_407.1, 8;
 ; End of false expr.
    %blend;
T_407.1;
    %store/vec4 v0x600000eb21c0_0, 0, 1;
    %jmp T_407;
    .thread T_407;
    .scope S_0x7fab8b91b680;
T_408 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb2b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_408.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_408.1, 8;
T_408.0 ; End of true expr.
    %load/vec4 v0x600000eb2c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_408.2, 9;
    %load/vec4 v0x600000eb2a30_0;
    %jmp/1 T_408.3, 9;
T_408.2 ; End of true expr.
    %load/vec4 v0x600000eb2be0_0;
    %jmp/0 T_408.3, 9;
 ; End of false expr.
    %blend;
T_408.3;
    %jmp/0 T_408.1, 8;
 ; End of false expr.
    %blend;
T_408.1;
    %store/vec4 v0x600000eb2be0_0, 0, 1;
    %jmp T_408;
    .thread T_408;
    .scope S_0x7fab8b91af10;
T_409 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb3570_0;
    %flag_set/vec4 8;
    %jmp/0 T_409.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_409.1, 8;
T_409.0 ; End of true expr.
    %load/vec4 v0x600000eb3690_0;
    %flag_set/vec4 9;
    %jmp/0 T_409.2, 9;
    %load/vec4 v0x600000eb3450_0;
    %jmp/1 T_409.3, 9;
T_409.2 ; End of true expr.
    %load/vec4 v0x600000eb3600_0;
    %jmp/0 T_409.3, 9;
 ; End of false expr.
    %blend;
T_409.3;
    %jmp/0 T_409.1, 8;
 ; End of false expr.
    %blend;
T_409.1;
    %store/vec4 v0x600000eb3600_0, 0, 1;
    %jmp T_409;
    .thread T_409;
    .scope S_0x7fab8b91a7a0;
T_410 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb4000_0;
    %flag_set/vec4 8;
    %jmp/0 T_410.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_410.1, 8;
T_410.0 ; End of true expr.
    %load/vec4 v0x600000eb4120_0;
    %flag_set/vec4 9;
    %jmp/0 T_410.2, 9;
    %load/vec4 v0x600000eb3e70_0;
    %jmp/1 T_410.3, 9;
T_410.2 ; End of true expr.
    %load/vec4 v0x600000eb4090_0;
    %jmp/0 T_410.3, 9;
 ; End of false expr.
    %blend;
T_410.3;
    %jmp/0 T_410.1, 8;
 ; End of false expr.
    %blend;
T_410.1;
    %store/vec4 v0x600000eb4090_0, 0, 1;
    %jmp T_410;
    .thread T_410;
    .scope S_0x7fab8b91a030;
T_411 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb4a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_411.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_411.1, 8;
T_411.0 ; End of true expr.
    %load/vec4 v0x600000eb4b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_411.2, 9;
    %load/vec4 v0x600000eb4900_0;
    %jmp/1 T_411.3, 9;
T_411.2 ; End of true expr.
    %load/vec4 v0x600000eb4ab0_0;
    %jmp/0 T_411.3, 9;
 ; End of false expr.
    %blend;
T_411.3;
    %jmp/0 T_411.1, 8;
 ; End of false expr.
    %blend;
T_411.1;
    %store/vec4 v0x600000eb4ab0_0, 0, 1;
    %jmp T_411;
    .thread T_411;
    .scope S_0x7fab8b918270;
T_412 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb62e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_412.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_412.1, 8;
T_412.0 ; End of true expr.
    %load/vec4 v0x600000eb6400_0;
    %flag_set/vec4 9;
    %jmp/0 T_412.2, 9;
    %load/vec4 v0x600000eb61c0_0;
    %jmp/1 T_412.3, 9;
T_412.2 ; End of true expr.
    %load/vec4 v0x600000eb6370_0;
    %jmp/0 T_412.3, 9;
 ; End of false expr.
    %blend;
T_412.3;
    %jmp/0 T_412.1, 8;
 ; End of false expr.
    %blend;
T_412.1;
    %store/vec4 v0x600000eb6370_0, 0, 1;
    %jmp T_412;
    .thread T_412;
    .scope S_0x7fab8b917b00;
T_413 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb6d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_413.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_413.1, 8;
T_413.0 ; End of true expr.
    %load/vec4 v0x600000eb6e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_413.2, 9;
    %load/vec4 v0x600000eb6be0_0;
    %jmp/1 T_413.3, 9;
T_413.2 ; End of true expr.
    %load/vec4 v0x600000eb6d90_0;
    %jmp/0 T_413.3, 9;
 ; End of false expr.
    %blend;
T_413.3;
    %jmp/0 T_413.1, 8;
 ; End of false expr.
    %blend;
T_413.1;
    %store/vec4 v0x600000eb6d90_0, 0, 1;
    %jmp T_413;
    .thread T_413;
    .scope S_0x7fab8b917390;
T_414 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb7720_0;
    %flag_set/vec4 8;
    %jmp/0 T_414.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_414.1, 8;
T_414.0 ; End of true expr.
    %load/vec4 v0x600000eb7840_0;
    %flag_set/vec4 9;
    %jmp/0 T_414.2, 9;
    %load/vec4 v0x600000eb7600_0;
    %jmp/1 T_414.3, 9;
T_414.2 ; End of true expr.
    %load/vec4 v0x600000eb77b0_0;
    %jmp/0 T_414.3, 9;
 ; End of false expr.
    %blend;
T_414.3;
    %jmp/0 T_414.1, 8;
 ; End of false expr.
    %blend;
T_414.1;
    %store/vec4 v0x600000eb77b0_0, 0, 1;
    %jmp T_414;
    .thread T_414;
    .scope S_0x7fab8b916c20;
T_415 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb81b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_415.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_415.1, 8;
T_415.0 ; End of true expr.
    %load/vec4 v0x600000eb82d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_415.2, 9;
    %load/vec4 v0x600000eb8090_0;
    %jmp/1 T_415.3, 9;
T_415.2 ; End of true expr.
    %load/vec4 v0x600000eb8240_0;
    %jmp/0 T_415.3, 9;
 ; End of false expr.
    %blend;
T_415.3;
    %jmp/0 T_415.1, 8;
 ; End of false expr.
    %blend;
T_415.1;
    %store/vec4 v0x600000eb8240_0, 0, 1;
    %jmp T_415;
    .thread T_415;
    .scope S_0x7fab8b90e640;
T_416 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb8bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_416.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_416.1, 8;
T_416.0 ; End of true expr.
    %load/vec4 v0x600000eb8cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_416.2, 9;
    %load/vec4 v0x600000eb8ab0_0;
    %jmp/1 T_416.3, 9;
T_416.2 ; End of true expr.
    %load/vec4 v0x600000eb8c60_0;
    %jmp/0 T_416.3, 9;
 ; End of false expr.
    %blend;
T_416.3;
    %jmp/0 T_416.1, 8;
 ; End of false expr.
    %blend;
T_416.1;
    %store/vec4 v0x600000eb8c60_0, 0, 1;
    %jmp T_416;
    .thread T_416;
    .scope S_0x7fab8b90ded0;
T_417 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eb95f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_417.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_417.1, 8;
T_417.0 ; End of true expr.
    %load/vec4 v0x600000eb9710_0;
    %flag_set/vec4 9;
    %jmp/0 T_417.2, 9;
    %load/vec4 v0x600000eb94d0_0;
    %jmp/1 T_417.3, 9;
T_417.2 ; End of true expr.
    %load/vec4 v0x600000eb9680_0;
    %jmp/0 T_417.3, 9;
 ; End of false expr.
    %blend;
T_417.3;
    %jmp/0 T_417.1, 8;
 ; End of false expr.
    %blend;
T_417.1;
    %store/vec4 v0x600000eb9680_0, 0, 1;
    %jmp T_417;
    .thread T_417;
    .scope S_0x7fab8b90d760;
T_418 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eba010_0;
    %flag_set/vec4 8;
    %jmp/0 T_418.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_418.1, 8;
T_418.0 ; End of true expr.
    %load/vec4 v0x600000eba130_0;
    %flag_set/vec4 9;
    %jmp/0 T_418.2, 9;
    %load/vec4 v0x600000eb9ef0_0;
    %jmp/1 T_418.3, 9;
T_418.2 ; End of true expr.
    %load/vec4 v0x600000eba0a0_0;
    %jmp/0 T_418.3, 9;
 ; End of false expr.
    %blend;
T_418.3;
    %jmp/0 T_418.1, 8;
 ; End of false expr.
    %blend;
T_418.1;
    %store/vec4 v0x600000eba0a0_0, 0, 1;
    %jmp T_418;
    .thread T_418;
    .scope S_0x7fab8b90cff0;
T_419 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebaa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_419.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_419.1, 8;
T_419.0 ; End of true expr.
    %load/vec4 v0x600000ebab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_419.2, 9;
    %load/vec4 v0x600000eba910_0;
    %jmp/1 T_419.3, 9;
T_419.2 ; End of true expr.
    %load/vec4 v0x600000ebaac0_0;
    %jmp/0 T_419.3, 9;
 ; End of false expr.
    %blend;
T_419.3;
    %jmp/0 T_419.1, 8;
 ; End of false expr.
    %blend;
T_419.1;
    %store/vec4 v0x600000ebaac0_0, 0, 1;
    %jmp T_419;
    .thread T_419;
    .scope S_0x7fab8b90c880;
T_420 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebb450_0;
    %flag_set/vec4 8;
    %jmp/0 T_420.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_420.1, 8;
T_420.0 ; End of true expr.
    %load/vec4 v0x600000ebb570_0;
    %flag_set/vec4 9;
    %jmp/0 T_420.2, 9;
    %load/vec4 v0x600000ebb330_0;
    %jmp/1 T_420.3, 9;
T_420.2 ; End of true expr.
    %load/vec4 v0x600000ebb4e0_0;
    %jmp/0 T_420.3, 9;
 ; End of false expr.
    %blend;
T_420.3;
    %jmp/0 T_420.1, 8;
 ; End of false expr.
    %blend;
T_420.1;
    %store/vec4 v0x600000ebb4e0_0, 0, 1;
    %jmp T_420;
    .thread T_420;
    .scope S_0x7fab8b90c110;
T_421 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebbe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_421.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_421.1, 8;
T_421.0 ; End of true expr.
    %load/vec4 v0x600000ebc000_0;
    %flag_set/vec4 9;
    %jmp/0 T_421.2, 9;
    %load/vec4 v0x600000ebbd50_0;
    %jmp/1 T_421.3, 9;
T_421.2 ; End of true expr.
    %load/vec4 v0x600000ebbf00_0;
    %jmp/0 T_421.3, 9;
 ; End of false expr.
    %blend;
T_421.3;
    %jmp/0 T_421.1, 8;
 ; End of false expr.
    %blend;
T_421.1;
    %store/vec4 v0x600000ebbf00_0, 0, 1;
    %jmp T_421;
    .thread T_421;
    .scope S_0x7fab8b90b9a0;
T_422 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebc900_0;
    %flag_set/vec4 8;
    %jmp/0 T_422.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_422.1, 8;
T_422.0 ; End of true expr.
    %load/vec4 v0x600000ebca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_422.2, 9;
    %load/vec4 v0x600000ebc7e0_0;
    %jmp/1 T_422.3, 9;
T_422.2 ; End of true expr.
    %load/vec4 v0x600000ebc990_0;
    %jmp/0 T_422.3, 9;
 ; End of false expr.
    %blend;
T_422.3;
    %jmp/0 T_422.1, 8;
 ; End of false expr.
    %blend;
T_422.1;
    %store/vec4 v0x600000ebc990_0, 0, 1;
    %jmp T_422;
    .thread T_422;
    .scope S_0x7fab8b90b230;
T_423 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebd320_0;
    %flag_set/vec4 8;
    %jmp/0 T_423.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_423.1, 8;
T_423.0 ; End of true expr.
    %load/vec4 v0x600000ebd440_0;
    %flag_set/vec4 9;
    %jmp/0 T_423.2, 9;
    %load/vec4 v0x600000ebd200_0;
    %jmp/1 T_423.3, 9;
T_423.2 ; End of true expr.
    %load/vec4 v0x600000ebd3b0_0;
    %jmp/0 T_423.3, 9;
 ; End of false expr.
    %blend;
T_423.3;
    %jmp/0 T_423.1, 8;
 ; End of false expr.
    %blend;
T_423.1;
    %store/vec4 v0x600000ebd3b0_0, 0, 1;
    %jmp T_423;
    .thread T_423;
    .scope S_0x7fab8b90aac0;
T_424 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebdd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_424.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_424.1, 8;
T_424.0 ; End of true expr.
    %load/vec4 v0x600000ebde60_0;
    %flag_set/vec4 9;
    %jmp/0 T_424.2, 9;
    %load/vec4 v0x600000ebdc20_0;
    %jmp/1 T_424.3, 9;
T_424.2 ; End of true expr.
    %load/vec4 v0x600000ebddd0_0;
    %jmp/0 T_424.3, 9;
 ; End of false expr.
    %blend;
T_424.3;
    %jmp/0 T_424.1, 8;
 ; End of false expr.
    %blend;
T_424.1;
    %store/vec4 v0x600000ebddd0_0, 0, 1;
    %jmp T_424;
    .thread T_424;
    .scope S_0x7fab8b90a350;
T_425 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebe760_0;
    %flag_set/vec4 8;
    %jmp/0 T_425.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_425.1, 8;
T_425.0 ; End of true expr.
    %load/vec4 v0x600000ebe880_0;
    %flag_set/vec4 9;
    %jmp/0 T_425.2, 9;
    %load/vec4 v0x600000ebe640_0;
    %jmp/1 T_425.3, 9;
T_425.2 ; End of true expr.
    %load/vec4 v0x600000ebe7f0_0;
    %jmp/0 T_425.3, 9;
 ; End of false expr.
    %blend;
T_425.3;
    %jmp/0 T_425.1, 8;
 ; End of false expr.
    %blend;
T_425.1;
    %store/vec4 v0x600000ebe7f0_0, 0, 1;
    %jmp T_425;
    .thread T_425;
    .scope S_0x7fab8b909be0;
T_426 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebf180_0;
    %flag_set/vec4 8;
    %jmp/0 T_426.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_426.1, 8;
T_426.0 ; End of true expr.
    %load/vec4 v0x600000ebf2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_426.2, 9;
    %load/vec4 v0x600000ebf060_0;
    %jmp/1 T_426.3, 9;
T_426.2 ; End of true expr.
    %load/vec4 v0x600000ebf210_0;
    %jmp/0 T_426.3, 9;
 ; End of false expr.
    %blend;
T_426.3;
    %jmp/0 T_426.1, 8;
 ; End of false expr.
    %blend;
T_426.1;
    %store/vec4 v0x600000ebf210_0, 0, 1;
    %jmp T_426;
    .thread T_426;
    .scope S_0x7fab8b909470;
T_427 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ebfba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_427.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_427.1, 8;
T_427.0 ; End of true expr.
    %load/vec4 v0x600000ebfcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_427.2, 9;
    %load/vec4 v0x600000ebfa80_0;
    %jmp/1 T_427.3, 9;
T_427.2 ; End of true expr.
    %load/vec4 v0x600000ebfc30_0;
    %jmp/0 T_427.3, 9;
 ; End of false expr.
    %blend;
T_427.3;
    %jmp/0 T_427.1, 8;
 ; End of false expr.
    %blend;
T_427.1;
    %store/vec4 v0x600000ebfc30_0, 0, 1;
    %jmp T_427;
    .thread T_427;
    .scope S_0x7fab8b97ab80;
T_428 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e959e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_428.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_428.1, 8;
T_428.0 ; End of true expr.
    %load/vec4 v0x600000e95b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_428.2, 9;
    %load/vec4 v0x600000e958c0_0;
    %jmp/1 T_428.3, 9;
T_428.2 ; End of true expr.
    %load/vec4 v0x600000e95a70_0;
    %jmp/0 T_428.3, 9;
 ; End of false expr.
    %blend;
T_428.3;
    %jmp/0 T_428.1, 8;
 ; End of false expr.
    %blend;
T_428.1;
    %store/vec4 v0x600000e95a70_0, 0, 1;
    %jmp T_428;
    .thread T_428;
    .scope S_0x7fab8b97a410;
T_429 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e96400_0;
    %flag_set/vec4 8;
    %jmp/0 T_429.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_429.1, 8;
T_429.0 ; End of true expr.
    %load/vec4 v0x600000e96520_0;
    %flag_set/vec4 9;
    %jmp/0 T_429.2, 9;
    %load/vec4 v0x600000e962e0_0;
    %jmp/1 T_429.3, 9;
T_429.2 ; End of true expr.
    %load/vec4 v0x600000e96490_0;
    %jmp/0 T_429.3, 9;
 ; End of false expr.
    %blend;
T_429.3;
    %jmp/0 T_429.1, 8;
 ; End of false expr.
    %blend;
T_429.1;
    %store/vec4 v0x600000e96490_0, 0, 1;
    %jmp T_429;
    .thread T_429;
    .scope S_0x7fab8b979ca0;
T_430 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e96e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_430.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_430.1, 8;
T_430.0 ; End of true expr.
    %load/vec4 v0x600000e96f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_430.2, 9;
    %load/vec4 v0x600000e96d00_0;
    %jmp/1 T_430.3, 9;
T_430.2 ; End of true expr.
    %load/vec4 v0x600000e96eb0_0;
    %jmp/0 T_430.3, 9;
 ; End of false expr.
    %blend;
T_430.3;
    %jmp/0 T_430.1, 8;
 ; End of false expr.
    %blend;
T_430.1;
    %store/vec4 v0x600000e96eb0_0, 0, 1;
    %jmp T_430;
    .thread T_430;
    .scope S_0x7fab8b979530;
T_431 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e97840_0;
    %flag_set/vec4 8;
    %jmp/0 T_431.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_431.1, 8;
T_431.0 ; End of true expr.
    %load/vec4 v0x600000e97960_0;
    %flag_set/vec4 9;
    %jmp/0 T_431.2, 9;
    %load/vec4 v0x600000e97720_0;
    %jmp/1 T_431.3, 9;
T_431.2 ; End of true expr.
    %load/vec4 v0x600000e978d0_0;
    %jmp/0 T_431.3, 9;
 ; End of false expr.
    %blend;
T_431.3;
    %jmp/0 T_431.1, 8;
 ; End of false expr.
    %blend;
T_431.1;
    %store/vec4 v0x600000e978d0_0, 0, 1;
    %jmp T_431;
    .thread T_431;
    .scope S_0x7fab8b905e40;
T_432 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e982d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_432.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_432.1, 8;
T_432.0 ; End of true expr.
    %load/vec4 v0x600000e983f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_432.2, 9;
    %load/vec4 v0x600000e981b0_0;
    %jmp/1 T_432.3, 9;
T_432.2 ; End of true expr.
    %load/vec4 v0x600000e98360_0;
    %jmp/0 T_432.3, 9;
 ; End of false expr.
    %blend;
T_432.3;
    %jmp/0 T_432.1, 8;
 ; End of false expr.
    %blend;
T_432.1;
    %store/vec4 v0x600000e98360_0, 0, 1;
    %jmp T_432;
    .thread T_432;
    .scope S_0x7fab8b904f60;
T_433 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e98cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_433.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_433.1, 8;
T_433.0 ; End of true expr.
    %load/vec4 v0x600000e98e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_433.2, 9;
    %load/vec4 v0x600000e98bd0_0;
    %jmp/1 T_433.3, 9;
T_433.2 ; End of true expr.
    %load/vec4 v0x600000e98d80_0;
    %jmp/0 T_433.3, 9;
 ; End of false expr.
    %blend;
T_433.3;
    %jmp/0 T_433.1, 8;
 ; End of false expr.
    %blend;
T_433.1;
    %store/vec4 v0x600000e98d80_0, 0, 1;
    %jmp T_433;
    .thread T_433;
    .scope S_0x7fab8b904080;
T_434 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e99710_0;
    %flag_set/vec4 8;
    %jmp/0 T_434.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_434.1, 8;
T_434.0 ; End of true expr.
    %load/vec4 v0x600000e99830_0;
    %flag_set/vec4 9;
    %jmp/0 T_434.2, 9;
    %load/vec4 v0x600000e995f0_0;
    %jmp/1 T_434.3, 9;
T_434.2 ; End of true expr.
    %load/vec4 v0x600000e997a0_0;
    %jmp/0 T_434.3, 9;
 ; End of false expr.
    %blend;
T_434.3;
    %jmp/0 T_434.1, 8;
 ; End of false expr.
    %blend;
T_434.1;
    %store/vec4 v0x600000e997a0_0, 0, 1;
    %jmp T_434;
    .thread T_434;
    .scope S_0x7fab8b906d80;
T_435 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9a130_0;
    %flag_set/vec4 8;
    %jmp/0 T_435.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_435.1, 8;
T_435.0 ; End of true expr.
    %load/vec4 v0x600000e9a250_0;
    %flag_set/vec4 9;
    %jmp/0 T_435.2, 9;
    %load/vec4 v0x600000e9a010_0;
    %jmp/1 T_435.3, 9;
T_435.2 ; End of true expr.
    %load/vec4 v0x600000e9a1c0_0;
    %jmp/0 T_435.3, 9;
 ; End of false expr.
    %blend;
T_435.3;
    %jmp/0 T_435.1, 8;
 ; End of false expr.
    %blend;
T_435.1;
    %store/vec4 v0x600000e9a1c0_0, 0, 1;
    %jmp T_435;
    .thread T_435;
    .scope S_0x7fab8b91e160;
T_436 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9ab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_436.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_436.1, 8;
T_436.0 ; End of true expr.
    %load/vec4 v0x600000e9ac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_436.2, 9;
    %load/vec4 v0x600000e9aa30_0;
    %jmp/1 T_436.3, 9;
T_436.2 ; End of true expr.
    %load/vec4 v0x600000e9abe0_0;
    %jmp/0 T_436.3, 9;
 ; End of false expr.
    %blend;
T_436.3;
    %jmp/0 T_436.1, 8;
 ; End of false expr.
    %blend;
T_436.1;
    %store/vec4 v0x600000e9abe0_0, 0, 1;
    %jmp T_436;
    .thread T_436;
    .scope S_0x7fab8b974d50;
T_437 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9b570_0;
    %flag_set/vec4 8;
    %jmp/0 T_437.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_437.1, 8;
T_437.0 ; End of true expr.
    %load/vec4 v0x600000e9b690_0;
    %flag_set/vec4 9;
    %jmp/0 T_437.2, 9;
    %load/vec4 v0x600000e9b450_0;
    %jmp/1 T_437.3, 9;
T_437.2 ; End of true expr.
    %load/vec4 v0x600000e9b600_0;
    %jmp/0 T_437.3, 9;
 ; End of false expr.
    %blend;
T_437.3;
    %jmp/0 T_437.1, 8;
 ; End of false expr.
    %blend;
T_437.1;
    %store/vec4 v0x600000e9b600_0, 0, 1;
    %jmp T_437;
    .thread T_437;
    .scope S_0x7fab8b982830;
T_438 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9c000_0;
    %flag_set/vec4 8;
    %jmp/0 T_438.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_438.1, 8;
T_438.0 ; End of true expr.
    %load/vec4 v0x600000e9c120_0;
    %flag_set/vec4 9;
    %jmp/0 T_438.2, 9;
    %load/vec4 v0x600000e9be70_0;
    %jmp/1 T_438.3, 9;
T_438.2 ; End of true expr.
    %load/vec4 v0x600000e9c090_0;
    %jmp/0 T_438.3, 9;
 ; End of false expr.
    %blend;
T_438.3;
    %jmp/0 T_438.1, 8;
 ; End of false expr.
    %blend;
T_438.1;
    %store/vec4 v0x600000e9c090_0, 0, 1;
    %jmp T_438;
    .thread T_438;
    .scope S_0x7fab8b966210;
T_439 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9ca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_439.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_439.1, 8;
T_439.0 ; End of true expr.
    %load/vec4 v0x600000e9cb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_439.2, 9;
    %load/vec4 v0x600000e9c900_0;
    %jmp/1 T_439.3, 9;
T_439.2 ; End of true expr.
    %load/vec4 v0x600000e9cab0_0;
    %jmp/0 T_439.3, 9;
 ; End of false expr.
    %blend;
T_439.3;
    %jmp/0 T_439.1, 8;
 ; End of false expr.
    %blend;
T_439.1;
    %store/vec4 v0x600000e9cab0_0, 0, 1;
    %jmp T_439;
    .thread T_439;
    .scope S_0x7fab8b9664f0;
T_440 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9d440_0;
    %flag_set/vec4 8;
    %jmp/0 T_440.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_440.1, 8;
T_440.0 ; End of true expr.
    %load/vec4 v0x600000e9d560_0;
    %flag_set/vec4 9;
    %jmp/0 T_440.2, 9;
    %load/vec4 v0x600000e9d320_0;
    %jmp/1 T_440.3, 9;
T_440.2 ; End of true expr.
    %load/vec4 v0x600000e9d4d0_0;
    %jmp/0 T_440.3, 9;
 ; End of false expr.
    %blend;
T_440.3;
    %jmp/0 T_440.1, 8;
 ; End of false expr.
    %blend;
T_440.1;
    %store/vec4 v0x600000e9d4d0_0, 0, 1;
    %jmp T_440;
    .thread T_440;
    .scope S_0x7fab8b965660;
T_441 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9de60_0;
    %flag_set/vec4 8;
    %jmp/0 T_441.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_441.1, 8;
T_441.0 ; End of true expr.
    %load/vec4 v0x600000e9df80_0;
    %flag_set/vec4 9;
    %jmp/0 T_441.2, 9;
    %load/vec4 v0x600000e9dd40_0;
    %jmp/1 T_441.3, 9;
T_441.2 ; End of true expr.
    %load/vec4 v0x600000e9def0_0;
    %jmp/0 T_441.3, 9;
 ; End of false expr.
    %blend;
T_441.3;
    %jmp/0 T_441.1, 8;
 ; End of false expr.
    %blend;
T_441.1;
    %store/vec4 v0x600000e9def0_0, 0, 1;
    %jmp T_441;
    .thread T_441;
    .scope S_0x7fab8b965940;
T_442 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9e880_0;
    %flag_set/vec4 8;
    %jmp/0 T_442.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_442.1, 8;
T_442.0 ; End of true expr.
    %load/vec4 v0x600000e9e9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_442.2, 9;
    %load/vec4 v0x600000e9e760_0;
    %jmp/1 T_442.3, 9;
T_442.2 ; End of true expr.
    %load/vec4 v0x600000e9e910_0;
    %jmp/0 T_442.3, 9;
 ; End of false expr.
    %blend;
T_442.3;
    %jmp/0 T_442.1, 8;
 ; End of false expr.
    %blend;
T_442.1;
    %store/vec4 v0x600000e9e910_0, 0, 1;
    %jmp T_442;
    .thread T_442;
    .scope S_0x7fab8b963df0;
T_443 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e9f2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_443.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_443.1, 8;
T_443.0 ; End of true expr.
    %load/vec4 v0x600000e9f3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_443.2, 9;
    %load/vec4 v0x600000e9f180_0;
    %jmp/1 T_443.3, 9;
T_443.2 ; End of true expr.
    %load/vec4 v0x600000e9f330_0;
    %jmp/0 T_443.3, 9;
 ; End of false expr.
    %blend;
T_443.3;
    %jmp/0 T_443.1, 8;
 ; End of false expr.
    %blend;
T_443.1;
    %store/vec4 v0x600000e9f330_0, 0, 1;
    %jmp T_443;
    .thread T_443;
    .scope S_0x7fab8b977550;
T_444 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8b210_0;
    %flag_set/vec4 8;
    %jmp/0 T_444.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_444.1, 8;
T_444.0 ; End of true expr.
    %load/vec4 v0x600000e8b330_0;
    %flag_set/vec4 9;
    %jmp/0 T_444.2, 9;
    %load/vec4 v0x600000e8b0f0_0;
    %jmp/1 T_444.3, 9;
T_444.2 ; End of true expr.
    %load/vec4 v0x600000e8b2a0_0;
    %jmp/0 T_444.3, 9;
 ; End of false expr.
    %blend;
T_444.3;
    %jmp/0 T_444.1, 8;
 ; End of false expr.
    %blend;
T_444.1;
    %store/vec4 v0x600000e8b2a0_0, 0, 1;
    %jmp T_444;
    .thread T_444;
    .scope S_0x7fab8b976de0;
T_445 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8bc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_445.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_445.1, 8;
T_445.0 ; End of true expr.
    %load/vec4 v0x600000e8bd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_445.2, 9;
    %load/vec4 v0x600000e8bb10_0;
    %jmp/1 T_445.3, 9;
T_445.2 ; End of true expr.
    %load/vec4 v0x600000e8bcc0_0;
    %jmp/0 T_445.3, 9;
 ; End of false expr.
    %blend;
T_445.3;
    %jmp/0 T_445.1, 8;
 ; End of false expr.
    %blend;
T_445.1;
    %store/vec4 v0x600000e8bcc0_0, 0, 1;
    %jmp T_445;
    .thread T_445;
    .scope S_0x7fab8b976670;
T_446 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8c6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_446.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_446.1, 8;
T_446.0 ; End of true expr.
    %load/vec4 v0x600000e8c7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_446.2, 9;
    %load/vec4 v0x600000e8c5a0_0;
    %jmp/1 T_446.3, 9;
T_446.2 ; End of true expr.
    %load/vec4 v0x600000e8c750_0;
    %jmp/0 T_446.3, 9;
 ; End of false expr.
    %blend;
T_446.3;
    %jmp/0 T_446.1, 8;
 ; End of false expr.
    %blend;
T_446.1;
    %store/vec4 v0x600000e8c750_0, 0, 1;
    %jmp T_446;
    .thread T_446;
    .scope S_0x7fab8b975f00;
T_447 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8d0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_447.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_447.1, 8;
T_447.0 ; End of true expr.
    %load/vec4 v0x600000e8d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_447.2, 9;
    %load/vec4 v0x600000e8cfc0_0;
    %jmp/1 T_447.3, 9;
T_447.2 ; End of true expr.
    %load/vec4 v0x600000e8d170_0;
    %jmp/0 T_447.3, 9;
 ; End of false expr.
    %blend;
T_447.3;
    %jmp/0 T_447.1, 8;
 ; End of false expr.
    %blend;
T_447.1;
    %store/vec4 v0x600000e8d170_0, 0, 1;
    %jmp T_447;
    .thread T_447;
    .scope S_0x7fab8b975790;
T_448 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_448.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_448.1, 8;
T_448.0 ; End of true expr.
    %load/vec4 v0x600000e8dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_448.2, 9;
    %load/vec4 v0x600000e8d9e0_0;
    %jmp/1 T_448.3, 9;
T_448.2 ; End of true expr.
    %load/vec4 v0x600000e8db90_0;
    %jmp/0 T_448.3, 9;
 ; End of false expr.
    %blend;
T_448.3;
    %jmp/0 T_448.1, 8;
 ; End of false expr.
    %blend;
T_448.1;
    %store/vec4 v0x600000e8db90_0, 0, 1;
    %jmp T_448;
    .thread T_448;
    .scope S_0x7fab8b975020;
T_449 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8e520_0;
    %flag_set/vec4 8;
    %jmp/0 T_449.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_449.1, 8;
T_449.0 ; End of true expr.
    %load/vec4 v0x600000e8e640_0;
    %flag_set/vec4 9;
    %jmp/0 T_449.2, 9;
    %load/vec4 v0x600000e8e400_0;
    %jmp/1 T_449.3, 9;
T_449.2 ; End of true expr.
    %load/vec4 v0x600000e8e5b0_0;
    %jmp/0 T_449.3, 9;
 ; End of false expr.
    %blend;
T_449.3;
    %jmp/0 T_449.1, 8;
 ; End of false expr.
    %blend;
T_449.1;
    %store/vec4 v0x600000e8e5b0_0, 0, 1;
    %jmp T_449;
    .thread T_449;
    .scope S_0x7fab8b980190;
T_450 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8ef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_450.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_450.1, 8;
T_450.0 ; End of true expr.
    %load/vec4 v0x600000e8f060_0;
    %flag_set/vec4 9;
    %jmp/0 T_450.2, 9;
    %load/vec4 v0x600000e8ee20_0;
    %jmp/1 T_450.3, 9;
T_450.2 ; End of true expr.
    %load/vec4 v0x600000e8efd0_0;
    %jmp/0 T_450.3, 9;
 ; End of false expr.
    %blend;
T_450.3;
    %jmp/0 T_450.1, 8;
 ; End of false expr.
    %blend;
T_450.1;
    %store/vec4 v0x600000e8efd0_0, 0, 1;
    %jmp T_450;
    .thread T_450;
    .scope S_0x7fab8b97fa20;
T_451 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e8f960_0;
    %flag_set/vec4 8;
    %jmp/0 T_451.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_451.1, 8;
T_451.0 ; End of true expr.
    %load/vec4 v0x600000e8fa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_451.2, 9;
    %load/vec4 v0x600000e8f840_0;
    %jmp/1 T_451.3, 9;
T_451.2 ; End of true expr.
    %load/vec4 v0x600000e8f9f0_0;
    %jmp/0 T_451.3, 9;
 ; End of false expr.
    %blend;
T_451.3;
    %jmp/0 T_451.1, 8;
 ; End of false expr.
    %blend;
T_451.1;
    %store/vec4 v0x600000e8f9f0_0, 0, 1;
    %jmp T_451;
    .thread T_451;
    .scope S_0x7fab8b97f2b0;
T_452 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e903f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_452.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_452.1, 8;
T_452.0 ; End of true expr.
    %load/vec4 v0x600000e90510_0;
    %flag_set/vec4 9;
    %jmp/0 T_452.2, 9;
    %load/vec4 v0x600000e902d0_0;
    %jmp/1 T_452.3, 9;
T_452.2 ; End of true expr.
    %load/vec4 v0x600000e90480_0;
    %jmp/0 T_452.3, 9;
 ; End of false expr.
    %blend;
T_452.3;
    %jmp/0 T_452.1, 8;
 ; End of false expr.
    %blend;
T_452.1;
    %store/vec4 v0x600000e90480_0, 0, 1;
    %jmp T_452;
    .thread T_452;
    .scope S_0x7fab8b97eb40;
T_453 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e90e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_453.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_453.1, 8;
T_453.0 ; End of true expr.
    %load/vec4 v0x600000e90f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_453.2, 9;
    %load/vec4 v0x600000e90cf0_0;
    %jmp/1 T_453.3, 9;
T_453.2 ; End of true expr.
    %load/vec4 v0x600000e90ea0_0;
    %jmp/0 T_453.3, 9;
 ; End of false expr.
    %blend;
T_453.3;
    %jmp/0 T_453.1, 8;
 ; End of false expr.
    %blend;
T_453.1;
    %store/vec4 v0x600000e90ea0_0, 0, 1;
    %jmp T_453;
    .thread T_453;
    .scope S_0x7fab8b97e3d0;
T_454 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e91830_0;
    %flag_set/vec4 8;
    %jmp/0 T_454.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_454.1, 8;
T_454.0 ; End of true expr.
    %load/vec4 v0x600000e91950_0;
    %flag_set/vec4 9;
    %jmp/0 T_454.2, 9;
    %load/vec4 v0x600000e91710_0;
    %jmp/1 T_454.3, 9;
T_454.2 ; End of true expr.
    %load/vec4 v0x600000e918c0_0;
    %jmp/0 T_454.3, 9;
 ; End of false expr.
    %blend;
T_454.3;
    %jmp/0 T_454.1, 8;
 ; End of false expr.
    %blend;
T_454.1;
    %store/vec4 v0x600000e918c0_0, 0, 1;
    %jmp T_454;
    .thread T_454;
    .scope S_0x7fab8b97dc60;
T_455 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e92250_0;
    %flag_set/vec4 8;
    %jmp/0 T_455.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_455.1, 8;
T_455.0 ; End of true expr.
    %load/vec4 v0x600000e92370_0;
    %flag_set/vec4 9;
    %jmp/0 T_455.2, 9;
    %load/vec4 v0x600000e92130_0;
    %jmp/1 T_455.3, 9;
T_455.2 ; End of true expr.
    %load/vec4 v0x600000e922e0_0;
    %jmp/0 T_455.3, 9;
 ; End of false expr.
    %blend;
T_455.3;
    %jmp/0 T_455.1, 8;
 ; End of false expr.
    %blend;
T_455.1;
    %store/vec4 v0x600000e922e0_0, 0, 1;
    %jmp T_455;
    .thread T_455;
    .scope S_0x7fab8b97d4f0;
T_456 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e92c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_456.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_456.1, 8;
T_456.0 ; End of true expr.
    %load/vec4 v0x600000e92d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_456.2, 9;
    %load/vec4 v0x600000e92b50_0;
    %jmp/1 T_456.3, 9;
T_456.2 ; End of true expr.
    %load/vec4 v0x600000e92d00_0;
    %jmp/0 T_456.3, 9;
 ; End of false expr.
    %blend;
T_456.3;
    %jmp/0 T_456.1, 8;
 ; End of false expr.
    %blend;
T_456.1;
    %store/vec4 v0x600000e92d00_0, 0, 1;
    %jmp T_456;
    .thread T_456;
    .scope S_0x7fab8b97cd80;
T_457 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e93690_0;
    %flag_set/vec4 8;
    %jmp/0 T_457.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_457.1, 8;
T_457.0 ; End of true expr.
    %load/vec4 v0x600000e937b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_457.2, 9;
    %load/vec4 v0x600000e93570_0;
    %jmp/1 T_457.3, 9;
T_457.2 ; End of true expr.
    %load/vec4 v0x600000e93720_0;
    %jmp/0 T_457.3, 9;
 ; End of false expr.
    %blend;
T_457.3;
    %jmp/0 T_457.1, 8;
 ; End of false expr.
    %blend;
T_457.1;
    %store/vec4 v0x600000e93720_0, 0, 1;
    %jmp T_457;
    .thread T_457;
    .scope S_0x7fab8b97c610;
T_458 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e94120_0;
    %flag_set/vec4 8;
    %jmp/0 T_458.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_458.1, 8;
T_458.0 ; End of true expr.
    %load/vec4 v0x600000e94240_0;
    %flag_set/vec4 9;
    %jmp/0 T_458.2, 9;
    %load/vec4 v0x600000e94000_0;
    %jmp/1 T_458.3, 9;
T_458.2 ; End of true expr.
    %load/vec4 v0x600000e941b0_0;
    %jmp/0 T_458.3, 9;
 ; End of false expr.
    %blend;
T_458.3;
    %jmp/0 T_458.1, 8;
 ; End of false expr.
    %blend;
T_458.1;
    %store/vec4 v0x600000e941b0_0, 0, 1;
    %jmp T_458;
    .thread T_458;
    .scope S_0x7fab8b97bea0;
T_459 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e94b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_459.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_459.1, 8;
T_459.0 ; End of true expr.
    %load/vec4 v0x600000e94c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_459.2, 9;
    %load/vec4 v0x600000e94a20_0;
    %jmp/1 T_459.3, 9;
T_459.2 ; End of true expr.
    %load/vec4 v0x600000e94bd0_0;
    %jmp/0 T_459.3, 9;
 ; End of false expr.
    %blend;
T_459.3;
    %jmp/0 T_459.1, 8;
 ; End of false expr.
    %blend;
T_459.1;
    %store/vec4 v0x600000e94bd0_0, 0, 1;
    %jmp T_459;
    .thread T_459;
    .scope S_0x7fab89766ab0;
T_460 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb2c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_460.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_460.1, 8;
T_460.0 ; End of true expr.
    %load/vec4 v0x600004cb2d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_460.2, 9;
    %load/vec4 v0x600004cb2b50_0;
    %jmp/1 T_460.3, 9;
T_460.2 ; End of true expr.
    %load/vec4 v0x600004cb2d00_0;
    %jmp/0 T_460.3, 9;
 ; End of false expr.
    %blend;
T_460.3;
    %jmp/0 T_460.1, 8;
 ; End of false expr.
    %blend;
T_460.1;
    %store/vec4 v0x600004cb2d00_0, 0, 1;
    %jmp T_460;
    .thread T_460;
    .scope S_0x7fab89766d90;
T_461 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb3720_0;
    %flag_set/vec4 8;
    %jmp/0 T_461.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_461.1, 8;
T_461.0 ; End of true expr.
    %load/vec4 v0x600004cb3840_0;
    %flag_set/vec4 9;
    %jmp/0 T_461.2, 9;
    %load/vec4 v0x600004cb3600_0;
    %jmp/1 T_461.3, 9;
T_461.2 ; End of true expr.
    %load/vec4 v0x600004cb37b0_0;
    %jmp/0 T_461.3, 9;
 ; End of false expr.
    %blend;
T_461.3;
    %jmp/0 T_461.1, 8;
 ; End of false expr.
    %blend;
T_461.1;
    %store/vec4 v0x600004cb37b0_0, 0, 1;
    %jmp T_461;
    .thread T_461;
    .scope S_0x7fab89767070;
T_462 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb4240_0;
    %flag_set/vec4 8;
    %jmp/0 T_462.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_462.1, 8;
T_462.0 ; End of true expr.
    %load/vec4 v0x600004cb4360_0;
    %flag_set/vec4 9;
    %jmp/0 T_462.2, 9;
    %load/vec4 v0x600004cb4120_0;
    %jmp/1 T_462.3, 9;
T_462.2 ; End of true expr.
    %load/vec4 v0x600004cb42d0_0;
    %jmp/0 T_462.3, 9;
 ; End of false expr.
    %blend;
T_462.3;
    %jmp/0 T_462.1, 8;
 ; End of false expr.
    %blend;
T_462.1;
    %store/vec4 v0x600004cb42d0_0, 0, 1;
    %jmp T_462;
    .thread T_462;
    .scope S_0x7fab89767350;
T_463 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb4cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_463.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_463.1, 8;
T_463.0 ; End of true expr.
    %load/vec4 v0x600004cb4e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_463.2, 9;
    %load/vec4 v0x600004cb4bd0_0;
    %jmp/1 T_463.3, 9;
T_463.2 ; End of true expr.
    %load/vec4 v0x600004cb4d80_0;
    %jmp/0 T_463.3, 9;
 ; End of false expr.
    %blend;
T_463.3;
    %jmp/0 T_463.1, 8;
 ; End of false expr.
    %blend;
T_463.1;
    %store/vec4 v0x600004cb4d80_0, 0, 1;
    %jmp T_463;
    .thread T_463;
    .scope S_0x7fab89767630;
T_464 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb57a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_464.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_464.1, 8;
T_464.0 ; End of true expr.
    %load/vec4 v0x600004cb58c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_464.2, 9;
    %load/vec4 v0x600004cb5680_0;
    %jmp/1 T_464.3, 9;
T_464.2 ; End of true expr.
    %load/vec4 v0x600004cb5830_0;
    %jmp/0 T_464.3, 9;
 ; End of false expr.
    %blend;
T_464.3;
    %jmp/0 T_464.1, 8;
 ; End of false expr.
    %blend;
T_464.1;
    %store/vec4 v0x600004cb5830_0, 0, 1;
    %jmp T_464;
    .thread T_464;
    .scope S_0x7fab89767910;
T_465 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb6250_0;
    %flag_set/vec4 8;
    %jmp/0 T_465.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_465.1, 8;
T_465.0 ; End of true expr.
    %load/vec4 v0x600004cb6370_0;
    %flag_set/vec4 9;
    %jmp/0 T_465.2, 9;
    %load/vec4 v0x600004cb6130_0;
    %jmp/1 T_465.3, 9;
T_465.2 ; End of true expr.
    %load/vec4 v0x600004cb62e0_0;
    %jmp/0 T_465.3, 9;
 ; End of false expr.
    %blend;
T_465.3;
    %jmp/0 T_465.1, 8;
 ; End of false expr.
    %blend;
T_465.1;
    %store/vec4 v0x600004cb62e0_0, 0, 1;
    %jmp T_465;
    .thread T_465;
    .scope S_0x7fab89767bf0;
T_466 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb6d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_466.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_466.1, 8;
T_466.0 ; End of true expr.
    %load/vec4 v0x600004cb6e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_466.2, 9;
    %load/vec4 v0x600004cb6be0_0;
    %jmp/1 T_466.3, 9;
T_466.2 ; End of true expr.
    %load/vec4 v0x600004cb6d90_0;
    %jmp/0 T_466.3, 9;
 ; End of false expr.
    %blend;
T_466.3;
    %jmp/0 T_466.1, 8;
 ; End of false expr.
    %blend;
T_466.1;
    %store/vec4 v0x600004cb6d90_0, 0, 1;
    %jmp T_466;
    .thread T_466;
    .scope S_0x7fab89767ed0;
T_467 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb77b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_467.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_467.1, 8;
T_467.0 ; End of true expr.
    %load/vec4 v0x600004cb78d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_467.2, 9;
    %load/vec4 v0x600004cb7690_0;
    %jmp/1 T_467.3, 9;
T_467.2 ; End of true expr.
    %load/vec4 v0x600004cb7840_0;
    %jmp/0 T_467.3, 9;
 ; End of false expr.
    %blend;
T_467.3;
    %jmp/0 T_467.1, 8;
 ; End of false expr.
    %blend;
T_467.1;
    %store/vec4 v0x600004cb7840_0, 0, 1;
    %jmp T_467;
    .thread T_467;
    .scope S_0x7fab897681b0;
T_468 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb82d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_468.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_468.1, 8;
T_468.0 ; End of true expr.
    %load/vec4 v0x600004cb83f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_468.2, 9;
    %load/vec4 v0x600004cb81b0_0;
    %jmp/1 T_468.3, 9;
T_468.2 ; End of true expr.
    %load/vec4 v0x600004cb8360_0;
    %jmp/0 T_468.3, 9;
 ; End of false expr.
    %blend;
T_468.3;
    %jmp/0 T_468.1, 8;
 ; End of false expr.
    %blend;
T_468.1;
    %store/vec4 v0x600004cb8360_0, 0, 1;
    %jmp T_468;
    .thread T_468;
    .scope S_0x7fab89768890;
T_469 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb8d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_469.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_469.1, 8;
T_469.0 ; End of true expr.
    %load/vec4 v0x600004cb8ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_469.2, 9;
    %load/vec4 v0x600004cb8c60_0;
    %jmp/1 T_469.3, 9;
T_469.2 ; End of true expr.
    %load/vec4 v0x600004cb8e10_0;
    %jmp/0 T_469.3, 9;
 ; End of false expr.
    %blend;
T_469.3;
    %jmp/0 T_469.1, 8;
 ; End of false expr.
    %blend;
T_469.1;
    %store/vec4 v0x600004cb8e10_0, 0, 1;
    %jmp T_469;
    .thread T_469;
    .scope S_0x7fab89768b70;
T_470 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cb9830_0;
    %flag_set/vec4 8;
    %jmp/0 T_470.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_470.1, 8;
T_470.0 ; End of true expr.
    %load/vec4 v0x600004cb9950_0;
    %flag_set/vec4 9;
    %jmp/0 T_470.2, 9;
    %load/vec4 v0x600004cb9710_0;
    %jmp/1 T_470.3, 9;
T_470.2 ; End of true expr.
    %load/vec4 v0x600004cb98c0_0;
    %jmp/0 T_470.3, 9;
 ; End of false expr.
    %blend;
T_470.3;
    %jmp/0 T_470.1, 8;
 ; End of false expr.
    %blend;
T_470.1;
    %store/vec4 v0x600004cb98c0_0, 0, 1;
    %jmp T_470;
    .thread T_470;
    .scope S_0x7fab89768e50;
T_471 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cba2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_471.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_471.1, 8;
T_471.0 ; End of true expr.
    %load/vec4 v0x600004cba400_0;
    %flag_set/vec4 9;
    %jmp/0 T_471.2, 9;
    %load/vec4 v0x600004cba1c0_0;
    %jmp/1 T_471.3, 9;
T_471.2 ; End of true expr.
    %load/vec4 v0x600004cba370_0;
    %jmp/0 T_471.3, 9;
 ; End of false expr.
    %blend;
T_471.3;
    %jmp/0 T_471.1, 8;
 ; End of false expr.
    %blend;
T_471.1;
    %store/vec4 v0x600004cba370_0, 0, 1;
    %jmp T_471;
    .thread T_471;
    .scope S_0x7fab89769130;
T_472 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cbad90_0;
    %flag_set/vec4 8;
    %jmp/0 T_472.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_472.1, 8;
T_472.0 ; End of true expr.
    %load/vec4 v0x600004cbaeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_472.2, 9;
    %load/vec4 v0x600004cbac70_0;
    %jmp/1 T_472.3, 9;
T_472.2 ; End of true expr.
    %load/vec4 v0x600004cbae20_0;
    %jmp/0 T_472.3, 9;
 ; End of false expr.
    %blend;
T_472.3;
    %jmp/0 T_472.1, 8;
 ; End of false expr.
    %blend;
T_472.1;
    %store/vec4 v0x600004cbae20_0, 0, 1;
    %jmp T_472;
    .thread T_472;
    .scope S_0x7fab89769410;
T_473 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cbb840_0;
    %flag_set/vec4 8;
    %jmp/0 T_473.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_473.1, 8;
T_473.0 ; End of true expr.
    %load/vec4 v0x600004cbb960_0;
    %flag_set/vec4 9;
    %jmp/0 T_473.2, 9;
    %load/vec4 v0x600004cbb720_0;
    %jmp/1 T_473.3, 9;
T_473.2 ; End of true expr.
    %load/vec4 v0x600004cbb8d0_0;
    %jmp/0 T_473.3, 9;
 ; End of false expr.
    %blend;
T_473.3;
    %jmp/0 T_473.1, 8;
 ; End of false expr.
    %blend;
T_473.1;
    %store/vec4 v0x600004cbb8d0_0, 0, 1;
    %jmp T_473;
    .thread T_473;
    .scope S_0x7fab897696f0;
T_474 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cbc360_0;
    %flag_set/vec4 8;
    %jmp/0 T_474.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_474.1, 8;
T_474.0 ; End of true expr.
    %load/vec4 v0x600004cbc480_0;
    %flag_set/vec4 9;
    %jmp/0 T_474.2, 9;
    %load/vec4 v0x600004cbc240_0;
    %jmp/1 T_474.3, 9;
T_474.2 ; End of true expr.
    %load/vec4 v0x600004cbc3f0_0;
    %jmp/0 T_474.3, 9;
 ; End of false expr.
    %blend;
T_474.3;
    %jmp/0 T_474.1, 8;
 ; End of false expr.
    %blend;
T_474.1;
    %store/vec4 v0x600004cbc3f0_0, 0, 1;
    %jmp T_474;
    .thread T_474;
    .scope S_0x7fab897699d0;
T_475 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cbce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_475.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_475.1, 8;
T_475.0 ; End of true expr.
    %load/vec4 v0x600004cbcf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_475.2, 9;
    %load/vec4 v0x600004cbccf0_0;
    %jmp/1 T_475.3, 9;
T_475.2 ; End of true expr.
    %load/vec4 v0x600004cbcea0_0;
    %jmp/0 T_475.3, 9;
 ; End of false expr.
    %blend;
T_475.3;
    %jmp/0 T_475.1, 8;
 ; End of false expr.
    %blend;
T_475.1;
    %store/vec4 v0x600004cbcea0_0, 0, 1;
    %jmp T_475;
    .thread T_475;
    .scope S_0x7fab89769f40;
T_476 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cbdd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_476.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_476.1, 8;
T_476.0 ; End of true expr.
    %load/vec4 v0x600004cbde60_0;
    %flag_set/vec4 9;
    %jmp/0 T_476.2, 9;
    %load/vec4 v0x600004cbdc20_0;
    %jmp/1 T_476.3, 9;
T_476.2 ; End of true expr.
    %load/vec4 v0x600004cbddd0_0;
    %jmp/0 T_476.3, 9;
 ; End of false expr.
    %blend;
T_476.3;
    %jmp/0 T_476.1, 8;
 ; End of false expr.
    %blend;
T_476.1;
    %store/vec4 v0x600004cbddd0_0, 0, 1;
    %jmp T_476;
    .thread T_476;
    .scope S_0x7fab8976a220;
T_477 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cbe7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_477.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_477.1, 8;
T_477.0 ; End of true expr.
    %load/vec4 v0x600004cbe910_0;
    %flag_set/vec4 9;
    %jmp/0 T_477.2, 9;
    %load/vec4 v0x600004cbe6d0_0;
    %jmp/1 T_477.3, 9;
T_477.2 ; End of true expr.
    %load/vec4 v0x600004cbe880_0;
    %jmp/0 T_477.3, 9;
 ; End of false expr.
    %blend;
T_477.3;
    %jmp/0 T_477.1, 8;
 ; End of false expr.
    %blend;
T_477.1;
    %store/vec4 v0x600004cbe880_0, 0, 1;
    %jmp T_477;
    .thread T_477;
    .scope S_0x7fab8976a500;
T_478 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cbf2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_478.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_478.1, 8;
T_478.0 ; End of true expr.
    %load/vec4 v0x600004cbf3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_478.2, 9;
    %load/vec4 v0x600004cbf180_0;
    %jmp/1 T_478.3, 9;
T_478.2 ; End of true expr.
    %load/vec4 v0x600004cbf330_0;
    %jmp/0 T_478.3, 9;
 ; End of false expr.
    %blend;
T_478.3;
    %jmp/0 T_478.1, 8;
 ; End of false expr.
    %blend;
T_478.1;
    %store/vec4 v0x600004cbf330_0, 0, 1;
    %jmp T_478;
    .thread T_478;
    .scope S_0x7fab8976a7e0;
T_479 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cbfd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_479.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_479.1, 8;
T_479.0 ; End of true expr.
    %load/vec4 v0x600004cbfe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_479.2, 9;
    %load/vec4 v0x600004cbfc30_0;
    %jmp/1 T_479.3, 9;
T_479.2 ; End of true expr.
    %load/vec4 v0x600004cbfde0_0;
    %jmp/0 T_479.3, 9;
 ; End of false expr.
    %blend;
T_479.3;
    %jmp/0 T_479.1, 8;
 ; End of false expr.
    %blend;
T_479.1;
    %store/vec4 v0x600004cbfde0_0, 0, 1;
    %jmp T_479;
    .thread T_479;
    .scope S_0x7fab8976aac0;
T_480 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c80870_0;
    %flag_set/vec4 8;
    %jmp/0 T_480.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_480.1, 8;
T_480.0 ; End of true expr.
    %load/vec4 v0x600004c80990_0;
    %flag_set/vec4 9;
    %jmp/0 T_480.2, 9;
    %load/vec4 v0x600004c80750_0;
    %jmp/1 T_480.3, 9;
T_480.2 ; End of true expr.
    %load/vec4 v0x600004c80900_0;
    %jmp/0 T_480.3, 9;
 ; End of false expr.
    %blend;
T_480.3;
    %jmp/0 T_480.1, 8;
 ; End of false expr.
    %blend;
T_480.1;
    %store/vec4 v0x600004c80900_0, 0, 1;
    %jmp T_480;
    .thread T_480;
    .scope S_0x7fab8976ada0;
T_481 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c81320_0;
    %flag_set/vec4 8;
    %jmp/0 T_481.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_481.1, 8;
T_481.0 ; End of true expr.
    %load/vec4 v0x600004c81440_0;
    %flag_set/vec4 9;
    %jmp/0 T_481.2, 9;
    %load/vec4 v0x600004c81200_0;
    %jmp/1 T_481.3, 9;
T_481.2 ; End of true expr.
    %load/vec4 v0x600004c813b0_0;
    %jmp/0 T_481.3, 9;
 ; End of false expr.
    %blend;
T_481.3;
    %jmp/0 T_481.1, 8;
 ; End of false expr.
    %blend;
T_481.1;
    %store/vec4 v0x600004c813b0_0, 0, 1;
    %jmp T_481;
    .thread T_481;
    .scope S_0x7fab8976b080;
T_482 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c81dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_482.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_482.1, 8;
T_482.0 ; End of true expr.
    %load/vec4 v0x600004c81ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_482.2, 9;
    %load/vec4 v0x600004c81cb0_0;
    %jmp/1 T_482.3, 9;
T_482.2 ; End of true expr.
    %load/vec4 v0x600004c81e60_0;
    %jmp/0 T_482.3, 9;
 ; End of false expr.
    %blend;
T_482.3;
    %jmp/0 T_482.1, 8;
 ; End of false expr.
    %blend;
T_482.1;
    %store/vec4 v0x600004c81e60_0, 0, 1;
    %jmp T_482;
    .thread T_482;
    .scope S_0x7fab8976b360;
T_483 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c82880_0;
    %flag_set/vec4 8;
    %jmp/0 T_483.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_483.1, 8;
T_483.0 ; End of true expr.
    %load/vec4 v0x600004c829a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_483.2, 9;
    %load/vec4 v0x600004c82760_0;
    %jmp/1 T_483.3, 9;
T_483.2 ; End of true expr.
    %load/vec4 v0x600004c82910_0;
    %jmp/0 T_483.3, 9;
 ; End of false expr.
    %blend;
T_483.3;
    %jmp/0 T_483.1, 8;
 ; End of false expr.
    %blend;
T_483.1;
    %store/vec4 v0x600004c82910_0, 0, 1;
    %jmp T_483;
    .thread T_483;
    .scope S_0x7fab8976b640;
T_484 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c83330_0;
    %flag_set/vec4 8;
    %jmp/0 T_484.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_484.1, 8;
T_484.0 ; End of true expr.
    %load/vec4 v0x600004c83450_0;
    %flag_set/vec4 9;
    %jmp/0 T_484.2, 9;
    %load/vec4 v0x600004c83210_0;
    %jmp/1 T_484.3, 9;
T_484.2 ; End of true expr.
    %load/vec4 v0x600004c833c0_0;
    %jmp/0 T_484.3, 9;
 ; End of false expr.
    %blend;
T_484.3;
    %jmp/0 T_484.1, 8;
 ; End of false expr.
    %blend;
T_484.1;
    %store/vec4 v0x600004c833c0_0, 0, 1;
    %jmp T_484;
    .thread T_484;
    .scope S_0x7fab8976bb20;
T_485 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c83de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_485.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_485.1, 8;
T_485.0 ; End of true expr.
    %load/vec4 v0x600004c83f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_485.2, 9;
    %load/vec4 v0x600004c83cc0_0;
    %jmp/1 T_485.3, 9;
T_485.2 ; End of true expr.
    %load/vec4 v0x600004c83e70_0;
    %jmp/0 T_485.3, 9;
 ; End of false expr.
    %blend;
T_485.3;
    %jmp/0 T_485.1, 8;
 ; End of false expr.
    %blend;
T_485.1;
    %store/vec4 v0x600004c83e70_0, 0, 1;
    %jmp T_485;
    .thread T_485;
    .scope S_0x7fab8976be00;
T_486 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c84900_0;
    %flag_set/vec4 8;
    %jmp/0 T_486.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_486.1, 8;
T_486.0 ; End of true expr.
    %load/vec4 v0x600004c84a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_486.2, 9;
    %load/vec4 v0x600004c847e0_0;
    %jmp/1 T_486.3, 9;
T_486.2 ; End of true expr.
    %load/vec4 v0x600004c84990_0;
    %jmp/0 T_486.3, 9;
 ; End of false expr.
    %blend;
T_486.3;
    %jmp/0 T_486.1, 8;
 ; End of false expr.
    %blend;
T_486.1;
    %store/vec4 v0x600004c84990_0, 0, 1;
    %jmp T_486;
    .thread T_486;
    .scope S_0x7fab8976c0e0;
T_487 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c853b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_487.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_487.1, 8;
T_487.0 ; End of true expr.
    %load/vec4 v0x600004c854d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_487.2, 9;
    %load/vec4 v0x600004c85290_0;
    %jmp/1 T_487.3, 9;
T_487.2 ; End of true expr.
    %load/vec4 v0x600004c85440_0;
    %jmp/0 T_487.3, 9;
 ; End of false expr.
    %blend;
T_487.3;
    %jmp/0 T_487.1, 8;
 ; End of false expr.
    %blend;
T_487.1;
    %store/vec4 v0x600004c85440_0, 0, 1;
    %jmp T_487;
    .thread T_487;
    .scope S_0x7fab8976c3c0;
T_488 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c85e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_488.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_488.1, 8;
T_488.0 ; End of true expr.
    %load/vec4 v0x600004c85f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_488.2, 9;
    %load/vec4 v0x600004c85d40_0;
    %jmp/1 T_488.3, 9;
T_488.2 ; End of true expr.
    %load/vec4 v0x600004c85ef0_0;
    %jmp/0 T_488.3, 9;
 ; End of false expr.
    %blend;
T_488.3;
    %jmp/0 T_488.1, 8;
 ; End of false expr.
    %blend;
T_488.1;
    %store/vec4 v0x600004c85ef0_0, 0, 1;
    %jmp T_488;
    .thread T_488;
    .scope S_0x7fab8976c6a0;
T_489 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c86910_0;
    %flag_set/vec4 8;
    %jmp/0 T_489.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_489.1, 8;
T_489.0 ; End of true expr.
    %load/vec4 v0x600004c86a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_489.2, 9;
    %load/vec4 v0x600004c867f0_0;
    %jmp/1 T_489.3, 9;
T_489.2 ; End of true expr.
    %load/vec4 v0x600004c869a0_0;
    %jmp/0 T_489.3, 9;
 ; End of false expr.
    %blend;
T_489.3;
    %jmp/0 T_489.1, 8;
 ; End of false expr.
    %blend;
T_489.1;
    %store/vec4 v0x600004c869a0_0, 0, 1;
    %jmp T_489;
    .thread T_489;
    .scope S_0x7fab8976c980;
T_490 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c873c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_490.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_490.1, 8;
T_490.0 ; End of true expr.
    %load/vec4 v0x600004c874e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_490.2, 9;
    %load/vec4 v0x600004c872a0_0;
    %jmp/1 T_490.3, 9;
T_490.2 ; End of true expr.
    %load/vec4 v0x600004c87450_0;
    %jmp/0 T_490.3, 9;
 ; End of false expr.
    %blend;
T_490.3;
    %jmp/0 T_490.1, 8;
 ; End of false expr.
    %blend;
T_490.1;
    %store/vec4 v0x600004c87450_0, 0, 1;
    %jmp T_490;
    .thread T_490;
    .scope S_0x7fab8976cc60;
T_491 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c87e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_491.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_491.1, 8;
T_491.0 ; End of true expr.
    %load/vec4 v0x600004c88000_0;
    %flag_set/vec4 9;
    %jmp/0 T_491.2, 9;
    %load/vec4 v0x600004c87d50_0;
    %jmp/1 T_491.3, 9;
T_491.2 ; End of true expr.
    %load/vec4 v0x600004c87f00_0;
    %jmp/0 T_491.3, 9;
 ; End of false expr.
    %blend;
T_491.3;
    %jmp/0 T_491.1, 8;
 ; End of false expr.
    %blend;
T_491.1;
    %store/vec4 v0x600004c87f00_0, 0, 1;
    %jmp T_491;
    .thread T_491;
    .scope S_0x7fab8976d340;
T_492 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c88e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_492.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_492.1, 8;
T_492.0 ; End of true expr.
    %load/vec4 v0x600004c88f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_492.2, 9;
    %load/vec4 v0x600004c88cf0_0;
    %jmp/1 T_492.3, 9;
T_492.2 ; End of true expr.
    %load/vec4 v0x600004c88ea0_0;
    %jmp/0 T_492.3, 9;
 ; End of false expr.
    %blend;
T_492.3;
    %jmp/0 T_492.1, 8;
 ; End of false expr.
    %blend;
T_492.1;
    %store/vec4 v0x600004c88ea0_0, 0, 1;
    %jmp T_492;
    .thread T_492;
    .scope S_0x7fab8976d620;
T_493 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c898c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_493.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_493.1, 8;
T_493.0 ; End of true expr.
    %load/vec4 v0x600004c899e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_493.2, 9;
    %load/vec4 v0x600004c897a0_0;
    %jmp/1 T_493.3, 9;
T_493.2 ; End of true expr.
    %load/vec4 v0x600004c89950_0;
    %jmp/0 T_493.3, 9;
 ; End of false expr.
    %blend;
T_493.3;
    %jmp/0 T_493.1, 8;
 ; End of false expr.
    %blend;
T_493.1;
    %store/vec4 v0x600004c89950_0, 0, 1;
    %jmp T_493;
    .thread T_493;
    .scope S_0x7fab8976d900;
T_494 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_494.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_494.1, 8;
T_494.0 ; End of true expr.
    %load/vec4 v0x600004c8a490_0;
    %flag_set/vec4 9;
    %jmp/0 T_494.2, 9;
    %load/vec4 v0x600004c8a250_0;
    %jmp/1 T_494.3, 9;
T_494.2 ; End of true expr.
    %load/vec4 v0x600004c8a400_0;
    %jmp/0 T_494.3, 9;
 ; End of false expr.
    %blend;
T_494.3;
    %jmp/0 T_494.1, 8;
 ; End of false expr.
    %blend;
T_494.1;
    %store/vec4 v0x600004c8a400_0, 0, 1;
    %jmp T_494;
    .thread T_494;
    .scope S_0x7fab8976dbe0;
T_495 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_495.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_495.1, 8;
T_495.0 ; End of true expr.
    %load/vec4 v0x600004c8af40_0;
    %flag_set/vec4 9;
    %jmp/0 T_495.2, 9;
    %load/vec4 v0x600004c8ad00_0;
    %jmp/1 T_495.3, 9;
T_495.2 ; End of true expr.
    %load/vec4 v0x600004c8aeb0_0;
    %jmp/0 T_495.3, 9;
 ; End of false expr.
    %blend;
T_495.3;
    %jmp/0 T_495.1, 8;
 ; End of false expr.
    %blend;
T_495.1;
    %store/vec4 v0x600004c8aeb0_0, 0, 1;
    %jmp T_495;
    .thread T_495;
    .scope S_0x7fab8976dec0;
T_496 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_496.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_496.1, 8;
T_496.0 ; End of true expr.
    %load/vec4 v0x600004c8b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_496.2, 9;
    %load/vec4 v0x600004c8b7b0_0;
    %jmp/1 T_496.3, 9;
T_496.2 ; End of true expr.
    %load/vec4 v0x600004c8b960_0;
    %jmp/0 T_496.3, 9;
 ; End of false expr.
    %blend;
T_496.3;
    %jmp/0 T_496.1, 8;
 ; End of false expr.
    %blend;
T_496.1;
    %store/vec4 v0x600004c8b960_0, 0, 1;
    %jmp T_496;
    .thread T_496;
    .scope S_0x7fab8976e1a0;
T_497 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_497.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_497.1, 8;
T_497.0 ; End of true expr.
    %load/vec4 v0x600004c8c510_0;
    %flag_set/vec4 9;
    %jmp/0 T_497.2, 9;
    %load/vec4 v0x600004c8c2d0_0;
    %jmp/1 T_497.3, 9;
T_497.2 ; End of true expr.
    %load/vec4 v0x600004c8c480_0;
    %jmp/0 T_497.3, 9;
 ; End of false expr.
    %blend;
T_497.3;
    %jmp/0 T_497.1, 8;
 ; End of false expr.
    %blend;
T_497.1;
    %store/vec4 v0x600004c8c480_0, 0, 1;
    %jmp T_497;
    .thread T_497;
    .scope S_0x7fab8976e480;
T_498 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_498.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_498.1, 8;
T_498.0 ; End of true expr.
    %load/vec4 v0x600004c8cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_498.2, 9;
    %load/vec4 v0x600004c8cd80_0;
    %jmp/1 T_498.3, 9;
T_498.2 ; End of true expr.
    %load/vec4 v0x600004c8cf30_0;
    %jmp/0 T_498.3, 9;
 ; End of false expr.
    %blend;
T_498.3;
    %jmp/0 T_498.1, 8;
 ; End of false expr.
    %blend;
T_498.1;
    %store/vec4 v0x600004c8cf30_0, 0, 1;
    %jmp T_498;
    .thread T_498;
    .scope S_0x7fab8976e760;
T_499 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8d950_0;
    %flag_set/vec4 8;
    %jmp/0 T_499.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_499.1, 8;
T_499.0 ; End of true expr.
    %load/vec4 v0x600004c8da70_0;
    %flag_set/vec4 9;
    %jmp/0 T_499.2, 9;
    %load/vec4 v0x600004c8d830_0;
    %jmp/1 T_499.3, 9;
T_499.2 ; End of true expr.
    %load/vec4 v0x600004c8d9e0_0;
    %jmp/0 T_499.3, 9;
 ; End of false expr.
    %blend;
T_499.3;
    %jmp/0 T_499.1, 8;
 ; End of false expr.
    %blend;
T_499.1;
    %store/vec4 v0x600004c8d9e0_0, 0, 1;
    %jmp T_499;
    .thread T_499;
    .scope S_0x7fab8976ea40;
T_500 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8e400_0;
    %flag_set/vec4 8;
    %jmp/0 T_500.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_500.1, 8;
T_500.0 ; End of true expr.
    %load/vec4 v0x600004c8e520_0;
    %flag_set/vec4 9;
    %jmp/0 T_500.2, 9;
    %load/vec4 v0x600004c8e2e0_0;
    %jmp/1 T_500.3, 9;
T_500.2 ; End of true expr.
    %load/vec4 v0x600004c8e490_0;
    %jmp/0 T_500.3, 9;
 ; End of false expr.
    %blend;
T_500.3;
    %jmp/0 T_500.1, 8;
 ; End of false expr.
    %blend;
T_500.1;
    %store/vec4 v0x600004c8e490_0, 0, 1;
    %jmp T_500;
    .thread T_500;
    .scope S_0x7fab8976ef20;
T_501 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_501.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_501.1, 8;
T_501.0 ; End of true expr.
    %load/vec4 v0x600004c8efd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_501.2, 9;
    %load/vec4 v0x600004c8ed90_0;
    %jmp/1 T_501.3, 9;
T_501.2 ; End of true expr.
    %load/vec4 v0x600004c8ef40_0;
    %jmp/0 T_501.3, 9;
 ; End of false expr.
    %blend;
T_501.3;
    %jmp/0 T_501.1, 8;
 ; End of false expr.
    %blend;
T_501.1;
    %store/vec4 v0x600004c8ef40_0, 0, 1;
    %jmp T_501;
    .thread T_501;
    .scope S_0x7fab8976f200;
T_502 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c8f960_0;
    %flag_set/vec4 8;
    %jmp/0 T_502.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_502.1, 8;
T_502.0 ; End of true expr.
    %load/vec4 v0x600004c8fa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_502.2, 9;
    %load/vec4 v0x600004c8f840_0;
    %jmp/1 T_502.3, 9;
T_502.2 ; End of true expr.
    %load/vec4 v0x600004c8f9f0_0;
    %jmp/0 T_502.3, 9;
 ; End of false expr.
    %blend;
T_502.3;
    %jmp/0 T_502.1, 8;
 ; End of false expr.
    %blend;
T_502.1;
    %store/vec4 v0x600004c8f9f0_0, 0, 1;
    %jmp T_502;
    .thread T_502;
    .scope S_0x7fab8976f4e0;
T_503 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c90480_0;
    %flag_set/vec4 8;
    %jmp/0 T_503.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_503.1, 8;
T_503.0 ; End of true expr.
    %load/vec4 v0x600004c905a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_503.2, 9;
    %load/vec4 v0x600004c90360_0;
    %jmp/1 T_503.3, 9;
T_503.2 ; End of true expr.
    %load/vec4 v0x600004c90510_0;
    %jmp/0 T_503.3, 9;
 ; End of false expr.
    %blend;
T_503.3;
    %jmp/0 T_503.1, 8;
 ; End of false expr.
    %blend;
T_503.1;
    %store/vec4 v0x600004c90510_0, 0, 1;
    %jmp T_503;
    .thread T_503;
    .scope S_0x7fab8976f7c0;
T_504 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c90f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_504.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_504.1, 8;
T_504.0 ; End of true expr.
    %load/vec4 v0x600004c91050_0;
    %flag_set/vec4 9;
    %jmp/0 T_504.2, 9;
    %load/vec4 v0x600004c90e10_0;
    %jmp/1 T_504.3, 9;
T_504.2 ; End of true expr.
    %load/vec4 v0x600004c90fc0_0;
    %jmp/0 T_504.3, 9;
 ; End of false expr.
    %blend;
T_504.3;
    %jmp/0 T_504.1, 8;
 ; End of false expr.
    %blend;
T_504.1;
    %store/vec4 v0x600004c90fc0_0, 0, 1;
    %jmp T_504;
    .thread T_504;
    .scope S_0x7fab8976faa0;
T_505 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c919e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_505.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_505.1, 8;
T_505.0 ; End of true expr.
    %load/vec4 v0x600004c91b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_505.2, 9;
    %load/vec4 v0x600004c918c0_0;
    %jmp/1 T_505.3, 9;
T_505.2 ; End of true expr.
    %load/vec4 v0x600004c91a70_0;
    %jmp/0 T_505.3, 9;
 ; End of false expr.
    %blend;
T_505.3;
    %jmp/0 T_505.1, 8;
 ; End of false expr.
    %blend;
T_505.1;
    %store/vec4 v0x600004c91a70_0, 0, 1;
    %jmp T_505;
    .thread T_505;
    .scope S_0x7fab8976fd80;
T_506 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c92490_0;
    %flag_set/vec4 8;
    %jmp/0 T_506.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_506.1, 8;
T_506.0 ; End of true expr.
    %load/vec4 v0x600004c925b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_506.2, 9;
    %load/vec4 v0x600004c92370_0;
    %jmp/1 T_506.3, 9;
T_506.2 ; End of true expr.
    %load/vec4 v0x600004c92520_0;
    %jmp/0 T_506.3, 9;
 ; End of false expr.
    %blend;
T_506.3;
    %jmp/0 T_506.1, 8;
 ; End of false expr.
    %blend;
T_506.1;
    %store/vec4 v0x600004c92520_0, 0, 1;
    %jmp T_506;
    .thread T_506;
    .scope S_0x7fab89770060;
T_507 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c92f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_507.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_507.1, 8;
T_507.0 ; End of true expr.
    %load/vec4 v0x600004c93060_0;
    %flag_set/vec4 9;
    %jmp/0 T_507.2, 9;
    %load/vec4 v0x600004c92e20_0;
    %jmp/1 T_507.3, 9;
T_507.2 ; End of true expr.
    %load/vec4 v0x600004c92fd0_0;
    %jmp/0 T_507.3, 9;
 ; End of false expr.
    %blend;
T_507.3;
    %jmp/0 T_507.1, 8;
 ; End of false expr.
    %blend;
T_507.1;
    %store/vec4 v0x600004c92fd0_0, 0, 1;
    %jmp T_507;
    .thread T_507;
    .scope S_0x7fab89770740;
T_508 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c93e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_508.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_508.1, 8;
T_508.0 ; End of true expr.
    %load/vec4 v0x600004c94000_0;
    %flag_set/vec4 9;
    %jmp/0 T_508.2, 9;
    %load/vec4 v0x600004c93d50_0;
    %jmp/1 T_508.3, 9;
T_508.2 ; End of true expr.
    %load/vec4 v0x600004c93f00_0;
    %jmp/0 T_508.3, 9;
 ; End of false expr.
    %blend;
T_508.3;
    %jmp/0 T_508.1, 8;
 ; End of false expr.
    %blend;
T_508.1;
    %store/vec4 v0x600004c93f00_0, 0, 1;
    %jmp T_508;
    .thread T_508;
    .scope S_0x7fab89770a20;
T_509 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c94990_0;
    %flag_set/vec4 8;
    %jmp/0 T_509.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_509.1, 8;
T_509.0 ; End of true expr.
    %load/vec4 v0x600004c94ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_509.2, 9;
    %load/vec4 v0x600004c94870_0;
    %jmp/1 T_509.3, 9;
T_509.2 ; End of true expr.
    %load/vec4 v0x600004c94a20_0;
    %jmp/0 T_509.3, 9;
 ; End of false expr.
    %blend;
T_509.3;
    %jmp/0 T_509.1, 8;
 ; End of false expr.
    %blend;
T_509.1;
    %store/vec4 v0x600004c94a20_0, 0, 1;
    %jmp T_509;
    .thread T_509;
    .scope S_0x7fab89770d00;
T_510 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c95440_0;
    %flag_set/vec4 8;
    %jmp/0 T_510.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_510.1, 8;
T_510.0 ; End of true expr.
    %load/vec4 v0x600004c95560_0;
    %flag_set/vec4 9;
    %jmp/0 T_510.2, 9;
    %load/vec4 v0x600004c95320_0;
    %jmp/1 T_510.3, 9;
T_510.2 ; End of true expr.
    %load/vec4 v0x600004c954d0_0;
    %jmp/0 T_510.3, 9;
 ; End of false expr.
    %blend;
T_510.3;
    %jmp/0 T_510.1, 8;
 ; End of false expr.
    %blend;
T_510.1;
    %store/vec4 v0x600004c954d0_0, 0, 1;
    %jmp T_510;
    .thread T_510;
    .scope S_0x7fab89770fe0;
T_511 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c95ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_511.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_511.1, 8;
T_511.0 ; End of true expr.
    %load/vec4 v0x600004c96010_0;
    %flag_set/vec4 9;
    %jmp/0 T_511.2, 9;
    %load/vec4 v0x600004c95dd0_0;
    %jmp/1 T_511.3, 9;
T_511.2 ; End of true expr.
    %load/vec4 v0x600004c95f80_0;
    %jmp/0 T_511.3, 9;
 ; End of false expr.
    %blend;
T_511.3;
    %jmp/0 T_511.1, 8;
 ; End of false expr.
    %blend;
T_511.1;
    %store/vec4 v0x600004c95f80_0, 0, 1;
    %jmp T_511;
    .thread T_511;
    .scope S_0x7fab897712c0;
T_512 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c969a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_512.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_512.1, 8;
T_512.0 ; End of true expr.
    %load/vec4 v0x600004c96ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_512.2, 9;
    %load/vec4 v0x600004c96880_0;
    %jmp/1 T_512.3, 9;
T_512.2 ; End of true expr.
    %load/vec4 v0x600004c96a30_0;
    %jmp/0 T_512.3, 9;
 ; End of false expr.
    %blend;
T_512.3;
    %jmp/0 T_512.1, 8;
 ; End of false expr.
    %blend;
T_512.1;
    %store/vec4 v0x600004c96a30_0, 0, 1;
    %jmp T_512;
    .thread T_512;
    .scope S_0x7fab897715a0;
T_513 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c97450_0;
    %flag_set/vec4 8;
    %jmp/0 T_513.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_513.1, 8;
T_513.0 ; End of true expr.
    %load/vec4 v0x600004c97570_0;
    %flag_set/vec4 9;
    %jmp/0 T_513.2, 9;
    %load/vec4 v0x600004c97330_0;
    %jmp/1 T_513.3, 9;
T_513.2 ; End of true expr.
    %load/vec4 v0x600004c974e0_0;
    %jmp/0 T_513.3, 9;
 ; End of false expr.
    %blend;
T_513.3;
    %jmp/0 T_513.1, 8;
 ; End of false expr.
    %blend;
T_513.1;
    %store/vec4 v0x600004c974e0_0, 0, 1;
    %jmp T_513;
    .thread T_513;
    .scope S_0x7fab89771880;
T_514 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c97f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_514.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_514.1, 8;
T_514.0 ; End of true expr.
    %load/vec4 v0x600004c98090_0;
    %flag_set/vec4 9;
    %jmp/0 T_514.2, 9;
    %load/vec4 v0x600004c97de0_0;
    %jmp/1 T_514.3, 9;
T_514.2 ; End of true expr.
    %load/vec4 v0x600004c98000_0;
    %jmp/0 T_514.3, 9;
 ; End of false expr.
    %blend;
T_514.3;
    %jmp/0 T_514.1, 8;
 ; End of false expr.
    %blend;
T_514.1;
    %store/vec4 v0x600004c98000_0, 0, 1;
    %jmp T_514;
    .thread T_514;
    .scope S_0x7fab89771b60;
T_515 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c98a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_515.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_515.1, 8;
T_515.0 ; End of true expr.
    %load/vec4 v0x600004c98b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_515.2, 9;
    %load/vec4 v0x600004c98900_0;
    %jmp/1 T_515.3, 9;
T_515.2 ; End of true expr.
    %load/vec4 v0x600004c98ab0_0;
    %jmp/0 T_515.3, 9;
 ; End of false expr.
    %blend;
T_515.3;
    %jmp/0 T_515.1, 8;
 ; End of false expr.
    %blend;
T_515.1;
    %store/vec4 v0x600004c98ab0_0, 0, 1;
    %jmp T_515;
    .thread T_515;
    .scope S_0x7fab89771e40;
T_516 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c994d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_516.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_516.1, 8;
T_516.0 ; End of true expr.
    %load/vec4 v0x600004c995f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_516.2, 9;
    %load/vec4 v0x600004c993b0_0;
    %jmp/1 T_516.3, 9;
T_516.2 ; End of true expr.
    %load/vec4 v0x600004c99560_0;
    %jmp/0 T_516.3, 9;
 ; End of false expr.
    %blend;
T_516.3;
    %jmp/0 T_516.1, 8;
 ; End of false expr.
    %blend;
T_516.1;
    %store/vec4 v0x600004c99560_0, 0, 1;
    %jmp T_516;
    .thread T_516;
    .scope S_0x7fab8b5f0db0;
T_517 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e5e250_0;
    %flag_set/vec4 8;
    %jmp/0 T_517.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_517.1, 8;
T_517.0 ; End of true expr.
    %load/vec4 v0x600000e5e370_0;
    %flag_set/vec4 9;
    %jmp/0 T_517.2, 9;
    %load/vec4 v0x600000e5e130_0;
    %jmp/1 T_517.3, 9;
T_517.2 ; End of true expr.
    %load/vec4 v0x600000e5e2e0_0;
    %jmp/0 T_517.3, 9;
 ; End of false expr.
    %blend;
T_517.3;
    %jmp/0 T_517.1, 8;
 ; End of false expr.
    %blend;
T_517.1;
    %store/vec4 v0x600000e5e2e0_0, 0, 1;
    %jmp T_517;
    .thread T_517;
    .scope S_0x7fab8b5f0640;
T_518 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e5ed00_0;
    %flag_set/vec4 8;
    %jmp/0 T_518.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_518.1, 8;
T_518.0 ; End of true expr.
    %load/vec4 v0x600000e5ee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_518.2, 9;
    %load/vec4 v0x600000e5ebe0_0;
    %jmp/1 T_518.3, 9;
T_518.2 ; End of true expr.
    %load/vec4 v0x600000e5ed90_0;
    %jmp/0 T_518.3, 9;
 ; End of false expr.
    %blend;
T_518.3;
    %jmp/0 T_518.1, 8;
 ; End of false expr.
    %blend;
T_518.1;
    %store/vec4 v0x600000e5ed90_0, 0, 1;
    %jmp T_518;
    .thread T_518;
    .scope S_0x7fab8b5efed0;
T_519 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e5f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_519.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_519.1, 8;
T_519.0 ; End of true expr.
    %load/vec4 v0x600000e5f8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_519.2, 9;
    %load/vec4 v0x600000e5f690_0;
    %jmp/1 T_519.3, 9;
T_519.2 ; End of true expr.
    %load/vec4 v0x600000e5f840_0;
    %jmp/0 T_519.3, 9;
 ; End of false expr.
    %blend;
T_519.3;
    %jmp/0 T_519.1, 8;
 ; End of false expr.
    %blend;
T_519.1;
    %store/vec4 v0x600000e5f840_0, 0, 1;
    %jmp T_519;
    .thread T_519;
    .scope S_0x7fab8b5ef760;
T_520 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9c2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_520.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_520.1, 8;
T_520.0 ; End of true expr.
    %load/vec4 v0x600004c9c3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_520.2, 9;
    %load/vec4 v0x600004c9c1b0_0;
    %jmp/1 T_520.3, 9;
T_520.2 ; End of true expr.
    %load/vec4 v0x600004c9c360_0;
    %jmp/0 T_520.3, 9;
 ; End of false expr.
    %blend;
T_520.3;
    %jmp/0 T_520.1, 8;
 ; End of false expr.
    %blend;
T_520.1;
    %store/vec4 v0x600004c9c360_0, 0, 1;
    %jmp T_520;
    .thread T_520;
    .scope S_0x7fab8b5eeff0;
T_521 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9cd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_521.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_521.1, 8;
T_521.0 ; End of true expr.
    %load/vec4 v0x600004c9cea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_521.2, 9;
    %load/vec4 v0x600004c9cc60_0;
    %jmp/1 T_521.3, 9;
T_521.2 ; End of true expr.
    %load/vec4 v0x600004c9ce10_0;
    %jmp/0 T_521.3, 9;
 ; End of false expr.
    %blend;
T_521.3;
    %jmp/0 T_521.1, 8;
 ; End of false expr.
    %blend;
T_521.1;
    %store/vec4 v0x600004c9ce10_0, 0, 1;
    %jmp T_521;
    .thread T_521;
    .scope S_0x7fab8b5ee880;
T_522 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_522.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_522.1, 8;
T_522.0 ; End of true expr.
    %load/vec4 v0x600004c9d950_0;
    %flag_set/vec4 9;
    %jmp/0 T_522.2, 9;
    %load/vec4 v0x600004c9d710_0;
    %jmp/1 T_522.3, 9;
T_522.2 ; End of true expr.
    %load/vec4 v0x600004c9d8c0_0;
    %jmp/0 T_522.3, 9;
 ; End of false expr.
    %blend;
T_522.3;
    %jmp/0 T_522.1, 8;
 ; End of false expr.
    %blend;
T_522.1;
    %store/vec4 v0x600004c9d8c0_0, 0, 1;
    %jmp T_522;
    .thread T_522;
    .scope S_0x7fab8b5ee110;
T_523 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9e2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_523.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_523.1, 8;
T_523.0 ; End of true expr.
    %load/vec4 v0x600004c9e400_0;
    %flag_set/vec4 9;
    %jmp/0 T_523.2, 9;
    %load/vec4 v0x600004c9e1c0_0;
    %jmp/1 T_523.3, 9;
T_523.2 ; End of true expr.
    %load/vec4 v0x600004c9e370_0;
    %jmp/0 T_523.3, 9;
 ; End of false expr.
    %blend;
T_523.3;
    %jmp/0 T_523.1, 8;
 ; End of false expr.
    %blend;
T_523.1;
    %store/vec4 v0x600004c9e370_0, 0, 1;
    %jmp T_523;
    .thread T_523;
    .scope S_0x7fab8b5ecdf0;
T_524 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9f210_0;
    %flag_set/vec4 8;
    %jmp/0 T_524.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_524.1, 8;
T_524.0 ; End of true expr.
    %load/vec4 v0x600004c9f330_0;
    %flag_set/vec4 9;
    %jmp/0 T_524.2, 9;
    %load/vec4 v0x600004c9f0f0_0;
    %jmp/1 T_524.3, 9;
T_524.2 ; End of true expr.
    %load/vec4 v0x600004c9f2a0_0;
    %jmp/0 T_524.3, 9;
 ; End of false expr.
    %blend;
T_524.3;
    %jmp/0 T_524.1, 8;
 ; End of false expr.
    %blend;
T_524.1;
    %store/vec4 v0x600004c9f2a0_0, 0, 1;
    %jmp T_524;
    .thread T_524;
    .scope S_0x7fab8b5e00e0;
T_525 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9fcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_525.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_525.1, 8;
T_525.0 ; End of true expr.
    %load/vec4 v0x600004c9fde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_525.2, 9;
    %load/vec4 v0x600004c9fba0_0;
    %jmp/1 T_525.3, 9;
T_525.2 ; End of true expr.
    %load/vec4 v0x600004c9fd50_0;
    %jmp/0 T_525.3, 9;
 ; End of false expr.
    %blend;
T_525.3;
    %jmp/0 T_525.1, 8;
 ; End of false expr.
    %blend;
T_525.1;
    %store/vec4 v0x600004c9fd50_0, 0, 1;
    %jmp T_525;
    .thread T_525;
    .scope S_0x7fab8b5df970;
T_526 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce07e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_526.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_526.1, 8;
T_526.0 ; End of true expr.
    %load/vec4 v0x600004ce0900_0;
    %flag_set/vec4 9;
    %jmp/0 T_526.2, 9;
    %load/vec4 v0x600004ce06c0_0;
    %jmp/1 T_526.3, 9;
T_526.2 ; End of true expr.
    %load/vec4 v0x600004ce0870_0;
    %jmp/0 T_526.3, 9;
 ; End of false expr.
    %blend;
T_526.3;
    %jmp/0 T_526.1, 8;
 ; End of false expr.
    %blend;
T_526.1;
    %store/vec4 v0x600004ce0870_0, 0, 1;
    %jmp T_526;
    .thread T_526;
    .scope S_0x7fab8b5df200;
T_527 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce1290_0;
    %flag_set/vec4 8;
    %jmp/0 T_527.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_527.1, 8;
T_527.0 ; End of true expr.
    %load/vec4 v0x600004ce13b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_527.2, 9;
    %load/vec4 v0x600004ce1170_0;
    %jmp/1 T_527.3, 9;
T_527.2 ; End of true expr.
    %load/vec4 v0x600004ce1320_0;
    %jmp/0 T_527.3, 9;
 ; End of false expr.
    %blend;
T_527.3;
    %jmp/0 T_527.1, 8;
 ; End of false expr.
    %blend;
T_527.1;
    %store/vec4 v0x600004ce1320_0, 0, 1;
    %jmp T_527;
    .thread T_527;
    .scope S_0x7fab8b5de540;
T_528 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce1d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_528.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_528.1, 8;
T_528.0 ; End of true expr.
    %load/vec4 v0x600004ce1e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_528.2, 9;
    %load/vec4 v0x600004ce1c20_0;
    %jmp/1 T_528.3, 9;
T_528.2 ; End of true expr.
    %load/vec4 v0x600004ce1dd0_0;
    %jmp/0 T_528.3, 9;
 ; End of false expr.
    %blend;
T_528.3;
    %jmp/0 T_528.1, 8;
 ; End of false expr.
    %blend;
T_528.1;
    %store/vec4 v0x600004ce1dd0_0, 0, 1;
    %jmp T_528;
    .thread T_528;
    .scope S_0x7fab8b5e4810;
T_529 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce27f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_529.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_529.1, 8;
T_529.0 ; End of true expr.
    %load/vec4 v0x600004ce2910_0;
    %flag_set/vec4 9;
    %jmp/0 T_529.2, 9;
    %load/vec4 v0x600004ce26d0_0;
    %jmp/1 T_529.3, 9;
T_529.2 ; End of true expr.
    %load/vec4 v0x600004ce2880_0;
    %jmp/0 T_529.3, 9;
 ; End of false expr.
    %blend;
T_529.3;
    %jmp/0 T_529.1, 8;
 ; End of false expr.
    %blend;
T_529.1;
    %store/vec4 v0x600004ce2880_0, 0, 1;
    %jmp T_529;
    .thread T_529;
    .scope S_0x7fab8b5e40a0;
T_530 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce32a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_530.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_530.1, 8;
T_530.0 ; End of true expr.
    %load/vec4 v0x600004ce33c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_530.2, 9;
    %load/vec4 v0x600004ce3180_0;
    %jmp/1 T_530.3, 9;
T_530.2 ; End of true expr.
    %load/vec4 v0x600004ce3330_0;
    %jmp/0 T_530.3, 9;
 ; End of false expr.
    %blend;
T_530.3;
    %jmp/0 T_530.1, 8;
 ; End of false expr.
    %blend;
T_530.1;
    %store/vec4 v0x600004ce3330_0, 0, 1;
    %jmp T_530;
    .thread T_530;
    .scope S_0x7fab8b5e3930;
T_531 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce3d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_531.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_531.1, 8;
T_531.0 ; End of true expr.
    %load/vec4 v0x600004ce3e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_531.2, 9;
    %load/vec4 v0x600004ce3c30_0;
    %jmp/1 T_531.3, 9;
T_531.2 ; End of true expr.
    %load/vec4 v0x600004ce3de0_0;
    %jmp/0 T_531.3, 9;
 ; End of false expr.
    %blend;
T_531.3;
    %jmp/0 T_531.1, 8;
 ; End of false expr.
    %blend;
T_531.1;
    %store/vec4 v0x600004ce3de0_0, 0, 1;
    %jmp T_531;
    .thread T_531;
    .scope S_0x7fab897721b0;
T_532 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c99b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_532.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_532.1, 8;
T_532.0 ; End of true expr.
    %load/vec4 v0x600004c99c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_532.2, 9;
    %load/vec4 v0x600004c999e0_0;
    %jmp/1 T_532.3, 9;
T_532.2 ; End of true expr.
    %load/vec4 v0x600004c99b90_0;
    %jmp/0 T_532.3, 9;
 ; End of false expr.
    %blend;
T_532.3;
    %jmp/0 T_532.1, 8;
 ; End of false expr.
    %blend;
T_532.1;
    %store/vec4 v0x600004c99b90_0, 0, 1;
    %jmp T_532;
    .thread T_532;
    .scope S_0x7fab89772690;
T_533 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9a5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_533.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_533.1, 8;
T_533.0 ; End of true expr.
    %load/vec4 v0x600004c9a6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_533.2, 9;
    %load/vec4 v0x600004c9a490_0;
    %jmp/1 T_533.3, 9;
T_533.2 ; End of true expr.
    %load/vec4 v0x600004c9a640_0;
    %jmp/0 T_533.3, 9;
 ; End of false expr.
    %blend;
T_533.3;
    %jmp/0 T_533.1, 8;
 ; End of false expr.
    %blend;
T_533.1;
    %store/vec4 v0x600004c9a640_0, 0, 1;
    %jmp T_533;
    .thread T_533;
    .scope S_0x7fab89772970;
T_534 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9b060_0;
    %flag_set/vec4 8;
    %jmp/0 T_534.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_534.1, 8;
T_534.0 ; End of true expr.
    %load/vec4 v0x600004c9b180_0;
    %flag_set/vec4 9;
    %jmp/0 T_534.2, 9;
    %load/vec4 v0x600004c9af40_0;
    %jmp/1 T_534.3, 9;
T_534.2 ; End of true expr.
    %load/vec4 v0x600004c9b0f0_0;
    %jmp/0 T_534.3, 9;
 ; End of false expr.
    %blend;
T_534.3;
    %jmp/0 T_534.1, 8;
 ; End of false expr.
    %blend;
T_534.1;
    %store/vec4 v0x600004c9b0f0_0, 0, 1;
    %jmp T_534;
    .thread T_534;
    .scope S_0x7fab89772c50;
T_535 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c9bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_535.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_535.1, 8;
T_535.0 ; End of true expr.
    %load/vec4 v0x600004c9bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_535.2, 9;
    %load/vec4 v0x600004c9b9f0_0;
    %jmp/1 T_535.3, 9;
T_535.2 ; End of true expr.
    %load/vec4 v0x600004c9bba0_0;
    %jmp/0 T_535.3, 9;
 ; End of false expr.
    %blend;
T_535.3;
    %jmp/0 T_535.1, 8;
 ; End of false expr.
    %blend;
T_535.1;
    %store/vec4 v0x600004c9bba0_0, 0, 1;
    %jmp T_535;
    .thread T_535;
    .scope S_0x7fab89772f30;
T_536 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce8630_0;
    %flag_set/vec4 8;
    %jmp/0 T_536.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_536.1, 8;
T_536.0 ; End of true expr.
    %load/vec4 v0x600004ce8750_0;
    %flag_set/vec4 9;
    %jmp/0 T_536.2, 9;
    %load/vec4 v0x600004ce8510_0;
    %jmp/1 T_536.3, 9;
T_536.2 ; End of true expr.
    %load/vec4 v0x600004ce86c0_0;
    %jmp/0 T_536.3, 9;
 ; End of false expr.
    %blend;
T_536.3;
    %jmp/0 T_536.1, 8;
 ; End of false expr.
    %blend;
T_536.1;
    %store/vec4 v0x600004ce86c0_0, 0, 1;
    %jmp T_536;
    .thread T_536;
    .scope S_0x7fab89773210;
T_537 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce90e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_537.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_537.1, 8;
T_537.0 ; End of true expr.
    %load/vec4 v0x600004ce9200_0;
    %flag_set/vec4 9;
    %jmp/0 T_537.2, 9;
    %load/vec4 v0x600004ce8fc0_0;
    %jmp/1 T_537.3, 9;
T_537.2 ; End of true expr.
    %load/vec4 v0x600004ce9170_0;
    %jmp/0 T_537.3, 9;
 ; End of false expr.
    %blend;
T_537.3;
    %jmp/0 T_537.1, 8;
 ; End of false expr.
    %blend;
T_537.1;
    %store/vec4 v0x600004ce9170_0, 0, 1;
    %jmp T_537;
    .thread T_537;
    .scope S_0x7fab897734f0;
T_538 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ce9b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_538.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_538.1, 8;
T_538.0 ; End of true expr.
    %load/vec4 v0x600004ce9cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_538.2, 9;
    %load/vec4 v0x600004ce9a70_0;
    %jmp/1 T_538.3, 9;
T_538.2 ; End of true expr.
    %load/vec4 v0x600004ce9c20_0;
    %jmp/0 T_538.3, 9;
 ; End of false expr.
    %blend;
T_538.3;
    %jmp/0 T_538.1, 8;
 ; End of false expr.
    %blend;
T_538.1;
    %store/vec4 v0x600004ce9c20_0, 0, 1;
    %jmp T_538;
    .thread T_538;
    .scope S_0x7fab897737d0;
T_539 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cea640_0;
    %flag_set/vec4 8;
    %jmp/0 T_539.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_539.1, 8;
T_539.0 ; End of true expr.
    %load/vec4 v0x600004cea760_0;
    %flag_set/vec4 9;
    %jmp/0 T_539.2, 9;
    %load/vec4 v0x600004cea520_0;
    %jmp/1 T_539.3, 9;
T_539.2 ; End of true expr.
    %load/vec4 v0x600004cea6d0_0;
    %jmp/0 T_539.3, 9;
 ; End of false expr.
    %blend;
T_539.3;
    %jmp/0 T_539.1, 8;
 ; End of false expr.
    %blend;
T_539.1;
    %store/vec4 v0x600004cea6d0_0, 0, 1;
    %jmp T_539;
    .thread T_539;
    .scope S_0x7fab89773eb0;
T_540 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ceb570_0;
    %flag_set/vec4 8;
    %jmp/0 T_540.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_540.1, 8;
T_540.0 ; End of true expr.
    %load/vec4 v0x600004ceb690_0;
    %flag_set/vec4 9;
    %jmp/0 T_540.2, 9;
    %load/vec4 v0x600004ceb450_0;
    %jmp/1 T_540.3, 9;
T_540.2 ; End of true expr.
    %load/vec4 v0x600004ceb600_0;
    %jmp/0 T_540.3, 9;
 ; End of false expr.
    %blend;
T_540.3;
    %jmp/0 T_540.1, 8;
 ; End of false expr.
    %blend;
T_540.1;
    %store/vec4 v0x600004ceb600_0, 0, 1;
    %jmp T_540;
    .thread T_540;
    .scope S_0x7fab89774190;
T_541 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cec090_0;
    %flag_set/vec4 8;
    %jmp/0 T_541.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_541.1, 8;
T_541.0 ; End of true expr.
    %load/vec4 v0x600004cec1b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_541.2, 9;
    %load/vec4 v0x600004cebf00_0;
    %jmp/1 T_541.3, 9;
T_541.2 ; End of true expr.
    %load/vec4 v0x600004cec120_0;
    %jmp/0 T_541.3, 9;
 ; End of false expr.
    %blend;
T_541.3;
    %jmp/0 T_541.1, 8;
 ; End of false expr.
    %blend;
T_541.1;
    %store/vec4 v0x600004cec120_0, 0, 1;
    %jmp T_541;
    .thread T_541;
    .scope S_0x7fab8ba36f00;
T_542 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf0000_0;
    %flag_set/vec4 8;
    %jmp/0 T_542.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_542.1, 8;
T_542.0 ; End of true expr.
    %load/vec4 v0x600004cf0120_0;
    %flag_set/vec4 9;
    %jmp/0 T_542.2, 9;
    %load/vec4 v0x600004c6fe70_0;
    %jmp/1 T_542.3, 9;
T_542.2 ; End of true expr.
    %load/vec4 v0x600004cf0090_0;
    %jmp/0 T_542.3, 9;
 ; End of false expr.
    %blend;
T_542.3;
    %jmp/0 T_542.1, 8;
 ; End of false expr.
    %blend;
T_542.1;
    %store/vec4 v0x600004cf0090_0, 0, 1;
    %jmp T_542;
    .thread T_542;
    .scope S_0x7fab8b7890b0;
T_543 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000c89200_0;
    %flag_set/vec4 8;
    %jmp/0 T_543.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_543.1, 8;
T_543.0 ; End of true expr.
    %load/vec4 v0x600000c88990_0;
    %flag_set/vec4 9;
    %jmp/0 T_543.2, 9;
    %load/vec4 v0x600000c89830_0;
    %jmp/1 T_543.3, 9;
T_543.2 ; End of true expr.
    %load/vec4 v0x600000c88c60_0;
    %jmp/0 T_543.3, 9;
 ; End of false expr.
    %blend;
T_543.3;
    %jmp/0 T_543.1, 8;
 ; End of false expr.
    %blend;
T_543.1;
    %store/vec4 v0x600000c88c60_0, 0, 1;
    %jmp T_543;
    .thread T_543;
    .scope S_0x7fab8b787ea0;
T_544 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000c8aac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_544.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_544.1, 8;
T_544.0 ; End of true expr.
    %load/vec4 v0x600000c8abe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_544.2, 9;
    %load/vec4 v0x600000c8a9a0_0;
    %jmp/1 T_544.3, 9;
T_544.2 ; End of true expr.
    %load/vec4 v0x600000c8ab50_0;
    %jmp/0 T_544.3, 9;
 ; End of false expr.
    %blend;
T_544.3;
    %jmp/0 T_544.1, 8;
 ; End of false expr.
    %blend;
T_544.1;
    %store/vec4 v0x600000c8ab50_0, 0, 1;
    %jmp T_544;
    .thread T_544;
    .scope S_0x7fab89774470;
T_545 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cecb40_0;
    %flag_set/vec4 8;
    %jmp/0 T_545.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_545.1, 8;
T_545.0 ; End of true expr.
    %load/vec4 v0x600004cecc60_0;
    %flag_set/vec4 9;
    %jmp/0 T_545.2, 9;
    %load/vec4 v0x600004ceca20_0;
    %jmp/1 T_545.3, 9;
T_545.2 ; End of true expr.
    %load/vec4 v0x600004cecbd0_0;
    %jmp/0 T_545.3, 9;
 ; End of false expr.
    %blend;
T_545.3;
    %jmp/0 T_545.1, 8;
 ; End of false expr.
    %blend;
T_545.1;
    %store/vec4 v0x600004cecbd0_0, 0, 1;
    %jmp T_545;
    .thread T_545;
    .scope S_0x7fab89774750;
T_546 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ced5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_546.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_546.1, 8;
T_546.0 ; End of true expr.
    %load/vec4 v0x600004ced710_0;
    %flag_set/vec4 9;
    %jmp/0 T_546.2, 9;
    %load/vec4 v0x600004ced4d0_0;
    %jmp/1 T_546.3, 9;
T_546.2 ; End of true expr.
    %load/vec4 v0x600004ced680_0;
    %jmp/0 T_546.3, 9;
 ; End of false expr.
    %blend;
T_546.3;
    %jmp/0 T_546.1, 8;
 ; End of false expr.
    %blend;
T_546.1;
    %store/vec4 v0x600004ced680_0, 0, 1;
    %jmp T_546;
    .thread T_546;
    .scope S_0x7fab89774a30;
T_547 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cee0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_547.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_547.1, 8;
T_547.0 ; End of true expr.
    %load/vec4 v0x600004cee1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_547.2, 9;
    %load/vec4 v0x600004cedf80_0;
    %jmp/1 T_547.3, 9;
T_547.2 ; End of true expr.
    %load/vec4 v0x600004cee130_0;
    %jmp/0 T_547.3, 9;
 ; End of false expr.
    %blend;
T_547.3;
    %jmp/0 T_547.1, 8;
 ; End of false expr.
    %blend;
T_547.1;
    %store/vec4 v0x600004cee130_0, 0, 1;
    %jmp T_547;
    .thread T_547;
    .scope S_0x7fab89774d10;
T_548 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ceeb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_548.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_548.1, 8;
T_548.0 ; End of true expr.
    %load/vec4 v0x600004ceec70_0;
    %flag_set/vec4 9;
    %jmp/0 T_548.2, 9;
    %load/vec4 v0x600004ceea30_0;
    %jmp/1 T_548.3, 9;
T_548.2 ; End of true expr.
    %load/vec4 v0x600004ceebe0_0;
    %jmp/0 T_548.3, 9;
 ; End of false expr.
    %blend;
T_548.3;
    %jmp/0 T_548.1, 8;
 ; End of false expr.
    %blend;
T_548.1;
    %store/vec4 v0x600004ceebe0_0, 0, 1;
    %jmp T_548;
    .thread T_548;
    .scope S_0x7fab897751f0;
T_549 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cef600_0;
    %flag_set/vec4 8;
    %jmp/0 T_549.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_549.1, 8;
T_549.0 ; End of true expr.
    %load/vec4 v0x600004cef720_0;
    %flag_set/vec4 9;
    %jmp/0 T_549.2, 9;
    %load/vec4 v0x600004cef4e0_0;
    %jmp/1 T_549.3, 9;
T_549.2 ; End of true expr.
    %load/vec4 v0x600004cef690_0;
    %jmp/0 T_549.3, 9;
 ; End of false expr.
    %blend;
T_549.3;
    %jmp/0 T_549.1, 8;
 ; End of false expr.
    %blend;
T_549.1;
    %store/vec4 v0x600004cef690_0, 0, 1;
    %jmp T_549;
    .thread T_549;
    .scope S_0x7fab897754d0;
T_550 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf4120_0;
    %flag_set/vec4 8;
    %jmp/0 T_550.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_550.1, 8;
T_550.0 ; End of true expr.
    %load/vec4 v0x600004cf4240_0;
    %flag_set/vec4 9;
    %jmp/0 T_550.2, 9;
    %load/vec4 v0x600004cf4000_0;
    %jmp/1 T_550.3, 9;
T_550.2 ; End of true expr.
    %load/vec4 v0x600004cf41b0_0;
    %jmp/0 T_550.3, 9;
 ; End of false expr.
    %blend;
T_550.3;
    %jmp/0 T_550.1, 8;
 ; End of false expr.
    %blend;
T_550.1;
    %store/vec4 v0x600004cf41b0_0, 0, 1;
    %jmp T_550;
    .thread T_550;
    .scope S_0x7fab897757b0;
T_551 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_551.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_551.1, 8;
T_551.0 ; End of true expr.
    %load/vec4 v0x600004cf4cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_551.2, 9;
    %load/vec4 v0x600004cf4ab0_0;
    %jmp/1 T_551.3, 9;
T_551.2 ; End of true expr.
    %load/vec4 v0x600004cf4c60_0;
    %jmp/0 T_551.3, 9;
 ; End of false expr.
    %blend;
T_551.3;
    %jmp/0 T_551.1, 8;
 ; End of false expr.
    %blend;
T_551.1;
    %store/vec4 v0x600004cf4c60_0, 0, 1;
    %jmp T_551;
    .thread T_551;
    .scope S_0x7fab89775a90;
T_552 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf5680_0;
    %flag_set/vec4 8;
    %jmp/0 T_552.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_552.1, 8;
T_552.0 ; End of true expr.
    %load/vec4 v0x600004cf57a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_552.2, 9;
    %load/vec4 v0x600004cf5560_0;
    %jmp/1 T_552.3, 9;
T_552.2 ; End of true expr.
    %load/vec4 v0x600004cf5710_0;
    %jmp/0 T_552.3, 9;
 ; End of false expr.
    %blend;
T_552.3;
    %jmp/0 T_552.1, 8;
 ; End of false expr.
    %blend;
T_552.1;
    %store/vec4 v0x600004cf5710_0, 0, 1;
    %jmp T_552;
    .thread T_552;
    .scope S_0x7fab89775d70;
T_553 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf6130_0;
    %flag_set/vec4 8;
    %jmp/0 T_553.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_553.1, 8;
T_553.0 ; End of true expr.
    %load/vec4 v0x600004cf6250_0;
    %flag_set/vec4 9;
    %jmp/0 T_553.2, 9;
    %load/vec4 v0x600004cf6010_0;
    %jmp/1 T_553.3, 9;
T_553.2 ; End of true expr.
    %load/vec4 v0x600004cf61c0_0;
    %jmp/0 T_553.3, 9;
 ; End of false expr.
    %blend;
T_553.3;
    %jmp/0 T_553.1, 8;
 ; End of false expr.
    %blend;
T_553.1;
    %store/vec4 v0x600004cf61c0_0, 0, 1;
    %jmp T_553;
    .thread T_553;
    .scope S_0x7fab89776050;
T_554 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf6be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_554.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_554.1, 8;
T_554.0 ; End of true expr.
    %load/vec4 v0x600004cf6d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_554.2, 9;
    %load/vec4 v0x600004cf6ac0_0;
    %jmp/1 T_554.3, 9;
T_554.2 ; End of true expr.
    %load/vec4 v0x600004cf6c70_0;
    %jmp/0 T_554.3, 9;
 ; End of false expr.
    %blend;
T_554.3;
    %jmp/0 T_554.1, 8;
 ; End of false expr.
    %blend;
T_554.1;
    %store/vec4 v0x600004cf6c70_0, 0, 1;
    %jmp T_554;
    .thread T_554;
    .scope S_0x7fab8b9a0890;
T_555 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ca9200_0;
    %flag_set/vec4 8;
    %jmp/0 T_555.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_555.1, 8;
T_555.0 ; End of true expr.
    %load/vec4 v0x600004ca9320_0;
    %flag_set/vec4 9;
    %jmp/0 T_555.2, 9;
    %load/vec4 v0x600004ca90e0_0;
    %jmp/1 T_555.3, 9;
T_555.2 ; End of true expr.
    %load/vec4 v0x600004ca9290_0;
    %jmp/0 T_555.3, 9;
 ; End of false expr.
    %blend;
T_555.3;
    %jmp/0 T_555.1, 8;
 ; End of false expr.
    %blend;
T_555.1;
    %store/vec4 v0x600004ca9290_0, 0, 1;
    %jmp T_555;
    .thread T_555;
    .scope S_0x7fab8b9a10e0;
T_556 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf7570_0;
    %flag_set/vec4 8;
    %jmp/0 T_556.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_556.1, 8;
T_556.0 ; End of true expr.
    %load/vec4 v0x600004cf7690_0;
    %flag_set/vec4 9;
    %jmp/0 T_556.2, 9;
    %load/vec4 v0x600004caa010_0;
    %jmp/1 T_556.3, 9;
T_556.2 ; End of true expr.
    %load/vec4 v0x600004cf7600_0;
    %jmp/0 T_556.3, 9;
 ; End of false expr.
    %blend;
T_556.3;
    %jmp/0 T_556.1, 8;
 ; End of false expr.
    %blend;
T_556.1;
    %store/vec4 v0x600004cf7600_0, 0, 1;
    %jmp T_556;
    .thread T_556;
    .scope S_0x7fab89776330;
T_557 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf8090_0;
    %flag_set/vec4 8;
    %jmp/0 T_557.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_557.1, 8;
T_557.0 ; End of true expr.
    %load/vec4 v0x600004cf81b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_557.2, 9;
    %load/vec4 v0x600004cf7f00_0;
    %jmp/1 T_557.3, 9;
T_557.2 ; End of true expr.
    %load/vec4 v0x600004cf8120_0;
    %jmp/0 T_557.3, 9;
 ; End of false expr.
    %blend;
T_557.3;
    %jmp/0 T_557.1, 8;
 ; End of false expr.
    %blend;
T_557.1;
    %store/vec4 v0x600004cf8120_0, 0, 1;
    %jmp T_557;
    .thread T_557;
    .scope S_0x7fab89776610;
T_558 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf8b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_558.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_558.1, 8;
T_558.0 ; End of true expr.
    %load/vec4 v0x600004cf8c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_558.2, 9;
    %load/vec4 v0x600004cf8a20_0;
    %jmp/1 T_558.3, 9;
T_558.2 ; End of true expr.
    %load/vec4 v0x600004cf8bd0_0;
    %jmp/0 T_558.3, 9;
 ; End of false expr.
    %blend;
T_558.3;
    %jmp/0 T_558.1, 8;
 ; End of false expr.
    %blend;
T_558.1;
    %store/vec4 v0x600004cf8bd0_0, 0, 1;
    %jmp T_558;
    .thread T_558;
    .scope S_0x7fab897768f0;
T_559 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf95f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_559.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_559.1, 8;
T_559.0 ; End of true expr.
    %load/vec4 v0x600004cf9710_0;
    %flag_set/vec4 9;
    %jmp/0 T_559.2, 9;
    %load/vec4 v0x600004cf94d0_0;
    %jmp/1 T_559.3, 9;
T_559.2 ; End of true expr.
    %load/vec4 v0x600004cf9680_0;
    %jmp/0 T_559.3, 9;
 ; End of false expr.
    %blend;
T_559.3;
    %jmp/0 T_559.1, 8;
 ; End of false expr.
    %blend;
T_559.1;
    %store/vec4 v0x600004cf9680_0, 0, 1;
    %jmp T_559;
    .thread T_559;
    .scope S_0x7fab89776bd0;
T_560 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cfa0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_560.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_560.1, 8;
T_560.0 ; End of true expr.
    %load/vec4 v0x600004cfa1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_560.2, 9;
    %load/vec4 v0x600004cf9f80_0;
    %jmp/1 T_560.3, 9;
T_560.2 ; End of true expr.
    %load/vec4 v0x600004cfa130_0;
    %jmp/0 T_560.3, 9;
 ; End of false expr.
    %blend;
T_560.3;
    %jmp/0 T_560.1, 8;
 ; End of false expr.
    %blend;
T_560.1;
    %store/vec4 v0x600004cfa130_0, 0, 1;
    %jmp T_560;
    .thread T_560;
    .scope S_0x7fab89776eb0;
T_561 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cfab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_561.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_561.1, 8;
T_561.0 ; End of true expr.
    %load/vec4 v0x600004cfac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_561.2, 9;
    %load/vec4 v0x600004cfaa30_0;
    %jmp/1 T_561.3, 9;
T_561.2 ; End of true expr.
    %load/vec4 v0x600004cfabe0_0;
    %jmp/0 T_561.3, 9;
 ; End of false expr.
    %blend;
T_561.3;
    %jmp/0 T_561.1, 8;
 ; End of false expr.
    %blend;
T_561.1;
    %store/vec4 v0x600004cfabe0_0, 0, 1;
    %jmp T_561;
    .thread T_561;
    .scope S_0x7fab89777190;
T_562 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cfb600_0;
    %flag_set/vec4 8;
    %jmp/0 T_562.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_562.1, 8;
T_562.0 ; End of true expr.
    %load/vec4 v0x600004cfb720_0;
    %flag_set/vec4 9;
    %jmp/0 T_562.2, 9;
    %load/vec4 v0x600004cfb4e0_0;
    %jmp/1 T_562.3, 9;
T_562.2 ; End of true expr.
    %load/vec4 v0x600004cfb690_0;
    %jmp/0 T_562.3, 9;
 ; End of false expr.
    %blend;
T_562.3;
    %jmp/0 T_562.1, 8;
 ; End of false expr.
    %blend;
T_562.1;
    %store/vec4 v0x600004cfb690_0, 0, 1;
    %jmp T_562;
    .thread T_562;
    .scope S_0x7fab89777470;
T_563 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cfc120_0;
    %flag_set/vec4 8;
    %jmp/0 T_563.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_563.1, 8;
T_563.0 ; End of true expr.
    %load/vec4 v0x600004cfc240_0;
    %flag_set/vec4 9;
    %jmp/0 T_563.2, 9;
    %load/vec4 v0x600004cfc000_0;
    %jmp/1 T_563.3, 9;
T_563.2 ; End of true expr.
    %load/vec4 v0x600004cfc1b0_0;
    %jmp/0 T_563.3, 9;
 ; End of false expr.
    %blend;
T_563.3;
    %jmp/0 T_563.1, 8;
 ; End of false expr.
    %blend;
T_563.1;
    %store/vec4 v0x600004cfc1b0_0, 0, 1;
    %jmp T_563;
    .thread T_563;
    .scope S_0x7fab89777750;
T_564 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cfcbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_564.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_564.1, 8;
T_564.0 ; End of true expr.
    %load/vec4 v0x600004cfccf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_564.2, 9;
    %load/vec4 v0x600004cfcab0_0;
    %jmp/1 T_564.3, 9;
T_564.2 ; End of true expr.
    %load/vec4 v0x600004cfcc60_0;
    %jmp/0 T_564.3, 9;
 ; End of false expr.
    %blend;
T_564.3;
    %jmp/0 T_564.1, 8;
 ; End of false expr.
    %blend;
T_564.1;
    %store/vec4 v0x600004cfcc60_0, 0, 1;
    %jmp T_564;
    .thread T_564;
    .scope S_0x7fab89777c30;
T_565 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cfd680_0;
    %flag_set/vec4 8;
    %jmp/0 T_565.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_565.1, 8;
T_565.0 ; End of true expr.
    %load/vec4 v0x600004cfd7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_565.2, 9;
    %load/vec4 v0x600004cfd560_0;
    %jmp/1 T_565.3, 9;
T_565.2 ; End of true expr.
    %load/vec4 v0x600004cfd710_0;
    %jmp/0 T_565.3, 9;
 ; End of false expr.
    %blend;
T_565.3;
    %jmp/0 T_565.1, 8;
 ; End of false expr.
    %blend;
T_565.1;
    %store/vec4 v0x600004cfd710_0, 0, 1;
    %jmp T_565;
    .thread T_565;
    .scope S_0x7fab89777f10;
T_566 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cfe130_0;
    %flag_set/vec4 8;
    %jmp/0 T_566.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_566.1, 8;
T_566.0 ; End of true expr.
    %load/vec4 v0x600004cfe250_0;
    %flag_set/vec4 9;
    %jmp/0 T_566.2, 9;
    %load/vec4 v0x600004cfe010_0;
    %jmp/1 T_566.3, 9;
T_566.2 ; End of true expr.
    %load/vec4 v0x600004cfe1c0_0;
    %jmp/0 T_566.3, 9;
 ; End of false expr.
    %blend;
T_566.3;
    %jmp/0 T_566.1, 8;
 ; End of false expr.
    %blend;
T_566.1;
    %store/vec4 v0x600004cfe1c0_0, 0, 1;
    %jmp T_566;
    .thread T_566;
    .scope S_0x7fab897781f0;
T_567 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cfebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_567.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_567.1, 8;
T_567.0 ; End of true expr.
    %load/vec4 v0x600004cfed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_567.2, 9;
    %load/vec4 v0x600004cfeac0_0;
    %jmp/1 T_567.3, 9;
T_567.2 ; End of true expr.
    %load/vec4 v0x600004cfec70_0;
    %jmp/0 T_567.3, 9;
 ; End of false expr.
    %blend;
T_567.3;
    %jmp/0 T_567.1, 8;
 ; End of false expr.
    %blend;
T_567.1;
    %store/vec4 v0x600004cfec70_0, 0, 1;
    %jmp T_567;
    .thread T_567;
    .scope S_0x7fab897784d0;
T_568 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cff690_0;
    %flag_set/vec4 8;
    %jmp/0 T_568.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_568.1, 8;
T_568.0 ; End of true expr.
    %load/vec4 v0x600004cff7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_568.2, 9;
    %load/vec4 v0x600004cff570_0;
    %jmp/1 T_568.3, 9;
T_568.2 ; End of true expr.
    %load/vec4 v0x600004cff720_0;
    %jmp/0 T_568.3, 9;
 ; End of false expr.
    %blend;
T_568.3;
    %jmp/0 T_568.1, 8;
 ; End of false expr.
    %blend;
T_568.1;
    %store/vec4 v0x600004cff720_0, 0, 1;
    %jmp T_568;
    .thread T_568;
    .scope S_0x7fab897787b0;
T_569 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc01b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_569.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_569.1, 8;
T_569.0 ; End of true expr.
    %load/vec4 v0x600004cc02d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_569.2, 9;
    %load/vec4 v0x600004cc0090_0;
    %jmp/1 T_569.3, 9;
T_569.2 ; End of true expr.
    %load/vec4 v0x600004cc0240_0;
    %jmp/0 T_569.3, 9;
 ; End of false expr.
    %blend;
T_569.3;
    %jmp/0 T_569.1, 8;
 ; End of false expr.
    %blend;
T_569.1;
    %store/vec4 v0x600004cc0240_0, 0, 1;
    %jmp T_569;
    .thread T_569;
    .scope S_0x7fab89778a90;
T_570 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc0c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_570.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_570.1, 8;
T_570.0 ; End of true expr.
    %load/vec4 v0x600004cc0d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_570.2, 9;
    %load/vec4 v0x600004cc0b40_0;
    %jmp/1 T_570.3, 9;
T_570.2 ; End of true expr.
    %load/vec4 v0x600004cc0cf0_0;
    %jmp/0 T_570.3, 9;
 ; End of false expr.
    %blend;
T_570.3;
    %jmp/0 T_570.1, 8;
 ; End of false expr.
    %blend;
T_570.1;
    %store/vec4 v0x600004cc0cf0_0, 0, 1;
    %jmp T_570;
    .thread T_570;
    .scope S_0x7fab89778d70;
T_571 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc1710_0;
    %flag_set/vec4 8;
    %jmp/0 T_571.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_571.1, 8;
T_571.0 ; End of true expr.
    %load/vec4 v0x600004cc1830_0;
    %flag_set/vec4 9;
    %jmp/0 T_571.2, 9;
    %load/vec4 v0x600004cc15f0_0;
    %jmp/1 T_571.3, 9;
T_571.2 ; End of true expr.
    %load/vec4 v0x600004cc17a0_0;
    %jmp/0 T_571.3, 9;
 ; End of false expr.
    %blend;
T_571.3;
    %jmp/0 T_571.1, 8;
 ; End of false expr.
    %blend;
T_571.1;
    %store/vec4 v0x600004cc17a0_0, 0, 1;
    %jmp T_571;
    .thread T_571;
    .scope S_0x7fab89779450;
T_572 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc2640_0;
    %flag_set/vec4 8;
    %jmp/0 T_572.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_572.1, 8;
T_572.0 ; End of true expr.
    %load/vec4 v0x600004cc2760_0;
    %flag_set/vec4 9;
    %jmp/0 T_572.2, 9;
    %load/vec4 v0x600004cc2520_0;
    %jmp/1 T_572.3, 9;
T_572.2 ; End of true expr.
    %load/vec4 v0x600004cc26d0_0;
    %jmp/0 T_572.3, 9;
 ; End of false expr.
    %blend;
T_572.3;
    %jmp/0 T_572.1, 8;
 ; End of false expr.
    %blend;
T_572.1;
    %store/vec4 v0x600004cc26d0_0, 0, 1;
    %jmp T_572;
    .thread T_572;
    .scope S_0x7fab89779730;
T_573 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc30f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_573.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_573.1, 8;
T_573.0 ; End of true expr.
    %load/vec4 v0x600004cc3210_0;
    %flag_set/vec4 9;
    %jmp/0 T_573.2, 9;
    %load/vec4 v0x600004cc2fd0_0;
    %jmp/1 T_573.3, 9;
T_573.2 ; End of true expr.
    %load/vec4 v0x600004cc3180_0;
    %jmp/0 T_573.3, 9;
 ; End of false expr.
    %blend;
T_573.3;
    %jmp/0 T_573.1, 8;
 ; End of false expr.
    %blend;
T_573.1;
    %store/vec4 v0x600004cc3180_0, 0, 1;
    %jmp T_573;
    .thread T_573;
    .scope S_0x7fab89779a10;
T_574 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc3ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_574.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_574.1, 8;
T_574.0 ; End of true expr.
    %load/vec4 v0x600004cc3cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_574.2, 9;
    %load/vec4 v0x600004cc3a80_0;
    %jmp/1 T_574.3, 9;
T_574.2 ; End of true expr.
    %load/vec4 v0x600004cc3c30_0;
    %jmp/0 T_574.3, 9;
 ; End of false expr.
    %blend;
T_574.3;
    %jmp/0 T_574.1, 8;
 ; End of false expr.
    %blend;
T_574.1;
    %store/vec4 v0x600004cc3c30_0, 0, 1;
    %jmp T_574;
    .thread T_574;
    .scope S_0x7fab89779cf0;
T_575 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc46c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_575.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_575.1, 8;
T_575.0 ; End of true expr.
    %load/vec4 v0x600004cc47e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_575.2, 9;
    %load/vec4 v0x600004cc45a0_0;
    %jmp/1 T_575.3, 9;
T_575.2 ; End of true expr.
    %load/vec4 v0x600004cc4750_0;
    %jmp/0 T_575.3, 9;
 ; End of false expr.
    %blend;
T_575.3;
    %jmp/0 T_575.1, 8;
 ; End of false expr.
    %blend;
T_575.1;
    %store/vec4 v0x600004cc4750_0, 0, 1;
    %jmp T_575;
    .thread T_575;
    .scope S_0x7fab89779fd0;
T_576 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc5170_0;
    %flag_set/vec4 8;
    %jmp/0 T_576.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_576.1, 8;
T_576.0 ; End of true expr.
    %load/vec4 v0x600004cc5290_0;
    %flag_set/vec4 9;
    %jmp/0 T_576.2, 9;
    %load/vec4 v0x600004cc5050_0;
    %jmp/1 T_576.3, 9;
T_576.2 ; End of true expr.
    %load/vec4 v0x600004cc5200_0;
    %jmp/0 T_576.3, 9;
 ; End of false expr.
    %blend;
T_576.3;
    %jmp/0 T_576.1, 8;
 ; End of false expr.
    %blend;
T_576.1;
    %store/vec4 v0x600004cc5200_0, 0, 1;
    %jmp T_576;
    .thread T_576;
    .scope S_0x7fab8977a2b0;
T_577 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc5c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_577.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_577.1, 8;
T_577.0 ; End of true expr.
    %load/vec4 v0x600004cc5d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_577.2, 9;
    %load/vec4 v0x600004cc5b00_0;
    %jmp/1 T_577.3, 9;
T_577.2 ; End of true expr.
    %load/vec4 v0x600004cc5cb0_0;
    %jmp/0 T_577.3, 9;
 ; End of false expr.
    %blend;
T_577.3;
    %jmp/0 T_577.1, 8;
 ; End of false expr.
    %blend;
T_577.1;
    %store/vec4 v0x600004cc5cb0_0, 0, 1;
    %jmp T_577;
    .thread T_577;
    .scope S_0x7fab8977a590;
T_578 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc66d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_578.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_578.1, 8;
T_578.0 ; End of true expr.
    %load/vec4 v0x600004cc67f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_578.2, 9;
    %load/vec4 v0x600004cc65b0_0;
    %jmp/1 T_578.3, 9;
T_578.2 ; End of true expr.
    %load/vec4 v0x600004cc6760_0;
    %jmp/0 T_578.3, 9;
 ; End of false expr.
    %blend;
T_578.3;
    %jmp/0 T_578.1, 8;
 ; End of false expr.
    %blend;
T_578.1;
    %store/vec4 v0x600004cc6760_0, 0, 1;
    %jmp T_578;
    .thread T_578;
    .scope S_0x7fab8977a870;
T_579 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc7180_0;
    %flag_set/vec4 8;
    %jmp/0 T_579.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_579.1, 8;
T_579.0 ; End of true expr.
    %load/vec4 v0x600004cc72a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_579.2, 9;
    %load/vec4 v0x600004cc7060_0;
    %jmp/1 T_579.3, 9;
T_579.2 ; End of true expr.
    %load/vec4 v0x600004cc7210_0;
    %jmp/0 T_579.3, 9;
 ; End of false expr.
    %blend;
T_579.3;
    %jmp/0 T_579.1, 8;
 ; End of false expr.
    %blend;
T_579.1;
    %store/vec4 v0x600004cc7210_0, 0, 1;
    %jmp T_579;
    .thread T_579;
    .scope S_0x7fab8977ab50;
T_580 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc7c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_580.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_580.1, 8;
T_580.0 ; End of true expr.
    %load/vec4 v0x600004cc7d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_580.2, 9;
    %load/vec4 v0x600004cc7b10_0;
    %jmp/1 T_580.3, 9;
T_580.2 ; End of true expr.
    %load/vec4 v0x600004cc7cc0_0;
    %jmp/0 T_580.3, 9;
 ; End of false expr.
    %blend;
T_580.3;
    %jmp/0 T_580.1, 8;
 ; End of false expr.
    %blend;
T_580.1;
    %store/vec4 v0x600004cc7cc0_0, 0, 1;
    %jmp T_580;
    .thread T_580;
    .scope S_0x7fab8977b030;
T_581 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc8750_0;
    %flag_set/vec4 8;
    %jmp/0 T_581.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_581.1, 8;
T_581.0 ; End of true expr.
    %load/vec4 v0x600004cc8870_0;
    %flag_set/vec4 9;
    %jmp/0 T_581.2, 9;
    %load/vec4 v0x600004cc8630_0;
    %jmp/1 T_581.3, 9;
T_581.2 ; End of true expr.
    %load/vec4 v0x600004cc87e0_0;
    %jmp/0 T_581.3, 9;
 ; End of false expr.
    %blend;
T_581.3;
    %jmp/0 T_581.1, 8;
 ; End of false expr.
    %blend;
T_581.1;
    %store/vec4 v0x600004cc87e0_0, 0, 1;
    %jmp T_581;
    .thread T_581;
    .scope S_0x7fab8977b310;
T_582 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc9200_0;
    %flag_set/vec4 8;
    %jmp/0 T_582.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_582.1, 8;
T_582.0 ; End of true expr.
    %load/vec4 v0x600004cc9320_0;
    %flag_set/vec4 9;
    %jmp/0 T_582.2, 9;
    %load/vec4 v0x600004cc90e0_0;
    %jmp/1 T_582.3, 9;
T_582.2 ; End of true expr.
    %load/vec4 v0x600004cc9290_0;
    %jmp/0 T_582.3, 9;
 ; End of false expr.
    %blend;
T_582.3;
    %jmp/0 T_582.1, 8;
 ; End of false expr.
    %blend;
T_582.1;
    %store/vec4 v0x600004cc9290_0, 0, 1;
    %jmp T_582;
    .thread T_582;
    .scope S_0x7fab8977b5f0;
T_583 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cc9cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_583.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_583.1, 8;
T_583.0 ; End of true expr.
    %load/vec4 v0x600004cc9dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_583.2, 9;
    %load/vec4 v0x600004cc9b90_0;
    %jmp/1 T_583.3, 9;
T_583.2 ; End of true expr.
    %load/vec4 v0x600004cc9d40_0;
    %jmp/0 T_583.3, 9;
 ; End of false expr.
    %blend;
T_583.3;
    %jmp/0 T_583.1, 8;
 ; End of false expr.
    %blend;
T_583.1;
    %store/vec4 v0x600004cc9d40_0, 0, 1;
    %jmp T_583;
    .thread T_583;
    .scope S_0x7fab8977b8d0;
T_584 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cca760_0;
    %flag_set/vec4 8;
    %jmp/0 T_584.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_584.1, 8;
T_584.0 ; End of true expr.
    %load/vec4 v0x600004cca880_0;
    %flag_set/vec4 9;
    %jmp/0 T_584.2, 9;
    %load/vec4 v0x600004cca640_0;
    %jmp/1 T_584.3, 9;
T_584.2 ; End of true expr.
    %load/vec4 v0x600004cca7f0_0;
    %jmp/0 T_584.3, 9;
 ; End of false expr.
    %blend;
T_584.3;
    %jmp/0 T_584.1, 8;
 ; End of false expr.
    %blend;
T_584.1;
    %store/vec4 v0x600004cca7f0_0, 0, 1;
    %jmp T_584;
    .thread T_584;
    .scope S_0x7fab8977bbb0;
T_585 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ccb210_0;
    %flag_set/vec4 8;
    %jmp/0 T_585.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_585.1, 8;
T_585.0 ; End of true expr.
    %load/vec4 v0x600004ccb330_0;
    %flag_set/vec4 9;
    %jmp/0 T_585.2, 9;
    %load/vec4 v0x600004ccb0f0_0;
    %jmp/1 T_585.3, 9;
T_585.2 ; End of true expr.
    %load/vec4 v0x600004ccb2a0_0;
    %jmp/0 T_585.3, 9;
 ; End of false expr.
    %blend;
T_585.3;
    %jmp/0 T_585.1, 8;
 ; End of false expr.
    %blend;
T_585.1;
    %store/vec4 v0x600004ccb2a0_0, 0, 1;
    %jmp T_585;
    .thread T_585;
    .scope S_0x7fab8977bd20;
T_586 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ccb570_0;
    %flag_set/vec4 8;
    %jmp/0 T_586.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_586.1, 8;
T_586.0 ; End of true expr.
    %load/vec4 v0x600004ccb690_0;
    %flag_set/vec4 9;
    %jmp/0 T_586.2, 9;
    %load/vec4 v0x600004ccb450_0;
    %jmp/1 T_586.3, 9;
T_586.2 ; End of true expr.
    %load/vec4 v0x600004ccb600_0;
    %jmp/0 T_586.3, 9;
 ; End of false expr.
    %blend;
T_586.3;
    %jmp/0 T_586.1, 8;
 ; End of false expr.
    %blend;
T_586.1;
    %store/vec4 v0x600004ccb600_0, 0, 1;
    %jmp T_586;
    .thread T_586;
    .scope S_0x7fab8977c000;
T_587 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ccbe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_587.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_587.1, 8;
T_587.0 ; End of true expr.
    %load/vec4 v0x600004ccc000_0;
    %flag_set/vec4 9;
    %jmp/0 T_587.2, 9;
    %load/vec4 v0x600004ccbd50_0;
    %jmp/1 T_587.3, 9;
T_587.2 ; End of true expr.
    %load/vec4 v0x600004ccbf00_0;
    %jmp/0 T_587.3, 9;
 ; End of false expr.
    %blend;
T_587.3;
    %jmp/0 T_587.1, 8;
 ; End of false expr.
    %blend;
T_587.1;
    %store/vec4 v0x600004ccbf00_0, 0, 1;
    %jmp T_587;
    .thread T_587;
    .scope S_0x7fab8977c6e0;
T_588 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ccce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_588.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_588.1, 8;
T_588.0 ; End of true expr.
    %load/vec4 v0x600004cccf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_588.2, 9;
    %load/vec4 v0x600004ccccf0_0;
    %jmp/1 T_588.3, 9;
T_588.2 ; End of true expr.
    %load/vec4 v0x600004cccea0_0;
    %jmp/0 T_588.3, 9;
 ; End of false expr.
    %blend;
T_588.3;
    %jmp/0 T_588.1, 8;
 ; End of false expr.
    %blend;
T_588.1;
    %store/vec4 v0x600004cccea0_0, 0, 1;
    %jmp T_588;
    .thread T_588;
    .scope S_0x7fab8977c9c0;
T_589 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ccd8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_589.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_589.1, 8;
T_589.0 ; End of true expr.
    %load/vec4 v0x600004ccd9e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_589.2, 9;
    %load/vec4 v0x600004ccd7a0_0;
    %jmp/1 T_589.3, 9;
T_589.2 ; End of true expr.
    %load/vec4 v0x600004ccd950_0;
    %jmp/0 T_589.3, 9;
 ; End of false expr.
    %blend;
T_589.3;
    %jmp/0 T_589.1, 8;
 ; End of false expr.
    %blend;
T_589.1;
    %store/vec4 v0x600004ccd950_0, 0, 1;
    %jmp T_589;
    .thread T_589;
    .scope S_0x7fab8977cca0;
T_590 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cce370_0;
    %flag_set/vec4 8;
    %jmp/0 T_590.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_590.1, 8;
T_590.0 ; End of true expr.
    %load/vec4 v0x600004cce490_0;
    %flag_set/vec4 9;
    %jmp/0 T_590.2, 9;
    %load/vec4 v0x600004cce250_0;
    %jmp/1 T_590.3, 9;
T_590.2 ; End of true expr.
    %load/vec4 v0x600004cce400_0;
    %jmp/0 T_590.3, 9;
 ; End of false expr.
    %blend;
T_590.3;
    %jmp/0 T_590.1, 8;
 ; End of false expr.
    %blend;
T_590.1;
    %store/vec4 v0x600004cce400_0, 0, 1;
    %jmp T_590;
    .thread T_590;
    .scope S_0x7fab8977cf80;
T_591 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ccee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_591.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_591.1, 8;
T_591.0 ; End of true expr.
    %load/vec4 v0x600004ccef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_591.2, 9;
    %load/vec4 v0x600004cced00_0;
    %jmp/1 T_591.3, 9;
T_591.2 ; End of true expr.
    %load/vec4 v0x600004cceeb0_0;
    %jmp/0 T_591.3, 9;
 ; End of false expr.
    %blend;
T_591.3;
    %jmp/0 T_591.1, 8;
 ; End of false expr.
    %blend;
T_591.1;
    %store/vec4 v0x600004cceeb0_0, 0, 1;
    %jmp T_591;
    .thread T_591;
    .scope S_0x7fab8977d260;
T_592 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004ccf8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_592.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_592.1, 8;
T_592.0 ; End of true expr.
    %load/vec4 v0x600004ccf9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_592.2, 9;
    %load/vec4 v0x600004ccf7b0_0;
    %jmp/1 T_592.3, 9;
T_592.2 ; End of true expr.
    %load/vec4 v0x600004ccf960_0;
    %jmp/0 T_592.3, 9;
 ; End of false expr.
    %blend;
T_592.3;
    %jmp/0 T_592.1, 8;
 ; End of false expr.
    %blend;
T_592.1;
    %store/vec4 v0x600004ccf960_0, 0, 1;
    %jmp T_592;
    .thread T_592;
    .scope S_0x7fab8977d540;
T_593 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd03f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_593.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_593.1, 8;
T_593.0 ; End of true expr.
    %load/vec4 v0x600004cd0510_0;
    %flag_set/vec4 9;
    %jmp/0 T_593.2, 9;
    %load/vec4 v0x600004cd02d0_0;
    %jmp/1 T_593.3, 9;
T_593.2 ; End of true expr.
    %load/vec4 v0x600004cd0480_0;
    %jmp/0 T_593.3, 9;
 ; End of false expr.
    %blend;
T_593.3;
    %jmp/0 T_593.1, 8;
 ; End of false expr.
    %blend;
T_593.1;
    %store/vec4 v0x600004cd0480_0, 0, 1;
    %jmp T_593;
    .thread T_593;
    .scope S_0x7fab8977d820;
T_594 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd0ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_594.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_594.1, 8;
T_594.0 ; End of true expr.
    %load/vec4 v0x600004cd0fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_594.2, 9;
    %load/vec4 v0x600004cd0d80_0;
    %jmp/1 T_594.3, 9;
T_594.2 ; End of true expr.
    %load/vec4 v0x600004cd0f30_0;
    %jmp/0 T_594.3, 9;
 ; End of false expr.
    %blend;
T_594.3;
    %jmp/0 T_594.1, 8;
 ; End of false expr.
    %blend;
T_594.1;
    %store/vec4 v0x600004cd0f30_0, 0, 1;
    %jmp T_594;
    .thread T_594;
    .scope S_0x7fab8977db00;
T_595 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd1950_0;
    %flag_set/vec4 8;
    %jmp/0 T_595.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_595.1, 8;
T_595.0 ; End of true expr.
    %load/vec4 v0x600004cd1a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_595.2, 9;
    %load/vec4 v0x600004cd1830_0;
    %jmp/1 T_595.3, 9;
T_595.2 ; End of true expr.
    %load/vec4 v0x600004cd19e0_0;
    %jmp/0 T_595.3, 9;
 ; End of false expr.
    %blend;
T_595.3;
    %jmp/0 T_595.1, 8;
 ; End of false expr.
    %blend;
T_595.1;
    %store/vec4 v0x600004cd19e0_0, 0, 1;
    %jmp T_595;
    .thread T_595;
    .scope S_0x7fab8977dde0;
T_596 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd2400_0;
    %flag_set/vec4 8;
    %jmp/0 T_596.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_596.1, 8;
T_596.0 ; End of true expr.
    %load/vec4 v0x600004cd2520_0;
    %flag_set/vec4 9;
    %jmp/0 T_596.2, 9;
    %load/vec4 v0x600004cd22e0_0;
    %jmp/1 T_596.3, 9;
T_596.2 ; End of true expr.
    %load/vec4 v0x600004cd2490_0;
    %jmp/0 T_596.3, 9;
 ; End of false expr.
    %blend;
T_596.3;
    %jmp/0 T_596.1, 8;
 ; End of false expr.
    %blend;
T_596.1;
    %store/vec4 v0x600004cd2490_0, 0, 1;
    %jmp T_596;
    .thread T_596;
    .scope S_0x7fab8977e2c0;
T_597 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd2eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_597.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_597.1, 8;
T_597.0 ; End of true expr.
    %load/vec4 v0x600004cd2fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_597.2, 9;
    %load/vec4 v0x600004cd2d90_0;
    %jmp/1 T_597.3, 9;
T_597.2 ; End of true expr.
    %load/vec4 v0x600004cd2f40_0;
    %jmp/0 T_597.3, 9;
 ; End of false expr.
    %blend;
T_597.3;
    %jmp/0 T_597.1, 8;
 ; End of false expr.
    %blend;
T_597.1;
    %store/vec4 v0x600004cd2f40_0, 0, 1;
    %jmp T_597;
    .thread T_597;
    .scope S_0x7fab8977e5a0;
T_598 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd3960_0;
    %flag_set/vec4 8;
    %jmp/0 T_598.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_598.1, 8;
T_598.0 ; End of true expr.
    %load/vec4 v0x600004cd3a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_598.2, 9;
    %load/vec4 v0x600004cd3840_0;
    %jmp/1 T_598.3, 9;
T_598.2 ; End of true expr.
    %load/vec4 v0x600004cd39f0_0;
    %jmp/0 T_598.3, 9;
 ; End of false expr.
    %blend;
T_598.3;
    %jmp/0 T_598.1, 8;
 ; End of false expr.
    %blend;
T_598.1;
    %store/vec4 v0x600004cd39f0_0, 0, 1;
    %jmp T_598;
    .thread T_598;
    .scope S_0x7fab8977e880;
T_599 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd4480_0;
    %flag_set/vec4 8;
    %jmp/0 T_599.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_599.1, 8;
T_599.0 ; End of true expr.
    %load/vec4 v0x600004cd45a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_599.2, 9;
    %load/vec4 v0x600004cd4360_0;
    %jmp/1 T_599.3, 9;
T_599.2 ; End of true expr.
    %load/vec4 v0x600004cd4510_0;
    %jmp/0 T_599.3, 9;
 ; End of false expr.
    %blend;
T_599.3;
    %jmp/0 T_599.1, 8;
 ; End of false expr.
    %blend;
T_599.1;
    %store/vec4 v0x600004cd4510_0, 0, 1;
    %jmp T_599;
    .thread T_599;
    .scope S_0x7fab8977eb60;
T_600 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd4f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_600.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_600.1, 8;
T_600.0 ; End of true expr.
    %load/vec4 v0x600004cd5050_0;
    %flag_set/vec4 9;
    %jmp/0 T_600.2, 9;
    %load/vec4 v0x600004cd4e10_0;
    %jmp/1 T_600.3, 9;
T_600.2 ; End of true expr.
    %load/vec4 v0x600004cd4fc0_0;
    %jmp/0 T_600.3, 9;
 ; End of false expr.
    %blend;
T_600.3;
    %jmp/0 T_600.1, 8;
 ; End of false expr.
    %blend;
T_600.1;
    %store/vec4 v0x600004cd4fc0_0, 0, 1;
    %jmp T_600;
    .thread T_600;
    .scope S_0x7fab8977ee40;
T_601 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd59e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_601.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_601.1, 8;
T_601.0 ; End of true expr.
    %load/vec4 v0x600004cd5b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_601.2, 9;
    %load/vec4 v0x600004cd58c0_0;
    %jmp/1 T_601.3, 9;
T_601.2 ; End of true expr.
    %load/vec4 v0x600004cd5a70_0;
    %jmp/0 T_601.3, 9;
 ; End of false expr.
    %blend;
T_601.3;
    %jmp/0 T_601.1, 8;
 ; End of false expr.
    %blend;
T_601.1;
    %store/vec4 v0x600004cd5a70_0, 0, 1;
    %jmp T_601;
    .thread T_601;
    .scope S_0x7fab8977f120;
T_602 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd6490_0;
    %flag_set/vec4 8;
    %jmp/0 T_602.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_602.1, 8;
T_602.0 ; End of true expr.
    %load/vec4 v0x600004cd65b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_602.2, 9;
    %load/vec4 v0x600004cd6370_0;
    %jmp/1 T_602.3, 9;
T_602.2 ; End of true expr.
    %load/vec4 v0x600004cd6520_0;
    %jmp/0 T_602.3, 9;
 ; End of false expr.
    %blend;
T_602.3;
    %jmp/0 T_602.1, 8;
 ; End of false expr.
    %blend;
T_602.1;
    %store/vec4 v0x600004cd6520_0, 0, 1;
    %jmp T_602;
    .thread T_602;
    .scope S_0x7fab8977f400;
T_603 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd6f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_603.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_603.1, 8;
T_603.0 ; End of true expr.
    %load/vec4 v0x600004cd7060_0;
    %flag_set/vec4 9;
    %jmp/0 T_603.2, 9;
    %load/vec4 v0x600004cd6e20_0;
    %jmp/1 T_603.3, 9;
T_603.2 ; End of true expr.
    %load/vec4 v0x600004cd6fd0_0;
    %jmp/0 T_603.3, 9;
 ; End of false expr.
    %blend;
T_603.3;
    %jmp/0 T_603.1, 8;
 ; End of false expr.
    %blend;
T_603.1;
    %store/vec4 v0x600004cd6fd0_0, 0, 1;
    %jmp T_603;
    .thread T_603;
    .scope S_0x7fab8977fae0;
T_604 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd7e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_604.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_604.1, 8;
T_604.0 ; End of true expr.
    %load/vec4 v0x600004cd8000_0;
    %flag_set/vec4 9;
    %jmp/0 T_604.2, 9;
    %load/vec4 v0x600004cd7d50_0;
    %jmp/1 T_604.3, 9;
T_604.2 ; End of true expr.
    %load/vec4 v0x600004cd7f00_0;
    %jmp/0 T_604.3, 9;
 ; End of false expr.
    %blend;
T_604.3;
    %jmp/0 T_604.1, 8;
 ; End of false expr.
    %blend;
T_604.1;
    %store/vec4 v0x600004cd7f00_0, 0, 1;
    %jmp T_604;
    .thread T_604;
    .scope S_0x7fab8977fdc0;
T_605 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd8990_0;
    %flag_set/vec4 8;
    %jmp/0 T_605.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_605.1, 8;
T_605.0 ; End of true expr.
    %load/vec4 v0x600004cd8ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_605.2, 9;
    %load/vec4 v0x600004cd8870_0;
    %jmp/1 T_605.3, 9;
T_605.2 ; End of true expr.
    %load/vec4 v0x600004cd8a20_0;
    %jmp/0 T_605.3, 9;
 ; End of false expr.
    %blend;
T_605.3;
    %jmp/0 T_605.1, 8;
 ; End of false expr.
    %blend;
T_605.1;
    %store/vec4 v0x600004cd8a20_0, 0, 1;
    %jmp T_605;
    .thread T_605;
    .scope S_0x7fab897800a0;
T_606 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd9440_0;
    %flag_set/vec4 8;
    %jmp/0 T_606.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_606.1, 8;
T_606.0 ; End of true expr.
    %load/vec4 v0x600004cd9560_0;
    %flag_set/vec4 9;
    %jmp/0 T_606.2, 9;
    %load/vec4 v0x600004cd9320_0;
    %jmp/1 T_606.3, 9;
T_606.2 ; End of true expr.
    %load/vec4 v0x600004cd94d0_0;
    %jmp/0 T_606.3, 9;
 ; End of false expr.
    %blend;
T_606.3;
    %jmp/0 T_606.1, 8;
 ; End of false expr.
    %blend;
T_606.1;
    %store/vec4 v0x600004cd94d0_0, 0, 1;
    %jmp T_606;
    .thread T_606;
    .scope S_0x7fab89780380;
T_607 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cd9ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_607.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_607.1, 8;
T_607.0 ; End of true expr.
    %load/vec4 v0x600004cda010_0;
    %flag_set/vec4 9;
    %jmp/0 T_607.2, 9;
    %load/vec4 v0x600004cd9dd0_0;
    %jmp/1 T_607.3, 9;
T_607.2 ; End of true expr.
    %load/vec4 v0x600004cd9f80_0;
    %jmp/0 T_607.3, 9;
 ; End of false expr.
    %blend;
T_607.3;
    %jmp/0 T_607.1, 8;
 ; End of false expr.
    %blend;
T_607.1;
    %store/vec4 v0x600004cd9f80_0, 0, 1;
    %jmp T_607;
    .thread T_607;
    .scope S_0x7fab89780660;
T_608 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cda9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_608.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_608.1, 8;
T_608.0 ; End of true expr.
    %load/vec4 v0x600004cdaac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_608.2, 9;
    %load/vec4 v0x600004cda880_0;
    %jmp/1 T_608.3, 9;
T_608.2 ; End of true expr.
    %load/vec4 v0x600004cdaa30_0;
    %jmp/0 T_608.3, 9;
 ; End of false expr.
    %blend;
T_608.3;
    %jmp/0 T_608.1, 8;
 ; End of false expr.
    %blend;
T_608.1;
    %store/vec4 v0x600004cdaa30_0, 0, 1;
    %jmp T_608;
    .thread T_608;
    .scope S_0x7fab89780940;
T_609 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cdb450_0;
    %flag_set/vec4 8;
    %jmp/0 T_609.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_609.1, 8;
T_609.0 ; End of true expr.
    %load/vec4 v0x600004cdb570_0;
    %flag_set/vec4 9;
    %jmp/0 T_609.2, 9;
    %load/vec4 v0x600004cdb330_0;
    %jmp/1 T_609.3, 9;
T_609.2 ; End of true expr.
    %load/vec4 v0x600004cdb4e0_0;
    %jmp/0 T_609.3, 9;
 ; End of false expr.
    %blend;
T_609.3;
    %jmp/0 T_609.1, 8;
 ; End of false expr.
    %blend;
T_609.1;
    %store/vec4 v0x600004cdb4e0_0, 0, 1;
    %jmp T_609;
    .thread T_609;
    .scope S_0x7fab89780c20;
T_610 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cdbf00_0;
    %flag_set/vec4 8;
    %jmp/0 T_610.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_610.1, 8;
T_610.0 ; End of true expr.
    %load/vec4 v0x600004cdc090_0;
    %flag_set/vec4 9;
    %jmp/0 T_610.2, 9;
    %load/vec4 v0x600004cdbde0_0;
    %jmp/1 T_610.3, 9;
T_610.2 ; End of true expr.
    %load/vec4 v0x600004cdc000_0;
    %jmp/0 T_610.3, 9;
 ; End of false expr.
    %blend;
T_610.3;
    %jmp/0 T_610.1, 8;
 ; End of false expr.
    %blend;
T_610.1;
    %store/vec4 v0x600004cdc000_0, 0, 1;
    %jmp T_610;
    .thread T_610;
    .scope S_0x7fab89780f00;
T_611 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cdca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_611.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_611.1, 8;
T_611.0 ; End of true expr.
    %load/vec4 v0x600004cdcb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_611.2, 9;
    %load/vec4 v0x600004cdc900_0;
    %jmp/1 T_611.3, 9;
T_611.2 ; End of true expr.
    %load/vec4 v0x600004cdcab0_0;
    %jmp/0 T_611.3, 9;
 ; End of false expr.
    %blend;
T_611.3;
    %jmp/0 T_611.1, 8;
 ; End of false expr.
    %blend;
T_611.1;
    %store/vec4 v0x600004cdcab0_0, 0, 1;
    %jmp T_611;
    .thread T_611;
    .scope S_0x7fab897811e0;
T_612 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cdd4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_612.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_612.1, 8;
T_612.0 ; End of true expr.
    %load/vec4 v0x600004cdd5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_612.2, 9;
    %load/vec4 v0x600004cdd3b0_0;
    %jmp/1 T_612.3, 9;
T_612.2 ; End of true expr.
    %load/vec4 v0x600004cdd560_0;
    %jmp/0 T_612.3, 9;
 ; End of false expr.
    %blend;
T_612.3;
    %jmp/0 T_612.1, 8;
 ; End of false expr.
    %blend;
T_612.1;
    %store/vec4 v0x600004cdd560_0, 0, 1;
    %jmp T_612;
    .thread T_612;
    .scope S_0x7fab897816c0;
T_613 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cddf80_0;
    %flag_set/vec4 8;
    %jmp/0 T_613.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_613.1, 8;
T_613.0 ; End of true expr.
    %load/vec4 v0x600004cde0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_613.2, 9;
    %load/vec4 v0x600004cdde60_0;
    %jmp/1 T_613.3, 9;
T_613.2 ; End of true expr.
    %load/vec4 v0x600004cde010_0;
    %jmp/0 T_613.3, 9;
 ; End of false expr.
    %blend;
T_613.3;
    %jmp/0 T_613.1, 8;
 ; End of false expr.
    %blend;
T_613.1;
    %store/vec4 v0x600004cde010_0, 0, 1;
    %jmp T_613;
    .thread T_613;
    .scope S_0x7fab897819a0;
T_614 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cdea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_614.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_614.1, 8;
T_614.0 ; End of true expr.
    %load/vec4 v0x600004cdeb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_614.2, 9;
    %load/vec4 v0x600004cde910_0;
    %jmp/1 T_614.3, 9;
T_614.2 ; End of true expr.
    %load/vec4 v0x600004cdeac0_0;
    %jmp/0 T_614.3, 9;
 ; End of false expr.
    %blend;
T_614.3;
    %jmp/0 T_614.1, 8;
 ; End of false expr.
    %blend;
T_614.1;
    %store/vec4 v0x600004cdeac0_0, 0, 1;
    %jmp T_614;
    .thread T_614;
    .scope S_0x7fab89781c80;
T_615 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cdf4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_615.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_615.1, 8;
T_615.0 ; End of true expr.
    %load/vec4 v0x600004cdf600_0;
    %flag_set/vec4 9;
    %jmp/0 T_615.2, 9;
    %load/vec4 v0x600004cdf3c0_0;
    %jmp/1 T_615.3, 9;
T_615.2 ; End of true expr.
    %load/vec4 v0x600004cdf570_0;
    %jmp/0 T_615.3, 9;
 ; End of false expr.
    %blend;
T_615.3;
    %jmp/0 T_615.1, 8;
 ; End of false expr.
    %blend;
T_615.1;
    %store/vec4 v0x600004cdf570_0, 0, 1;
    %jmp T_615;
    .thread T_615;
    .scope S_0x7fab89781f60;
T_616 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d20000_0;
    %flag_set/vec4 8;
    %jmp/0 T_616.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_616.1, 8;
T_616.0 ; End of true expr.
    %load/vec4 v0x600004d20120_0;
    %flag_set/vec4 9;
    %jmp/0 T_616.2, 9;
    %load/vec4 v0x600004cdfe70_0;
    %jmp/1 T_616.3, 9;
T_616.2 ; End of true expr.
    %load/vec4 v0x600004d20090_0;
    %jmp/0 T_616.3, 9;
 ; End of false expr.
    %blend;
T_616.3;
    %jmp/0 T_616.1, 8;
 ; End of false expr.
    %blend;
T_616.1;
    %store/vec4 v0x600004d20090_0, 0, 1;
    %jmp T_616;
    .thread T_616;
    .scope S_0x7fab89782240;
T_617 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d20ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_617.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_617.1, 8;
T_617.0 ; End of true expr.
    %load/vec4 v0x600004d20bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_617.2, 9;
    %load/vec4 v0x600004d20990_0;
    %jmp/1 T_617.3, 9;
T_617.2 ; End of true expr.
    %load/vec4 v0x600004d20b40_0;
    %jmp/0 T_617.3, 9;
 ; End of false expr.
    %blend;
T_617.3;
    %jmp/0 T_617.1, 8;
 ; End of false expr.
    %blend;
T_617.1;
    %store/vec4 v0x600004d20b40_0, 0, 1;
    %jmp T_617;
    .thread T_617;
    .scope S_0x7fab8ba371e0;
T_618 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf0cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_618.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_618.1, 8;
T_618.0 ; End of true expr.
    %load/vec4 v0x600004cf0e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_618.2, 9;
    %load/vec4 v0x600004cf0bd0_0;
    %jmp/1 T_618.3, 9;
T_618.2 ; End of true expr.
    %load/vec4 v0x600004cf0d80_0;
    %jmp/0 T_618.3, 9;
 ; End of false expr.
    %blend;
T_618.3;
    %jmp/0 T_618.1, 8;
 ; End of false expr.
    %blend;
T_618.1;
    %store/vec4 v0x600004cf0d80_0, 0, 1;
    %jmp T_618;
    .thread T_618;
    .scope S_0x7fab8ba374c0;
T_619 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf17a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_619.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_619.1, 8;
T_619.0 ; End of true expr.
    %load/vec4 v0x600004cf18c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_619.2, 9;
    %load/vec4 v0x600004cf1680_0;
    %jmp/1 T_619.3, 9;
T_619.2 ; End of true expr.
    %load/vec4 v0x600004cf1830_0;
    %jmp/0 T_619.3, 9;
 ; End of false expr.
    %blend;
T_619.3;
    %jmp/0 T_619.1, 8;
 ; End of false expr.
    %blend;
T_619.1;
    %store/vec4 v0x600004cf1830_0, 0, 1;
    %jmp T_619;
    .thread T_619;
    .scope S_0x7fab8ba37d10;
T_620 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf26d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_620.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_620.1, 8;
T_620.0 ; End of true expr.
    %load/vec4 v0x600004cf27f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_620.2, 9;
    %load/vec4 v0x600004cf25b0_0;
    %jmp/1 T_620.3, 9;
T_620.2 ; End of true expr.
    %load/vec4 v0x600004cf2760_0;
    %jmp/0 T_620.3, 9;
 ; End of false expr.
    %blend;
T_620.3;
    %jmp/0 T_620.1, 8;
 ; End of false expr.
    %blend;
T_620.1;
    %store/vec4 v0x600004cf2760_0, 0, 1;
    %jmp T_620;
    .thread T_620;
    .scope S_0x7fab8ba37ff0;
T_621 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf3180_0;
    %flag_set/vec4 8;
    %jmp/0 T_621.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_621.1, 8;
T_621.0 ; End of true expr.
    %load/vec4 v0x600004cf32a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_621.2, 9;
    %load/vec4 v0x600004cf3060_0;
    %jmp/1 T_621.3, 9;
T_621.2 ; End of true expr.
    %load/vec4 v0x600004cf3210_0;
    %jmp/0 T_621.3, 9;
 ; End of false expr.
    %blend;
T_621.3;
    %jmp/0 T_621.1, 8;
 ; End of false expr.
    %blend;
T_621.1;
    %store/vec4 v0x600004cf3210_0, 0, 1;
    %jmp T_621;
    .thread T_621;
    .scope S_0x7fab8ba382d0;
T_622 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004cf3c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_622.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_622.1, 8;
T_622.0 ; End of true expr.
    %load/vec4 v0x600004cf3d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_622.2, 9;
    %load/vec4 v0x600004cf3b10_0;
    %jmp/1 T_622.3, 9;
T_622.2 ; End of true expr.
    %load/vec4 v0x600004cf3cc0_0;
    %jmp/0 T_622.3, 9;
 ; End of false expr.
    %blend;
T_622.3;
    %jmp/0 T_622.1, 8;
 ; End of false expr.
    %blend;
T_622.1;
    %store/vec4 v0x600004cf3cc0_0, 0, 1;
    %jmp T_622;
    .thread T_622;
    .scope S_0x7fab8ba385b0;
T_623 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d24750_0;
    %flag_set/vec4 8;
    %jmp/0 T_623.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_623.1, 8;
T_623.0 ; End of true expr.
    %load/vec4 v0x600004d24870_0;
    %flag_set/vec4 9;
    %jmp/0 T_623.2, 9;
    %load/vec4 v0x600004d24630_0;
    %jmp/1 T_623.3, 9;
T_623.2 ; End of true expr.
    %load/vec4 v0x600004d247e0_0;
    %jmp/0 T_623.3, 9;
 ; End of false expr.
    %blend;
T_623.3;
    %jmp/0 T_623.1, 8;
 ; End of false expr.
    %blend;
T_623.1;
    %store/vec4 v0x600004d247e0_0, 0, 1;
    %jmp T_623;
    .thread T_623;
    .scope S_0x7fab8ba38890;
T_624 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d25200_0;
    %flag_set/vec4 8;
    %jmp/0 T_624.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_624.1, 8;
T_624.0 ; End of true expr.
    %load/vec4 v0x600004d25320_0;
    %flag_set/vec4 9;
    %jmp/0 T_624.2, 9;
    %load/vec4 v0x600004d250e0_0;
    %jmp/1 T_624.3, 9;
T_624.2 ; End of true expr.
    %load/vec4 v0x600004d25290_0;
    %jmp/0 T_624.3, 9;
 ; End of false expr.
    %blend;
T_624.3;
    %jmp/0 T_624.1, 8;
 ; End of false expr.
    %blend;
T_624.1;
    %store/vec4 v0x600004d25290_0, 0, 1;
    %jmp T_624;
    .thread T_624;
    .scope S_0x7fab8ba38b70;
T_625 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d25cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_625.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_625.1, 8;
T_625.0 ; End of true expr.
    %load/vec4 v0x600004d25dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_625.2, 9;
    %load/vec4 v0x600004d25b90_0;
    %jmp/1 T_625.3, 9;
T_625.2 ; End of true expr.
    %load/vec4 v0x600004d25d40_0;
    %jmp/0 T_625.3, 9;
 ; End of false expr.
    %blend;
T_625.3;
    %jmp/0 T_625.1, 8;
 ; End of false expr.
    %blend;
T_625.1;
    %store/vec4 v0x600004d25d40_0, 0, 1;
    %jmp T_625;
    .thread T_625;
    .scope S_0x7fab8ba38e50;
T_626 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d26760_0;
    %flag_set/vec4 8;
    %jmp/0 T_626.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_626.1, 8;
T_626.0 ; End of true expr.
    %load/vec4 v0x600004d26880_0;
    %flag_set/vec4 9;
    %jmp/0 T_626.2, 9;
    %load/vec4 v0x600004d26640_0;
    %jmp/1 T_626.3, 9;
T_626.2 ; End of true expr.
    %load/vec4 v0x600004d267f0_0;
    %jmp/0 T_626.3, 9;
 ; End of false expr.
    %blend;
T_626.3;
    %jmp/0 T_626.1, 8;
 ; End of false expr.
    %blend;
T_626.1;
    %store/vec4 v0x600004d267f0_0, 0, 1;
    %jmp T_626;
    .thread T_626;
    .scope S_0x7fab8ba39130;
T_627 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d27210_0;
    %flag_set/vec4 8;
    %jmp/0 T_627.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_627.1, 8;
T_627.0 ; End of true expr.
    %load/vec4 v0x600004d27330_0;
    %flag_set/vec4 9;
    %jmp/0 T_627.2, 9;
    %load/vec4 v0x600004d270f0_0;
    %jmp/1 T_627.3, 9;
T_627.2 ; End of true expr.
    %load/vec4 v0x600004d272a0_0;
    %jmp/0 T_627.3, 9;
 ; End of false expr.
    %blend;
T_627.3;
    %jmp/0 T_627.1, 8;
 ; End of false expr.
    %blend;
T_627.1;
    %store/vec4 v0x600004d272a0_0, 0, 1;
    %jmp T_627;
    .thread T_627;
    .scope S_0x7fab8ba39410;
T_628 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d27cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_628.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_628.1, 8;
T_628.0 ; End of true expr.
    %load/vec4 v0x600004d27de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_628.2, 9;
    %load/vec4 v0x600004d27ba0_0;
    %jmp/1 T_628.3, 9;
T_628.2 ; End of true expr.
    %load/vec4 v0x600004d27d50_0;
    %jmp/0 T_628.3, 9;
 ; End of false expr.
    %blend;
T_628.3;
    %jmp/0 T_628.1, 8;
 ; End of false expr.
    %blend;
T_628.1;
    %store/vec4 v0x600004d27d50_0, 0, 1;
    %jmp T_628;
    .thread T_628;
    .scope S_0x7fab8ba398f0;
T_629 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d287e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_629.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_629.1, 8;
T_629.0 ; End of true expr.
    %load/vec4 v0x600004d28900_0;
    %flag_set/vec4 9;
    %jmp/0 T_629.2, 9;
    %load/vec4 v0x600004d286c0_0;
    %jmp/1 T_629.3, 9;
T_629.2 ; End of true expr.
    %load/vec4 v0x600004d28870_0;
    %jmp/0 T_629.3, 9;
 ; End of false expr.
    %blend;
T_629.3;
    %jmp/0 T_629.1, 8;
 ; End of false expr.
    %blend;
T_629.1;
    %store/vec4 v0x600004d28870_0, 0, 1;
    %jmp T_629;
    .thread T_629;
    .scope S_0x7fab8ba39bd0;
T_630 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d29290_0;
    %flag_set/vec4 8;
    %jmp/0 T_630.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_630.1, 8;
T_630.0 ; End of true expr.
    %load/vec4 v0x600004d293b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_630.2, 9;
    %load/vec4 v0x600004d29170_0;
    %jmp/1 T_630.3, 9;
T_630.2 ; End of true expr.
    %load/vec4 v0x600004d29320_0;
    %jmp/0 T_630.3, 9;
 ; End of false expr.
    %blend;
T_630.3;
    %jmp/0 T_630.1, 8;
 ; End of false expr.
    %blend;
T_630.1;
    %store/vec4 v0x600004d29320_0, 0, 1;
    %jmp T_630;
    .thread T_630;
    .scope S_0x7fab8ba39eb0;
T_631 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d29d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_631.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_631.1, 8;
T_631.0 ; End of true expr.
    %load/vec4 v0x600004d29e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_631.2, 9;
    %load/vec4 v0x600004d29c20_0;
    %jmp/1 T_631.3, 9;
T_631.2 ; End of true expr.
    %load/vec4 v0x600004d29dd0_0;
    %jmp/0 T_631.3, 9;
 ; End of false expr.
    %blend;
T_631.3;
    %jmp/0 T_631.1, 8;
 ; End of false expr.
    %blend;
T_631.1;
    %store/vec4 v0x600004d29dd0_0, 0, 1;
    %jmp T_631;
    .thread T_631;
    .scope S_0x7fab8ba3a190;
T_632 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d2a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_632.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_632.1, 8;
T_632.0 ; End of true expr.
    %load/vec4 v0x600004d2a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_632.2, 9;
    %load/vec4 v0x600004d2a6d0_0;
    %jmp/1 T_632.3, 9;
T_632.2 ; End of true expr.
    %load/vec4 v0x600004d2a880_0;
    %jmp/0 T_632.3, 9;
 ; End of false expr.
    %blend;
T_632.3;
    %jmp/0 T_632.1, 8;
 ; End of false expr.
    %blend;
T_632.1;
    %store/vec4 v0x600004d2a880_0, 0, 1;
    %jmp T_632;
    .thread T_632;
    .scope S_0x7fab8ba3a470;
T_633 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d2b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_633.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_633.1, 8;
T_633.0 ; End of true expr.
    %load/vec4 v0x600004d2b3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_633.2, 9;
    %load/vec4 v0x600004d2b180_0;
    %jmp/1 T_633.3, 9;
T_633.2 ; End of true expr.
    %load/vec4 v0x600004d2b330_0;
    %jmp/0 T_633.3, 9;
 ; End of false expr.
    %blend;
T_633.3;
    %jmp/0 T_633.1, 8;
 ; End of false expr.
    %blend;
T_633.1;
    %store/vec4 v0x600004d2b330_0, 0, 1;
    %jmp T_633;
    .thread T_633;
    .scope S_0x7fab8ba3a750;
T_634 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d2bd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_634.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_634.1, 8;
T_634.0 ; End of true expr.
    %load/vec4 v0x600004d2be70_0;
    %flag_set/vec4 9;
    %jmp/0 T_634.2, 9;
    %load/vec4 v0x600004d2bc30_0;
    %jmp/1 T_634.3, 9;
T_634.2 ; End of true expr.
    %load/vec4 v0x600004d2bde0_0;
    %jmp/0 T_634.3, 9;
 ; End of false expr.
    %blend;
T_634.3;
    %jmp/0 T_634.1, 8;
 ; End of false expr.
    %blend;
T_634.1;
    %store/vec4 v0x600004d2bde0_0, 0, 1;
    %jmp T_634;
    .thread T_634;
    .scope S_0x7fab8ba3aa30;
T_635 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d2c870_0;
    %flag_set/vec4 8;
    %jmp/0 T_635.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_635.1, 8;
T_635.0 ; End of true expr.
    %load/vec4 v0x600004d2c990_0;
    %flag_set/vec4 9;
    %jmp/0 T_635.2, 9;
    %load/vec4 v0x600004d2c750_0;
    %jmp/1 T_635.3, 9;
T_635.2 ; End of true expr.
    %load/vec4 v0x600004d2c900_0;
    %jmp/0 T_635.3, 9;
 ; End of false expr.
    %blend;
T_635.3;
    %jmp/0 T_635.1, 8;
 ; End of false expr.
    %blend;
T_635.1;
    %store/vec4 v0x600004d2c900_0, 0, 1;
    %jmp T_635;
    .thread T_635;
    .scope S_0x7fab8ba3b110;
T_636 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d2d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_636.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_636.1, 8;
T_636.0 ; End of true expr.
    %load/vec4 v0x600004d2d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_636.2, 9;
    %load/vec4 v0x600004d2d680_0;
    %jmp/1 T_636.3, 9;
T_636.2 ; End of true expr.
    %load/vec4 v0x600004d2d830_0;
    %jmp/0 T_636.3, 9;
 ; End of false expr.
    %blend;
T_636.3;
    %jmp/0 T_636.1, 8;
 ; End of false expr.
    %blend;
T_636.1;
    %store/vec4 v0x600004d2d830_0, 0, 1;
    %jmp T_636;
    .thread T_636;
    .scope S_0x7fab8ba3b3f0;
T_637 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d2e250_0;
    %flag_set/vec4 8;
    %jmp/0 T_637.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_637.1, 8;
T_637.0 ; End of true expr.
    %load/vec4 v0x600004d2e370_0;
    %flag_set/vec4 9;
    %jmp/0 T_637.2, 9;
    %load/vec4 v0x600004d2e130_0;
    %jmp/1 T_637.3, 9;
T_637.2 ; End of true expr.
    %load/vec4 v0x600004d2e2e0_0;
    %jmp/0 T_637.3, 9;
 ; End of false expr.
    %blend;
T_637.3;
    %jmp/0 T_637.1, 8;
 ; End of false expr.
    %blend;
T_637.1;
    %store/vec4 v0x600004d2e2e0_0, 0, 1;
    %jmp T_637;
    .thread T_637;
    .scope S_0x7fab8ba3b6d0;
T_638 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d2ed00_0;
    %flag_set/vec4 8;
    %jmp/0 T_638.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_638.1, 8;
T_638.0 ; End of true expr.
    %load/vec4 v0x600004d2ee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_638.2, 9;
    %load/vec4 v0x600004d2ebe0_0;
    %jmp/1 T_638.3, 9;
T_638.2 ; End of true expr.
    %load/vec4 v0x600004d2ed90_0;
    %jmp/0 T_638.3, 9;
 ; End of false expr.
    %blend;
T_638.3;
    %jmp/0 T_638.1, 8;
 ; End of false expr.
    %blend;
T_638.1;
    %store/vec4 v0x600004d2ed90_0, 0, 1;
    %jmp T_638;
    .thread T_638;
    .scope S_0x7fab8ba3b9b0;
T_639 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d2f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_639.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_639.1, 8;
T_639.0 ; End of true expr.
    %load/vec4 v0x600004d2f8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_639.2, 9;
    %load/vec4 v0x600004d2f690_0;
    %jmp/1 T_639.3, 9;
T_639.2 ; End of true expr.
    %load/vec4 v0x600004d2f840_0;
    %jmp/0 T_639.3, 9;
 ; End of false expr.
    %blend;
T_639.3;
    %jmp/0 T_639.1, 8;
 ; End of false expr.
    %blend;
T_639.1;
    %store/vec4 v0x600004d2f840_0, 0, 1;
    %jmp T_639;
    .thread T_639;
    .scope S_0x7fab8ba3bc90;
T_640 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d302d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_640.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_640.1, 8;
T_640.0 ; End of true expr.
    %load/vec4 v0x600004d303f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_640.2, 9;
    %load/vec4 v0x600004d301b0_0;
    %jmp/1 T_640.3, 9;
T_640.2 ; End of true expr.
    %load/vec4 v0x600004d30360_0;
    %jmp/0 T_640.3, 9;
 ; End of false expr.
    %blend;
T_640.3;
    %jmp/0 T_640.1, 8;
 ; End of false expr.
    %blend;
T_640.1;
    %store/vec4 v0x600004d30360_0, 0, 1;
    %jmp T_640;
    .thread T_640;
    .scope S_0x7fab8ba3bf70;
T_641 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d30d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_641.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_641.1, 8;
T_641.0 ; End of true expr.
    %load/vec4 v0x600004d30ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_641.2, 9;
    %load/vec4 v0x600004d30c60_0;
    %jmp/1 T_641.3, 9;
T_641.2 ; End of true expr.
    %load/vec4 v0x600004d30e10_0;
    %jmp/0 T_641.3, 9;
 ; End of false expr.
    %blend;
T_641.3;
    %jmp/0 T_641.1, 8;
 ; End of false expr.
    %blend;
T_641.1;
    %store/vec4 v0x600004d30e10_0, 0, 1;
    %jmp T_641;
    .thread T_641;
    .scope S_0x7fab8ba3c250;
T_642 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d31830_0;
    %flag_set/vec4 8;
    %jmp/0 T_642.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_642.1, 8;
T_642.0 ; End of true expr.
    %load/vec4 v0x600004d31950_0;
    %flag_set/vec4 9;
    %jmp/0 T_642.2, 9;
    %load/vec4 v0x600004d31710_0;
    %jmp/1 T_642.3, 9;
T_642.2 ; End of true expr.
    %load/vec4 v0x600004d318c0_0;
    %jmp/0 T_642.3, 9;
 ; End of false expr.
    %blend;
T_642.3;
    %jmp/0 T_642.1, 8;
 ; End of false expr.
    %blend;
T_642.1;
    %store/vec4 v0x600004d318c0_0, 0, 1;
    %jmp T_642;
    .thread T_642;
    .scope S_0x7fab8ba3c530;
T_643 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d322e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_643.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_643.1, 8;
T_643.0 ; End of true expr.
    %load/vec4 v0x600004d32400_0;
    %flag_set/vec4 9;
    %jmp/0 T_643.2, 9;
    %load/vec4 v0x600004d321c0_0;
    %jmp/1 T_643.3, 9;
T_643.2 ; End of true expr.
    %load/vec4 v0x600004d32370_0;
    %jmp/0 T_643.3, 9;
 ; End of false expr.
    %blend;
T_643.3;
    %jmp/0 T_643.1, 8;
 ; End of false expr.
    %blend;
T_643.1;
    %store/vec4 v0x600004d32370_0, 0, 1;
    %jmp T_643;
    .thread T_643;
    .scope S_0x7fab8ba3c810;
T_644 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d32d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_644.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_644.1, 8;
T_644.0 ; End of true expr.
    %load/vec4 v0x600004d32eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_644.2, 9;
    %load/vec4 v0x600004d32c70_0;
    %jmp/1 T_644.3, 9;
T_644.2 ; End of true expr.
    %load/vec4 v0x600004d32e20_0;
    %jmp/0 T_644.3, 9;
 ; End of false expr.
    %blend;
T_644.3;
    %jmp/0 T_644.1, 8;
 ; End of false expr.
    %blend;
T_644.1;
    %store/vec4 v0x600004d32e20_0, 0, 1;
    %jmp T_644;
    .thread T_644;
    .scope S_0x7fab8ba3ccf0;
T_645 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d33840_0;
    %flag_set/vec4 8;
    %jmp/0 T_645.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_645.1, 8;
T_645.0 ; End of true expr.
    %load/vec4 v0x600004d33960_0;
    %flag_set/vec4 9;
    %jmp/0 T_645.2, 9;
    %load/vec4 v0x600004d33720_0;
    %jmp/1 T_645.3, 9;
T_645.2 ; End of true expr.
    %load/vec4 v0x600004d338d0_0;
    %jmp/0 T_645.3, 9;
 ; End of false expr.
    %blend;
T_645.3;
    %jmp/0 T_645.1, 8;
 ; End of false expr.
    %blend;
T_645.1;
    %store/vec4 v0x600004d338d0_0, 0, 1;
    %jmp T_645;
    .thread T_645;
    .scope S_0x7fab8ba3cfd0;
T_646 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d34360_0;
    %flag_set/vec4 8;
    %jmp/0 T_646.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_646.1, 8;
T_646.0 ; End of true expr.
    %load/vec4 v0x600004d34480_0;
    %flag_set/vec4 9;
    %jmp/0 T_646.2, 9;
    %load/vec4 v0x600004d34240_0;
    %jmp/1 T_646.3, 9;
T_646.2 ; End of true expr.
    %load/vec4 v0x600004d343f0_0;
    %jmp/0 T_646.3, 9;
 ; End of false expr.
    %blend;
T_646.3;
    %jmp/0 T_646.1, 8;
 ; End of false expr.
    %blend;
T_646.1;
    %store/vec4 v0x600004d343f0_0, 0, 1;
    %jmp T_646;
    .thread T_646;
    .scope S_0x7fab8ba3d2b0;
T_647 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d34e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_647.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_647.1, 8;
T_647.0 ; End of true expr.
    %load/vec4 v0x600004d34f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_647.2, 9;
    %load/vec4 v0x600004d34cf0_0;
    %jmp/1 T_647.3, 9;
T_647.2 ; End of true expr.
    %load/vec4 v0x600004d34ea0_0;
    %jmp/0 T_647.3, 9;
 ; End of false expr.
    %blend;
T_647.3;
    %jmp/0 T_647.1, 8;
 ; End of false expr.
    %blend;
T_647.1;
    %store/vec4 v0x600004d34ea0_0, 0, 1;
    %jmp T_647;
    .thread T_647;
    .scope S_0x7fab8ba3d590;
T_648 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d358c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_648.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_648.1, 8;
T_648.0 ; End of true expr.
    %load/vec4 v0x600004d359e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_648.2, 9;
    %load/vec4 v0x600004d357a0_0;
    %jmp/1 T_648.3, 9;
T_648.2 ; End of true expr.
    %load/vec4 v0x600004d35950_0;
    %jmp/0 T_648.3, 9;
 ; End of false expr.
    %blend;
T_648.3;
    %jmp/0 T_648.1, 8;
 ; End of false expr.
    %blend;
T_648.1;
    %store/vec4 v0x600004d35950_0, 0, 1;
    %jmp T_648;
    .thread T_648;
    .scope S_0x7fab8ba3d870;
T_649 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d36370_0;
    %flag_set/vec4 8;
    %jmp/0 T_649.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_649.1, 8;
T_649.0 ; End of true expr.
    %load/vec4 v0x600004d36490_0;
    %flag_set/vec4 9;
    %jmp/0 T_649.2, 9;
    %load/vec4 v0x600004d36250_0;
    %jmp/1 T_649.3, 9;
T_649.2 ; End of true expr.
    %load/vec4 v0x600004d36400_0;
    %jmp/0 T_649.3, 9;
 ; End of false expr.
    %blend;
T_649.3;
    %jmp/0 T_649.1, 8;
 ; End of false expr.
    %blend;
T_649.1;
    %store/vec4 v0x600004d36400_0, 0, 1;
    %jmp T_649;
    .thread T_649;
    .scope S_0x7fab8ba3db50;
T_650 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d36e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_650.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_650.1, 8;
T_650.0 ; End of true expr.
    %load/vec4 v0x600004d36f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_650.2, 9;
    %load/vec4 v0x600004d36d00_0;
    %jmp/1 T_650.3, 9;
T_650.2 ; End of true expr.
    %load/vec4 v0x600004d36eb0_0;
    %jmp/0 T_650.3, 9;
 ; End of false expr.
    %blend;
T_650.3;
    %jmp/0 T_650.1, 8;
 ; End of false expr.
    %blend;
T_650.1;
    %store/vec4 v0x600004d36eb0_0, 0, 1;
    %jmp T_650;
    .thread T_650;
    .scope S_0x7fab8ba3de30;
T_651 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d378d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_651.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_651.1, 8;
T_651.0 ; End of true expr.
    %load/vec4 v0x600004d379f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_651.2, 9;
    %load/vec4 v0x600004d377b0_0;
    %jmp/1 T_651.3, 9;
T_651.2 ; End of true expr.
    %load/vec4 v0x600004d37960_0;
    %jmp/0 T_651.3, 9;
 ; End of false expr.
    %blend;
T_651.3;
    %jmp/0 T_651.1, 8;
 ; End of false expr.
    %blend;
T_651.1;
    %store/vec4 v0x600004d37960_0, 0, 1;
    %jmp T_651;
    .thread T_651;
    .scope S_0x7fab8ba3e510;
T_652 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d38870_0;
    %flag_set/vec4 8;
    %jmp/0 T_652.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_652.1, 8;
T_652.0 ; End of true expr.
    %load/vec4 v0x600004d38990_0;
    %flag_set/vec4 9;
    %jmp/0 T_652.2, 9;
    %load/vec4 v0x600004d38750_0;
    %jmp/1 T_652.3, 9;
T_652.2 ; End of true expr.
    %load/vec4 v0x600004d38900_0;
    %jmp/0 T_652.3, 9;
 ; End of false expr.
    %blend;
T_652.3;
    %jmp/0 T_652.1, 8;
 ; End of false expr.
    %blend;
T_652.1;
    %store/vec4 v0x600004d38900_0, 0, 1;
    %jmp T_652;
    .thread T_652;
    .scope S_0x7fab8ba3e7f0;
T_653 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d39320_0;
    %flag_set/vec4 8;
    %jmp/0 T_653.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_653.1, 8;
T_653.0 ; End of true expr.
    %load/vec4 v0x600004d39440_0;
    %flag_set/vec4 9;
    %jmp/0 T_653.2, 9;
    %load/vec4 v0x600004d39200_0;
    %jmp/1 T_653.3, 9;
T_653.2 ; End of true expr.
    %load/vec4 v0x600004d393b0_0;
    %jmp/0 T_653.3, 9;
 ; End of false expr.
    %blend;
T_653.3;
    %jmp/0 T_653.1, 8;
 ; End of false expr.
    %blend;
T_653.1;
    %store/vec4 v0x600004d393b0_0, 0, 1;
    %jmp T_653;
    .thread T_653;
    .scope S_0x7fab8ba3ead0;
T_654 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d39dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_654.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_654.1, 8;
T_654.0 ; End of true expr.
    %load/vec4 v0x600004d39ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_654.2, 9;
    %load/vec4 v0x600004d39cb0_0;
    %jmp/1 T_654.3, 9;
T_654.2 ; End of true expr.
    %load/vec4 v0x600004d39e60_0;
    %jmp/0 T_654.3, 9;
 ; End of false expr.
    %blend;
T_654.3;
    %jmp/0 T_654.1, 8;
 ; End of false expr.
    %blend;
T_654.1;
    %store/vec4 v0x600004d39e60_0, 0, 1;
    %jmp T_654;
    .thread T_654;
    .scope S_0x7fab8ba3edb0;
T_655 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_655.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_655.1, 8;
T_655.0 ; End of true expr.
    %load/vec4 v0x600004d3a9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_655.2, 9;
    %load/vec4 v0x600004d3a760_0;
    %jmp/1 T_655.3, 9;
T_655.2 ; End of true expr.
    %load/vec4 v0x600004d3a910_0;
    %jmp/0 T_655.3, 9;
 ; End of false expr.
    %blend;
T_655.3;
    %jmp/0 T_655.1, 8;
 ; End of false expr.
    %blend;
T_655.1;
    %store/vec4 v0x600004d3a910_0, 0, 1;
    %jmp T_655;
    .thread T_655;
    .scope S_0x7fab8ba3f090;
T_656 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3b330_0;
    %flag_set/vec4 8;
    %jmp/0 T_656.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_656.1, 8;
T_656.0 ; End of true expr.
    %load/vec4 v0x600004d3b450_0;
    %flag_set/vec4 9;
    %jmp/0 T_656.2, 9;
    %load/vec4 v0x600004d3b210_0;
    %jmp/1 T_656.3, 9;
T_656.2 ; End of true expr.
    %load/vec4 v0x600004d3b3c0_0;
    %jmp/0 T_656.3, 9;
 ; End of false expr.
    %blend;
T_656.3;
    %jmp/0 T_656.1, 8;
 ; End of false expr.
    %blend;
T_656.1;
    %store/vec4 v0x600004d3b3c0_0, 0, 1;
    %jmp T_656;
    .thread T_656;
    .scope S_0x7fab8ba3f370;
T_657 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3bde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_657.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_657.1, 8;
T_657.0 ; End of true expr.
    %load/vec4 v0x600004d3bf00_0;
    %flag_set/vec4 9;
    %jmp/0 T_657.2, 9;
    %load/vec4 v0x600004d3bcc0_0;
    %jmp/1 T_657.3, 9;
T_657.2 ; End of true expr.
    %load/vec4 v0x600004d3be70_0;
    %jmp/0 T_657.3, 9;
 ; End of false expr.
    %blend;
T_657.3;
    %jmp/0 T_657.1, 8;
 ; End of false expr.
    %blend;
T_657.1;
    %store/vec4 v0x600004d3be70_0, 0, 1;
    %jmp T_657;
    .thread T_657;
    .scope S_0x7fab8ba3f650;
T_658 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3c900_0;
    %flag_set/vec4 8;
    %jmp/0 T_658.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_658.1, 8;
T_658.0 ; End of true expr.
    %load/vec4 v0x600004d3ca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_658.2, 9;
    %load/vec4 v0x600004d3c7e0_0;
    %jmp/1 T_658.3, 9;
T_658.2 ; End of true expr.
    %load/vec4 v0x600004d3c990_0;
    %jmp/0 T_658.3, 9;
 ; End of false expr.
    %blend;
T_658.3;
    %jmp/0 T_658.1, 8;
 ; End of false expr.
    %blend;
T_658.1;
    %store/vec4 v0x600004d3c990_0, 0, 1;
    %jmp T_658;
    .thread T_658;
    .scope S_0x7fab8ba3f930;
T_659 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3d3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_659.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_659.1, 8;
T_659.0 ; End of true expr.
    %load/vec4 v0x600004d3d4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_659.2, 9;
    %load/vec4 v0x600004d3d290_0;
    %jmp/1 T_659.3, 9;
T_659.2 ; End of true expr.
    %load/vec4 v0x600004d3d440_0;
    %jmp/0 T_659.3, 9;
 ; End of false expr.
    %blend;
T_659.3;
    %jmp/0 T_659.1, 8;
 ; End of false expr.
    %blend;
T_659.1;
    %store/vec4 v0x600004d3d440_0, 0, 1;
    %jmp T_659;
    .thread T_659;
    .scope S_0x7fab8ba3fc10;
T_660 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3de60_0;
    %flag_set/vec4 8;
    %jmp/0 T_660.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_660.1, 8;
T_660.0 ; End of true expr.
    %load/vec4 v0x600004d3df80_0;
    %flag_set/vec4 9;
    %jmp/0 T_660.2, 9;
    %load/vec4 v0x600004d3dd40_0;
    %jmp/1 T_660.3, 9;
T_660.2 ; End of true expr.
    %load/vec4 v0x600004d3def0_0;
    %jmp/0 T_660.3, 9;
 ; End of false expr.
    %blend;
T_660.3;
    %jmp/0 T_660.1, 8;
 ; End of false expr.
    %blend;
T_660.1;
    %store/vec4 v0x600004d3def0_0, 0, 1;
    %jmp T_660;
    .thread T_660;
    .scope S_0x7fab8ba400f0;
T_661 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3e910_0;
    %flag_set/vec4 8;
    %jmp/0 T_661.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_661.1, 8;
T_661.0 ; End of true expr.
    %load/vec4 v0x600004d3ea30_0;
    %flag_set/vec4 9;
    %jmp/0 T_661.2, 9;
    %load/vec4 v0x600004d3e7f0_0;
    %jmp/1 T_661.3, 9;
T_661.2 ; End of true expr.
    %load/vec4 v0x600004d3e9a0_0;
    %jmp/0 T_661.3, 9;
 ; End of false expr.
    %blend;
T_661.3;
    %jmp/0 T_661.1, 8;
 ; End of false expr.
    %blend;
T_661.1;
    %store/vec4 v0x600004d3e9a0_0, 0, 1;
    %jmp T_661;
    .thread T_661;
    .scope S_0x7fab8ba403d0;
T_662 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3f3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_662.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_662.1, 8;
T_662.0 ; End of true expr.
    %load/vec4 v0x600004d3f4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_662.2, 9;
    %load/vec4 v0x600004d3f2a0_0;
    %jmp/1 T_662.3, 9;
T_662.2 ; End of true expr.
    %load/vec4 v0x600004d3f450_0;
    %jmp/0 T_662.3, 9;
 ; End of false expr.
    %blend;
T_662.3;
    %jmp/0 T_662.1, 8;
 ; End of false expr.
    %blend;
T_662.1;
    %store/vec4 v0x600004d3f450_0, 0, 1;
    %jmp T_662;
    .thread T_662;
    .scope S_0x7fab8ba406b0;
T_663 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d3fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_663.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_663.1, 8;
T_663.0 ; End of true expr.
    %load/vec4 v0x600004d00000_0;
    %flag_set/vec4 9;
    %jmp/0 T_663.2, 9;
    %load/vec4 v0x600004d3fd50_0;
    %jmp/1 T_663.3, 9;
T_663.2 ; End of true expr.
    %load/vec4 v0x600004d3ff00_0;
    %jmp/0 T_663.3, 9;
 ; End of false expr.
    %blend;
T_663.3;
    %jmp/0 T_663.1, 8;
 ; End of false expr.
    %blend;
T_663.1;
    %store/vec4 v0x600004d3ff00_0, 0, 1;
    %jmp T_663;
    .thread T_663;
    .scope S_0x7fab8ba40990;
T_664 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d00990_0;
    %flag_set/vec4 8;
    %jmp/0 T_664.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_664.1, 8;
T_664.0 ; End of true expr.
    %load/vec4 v0x600004d00ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_664.2, 9;
    %load/vec4 v0x600004d00870_0;
    %jmp/1 T_664.3, 9;
T_664.2 ; End of true expr.
    %load/vec4 v0x600004d00a20_0;
    %jmp/0 T_664.3, 9;
 ; End of false expr.
    %blend;
T_664.3;
    %jmp/0 T_664.1, 8;
 ; End of false expr.
    %blend;
T_664.1;
    %store/vec4 v0x600004d00a20_0, 0, 1;
    %jmp T_664;
    .thread T_664;
    .scope S_0x7fab8ba40c70;
T_665 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d01440_0;
    %flag_set/vec4 8;
    %jmp/0 T_665.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_665.1, 8;
T_665.0 ; End of true expr.
    %load/vec4 v0x600004d01560_0;
    %flag_set/vec4 9;
    %jmp/0 T_665.2, 9;
    %load/vec4 v0x600004d01320_0;
    %jmp/1 T_665.3, 9;
T_665.2 ; End of true expr.
    %load/vec4 v0x600004d014d0_0;
    %jmp/0 T_665.3, 9;
 ; End of false expr.
    %blend;
T_665.3;
    %jmp/0 T_665.1, 8;
 ; End of false expr.
    %blend;
T_665.1;
    %store/vec4 v0x600004d014d0_0, 0, 1;
    %jmp T_665;
    .thread T_665;
    .scope S_0x7fab8ba40f50;
T_666 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d01ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_666.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_666.1, 8;
T_666.0 ; End of true expr.
    %load/vec4 v0x600004d02010_0;
    %flag_set/vec4 9;
    %jmp/0 T_666.2, 9;
    %load/vec4 v0x600004d01dd0_0;
    %jmp/1 T_666.3, 9;
T_666.2 ; End of true expr.
    %load/vec4 v0x600004d01f80_0;
    %jmp/0 T_666.3, 9;
 ; End of false expr.
    %blend;
T_666.3;
    %jmp/0 T_666.1, 8;
 ; End of false expr.
    %blend;
T_666.1;
    %store/vec4 v0x600004d01f80_0, 0, 1;
    %jmp T_666;
    .thread T_666;
    .scope S_0x7fab8ba41230;
T_667 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d029a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_667.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_667.1, 8;
T_667.0 ; End of true expr.
    %load/vec4 v0x600004d02ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_667.2, 9;
    %load/vec4 v0x600004d02880_0;
    %jmp/1 T_667.3, 9;
T_667.2 ; End of true expr.
    %load/vec4 v0x600004d02a30_0;
    %jmp/0 T_667.3, 9;
 ; End of false expr.
    %blend;
T_667.3;
    %jmp/0 T_667.1, 8;
 ; End of false expr.
    %blend;
T_667.1;
    %store/vec4 v0x600004d02a30_0, 0, 1;
    %jmp T_667;
    .thread T_667;
    .scope S_0x7fab8ba41910;
T_668 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d038d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_668.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_668.1, 8;
T_668.0 ; End of true expr.
    %load/vec4 v0x600004d039f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_668.2, 9;
    %load/vec4 v0x600004d037b0_0;
    %jmp/1 T_668.3, 9;
T_668.2 ; End of true expr.
    %load/vec4 v0x600004d03960_0;
    %jmp/0 T_668.3, 9;
 ; End of false expr.
    %blend;
T_668.3;
    %jmp/0 T_668.1, 8;
 ; End of false expr.
    %blend;
T_668.1;
    %store/vec4 v0x600004d03960_0, 0, 1;
    %jmp T_668;
    .thread T_668;
    .scope S_0x7fab8ba41bf0;
T_669 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d043f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_669.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_669.1, 8;
T_669.0 ; End of true expr.
    %load/vec4 v0x600004d04510_0;
    %flag_set/vec4 9;
    %jmp/0 T_669.2, 9;
    %load/vec4 v0x600004d042d0_0;
    %jmp/1 T_669.3, 9;
T_669.2 ; End of true expr.
    %load/vec4 v0x600004d04480_0;
    %jmp/0 T_669.3, 9;
 ; End of false expr.
    %blend;
T_669.3;
    %jmp/0 T_669.1, 8;
 ; End of false expr.
    %blend;
T_669.1;
    %store/vec4 v0x600004d04480_0, 0, 1;
    %jmp T_669;
    .thread T_669;
    .scope S_0x7fab8ba41ed0;
T_670 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d04ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_670.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_670.1, 8;
T_670.0 ; End of true expr.
    %load/vec4 v0x600004d04fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_670.2, 9;
    %load/vec4 v0x600004d04d80_0;
    %jmp/1 T_670.3, 9;
T_670.2 ; End of true expr.
    %load/vec4 v0x600004d04f30_0;
    %jmp/0 T_670.3, 9;
 ; End of false expr.
    %blend;
T_670.3;
    %jmp/0 T_670.1, 8;
 ; End of false expr.
    %blend;
T_670.1;
    %store/vec4 v0x600004d04f30_0, 0, 1;
    %jmp T_670;
    .thread T_670;
    .scope S_0x7fab8ba421b0;
T_671 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d05950_0;
    %flag_set/vec4 8;
    %jmp/0 T_671.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_671.1, 8;
T_671.0 ; End of true expr.
    %load/vec4 v0x600004d05a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_671.2, 9;
    %load/vec4 v0x600004d05830_0;
    %jmp/1 T_671.3, 9;
T_671.2 ; End of true expr.
    %load/vec4 v0x600004d059e0_0;
    %jmp/0 T_671.3, 9;
 ; End of false expr.
    %blend;
T_671.3;
    %jmp/0 T_671.1, 8;
 ; End of false expr.
    %blend;
T_671.1;
    %store/vec4 v0x600004d059e0_0, 0, 1;
    %jmp T_671;
    .thread T_671;
    .scope S_0x7fab8ba42490;
T_672 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d06400_0;
    %flag_set/vec4 8;
    %jmp/0 T_672.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_672.1, 8;
T_672.0 ; End of true expr.
    %load/vec4 v0x600004d06520_0;
    %flag_set/vec4 9;
    %jmp/0 T_672.2, 9;
    %load/vec4 v0x600004d062e0_0;
    %jmp/1 T_672.3, 9;
T_672.2 ; End of true expr.
    %load/vec4 v0x600004d06490_0;
    %jmp/0 T_672.3, 9;
 ; End of false expr.
    %blend;
T_672.3;
    %jmp/0 T_672.1, 8;
 ; End of false expr.
    %blend;
T_672.1;
    %store/vec4 v0x600004d06490_0, 0, 1;
    %jmp T_672;
    .thread T_672;
    .scope S_0x7fab8ba42770;
T_673 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d06eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_673.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_673.1, 8;
T_673.0 ; End of true expr.
    %load/vec4 v0x600004d06fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_673.2, 9;
    %load/vec4 v0x600004d06d90_0;
    %jmp/1 T_673.3, 9;
T_673.2 ; End of true expr.
    %load/vec4 v0x600004d06f40_0;
    %jmp/0 T_673.3, 9;
 ; End of false expr.
    %blend;
T_673.3;
    %jmp/0 T_673.1, 8;
 ; End of false expr.
    %blend;
T_673.1;
    %store/vec4 v0x600004d06f40_0, 0, 1;
    %jmp T_673;
    .thread T_673;
    .scope S_0x7fab8ba42a50;
T_674 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d07960_0;
    %flag_set/vec4 8;
    %jmp/0 T_674.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_674.1, 8;
T_674.0 ; End of true expr.
    %load/vec4 v0x600004d07a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_674.2, 9;
    %load/vec4 v0x600004d07840_0;
    %jmp/1 T_674.3, 9;
T_674.2 ; End of true expr.
    %load/vec4 v0x600004d079f0_0;
    %jmp/0 T_674.3, 9;
 ; End of false expr.
    %blend;
T_674.3;
    %jmp/0 T_674.1, 8;
 ; End of false expr.
    %blend;
T_674.1;
    %store/vec4 v0x600004d079f0_0, 0, 1;
    %jmp T_674;
    .thread T_674;
    .scope S_0x7fab8ba42d30;
T_675 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d08480_0;
    %flag_set/vec4 8;
    %jmp/0 T_675.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_675.1, 8;
T_675.0 ; End of true expr.
    %load/vec4 v0x600004d085a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_675.2, 9;
    %load/vec4 v0x600004d08360_0;
    %jmp/1 T_675.3, 9;
T_675.2 ; End of true expr.
    %load/vec4 v0x600004d08510_0;
    %jmp/0 T_675.3, 9;
 ; End of false expr.
    %blend;
T_675.3;
    %jmp/0 T_675.1, 8;
 ; End of false expr.
    %blend;
T_675.1;
    %store/vec4 v0x600004d08510_0, 0, 1;
    %jmp T_675;
    .thread T_675;
    .scope S_0x7fab8ba43010;
T_676 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d08f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_676.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_676.1, 8;
T_676.0 ; End of true expr.
    %load/vec4 v0x600004d09050_0;
    %flag_set/vec4 9;
    %jmp/0 T_676.2, 9;
    %load/vec4 v0x600004d08e10_0;
    %jmp/1 T_676.3, 9;
T_676.2 ; End of true expr.
    %load/vec4 v0x600004d08fc0_0;
    %jmp/0 T_676.3, 9;
 ; End of false expr.
    %blend;
T_676.3;
    %jmp/0 T_676.1, 8;
 ; End of false expr.
    %blend;
T_676.1;
    %store/vec4 v0x600004d08fc0_0, 0, 1;
    %jmp T_676;
    .thread T_676;
    .scope S_0x7fab8ba434f0;
T_677 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d099e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_677.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_677.1, 8;
T_677.0 ; End of true expr.
    %load/vec4 v0x600004d09b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_677.2, 9;
    %load/vec4 v0x600004d098c0_0;
    %jmp/1 T_677.3, 9;
T_677.2 ; End of true expr.
    %load/vec4 v0x600004d09a70_0;
    %jmp/0 T_677.3, 9;
 ; End of false expr.
    %blend;
T_677.3;
    %jmp/0 T_677.1, 8;
 ; End of false expr.
    %blend;
T_677.1;
    %store/vec4 v0x600004d09a70_0, 0, 1;
    %jmp T_677;
    .thread T_677;
    .scope S_0x7fab8ba437d0;
T_678 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_678.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_678.1, 8;
T_678.0 ; End of true expr.
    %load/vec4 v0x600004d0a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_678.2, 9;
    %load/vec4 v0x600004d0a370_0;
    %jmp/1 T_678.3, 9;
T_678.2 ; End of true expr.
    %load/vec4 v0x600004d0a520_0;
    %jmp/0 T_678.3, 9;
 ; End of false expr.
    %blend;
T_678.3;
    %jmp/0 T_678.1, 8;
 ; End of false expr.
    %blend;
T_678.1;
    %store/vec4 v0x600004d0a520_0, 0, 1;
    %jmp T_678;
    .thread T_678;
    .scope S_0x7fab8ba43ab0;
T_679 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_679.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_679.1, 8;
T_679.0 ; End of true expr.
    %load/vec4 v0x600004d0b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_679.2, 9;
    %load/vec4 v0x600004d0ae20_0;
    %jmp/1 T_679.3, 9;
T_679.2 ; End of true expr.
    %load/vec4 v0x600004d0afd0_0;
    %jmp/0 T_679.3, 9;
 ; End of false expr.
    %blend;
T_679.3;
    %jmp/0 T_679.1, 8;
 ; End of false expr.
    %blend;
T_679.1;
    %store/vec4 v0x600004d0afd0_0, 0, 1;
    %jmp T_679;
    .thread T_679;
    .scope S_0x7fab8ba43d90;
T_680 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0b9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_680.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_680.1, 8;
T_680.0 ; End of true expr.
    %load/vec4 v0x600004d0bb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_680.2, 9;
    %load/vec4 v0x600004d0b8d0_0;
    %jmp/1 T_680.3, 9;
T_680.2 ; End of true expr.
    %load/vec4 v0x600004d0ba80_0;
    %jmp/0 T_680.3, 9;
 ; End of false expr.
    %blend;
T_680.3;
    %jmp/0 T_680.1, 8;
 ; End of false expr.
    %blend;
T_680.1;
    %store/vec4 v0x600004d0ba80_0, 0, 1;
    %jmp T_680;
    .thread T_680;
    .scope S_0x7fab8ba44070;
T_681 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0c510_0;
    %flag_set/vec4 8;
    %jmp/0 T_681.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_681.1, 8;
T_681.0 ; End of true expr.
    %load/vec4 v0x600004d0c630_0;
    %flag_set/vec4 9;
    %jmp/0 T_681.2, 9;
    %load/vec4 v0x600004d0c3f0_0;
    %jmp/1 T_681.3, 9;
T_681.2 ; End of true expr.
    %load/vec4 v0x600004d0c5a0_0;
    %jmp/0 T_681.3, 9;
 ; End of false expr.
    %blend;
T_681.3;
    %jmp/0 T_681.1, 8;
 ; End of false expr.
    %blend;
T_681.1;
    %store/vec4 v0x600004d0c5a0_0, 0, 1;
    %jmp T_681;
    .thread T_681;
    .scope S_0x7fab8ba44350;
T_682 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0cfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_682.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_682.1, 8;
T_682.0 ; End of true expr.
    %load/vec4 v0x600004d0d0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_682.2, 9;
    %load/vec4 v0x600004d0cea0_0;
    %jmp/1 T_682.3, 9;
T_682.2 ; End of true expr.
    %load/vec4 v0x600004d0d050_0;
    %jmp/0 T_682.3, 9;
 ; End of false expr.
    %blend;
T_682.3;
    %jmp/0 T_682.1, 8;
 ; End of false expr.
    %blend;
T_682.1;
    %store/vec4 v0x600004d0d050_0, 0, 1;
    %jmp T_682;
    .thread T_682;
    .scope S_0x7fab8ba44630;
T_683 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_683.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_683.1, 8;
T_683.0 ; End of true expr.
    %load/vec4 v0x600004d0db90_0;
    %flag_set/vec4 9;
    %jmp/0 T_683.2, 9;
    %load/vec4 v0x600004d0d950_0;
    %jmp/1 T_683.3, 9;
T_683.2 ; End of true expr.
    %load/vec4 v0x600004d0db00_0;
    %jmp/0 T_683.3, 9;
 ; End of false expr.
    %blend;
T_683.3;
    %jmp/0 T_683.1, 8;
 ; End of false expr.
    %blend;
T_683.1;
    %store/vec4 v0x600004d0db00_0, 0, 1;
    %jmp T_683;
    .thread T_683;
    .scope S_0x7fab8ba44d10;
T_684 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0e9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_684.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_684.1, 8;
T_684.0 ; End of true expr.
    %load/vec4 v0x600004d0eac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_684.2, 9;
    %load/vec4 v0x600004d0e880_0;
    %jmp/1 T_684.3, 9;
T_684.2 ; End of true expr.
    %load/vec4 v0x600004d0ea30_0;
    %jmp/0 T_684.3, 9;
 ; End of false expr.
    %blend;
T_684.3;
    %jmp/0 T_684.1, 8;
 ; End of false expr.
    %blend;
T_684.1;
    %store/vec4 v0x600004d0ea30_0, 0, 1;
    %jmp T_684;
    .thread T_684;
    .scope S_0x7fab8ba44ff0;
T_685 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_685.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_685.1, 8;
T_685.0 ; End of true expr.
    %load/vec4 v0x600004d0f570_0;
    %flag_set/vec4 9;
    %jmp/0 T_685.2, 9;
    %load/vec4 v0x600004d0f330_0;
    %jmp/1 T_685.3, 9;
T_685.2 ; End of true expr.
    %load/vec4 v0x600004d0f4e0_0;
    %jmp/0 T_685.3, 9;
 ; End of false expr.
    %blend;
T_685.3;
    %jmp/0 T_685.1, 8;
 ; End of false expr.
    %blend;
T_685.1;
    %store/vec4 v0x600004d0f4e0_0, 0, 1;
    %jmp T_685;
    .thread T_685;
    .scope S_0x7fab8ba452d0;
T_686 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d0ff00_0;
    %flag_set/vec4 8;
    %jmp/0 T_686.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_686.1, 8;
T_686.0 ; End of true expr.
    %load/vec4 v0x600004d10090_0;
    %flag_set/vec4 9;
    %jmp/0 T_686.2, 9;
    %load/vec4 v0x600004d0fde0_0;
    %jmp/1 T_686.3, 9;
T_686.2 ; End of true expr.
    %load/vec4 v0x600004d10000_0;
    %jmp/0 T_686.3, 9;
 ; End of false expr.
    %blend;
T_686.3;
    %jmp/0 T_686.1, 8;
 ; End of false expr.
    %blend;
T_686.1;
    %store/vec4 v0x600004d10000_0, 0, 1;
    %jmp T_686;
    .thread T_686;
    .scope S_0x7fab8ba455b0;
T_687 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d10a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_687.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_687.1, 8;
T_687.0 ; End of true expr.
    %load/vec4 v0x600004d10b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_687.2, 9;
    %load/vec4 v0x600004d10900_0;
    %jmp/1 T_687.3, 9;
T_687.2 ; End of true expr.
    %load/vec4 v0x600004d10ab0_0;
    %jmp/0 T_687.3, 9;
 ; End of false expr.
    %blend;
T_687.3;
    %jmp/0 T_687.1, 8;
 ; End of false expr.
    %blend;
T_687.1;
    %store/vec4 v0x600004d10ab0_0, 0, 1;
    %jmp T_687;
    .thread T_687;
    .scope S_0x7fab8ba45890;
T_688 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d114d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_688.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_688.1, 8;
T_688.0 ; End of true expr.
    %load/vec4 v0x600004d115f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_688.2, 9;
    %load/vec4 v0x600004d113b0_0;
    %jmp/1 T_688.3, 9;
T_688.2 ; End of true expr.
    %load/vec4 v0x600004d11560_0;
    %jmp/0 T_688.3, 9;
 ; End of false expr.
    %blend;
T_688.3;
    %jmp/0 T_688.1, 8;
 ; End of false expr.
    %blend;
T_688.1;
    %store/vec4 v0x600004d11560_0, 0, 1;
    %jmp T_688;
    .thread T_688;
    .scope S_0x7fab8ba45b70;
T_689 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d11f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_689.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_689.1, 8;
T_689.0 ; End of true expr.
    %load/vec4 v0x600004d120a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_689.2, 9;
    %load/vec4 v0x600004d11e60_0;
    %jmp/1 T_689.3, 9;
T_689.2 ; End of true expr.
    %load/vec4 v0x600004d12010_0;
    %jmp/0 T_689.3, 9;
 ; End of false expr.
    %blend;
T_689.3;
    %jmp/0 T_689.1, 8;
 ; End of false expr.
    %blend;
T_689.1;
    %store/vec4 v0x600004d12010_0, 0, 1;
    %jmp T_689;
    .thread T_689;
    .scope S_0x7fab8ba45e50;
T_690 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d12a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_690.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_690.1, 8;
T_690.0 ; End of true expr.
    %load/vec4 v0x600004d12b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_690.2, 9;
    %load/vec4 v0x600004d12910_0;
    %jmp/1 T_690.3, 9;
T_690.2 ; End of true expr.
    %load/vec4 v0x600004d12ac0_0;
    %jmp/0 T_690.3, 9;
 ; End of false expr.
    %blend;
T_690.3;
    %jmp/0 T_690.1, 8;
 ; End of false expr.
    %blend;
T_690.1;
    %store/vec4 v0x600004d12ac0_0, 0, 1;
    %jmp T_690;
    .thread T_690;
    .scope S_0x7fab8ba46130;
T_691 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d134e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_691.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_691.1, 8;
T_691.0 ; End of true expr.
    %load/vec4 v0x600004d13600_0;
    %flag_set/vec4 9;
    %jmp/0 T_691.2, 9;
    %load/vec4 v0x600004d133c0_0;
    %jmp/1 T_691.3, 9;
T_691.2 ; End of true expr.
    %load/vec4 v0x600004d13570_0;
    %jmp/0 T_691.3, 9;
 ; End of false expr.
    %blend;
T_691.3;
    %jmp/0 T_691.1, 8;
 ; End of false expr.
    %blend;
T_691.1;
    %store/vec4 v0x600004d13570_0, 0, 1;
    %jmp T_691;
    .thread T_691;
    .scope S_0x7fab8ba46410;
T_692 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d14000_0;
    %flag_set/vec4 8;
    %jmp/0 T_692.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_692.1, 8;
T_692.0 ; End of true expr.
    %load/vec4 v0x600004d14120_0;
    %flag_set/vec4 9;
    %jmp/0 T_692.2, 9;
    %load/vec4 v0x600004d13e70_0;
    %jmp/1 T_692.3, 9;
T_692.2 ; End of true expr.
    %load/vec4 v0x600004d14090_0;
    %jmp/0 T_692.3, 9;
 ; End of false expr.
    %blend;
T_692.3;
    %jmp/0 T_692.1, 8;
 ; End of false expr.
    %blend;
T_692.1;
    %store/vec4 v0x600004d14090_0, 0, 1;
    %jmp T_692;
    .thread T_692;
    .scope S_0x7fab8ba468f0;
T_693 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d14ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_693.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_693.1, 8;
T_693.0 ; End of true expr.
    %load/vec4 v0x600004d14bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_693.2, 9;
    %load/vec4 v0x600004d14990_0;
    %jmp/1 T_693.3, 9;
T_693.2 ; End of true expr.
    %load/vec4 v0x600004d14b40_0;
    %jmp/0 T_693.3, 9;
 ; End of false expr.
    %blend;
T_693.3;
    %jmp/0 T_693.1, 8;
 ; End of false expr.
    %blend;
T_693.1;
    %store/vec4 v0x600004d14b40_0, 0, 1;
    %jmp T_693;
    .thread T_693;
    .scope S_0x7fab8ba46bd0;
T_694 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d15560_0;
    %flag_set/vec4 8;
    %jmp/0 T_694.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_694.1, 8;
T_694.0 ; End of true expr.
    %load/vec4 v0x600004d15680_0;
    %flag_set/vec4 9;
    %jmp/0 T_694.2, 9;
    %load/vec4 v0x600004d15440_0;
    %jmp/1 T_694.3, 9;
T_694.2 ; End of true expr.
    %load/vec4 v0x600004d155f0_0;
    %jmp/0 T_694.3, 9;
 ; End of false expr.
    %blend;
T_694.3;
    %jmp/0 T_694.1, 8;
 ; End of false expr.
    %blend;
T_694.1;
    %store/vec4 v0x600004d155f0_0, 0, 1;
    %jmp T_694;
    .thread T_694;
    .scope S_0x7fab8ba46eb0;
T_695 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d16010_0;
    %flag_set/vec4 8;
    %jmp/0 T_695.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_695.1, 8;
T_695.0 ; End of true expr.
    %load/vec4 v0x600004d16130_0;
    %flag_set/vec4 9;
    %jmp/0 T_695.2, 9;
    %load/vec4 v0x600004d15ef0_0;
    %jmp/1 T_695.3, 9;
T_695.2 ; End of true expr.
    %load/vec4 v0x600004d160a0_0;
    %jmp/0 T_695.3, 9;
 ; End of false expr.
    %blend;
T_695.3;
    %jmp/0 T_695.1, 8;
 ; End of false expr.
    %blend;
T_695.1;
    %store/vec4 v0x600004d160a0_0, 0, 1;
    %jmp T_695;
    .thread T_695;
    .scope S_0x7fab8ba47190;
T_696 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d16ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_696.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_696.1, 8;
T_696.0 ; End of true expr.
    %load/vec4 v0x600004d16be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_696.2, 9;
    %load/vec4 v0x600004d169a0_0;
    %jmp/1 T_696.3, 9;
T_696.2 ; End of true expr.
    %load/vec4 v0x600004d16b50_0;
    %jmp/0 T_696.3, 9;
 ; End of false expr.
    %blend;
T_696.3;
    %jmp/0 T_696.1, 8;
 ; End of false expr.
    %blend;
T_696.1;
    %store/vec4 v0x600004d16b50_0, 0, 1;
    %jmp T_696;
    .thread T_696;
    .scope S_0x7fab8ba47470;
T_697 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d17570_0;
    %flag_set/vec4 8;
    %jmp/0 T_697.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_697.1, 8;
T_697.0 ; End of true expr.
    %load/vec4 v0x600004d17690_0;
    %flag_set/vec4 9;
    %jmp/0 T_697.2, 9;
    %load/vec4 v0x600004d17450_0;
    %jmp/1 T_697.3, 9;
T_697.2 ; End of true expr.
    %load/vec4 v0x600004d17600_0;
    %jmp/0 T_697.3, 9;
 ; End of false expr.
    %blend;
T_697.3;
    %jmp/0 T_697.1, 8;
 ; End of false expr.
    %blend;
T_697.1;
    %store/vec4 v0x600004d17600_0, 0, 1;
    %jmp T_697;
    .thread T_697;
    .scope S_0x7fab8ba47750;
T_698 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d18090_0;
    %flag_set/vec4 8;
    %jmp/0 T_698.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_698.1, 8;
T_698.0 ; End of true expr.
    %load/vec4 v0x600004d181b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_698.2, 9;
    %load/vec4 v0x600004d17f00_0;
    %jmp/1 T_698.3, 9;
T_698.2 ; End of true expr.
    %load/vec4 v0x600004d18120_0;
    %jmp/0 T_698.3, 9;
 ; End of false expr.
    %blend;
T_698.3;
    %jmp/0 T_698.1, 8;
 ; End of false expr.
    %blend;
T_698.1;
    %store/vec4 v0x600004d18120_0, 0, 1;
    %jmp T_698;
    .thread T_698;
    .scope S_0x7fab8ba47a30;
T_699 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d18b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_699.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_699.1, 8;
T_699.0 ; End of true expr.
    %load/vec4 v0x600004d18c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_699.2, 9;
    %load/vec4 v0x600004d18a20_0;
    %jmp/1 T_699.3, 9;
T_699.2 ; End of true expr.
    %load/vec4 v0x600004d18bd0_0;
    %jmp/0 T_699.3, 9;
 ; End of false expr.
    %blend;
T_699.3;
    %jmp/0 T_699.1, 8;
 ; End of false expr.
    %blend;
T_699.1;
    %store/vec4 v0x600004d18bd0_0, 0, 1;
    %jmp T_699;
    .thread T_699;
    .scope S_0x7fab8ba48110;
T_700 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d19a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_700.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_700.1, 8;
T_700.0 ; End of true expr.
    %load/vec4 v0x600004d19b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_700.2, 9;
    %load/vec4 v0x600004d19950_0;
    %jmp/1 T_700.3, 9;
T_700.2 ; End of true expr.
    %load/vec4 v0x600004d19b00_0;
    %jmp/0 T_700.3, 9;
 ; End of false expr.
    %blend;
T_700.3;
    %jmp/0 T_700.1, 8;
 ; End of false expr.
    %blend;
T_700.1;
    %store/vec4 v0x600004d19b00_0, 0, 1;
    %jmp T_700;
    .thread T_700;
    .scope S_0x7fab8ba483f0;
T_701 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1a520_0;
    %flag_set/vec4 8;
    %jmp/0 T_701.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_701.1, 8;
T_701.0 ; End of true expr.
    %load/vec4 v0x600004d1a640_0;
    %flag_set/vec4 9;
    %jmp/0 T_701.2, 9;
    %load/vec4 v0x600004d1a400_0;
    %jmp/1 T_701.3, 9;
T_701.2 ; End of true expr.
    %load/vec4 v0x600004d1a5b0_0;
    %jmp/0 T_701.3, 9;
 ; End of false expr.
    %blend;
T_701.3;
    %jmp/0 T_701.1, 8;
 ; End of false expr.
    %blend;
T_701.1;
    %store/vec4 v0x600004d1a5b0_0, 0, 1;
    %jmp T_701;
    .thread T_701;
    .scope S_0x7fab8ba486d0;
T_702 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1afd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_702.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_702.1, 8;
T_702.0 ; End of true expr.
    %load/vec4 v0x600004d1b0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_702.2, 9;
    %load/vec4 v0x600004d1aeb0_0;
    %jmp/1 T_702.3, 9;
T_702.2 ; End of true expr.
    %load/vec4 v0x600004d1b060_0;
    %jmp/0 T_702.3, 9;
 ; End of false expr.
    %blend;
T_702.3;
    %jmp/0 T_702.1, 8;
 ; End of false expr.
    %blend;
T_702.1;
    %store/vec4 v0x600004d1b060_0, 0, 1;
    %jmp T_702;
    .thread T_702;
    .scope S_0x7fab8ba489b0;
T_703 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_703.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_703.1, 8;
T_703.0 ; End of true expr.
    %load/vec4 v0x600004d1bba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_703.2, 9;
    %load/vec4 v0x600004d1b960_0;
    %jmp/1 T_703.3, 9;
T_703.2 ; End of true expr.
    %load/vec4 v0x600004d1bb10_0;
    %jmp/0 T_703.3, 9;
 ; End of false expr.
    %blend;
T_703.3;
    %jmp/0 T_703.1, 8;
 ; End of false expr.
    %blend;
T_703.1;
    %store/vec4 v0x600004d1bb10_0, 0, 1;
    %jmp T_703;
    .thread T_703;
    .scope S_0x7fab8ba48c90;
T_704 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1c5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_704.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_704.1, 8;
T_704.0 ; End of true expr.
    %load/vec4 v0x600004d1c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_704.2, 9;
    %load/vec4 v0x600004d1c480_0;
    %jmp/1 T_704.3, 9;
T_704.2 ; End of true expr.
    %load/vec4 v0x600004d1c630_0;
    %jmp/0 T_704.3, 9;
 ; End of false expr.
    %blend;
T_704.3;
    %jmp/0 T_704.1, 8;
 ; End of false expr.
    %blend;
T_704.1;
    %store/vec4 v0x600004d1c630_0, 0, 1;
    %jmp T_704;
    .thread T_704;
    .scope S_0x7fab8ba48f70;
T_705 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_705.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_705.1, 8;
T_705.0 ; End of true expr.
    %load/vec4 v0x600004d1d170_0;
    %flag_set/vec4 9;
    %jmp/0 T_705.2, 9;
    %load/vec4 v0x600004d1cf30_0;
    %jmp/1 T_705.3, 9;
T_705.2 ; End of true expr.
    %load/vec4 v0x600004d1d0e0_0;
    %jmp/0 T_705.3, 9;
 ; End of false expr.
    %blend;
T_705.3;
    %jmp/0 T_705.1, 8;
 ; End of false expr.
    %blend;
T_705.1;
    %store/vec4 v0x600004d1d0e0_0, 0, 1;
    %jmp T_705;
    .thread T_705;
    .scope S_0x7fab8ba49250;
T_706 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_706.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_706.1, 8;
T_706.0 ; End of true expr.
    %load/vec4 v0x600004d1dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_706.2, 9;
    %load/vec4 v0x600004d1d9e0_0;
    %jmp/1 T_706.3, 9;
T_706.2 ; End of true expr.
    %load/vec4 v0x600004d1db90_0;
    %jmp/0 T_706.3, 9;
 ; End of false expr.
    %blend;
T_706.3;
    %jmp/0 T_706.1, 8;
 ; End of false expr.
    %blend;
T_706.1;
    %store/vec4 v0x600004d1db90_0, 0, 1;
    %jmp T_706;
    .thread T_706;
    .scope S_0x7fab8ba49530;
T_707 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1e5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_707.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_707.1, 8;
T_707.0 ; End of true expr.
    %load/vec4 v0x600004d1e6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_707.2, 9;
    %load/vec4 v0x600004d1e490_0;
    %jmp/1 T_707.3, 9;
T_707.2 ; End of true expr.
    %load/vec4 v0x600004d1e640_0;
    %jmp/0 T_707.3, 9;
 ; End of false expr.
    %blend;
T_707.3;
    %jmp/0 T_707.1, 8;
 ; End of false expr.
    %blend;
T_707.1;
    %store/vec4 v0x600004d1e640_0, 0, 1;
    %jmp T_707;
    .thread T_707;
    .scope S_0x7fab8ba49810;
T_708 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1f060_0;
    %flag_set/vec4 8;
    %jmp/0 T_708.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_708.1, 8;
T_708.0 ; End of true expr.
    %load/vec4 v0x600004d1f180_0;
    %flag_set/vec4 9;
    %jmp/0 T_708.2, 9;
    %load/vec4 v0x600004d1ef40_0;
    %jmp/1 T_708.3, 9;
T_708.2 ; End of true expr.
    %load/vec4 v0x600004d1f0f0_0;
    %jmp/0 T_708.3, 9;
 ; End of false expr.
    %blend;
T_708.3;
    %jmp/0 T_708.1, 8;
 ; End of false expr.
    %blend;
T_708.1;
    %store/vec4 v0x600004d1f0f0_0, 0, 1;
    %jmp T_708;
    .thread T_708;
    .scope S_0x7fab8ba49cf0;
T_709 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d1fb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_709.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_709.1, 8;
T_709.0 ; End of true expr.
    %load/vec4 v0x600004d1fc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_709.2, 9;
    %load/vec4 v0x600004d1f9f0_0;
    %jmp/1 T_709.3, 9;
T_709.2 ; End of true expr.
    %load/vec4 v0x600004d1fba0_0;
    %jmp/0 T_709.3, 9;
 ; End of false expr.
    %blend;
T_709.3;
    %jmp/0 T_709.1, 8;
 ; End of false expr.
    %blend;
T_709.1;
    %store/vec4 v0x600004d1fba0_0, 0, 1;
    %jmp T_709;
    .thread T_709;
    .scope S_0x7fab8ba49fd0;
T_710 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d60630_0;
    %flag_set/vec4 8;
    %jmp/0 T_710.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_710.1, 8;
T_710.0 ; End of true expr.
    %load/vec4 v0x600004d60750_0;
    %flag_set/vec4 9;
    %jmp/0 T_710.2, 9;
    %load/vec4 v0x600004d60510_0;
    %jmp/1 T_710.3, 9;
T_710.2 ; End of true expr.
    %load/vec4 v0x600004d606c0_0;
    %jmp/0 T_710.3, 9;
 ; End of false expr.
    %blend;
T_710.3;
    %jmp/0 T_710.1, 8;
 ; End of false expr.
    %blend;
T_710.1;
    %store/vec4 v0x600004d606c0_0, 0, 1;
    %jmp T_710;
    .thread T_710;
    .scope S_0x7fab8ba4a2b0;
T_711 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d610e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_711.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_711.1, 8;
T_711.0 ; End of true expr.
    %load/vec4 v0x600004d61200_0;
    %flag_set/vec4 9;
    %jmp/0 T_711.2, 9;
    %load/vec4 v0x600004d60fc0_0;
    %jmp/1 T_711.3, 9;
T_711.2 ; End of true expr.
    %load/vec4 v0x600004d61170_0;
    %jmp/0 T_711.3, 9;
 ; End of false expr.
    %blend;
T_711.3;
    %jmp/0 T_711.1, 8;
 ; End of false expr.
    %blend;
T_711.1;
    %store/vec4 v0x600004d61170_0, 0, 1;
    %jmp T_711;
    .thread T_711;
    .scope S_0x7fab8ba4a590;
T_712 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d61b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_712.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_712.1, 8;
T_712.0 ; End of true expr.
    %load/vec4 v0x600004d61cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_712.2, 9;
    %load/vec4 v0x600004d61a70_0;
    %jmp/1 T_712.3, 9;
T_712.2 ; End of true expr.
    %load/vec4 v0x600004d61c20_0;
    %jmp/0 T_712.3, 9;
 ; End of false expr.
    %blend;
T_712.3;
    %jmp/0 T_712.1, 8;
 ; End of false expr.
    %blend;
T_712.1;
    %store/vec4 v0x600004d61c20_0, 0, 1;
    %jmp T_712;
    .thread T_712;
    .scope S_0x7fab8ba4a870;
T_713 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d62640_0;
    %flag_set/vec4 8;
    %jmp/0 T_713.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_713.1, 8;
T_713.0 ; End of true expr.
    %load/vec4 v0x600004d62760_0;
    %flag_set/vec4 9;
    %jmp/0 T_713.2, 9;
    %load/vec4 v0x600004d62520_0;
    %jmp/1 T_713.3, 9;
T_713.2 ; End of true expr.
    %load/vec4 v0x600004d626d0_0;
    %jmp/0 T_713.3, 9;
 ; End of false expr.
    %blend;
T_713.3;
    %jmp/0 T_713.1, 8;
 ; End of false expr.
    %blend;
T_713.1;
    %store/vec4 v0x600004d626d0_0, 0, 1;
    %jmp T_713;
    .thread T_713;
    .scope S_0x7fab8ba4ab50;
T_714 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d630f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_714.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_714.1, 8;
T_714.0 ; End of true expr.
    %load/vec4 v0x600004d63210_0;
    %flag_set/vec4 9;
    %jmp/0 T_714.2, 9;
    %load/vec4 v0x600004d62fd0_0;
    %jmp/1 T_714.3, 9;
T_714.2 ; End of true expr.
    %load/vec4 v0x600004d63180_0;
    %jmp/0 T_714.3, 9;
 ; End of false expr.
    %blend;
T_714.3;
    %jmp/0 T_714.1, 8;
 ; End of false expr.
    %blend;
T_714.1;
    %store/vec4 v0x600004d63180_0, 0, 1;
    %jmp T_714;
    .thread T_714;
    .scope S_0x7fab8ba4ae30;
T_715 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d63ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_715.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_715.1, 8;
T_715.0 ; End of true expr.
    %load/vec4 v0x600004d63cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_715.2, 9;
    %load/vec4 v0x600004d63a80_0;
    %jmp/1 T_715.3, 9;
T_715.2 ; End of true expr.
    %load/vec4 v0x600004d63c30_0;
    %jmp/0 T_715.3, 9;
 ; End of false expr.
    %blend;
T_715.3;
    %jmp/0 T_715.1, 8;
 ; End of false expr.
    %blend;
T_715.1;
    %store/vec4 v0x600004d63c30_0, 0, 1;
    %jmp T_715;
    .thread T_715;
    .scope S_0x7fab8b998a30;
T_716 ;
    %wait E_0x6000024d52c0;
    %load/vec4 v0x600004c4d4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_716.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_716.1, 8;
T_716.0 ; End of true expr.
    %load/vec4 v0x600004c4d5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_716.2, 9;
    %load/vec4 v0x600004c4d3b0_0;
    %jmp/1 T_716.3, 9;
T_716.2 ; End of true expr.
    %load/vec4 v0x600004c4d560_0;
    %jmp/0 T_716.3, 9;
 ; End of false expr.
    %blend;
T_716.3;
    %jmp/0 T_716.1, 8;
 ; End of false expr.
    %blend;
T_716.1;
    %store/vec4 v0x600004c4d560_0, 0, 1;
    %jmp T_716;
    .thread T_716;
    .scope S_0x7fab8b998ba0;
T_717 ;
    %wait E_0x6000024d5340;
    %load/vec4 v0x600004c4d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_717.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_717.1, 8;
T_717.0 ; End of true expr.
    %load/vec4 v0x600004c4d950_0;
    %flag_set/vec4 9;
    %jmp/0 T_717.2, 9;
    %load/vec4 v0x600004c4d710_0;
    %jmp/1 T_717.3, 9;
T_717.2 ; End of true expr.
    %load/vec4 v0x600004c4d8c0_0;
    %jmp/0 T_717.3, 9;
 ; End of false expr.
    %blend;
T_717.3;
    %jmp/0 T_717.1, 8;
 ; End of false expr.
    %blend;
T_717.1;
    %store/vec4 v0x600004c4d8c0_0, 0, 1;
    %jmp T_717;
    .thread T_717;
    .scope S_0x7fab8b998e80;
T_718 ;
    %wait E_0x6000024d54c0;
    %load/vec4 v0x600004c4def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_718.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_718.1, 8;
T_718.0 ; End of true expr.
    %load/vec4 v0x600004c4e010_0;
    %flag_set/vec4 9;
    %jmp/0 T_718.2, 9;
    %load/vec4 v0x600004c4ddd0_0;
    %jmp/1 T_718.3, 9;
T_718.2 ; End of true expr.
    %load/vec4 v0x600004c4df80_0;
    %jmp/0 T_718.3, 9;
 ; End of false expr.
    %blend;
T_718.3;
    %jmp/0 T_718.1, 8;
 ; End of false expr.
    %blend;
T_718.1;
    %store/vec4 v0x600004c4df80_0, 0, 1;
    %jmp T_718;
    .thread T_718;
    .scope S_0x7fab8b998ff0;
T_719 ;
    %wait E_0x6000024d5540;
    %load/vec4 v0x600004c4e250_0;
    %flag_set/vec4 8;
    %jmp/0 T_719.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_719.1, 8;
T_719.0 ; End of true expr.
    %load/vec4 v0x600004c4e370_0;
    %flag_set/vec4 9;
    %jmp/0 T_719.2, 9;
    %load/vec4 v0x600004c4e130_0;
    %jmp/1 T_719.3, 9;
T_719.2 ; End of true expr.
    %load/vec4 v0x600004c4e2e0_0;
    %jmp/0 T_719.3, 9;
 ; End of false expr.
    %blend;
T_719.3;
    %jmp/0 T_719.1, 8;
 ; End of false expr.
    %blend;
T_719.1;
    %store/vec4 v0x600004c4e2e0_0, 0, 1;
    %jmp T_719;
    .thread T_719;
    .scope S_0x7fab8b9992d0;
T_720 ;
    %wait E_0x6000024d56c0;
    %load/vec4 v0x600004c4e910_0;
    %flag_set/vec4 8;
    %jmp/0 T_720.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_720.1, 8;
T_720.0 ; End of true expr.
    %load/vec4 v0x600004c4ea30_0;
    %flag_set/vec4 9;
    %jmp/0 T_720.2, 9;
    %load/vec4 v0x600004c4e7f0_0;
    %jmp/1 T_720.3, 9;
T_720.2 ; End of true expr.
    %load/vec4 v0x600004c4e9a0_0;
    %jmp/0 T_720.3, 9;
 ; End of false expr.
    %blend;
T_720.3;
    %jmp/0 T_720.1, 8;
 ; End of false expr.
    %blend;
T_720.1;
    %store/vec4 v0x600004c4e9a0_0, 0, 1;
    %jmp T_720;
    .thread T_720;
    .scope S_0x7fab8b999440;
T_721 ;
    %wait E_0x6000024d5740;
    %load/vec4 v0x600004c4ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_721.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_721.1, 8;
T_721.0 ; End of true expr.
    %load/vec4 v0x600004c4ed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_721.2, 9;
    %load/vec4 v0x600004c4eb50_0;
    %jmp/1 T_721.3, 9;
T_721.2 ; End of true expr.
    %load/vec4 v0x600004c4ed00_0;
    %jmp/0 T_721.3, 9;
 ; End of false expr.
    %blend;
T_721.3;
    %jmp/0 T_721.1, 8;
 ; End of false expr.
    %blend;
T_721.1;
    %store/vec4 v0x600004c4ed00_0, 0, 1;
    %jmp T_721;
    .thread T_721;
    .scope S_0x7fab8b3fc430;
T_722 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c290e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_722.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_722.1, 8;
T_722.0 ; End of true expr.
    %load/vec4 v0x600004c29200_0;
    %flag_set/vec4 9;
    %jmp/0 T_722.2, 9;
    %load/vec4 v0x600004c28fc0_0;
    %jmp/1 T_722.3, 9;
T_722.2 ; End of true expr.
    %load/vec4 v0x600004c29170_0;
    %jmp/0 T_722.3, 9;
 ; End of false expr.
    %blend;
T_722.3;
    %jmp/0 T_722.1, 8;
 ; End of false expr.
    %blend;
T_722.1;
    %store/vec4 v0x600004c29170_0, 0, 1;
    %jmp T_722;
    .thread T_722;
    .scope S_0x7fab8ba04850;
T_723 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c286c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_723.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_723.1, 8;
T_723.0 ; End of true expr.
    %load/vec4 v0x600004c287e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_723.2, 9;
    %load/vec4 v0x600004c285a0_0;
    %jmp/1 T_723.3, 9;
T_723.2 ; End of true expr.
    %load/vec4 v0x600004c28750_0;
    %jmp/0 T_723.3, 9;
 ; End of false expr.
    %blend;
T_723.3;
    %jmp/0 T_723.1, 8;
 ; End of false expr.
    %blend;
T_723.1;
    %store/vec4 v0x600004c28750_0, 0, 1;
    %jmp T_723;
    .thread T_723;
    .scope S_0x7fab8b3f88b0;
T_724 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c28a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_724.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_724.1, 8;
T_724.0 ; End of true expr.
    %load/vec4 v0x600004c28b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_724.2, 9;
    %load/vec4 v0x600004c28900_0;
    %jmp/1 T_724.3, 9;
T_724.2 ; End of true expr.
    %load/vec4 v0x600004c28ab0_0;
    %jmp/0 T_724.3, 9;
 ; End of false expr.
    %blend;
T_724.3;
    %jmp/0 T_724.1, 8;
 ; End of false expr.
    %blend;
T_724.1;
    %store/vec4 v0x600004c28ab0_0, 0, 1;
    %jmp T_724;
    .thread T_724;
    .scope S_0x7fab8b3f8a20;
T_725 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c28d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_725.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_725.1, 8;
T_725.0 ; End of true expr.
    %load/vec4 v0x600004c28ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_725.2, 9;
    %load/vec4 v0x600004c28c60_0;
    %jmp/1 T_725.3, 9;
T_725.2 ; End of true expr.
    %load/vec4 v0x600004c28e10_0;
    %jmp/0 T_725.3, 9;
 ; End of false expr.
    %blend;
T_725.3;
    %jmp/0 T_725.1, 8;
 ; End of false expr.
    %blend;
T_725.1;
    %store/vec4 v0x600004c28e10_0, 0, 1;
    %jmp T_725;
    .thread T_725;
    .scope S_0x7fab8b3fc5a0;
T_726 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c29440_0;
    %flag_set/vec4 8;
    %jmp/0 T_726.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_726.1, 8;
T_726.0 ; End of true expr.
    %load/vec4 v0x600004c29560_0;
    %flag_set/vec4 9;
    %jmp/0 T_726.2, 9;
    %load/vec4 v0x600004c29320_0;
    %jmp/1 T_726.3, 9;
T_726.2 ; End of true expr.
    %load/vec4 v0x600004c294d0_0;
    %jmp/0 T_726.3, 9;
 ; End of false expr.
    %blend;
T_726.3;
    %jmp/0 T_726.1, 8;
 ; End of false expr.
    %blend;
T_726.1;
    %store/vec4 v0x600004c294d0_0, 0, 1;
    %jmp T_726;
    .thread T_726;
    .scope S_0x7fab8b306330;
T_727 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c34cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_727.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_727.1, 8;
T_727.0 ; End of true expr.
    %load/vec4 v0x600004c34e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_727.2, 9;
    %load/vec4 v0x600004c34bd0_0;
    %jmp/1 T_727.3, 9;
T_727.2 ; End of true expr.
    %load/vec4 v0x600004c34d80_0;
    %jmp/0 T_727.3, 9;
 ; End of false expr.
    %blend;
T_727.3;
    %jmp/0 T_727.1, 8;
 ; End of false expr.
    %blend;
T_727.1;
    %store/vec4 v0x600004c34d80_0, 0, 1;
    %jmp T_727;
    .thread T_727;
    .scope S_0x7fab8ba33700;
T_728 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c14750_0;
    %flag_set/vec4 8;
    %jmp/0 T_728.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_728.1, 8;
T_728.0 ; End of true expr.
    %load/vec4 v0x600004c14870_0;
    %flag_set/vec4 9;
    %jmp/0 T_728.2, 9;
    %load/vec4 v0x600004c14630_0;
    %jmp/1 T_728.3, 9;
T_728.2 ; End of true expr.
    %load/vec4 v0x600004c147e0_0;
    %jmp/0 T_728.3, 9;
 ; End of false expr.
    %blend;
T_728.3;
    %jmp/0 T_728.1, 8;
 ; End of false expr.
    %blend;
T_728.1;
    %store/vec4 v0x600004c147e0_0, 0, 1;
    %jmp T_728;
    .thread T_728;
    .scope S_0x7fab8ba33870;
T_729 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c14ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_729.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_729.1, 8;
T_729.0 ; End of true expr.
    %load/vec4 v0x600004c14bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_729.2, 9;
    %load/vec4 v0x600004c14990_0;
    %jmp/1 T_729.3, 9;
T_729.2 ; End of true expr.
    %load/vec4 v0x600004c14b40_0;
    %jmp/0 T_729.3, 9;
 ; End of false expr.
    %blend;
T_729.3;
    %jmp/0 T_729.1, 8;
 ; End of false expr.
    %blend;
T_729.1;
    %store/vec4 v0x600004c14b40_0, 0, 1;
    %jmp T_729;
    .thread T_729;
    .scope S_0x7fab8ba339e0;
T_730 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c14e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_730.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_730.1, 8;
T_730.0 ; End of true expr.
    %load/vec4 v0x600004c14f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_730.2, 9;
    %load/vec4 v0x600004c14cf0_0;
    %jmp/1 T_730.3, 9;
T_730.2 ; End of true expr.
    %load/vec4 v0x600004c14ea0_0;
    %jmp/0 T_730.3, 9;
 ; End of false expr.
    %blend;
T_730.3;
    %jmp/0 T_730.1, 8;
 ; End of false expr.
    %blend;
T_730.1;
    %store/vec4 v0x600004c14ea0_0, 0, 1;
    %jmp T_730;
    .thread T_730;
    .scope S_0x7fab8ba33b50;
T_731 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c15170_0;
    %flag_set/vec4 8;
    %jmp/0 T_731.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_731.1, 8;
T_731.0 ; End of true expr.
    %load/vec4 v0x600004c15290_0;
    %flag_set/vec4 9;
    %jmp/0 T_731.2, 9;
    %load/vec4 v0x600004c15050_0;
    %jmp/1 T_731.3, 9;
T_731.2 ; End of true expr.
    %load/vec4 v0x600004c15200_0;
    %jmp/0 T_731.3, 9;
 ; End of false expr.
    %blend;
T_731.3;
    %jmp/0 T_731.1, 8;
 ; End of false expr.
    %blend;
T_731.1;
    %store/vec4 v0x600004c15200_0, 0, 1;
    %jmp T_731;
    .thread T_731;
    .scope S_0x7fab8b39f2f0;
T_732 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c297a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_732.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_732.1, 8;
T_732.0 ; End of true expr.
    %load/vec4 v0x600004c298c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_732.2, 9;
    %load/vec4 v0x600004c29680_0;
    %jmp/1 T_732.3, 9;
T_732.2 ; End of true expr.
    %load/vec4 v0x600004c29830_0;
    %jmp/0 T_732.3, 9;
 ; End of false expr.
    %blend;
T_732.3;
    %jmp/0 T_732.1, 8;
 ; End of false expr.
    %blend;
T_732.1;
    %store/vec4 v0x600004c29830_0, 0, 1;
    %jmp T_732;
    .thread T_732;
    .scope S_0x7fab8b39f460;
T_733 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c29b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_733.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_733.1, 8;
T_733.0 ; End of true expr.
    %load/vec4 v0x600004c29c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_733.2, 9;
    %load/vec4 v0x600004c299e0_0;
    %jmp/1 T_733.3, 9;
T_733.2 ; End of true expr.
    %load/vec4 v0x600004c29b90_0;
    %jmp/0 T_733.3, 9;
 ; End of false expr.
    %blend;
T_733.3;
    %jmp/0 T_733.1, 8;
 ; End of false expr.
    %blend;
T_733.1;
    %store/vec4 v0x600004c29b90_0, 0, 1;
    %jmp T_733;
    .thread T_733;
    .scope S_0x7fab8b3a71a0;
T_734 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c29e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_734.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_734.1, 8;
T_734.0 ; End of true expr.
    %load/vec4 v0x600004c29f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_734.2, 9;
    %load/vec4 v0x600004c29d40_0;
    %jmp/1 T_734.3, 9;
T_734.2 ; End of true expr.
    %load/vec4 v0x600004c29ef0_0;
    %jmp/0 T_734.3, 9;
 ; End of false expr.
    %blend;
T_734.3;
    %jmp/0 T_734.1, 8;
 ; End of false expr.
    %blend;
T_734.1;
    %store/vec4 v0x600004c29ef0_0, 0, 1;
    %jmp T_734;
    .thread T_734;
    .scope S_0x7fab8b3a7310;
T_735 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2a1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_735.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_735.1, 8;
T_735.0 ; End of true expr.
    %load/vec4 v0x600004c2a2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_735.2, 9;
    %load/vec4 v0x600004c2a0a0_0;
    %jmp/1 T_735.3, 9;
T_735.2 ; End of true expr.
    %load/vec4 v0x600004c2a250_0;
    %jmp/0 T_735.3, 9;
 ; End of false expr.
    %blend;
T_735.3;
    %jmp/0 T_735.1, 8;
 ; End of false expr.
    %blend;
T_735.1;
    %store/vec4 v0x600004c2a250_0, 0, 1;
    %jmp T_735;
    .thread T_735;
    .scope S_0x7fab8b306780;
T_736 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c35050_0;
    %flag_set/vec4 8;
    %jmp/0 T_736.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_736.1, 8;
T_736.0 ; End of true expr.
    %load/vec4 v0x600004c35170_0;
    %flag_set/vec4 9;
    %jmp/0 T_736.2, 9;
    %load/vec4 v0x600004c34f30_0;
    %jmp/1 T_736.3, 9;
T_736.2 ; End of true expr.
    %load/vec4 v0x600004c350e0_0;
    %jmp/0 T_736.3, 9;
 ; End of false expr.
    %blend;
T_736.3;
    %jmp/0 T_736.1, 8;
 ; End of false expr.
    %blend;
T_736.1;
    %store/vec4 v0x600004c350e0_0, 0, 1;
    %jmp T_736;
    .thread T_736;
    .scope S_0x7fab8b306a60;
T_737 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c35a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_737.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_737.1, 8;
T_737.0 ; End of true expr.
    %load/vec4 v0x600004c35b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_737.2, 9;
    %load/vec4 v0x600004c35950_0;
    %jmp/1 T_737.3, 9;
T_737.2 ; End of true expr.
    %load/vec4 v0x600004c35b00_0;
    %jmp/0 T_737.3, 9;
 ; End of false expr.
    %blend;
T_737.3;
    %jmp/0 T_737.1, 8;
 ; End of false expr.
    %blend;
T_737.1;
    %store/vec4 v0x600004c35b00_0, 0, 1;
    %jmp T_737;
    .thread T_737;
    .scope S_0x7fab8b306d40;
T_738 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c36490_0;
    %flag_set/vec4 8;
    %jmp/0 T_738.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_738.1, 8;
T_738.0 ; End of true expr.
    %load/vec4 v0x600004c365b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_738.2, 9;
    %load/vec4 v0x600004c36370_0;
    %jmp/1 T_738.3, 9;
T_738.2 ; End of true expr.
    %load/vec4 v0x600004c36520_0;
    %jmp/0 T_738.3, 9;
 ; End of false expr.
    %blend;
T_738.3;
    %jmp/0 T_738.1, 8;
 ; End of false expr.
    %blend;
T_738.1;
    %store/vec4 v0x600004c36520_0, 0, 1;
    %jmp T_738;
    .thread T_738;
    .scope S_0x7fab8b307020;
T_739 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c36eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_739.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_739.1, 8;
T_739.0 ; End of true expr.
    %load/vec4 v0x600004c36fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_739.2, 9;
    %load/vec4 v0x600004c36d90_0;
    %jmp/1 T_739.3, 9;
T_739.2 ; End of true expr.
    %load/vec4 v0x600004c36f40_0;
    %jmp/0 T_739.3, 9;
 ; End of false expr.
    %blend;
T_739.3;
    %jmp/0 T_739.1, 8;
 ; End of false expr.
    %blend;
T_739.1;
    %store/vec4 v0x600004c36f40_0, 0, 1;
    %jmp T_739;
    .thread T_739;
    .scope S_0x7fab8b307300;
T_740 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c378d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_740.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_740.1, 8;
T_740.0 ; End of true expr.
    %load/vec4 v0x600004c379f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_740.2, 9;
    %load/vec4 v0x600004c377b0_0;
    %jmp/1 T_740.3, 9;
T_740.2 ; End of true expr.
    %load/vec4 v0x600004c37960_0;
    %jmp/0 T_740.3, 9;
 ; End of false expr.
    %blend;
T_740.3;
    %jmp/0 T_740.1, 8;
 ; End of false expr.
    %blend;
T_740.1;
    %store/vec4 v0x600004c37960_0, 0, 1;
    %jmp T_740;
    .thread T_740;
    .scope S_0x7fab8b3075e0;
T_741 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c38360_0;
    %flag_set/vec4 8;
    %jmp/0 T_741.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_741.1, 8;
T_741.0 ; End of true expr.
    %load/vec4 v0x600004c38480_0;
    %flag_set/vec4 9;
    %jmp/0 T_741.2, 9;
    %load/vec4 v0x600004c38240_0;
    %jmp/1 T_741.3, 9;
T_741.2 ; End of true expr.
    %load/vec4 v0x600004c383f0_0;
    %jmp/0 T_741.3, 9;
 ; End of false expr.
    %blend;
T_741.3;
    %jmp/0 T_741.1, 8;
 ; End of false expr.
    %blend;
T_741.1;
    %store/vec4 v0x600004c383f0_0, 0, 1;
    %jmp T_741;
    .thread T_741;
    .scope S_0x7fab8b3078c0;
T_742 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c38d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_742.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_742.1, 8;
T_742.0 ; End of true expr.
    %load/vec4 v0x600004c38ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_742.2, 9;
    %load/vec4 v0x600004c38c60_0;
    %jmp/1 T_742.3, 9;
T_742.2 ; End of true expr.
    %load/vec4 v0x600004c38e10_0;
    %jmp/0 T_742.3, 9;
 ; End of false expr.
    %blend;
T_742.3;
    %jmp/0 T_742.1, 8;
 ; End of false expr.
    %blend;
T_742.1;
    %store/vec4 v0x600004c38e10_0, 0, 1;
    %jmp T_742;
    .thread T_742;
    .scope S_0x7fab8b307ba0;
T_743 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c397a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_743.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_743.1, 8;
T_743.0 ; End of true expr.
    %load/vec4 v0x600004c398c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_743.2, 9;
    %load/vec4 v0x600004c39680_0;
    %jmp/1 T_743.3, 9;
T_743.2 ; End of true expr.
    %load/vec4 v0x600004c39830_0;
    %jmp/0 T_743.3, 9;
 ; End of false expr.
    %blend;
T_743.3;
    %jmp/0 T_743.1, 8;
 ; End of false expr.
    %blend;
T_743.1;
    %store/vec4 v0x600004c39830_0, 0, 1;
    %jmp T_743;
    .thread T_743;
    .scope S_0x7fab8b307e80;
T_744 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3a1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_744.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_744.1, 8;
T_744.0 ; End of true expr.
    %load/vec4 v0x600004c3a2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_744.2, 9;
    %load/vec4 v0x600004c3a0a0_0;
    %jmp/1 T_744.3, 9;
T_744.2 ; End of true expr.
    %load/vec4 v0x600004c3a250_0;
    %jmp/0 T_744.3, 9;
 ; End of false expr.
    %blend;
T_744.3;
    %jmp/0 T_744.1, 8;
 ; End of false expr.
    %blend;
T_744.1;
    %store/vec4 v0x600004c3a250_0, 0, 1;
    %jmp T_744;
    .thread T_744;
    .scope S_0x7fab8b3041f0;
T_745 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3abe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_745.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_745.1, 8;
T_745.0 ; End of true expr.
    %load/vec4 v0x600004c3ad00_0;
    %flag_set/vec4 9;
    %jmp/0 T_745.2, 9;
    %load/vec4 v0x600004c3aac0_0;
    %jmp/1 T_745.3, 9;
T_745.2 ; End of true expr.
    %load/vec4 v0x600004c3ac70_0;
    %jmp/0 T_745.3, 9;
 ; End of false expr.
    %blend;
T_745.3;
    %jmp/0 T_745.1, 8;
 ; End of false expr.
    %blend;
T_745.1;
    %store/vec4 v0x600004c3ac70_0, 0, 1;
    %jmp T_745;
    .thread T_745;
    .scope S_0x7fab8b3044d0;
T_746 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3b600_0;
    %flag_set/vec4 8;
    %jmp/0 T_746.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_746.1, 8;
T_746.0 ; End of true expr.
    %load/vec4 v0x600004c3b720_0;
    %flag_set/vec4 9;
    %jmp/0 T_746.2, 9;
    %load/vec4 v0x600004c3b4e0_0;
    %jmp/1 T_746.3, 9;
T_746.2 ; End of true expr.
    %load/vec4 v0x600004c3b690_0;
    %jmp/0 T_746.3, 9;
 ; End of false expr.
    %blend;
T_746.3;
    %jmp/0 T_746.1, 8;
 ; End of false expr.
    %blend;
T_746.1;
    %store/vec4 v0x600004c3b690_0, 0, 1;
    %jmp T_746;
    .thread T_746;
    .scope S_0x7fab8b3047b0;
T_747 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3c090_0;
    %flag_set/vec4 8;
    %jmp/0 T_747.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_747.1, 8;
T_747.0 ; End of true expr.
    %load/vec4 v0x600004c3c1b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_747.2, 9;
    %load/vec4 v0x600004c3bf00_0;
    %jmp/1 T_747.3, 9;
T_747.2 ; End of true expr.
    %load/vec4 v0x600004c3c120_0;
    %jmp/0 T_747.3, 9;
 ; End of false expr.
    %blend;
T_747.3;
    %jmp/0 T_747.1, 8;
 ; End of false expr.
    %blend;
T_747.1;
    %store/vec4 v0x600004c3c120_0, 0, 1;
    %jmp T_747;
    .thread T_747;
    .scope S_0x7fab8b304a90;
T_748 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_748.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_748.1, 8;
T_748.0 ; End of true expr.
    %load/vec4 v0x600004c3cbd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_748.2, 9;
    %load/vec4 v0x600004c3c990_0;
    %jmp/1 T_748.3, 9;
T_748.2 ; End of true expr.
    %load/vec4 v0x600004c3cb40_0;
    %jmp/0 T_748.3, 9;
 ; End of false expr.
    %blend;
T_748.3;
    %jmp/0 T_748.1, 8;
 ; End of false expr.
    %blend;
T_748.1;
    %store/vec4 v0x600004c3cb40_0, 0, 1;
    %jmp T_748;
    .thread T_748;
    .scope S_0x7fab8ba2b1f0;
T_749 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3d4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_749.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_749.1, 8;
T_749.0 ; End of true expr.
    %load/vec4 v0x600004c3d5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_749.2, 9;
    %load/vec4 v0x600004c3d3b0_0;
    %jmp/1 T_749.3, 9;
T_749.2 ; End of true expr.
    %load/vec4 v0x600004c3d560_0;
    %jmp/0 T_749.3, 9;
 ; End of false expr.
    %blend;
T_749.3;
    %jmp/0 T_749.1, 8;
 ; End of false expr.
    %blend;
T_749.1;
    %store/vec4 v0x600004c3d560_0, 0, 1;
    %jmp T_749;
    .thread T_749;
    .scope S_0x7fab8ba25f10;
T_750 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_750.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_750.1, 8;
T_750.0 ; End of true expr.
    %load/vec4 v0x600004c3e010_0;
    %flag_set/vec4 9;
    %jmp/0 T_750.2, 9;
    %load/vec4 v0x600004c3ddd0_0;
    %jmp/1 T_750.3, 9;
T_750.2 ; End of true expr.
    %load/vec4 v0x600004c3df80_0;
    %jmp/0 T_750.3, 9;
 ; End of false expr.
    %blend;
T_750.3;
    %jmp/0 T_750.1, 8;
 ; End of false expr.
    %blend;
T_750.1;
    %store/vec4 v0x600004c3df80_0, 0, 1;
    %jmp T_750;
    .thread T_750;
    .scope S_0x7fab8ba1df90;
T_751 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3e910_0;
    %flag_set/vec4 8;
    %jmp/0 T_751.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_751.1, 8;
T_751.0 ; End of true expr.
    %load/vec4 v0x600004c3ea30_0;
    %flag_set/vec4 9;
    %jmp/0 T_751.2, 9;
    %load/vec4 v0x600004c3e7f0_0;
    %jmp/1 T_751.3, 9;
T_751.2 ; End of true expr.
    %load/vec4 v0x600004c3e9a0_0;
    %jmp/0 T_751.3, 9;
 ; End of false expr.
    %blend;
T_751.3;
    %jmp/0 T_751.1, 8;
 ; End of false expr.
    %blend;
T_751.1;
    %store/vec4 v0x600004c3e9a0_0, 0, 1;
    %jmp T_751;
    .thread T_751;
    .scope S_0x7fab8b3ee570;
T_752 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2a520_0;
    %flag_set/vec4 8;
    %jmp/0 T_752.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_752.1, 8;
T_752.0 ; End of true expr.
    %load/vec4 v0x600004c2a640_0;
    %flag_set/vec4 9;
    %jmp/0 T_752.2, 9;
    %load/vec4 v0x600004c2a400_0;
    %jmp/1 T_752.3, 9;
T_752.2 ; End of true expr.
    %load/vec4 v0x600004c2a5b0_0;
    %jmp/0 T_752.3, 9;
 ; End of false expr.
    %blend;
T_752.3;
    %jmp/0 T_752.1, 8;
 ; End of false expr.
    %blend;
T_752.1;
    %store/vec4 v0x600004c2a5b0_0, 0, 1;
    %jmp T_752;
    .thread T_752;
    .scope S_0x7fab8b3bade0;
T_753 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_753.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_753.1, 8;
T_753.0 ; End of true expr.
    %load/vec4 v0x600004c2b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_753.2, 9;
    %load/vec4 v0x600004c2ae20_0;
    %jmp/1 T_753.3, 9;
T_753.2 ; End of true expr.
    %load/vec4 v0x600004c2afd0_0;
    %jmp/0 T_753.3, 9;
 ; End of false expr.
    %blend;
T_753.3;
    %jmp/0 T_753.1, 8;
 ; End of false expr.
    %blend;
T_753.1;
    %store/vec4 v0x600004c2afd0_0, 0, 1;
    %jmp T_753;
    .thread T_753;
    .scope S_0x7fab8b3b8250;
T_754 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2b960_0;
    %flag_set/vec4 8;
    %jmp/0 T_754.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_754.1, 8;
T_754.0 ; End of true expr.
    %load/vec4 v0x600004c2ba80_0;
    %flag_set/vec4 9;
    %jmp/0 T_754.2, 9;
    %load/vec4 v0x600004c2b840_0;
    %jmp/1 T_754.3, 9;
T_754.2 ; End of true expr.
    %load/vec4 v0x600004c2b9f0_0;
    %jmp/0 T_754.3, 9;
 ; End of false expr.
    %blend;
T_754.3;
    %jmp/0 T_754.1, 8;
 ; End of false expr.
    %blend;
T_754.1;
    %store/vec4 v0x600004c2b9f0_0, 0, 1;
    %jmp T_754;
    .thread T_754;
    .scope S_0x7fab8b3b3690;
T_755 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_755.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_755.1, 8;
T_755.0 ; End of true expr.
    %load/vec4 v0x600004c2c510_0;
    %flag_set/vec4 9;
    %jmp/0 T_755.2, 9;
    %load/vec4 v0x600004c2c2d0_0;
    %jmp/1 T_755.3, 9;
T_755.2 ; End of true expr.
    %load/vec4 v0x600004c2c480_0;
    %jmp/0 T_755.3, 9;
 ; End of false expr.
    %blend;
T_755.3;
    %jmp/0 T_755.1, 8;
 ; End of false expr.
    %blend;
T_755.1;
    %store/vec4 v0x600004c2c480_0, 0, 1;
    %jmp T_755;
    .thread T_755;
    .scope S_0x7fab8b3b3970;
T_756 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2ce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_756.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_756.1, 8;
T_756.0 ; End of true expr.
    %load/vec4 v0x600004c2cf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_756.2, 9;
    %load/vec4 v0x600004c2ccf0_0;
    %jmp/1 T_756.3, 9;
T_756.2 ; End of true expr.
    %load/vec4 v0x600004c2cea0_0;
    %jmp/0 T_756.3, 9;
 ; End of false expr.
    %blend;
T_756.3;
    %jmp/0 T_756.1, 8;
 ; End of false expr.
    %blend;
T_756.1;
    %store/vec4 v0x600004c2cea0_0, 0, 1;
    %jmp T_756;
    .thread T_756;
    .scope S_0x7fab8b3b3c50;
T_757 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_757.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_757.1, 8;
T_757.0 ; End of true expr.
    %load/vec4 v0x600004c2d950_0;
    %flag_set/vec4 9;
    %jmp/0 T_757.2, 9;
    %load/vec4 v0x600004c2d710_0;
    %jmp/1 T_757.3, 9;
T_757.2 ; End of true expr.
    %load/vec4 v0x600004c2d8c0_0;
    %jmp/0 T_757.3, 9;
 ; End of false expr.
    %blend;
T_757.3;
    %jmp/0 T_757.1, 8;
 ; End of false expr.
    %blend;
T_757.1;
    %store/vec4 v0x600004c2d8c0_0, 0, 1;
    %jmp T_757;
    .thread T_757;
    .scope S_0x7fab8b3b3f30;
T_758 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2e250_0;
    %flag_set/vec4 8;
    %jmp/0 T_758.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_758.1, 8;
T_758.0 ; End of true expr.
    %load/vec4 v0x600004c2e370_0;
    %flag_set/vec4 9;
    %jmp/0 T_758.2, 9;
    %load/vec4 v0x600004c2e130_0;
    %jmp/1 T_758.3, 9;
T_758.2 ; End of true expr.
    %load/vec4 v0x600004c2e2e0_0;
    %jmp/0 T_758.3, 9;
 ; End of false expr.
    %blend;
T_758.3;
    %jmp/0 T_758.1, 8;
 ; End of false expr.
    %blend;
T_758.1;
    %store/vec4 v0x600004c2e2e0_0, 0, 1;
    %jmp T_758;
    .thread T_758;
    .scope S_0x7fab8b3b4210;
T_759 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_759.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_759.1, 8;
T_759.0 ; End of true expr.
    %load/vec4 v0x600004c2ed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_759.2, 9;
    %load/vec4 v0x600004c2eb50_0;
    %jmp/1 T_759.3, 9;
T_759.2 ; End of true expr.
    %load/vec4 v0x600004c2ed00_0;
    %jmp/0 T_759.3, 9;
 ; End of false expr.
    %blend;
T_759.3;
    %jmp/0 T_759.1, 8;
 ; End of false expr.
    %blend;
T_759.1;
    %store/vec4 v0x600004c2ed00_0, 0, 1;
    %jmp T_759;
    .thread T_759;
    .scope S_0x7fab8b3b44f0;
T_760 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c2f690_0;
    %flag_set/vec4 8;
    %jmp/0 T_760.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_760.1, 8;
T_760.0 ; End of true expr.
    %load/vec4 v0x600004c2f7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_760.2, 9;
    %load/vec4 v0x600004c2f570_0;
    %jmp/1 T_760.3, 9;
T_760.2 ; End of true expr.
    %load/vec4 v0x600004c2f720_0;
    %jmp/0 T_760.3, 9;
 ; End of false expr.
    %blend;
T_760.3;
    %jmp/0 T_760.1, 8;
 ; End of false expr.
    %blend;
T_760.1;
    %store/vec4 v0x600004c2f720_0, 0, 1;
    %jmp T_760;
    .thread T_760;
    .scope S_0x7fab8b3b47d0;
T_761 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c30120_0;
    %flag_set/vec4 8;
    %jmp/0 T_761.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_761.1, 8;
T_761.0 ; End of true expr.
    %load/vec4 v0x600004c30240_0;
    %flag_set/vec4 9;
    %jmp/0 T_761.2, 9;
    %load/vec4 v0x600004c30000_0;
    %jmp/1 T_761.3, 9;
T_761.2 ; End of true expr.
    %load/vec4 v0x600004c301b0_0;
    %jmp/0 T_761.3, 9;
 ; End of false expr.
    %blend;
T_761.3;
    %jmp/0 T_761.1, 8;
 ; End of false expr.
    %blend;
T_761.1;
    %store/vec4 v0x600004c301b0_0, 0, 1;
    %jmp T_761;
    .thread T_761;
    .scope S_0x7fab8b3b4ab0;
T_762 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c30b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_762.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_762.1, 8;
T_762.0 ; End of true expr.
    %load/vec4 v0x600004c30c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_762.2, 9;
    %load/vec4 v0x600004c30a20_0;
    %jmp/1 T_762.3, 9;
T_762.2 ; End of true expr.
    %load/vec4 v0x600004c30bd0_0;
    %jmp/0 T_762.3, 9;
 ; End of false expr.
    %blend;
T_762.3;
    %jmp/0 T_762.1, 8;
 ; End of false expr.
    %blend;
T_762.1;
    %store/vec4 v0x600004c30bd0_0, 0, 1;
    %jmp T_762;
    .thread T_762;
    .scope S_0x7fab8b305240;
T_763 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c31560_0;
    %flag_set/vec4 8;
    %jmp/0 T_763.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_763.1, 8;
T_763.0 ; End of true expr.
    %load/vec4 v0x600004c31680_0;
    %flag_set/vec4 9;
    %jmp/0 T_763.2, 9;
    %load/vec4 v0x600004c31440_0;
    %jmp/1 T_763.3, 9;
T_763.2 ; End of true expr.
    %load/vec4 v0x600004c315f0_0;
    %jmp/0 T_763.3, 9;
 ; End of false expr.
    %blend;
T_763.3;
    %jmp/0 T_763.1, 8;
 ; End of false expr.
    %blend;
T_763.1;
    %store/vec4 v0x600004c315f0_0, 0, 1;
    %jmp T_763;
    .thread T_763;
    .scope S_0x7fab8b305520;
T_764 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c31f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_764.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_764.1, 8;
T_764.0 ; End of true expr.
    %load/vec4 v0x600004c320a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_764.2, 9;
    %load/vec4 v0x600004c31e60_0;
    %jmp/1 T_764.3, 9;
T_764.2 ; End of true expr.
    %load/vec4 v0x600004c32010_0;
    %jmp/0 T_764.3, 9;
 ; End of false expr.
    %blend;
T_764.3;
    %jmp/0 T_764.1, 8;
 ; End of false expr.
    %blend;
T_764.1;
    %store/vec4 v0x600004c32010_0, 0, 1;
    %jmp T_764;
    .thread T_764;
    .scope S_0x7fab8b305800;
T_765 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c329a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_765.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_765.1, 8;
T_765.0 ; End of true expr.
    %load/vec4 v0x600004c32ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_765.2, 9;
    %load/vec4 v0x600004c32880_0;
    %jmp/1 T_765.3, 9;
T_765.2 ; End of true expr.
    %load/vec4 v0x600004c32a30_0;
    %jmp/0 T_765.3, 9;
 ; End of false expr.
    %blend;
T_765.3;
    %jmp/0 T_765.1, 8;
 ; End of false expr.
    %blend;
T_765.1;
    %store/vec4 v0x600004c32a30_0, 0, 1;
    %jmp T_765;
    .thread T_765;
    .scope S_0x7fab8b305ae0;
T_766 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c333c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_766.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_766.1, 8;
T_766.0 ; End of true expr.
    %load/vec4 v0x600004c334e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_766.2, 9;
    %load/vec4 v0x600004c332a0_0;
    %jmp/1 T_766.3, 9;
T_766.2 ; End of true expr.
    %load/vec4 v0x600004c33450_0;
    %jmp/0 T_766.3, 9;
 ; End of false expr.
    %blend;
T_766.3;
    %jmp/0 T_766.1, 8;
 ; End of false expr.
    %blend;
T_766.1;
    %store/vec4 v0x600004c33450_0, 0, 1;
    %jmp T_766;
    .thread T_766;
    .scope S_0x7fab8b305dc0;
T_767 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c33de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_767.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_767.1, 8;
T_767.0 ; End of true expr.
    %load/vec4 v0x600004c33f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_767.2, 9;
    %load/vec4 v0x600004c33cc0_0;
    %jmp/1 T_767.3, 9;
T_767.2 ; End of true expr.
    %load/vec4 v0x600004c33e70_0;
    %jmp/0 T_767.3, 9;
 ; End of false expr.
    %blend;
T_767.3;
    %jmp/0 T_767.1, 8;
 ; End of false expr.
    %blend;
T_767.1;
    %store/vec4 v0x600004c33e70_0, 0, 1;
    %jmp T_767;
    .thread T_767;
    .scope S_0x7fab8ba0d870;
T_768 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eddef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_768.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_768.1, 8;
T_768.0 ; End of true expr.
    %load/vec4 v0x600000ede010_0;
    %flag_set/vec4 9;
    %jmp/0 T_768.2, 9;
    %load/vec4 v0x600000edddd0_0;
    %jmp/1 T_768.3, 9;
T_768.2 ; End of true expr.
    %load/vec4 v0x600000eddf80_0;
    %jmp/0 T_768.3, 9;
 ; End of false expr.
    %blend;
T_768.3;
    %jmp/0 T_768.1, 8;
 ; End of false expr.
    %blend;
T_768.1;
    %store/vec4 v0x600000eddf80_0, 0, 1;
    %jmp T_768;
    .thread T_768;
    .scope S_0x7fab8b309a80;
T_769 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ede910_0;
    %flag_set/vec4 8;
    %jmp/0 T_769.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_769.1, 8;
T_769.0 ; End of true expr.
    %load/vec4 v0x600000edea30_0;
    %flag_set/vec4 9;
    %jmp/0 T_769.2, 9;
    %load/vec4 v0x600000ede7f0_0;
    %jmp/1 T_769.3, 9;
T_769.2 ; End of true expr.
    %load/vec4 v0x600000ede9a0_0;
    %jmp/0 T_769.3, 9;
 ; End of false expr.
    %blend;
T_769.3;
    %jmp/0 T_769.1, 8;
 ; End of false expr.
    %blend;
T_769.1;
    %store/vec4 v0x600000ede9a0_0, 0, 1;
    %jmp T_769;
    .thread T_769;
    .scope S_0x7fab8b3e89b0;
T_770 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000edf330_0;
    %flag_set/vec4 8;
    %jmp/0 T_770.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_770.1, 8;
T_770.0 ; End of true expr.
    %load/vec4 v0x600000edf450_0;
    %flag_set/vec4 9;
    %jmp/0 T_770.2, 9;
    %load/vec4 v0x600000edf210_0;
    %jmp/1 T_770.3, 9;
T_770.2 ; End of true expr.
    %load/vec4 v0x600000edf3c0_0;
    %jmp/0 T_770.3, 9;
 ; End of false expr.
    %blend;
T_770.3;
    %jmp/0 T_770.1, 8;
 ; End of false expr.
    %blend;
T_770.1;
    %store/vec4 v0x600000edf3c0_0, 0, 1;
    %jmp T_770;
    .thread T_770;
    .scope S_0x7fab8b39e780;
T_771 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000edfd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_771.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_771.1, 8;
T_771.0 ; End of true expr.
    %load/vec4 v0x600000edfe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_771.2, 9;
    %load/vec4 v0x600000edfc30_0;
    %jmp/1 T_771.3, 9;
T_771.2 ; End of true expr.
    %load/vec4 v0x600000edfde0_0;
    %jmp/0 T_771.3, 9;
 ; End of false expr.
    %blend;
T_771.3;
    %jmp/0 T_771.1, 8;
 ; End of false expr.
    %blend;
T_771.1;
    %store/vec4 v0x600000edfde0_0, 0, 1;
    %jmp T_771;
    .thread T_771;
    .scope S_0x7fab8b39a5a0;
T_772 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c207e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_772.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_772.1, 8;
T_772.0 ; End of true expr.
    %load/vec4 v0x600004c20900_0;
    %flag_set/vec4 9;
    %jmp/0 T_772.2, 9;
    %load/vec4 v0x600004c206c0_0;
    %jmp/1 T_772.3, 9;
T_772.2 ; End of true expr.
    %load/vec4 v0x600004c20870_0;
    %jmp/0 T_772.3, 9;
 ; End of false expr.
    %blend;
T_772.3;
    %jmp/0 T_772.1, 8;
 ; End of false expr.
    %blend;
T_772.1;
    %store/vec4 v0x600004c20870_0, 0, 1;
    %jmp T_772;
    .thread T_772;
    .scope S_0x7fab8b3af120;
T_773 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c21200_0;
    %flag_set/vec4 8;
    %jmp/0 T_773.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_773.1, 8;
T_773.0 ; End of true expr.
    %load/vec4 v0x600004c21320_0;
    %flag_set/vec4 9;
    %jmp/0 T_773.2, 9;
    %load/vec4 v0x600004c210e0_0;
    %jmp/1 T_773.3, 9;
T_773.2 ; End of true expr.
    %load/vec4 v0x600004c21290_0;
    %jmp/0 T_773.3, 9;
 ; End of false expr.
    %blend;
T_773.3;
    %jmp/0 T_773.1, 8;
 ; End of false expr.
    %blend;
T_773.1;
    %store/vec4 v0x600004c21290_0, 0, 1;
    %jmp T_773;
    .thread T_773;
    .scope S_0x7fab8b3aaf40;
T_774 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c21c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_774.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_774.1, 8;
T_774.0 ; End of true expr.
    %load/vec4 v0x600004c21d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_774.2, 9;
    %load/vec4 v0x600004c21b00_0;
    %jmp/1 T_774.3, 9;
T_774.2 ; End of true expr.
    %load/vec4 v0x600004c21cb0_0;
    %jmp/0 T_774.3, 9;
 ; End of false expr.
    %blend;
T_774.3;
    %jmp/0 T_774.1, 8;
 ; End of false expr.
    %blend;
T_774.1;
    %store/vec4 v0x600004c21cb0_0, 0, 1;
    %jmp T_774;
    .thread T_774;
    .scope S_0x7fab8b3a6b40;
T_775 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c22640_0;
    %flag_set/vec4 8;
    %jmp/0 T_775.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_775.1, 8;
T_775.0 ; End of true expr.
    %load/vec4 v0x600004c22760_0;
    %flag_set/vec4 9;
    %jmp/0 T_775.2, 9;
    %load/vec4 v0x600004c22520_0;
    %jmp/1 T_775.3, 9;
T_775.2 ; End of true expr.
    %load/vec4 v0x600004c226d0_0;
    %jmp/0 T_775.3, 9;
 ; End of false expr.
    %blend;
T_775.3;
    %jmp/0 T_775.1, 8;
 ; End of false expr.
    %blend;
T_775.1;
    %store/vec4 v0x600004c226d0_0, 0, 1;
    %jmp T_775;
    .thread T_775;
    .scope S_0x7fab8b3a2960;
T_776 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c23060_0;
    %flag_set/vec4 8;
    %jmp/0 T_776.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_776.1, 8;
T_776.0 ; End of true expr.
    %load/vec4 v0x600004c23180_0;
    %flag_set/vec4 9;
    %jmp/0 T_776.2, 9;
    %load/vec4 v0x600004c22f40_0;
    %jmp/1 T_776.3, 9;
T_776.2 ; End of true expr.
    %load/vec4 v0x600004c230f0_0;
    %jmp/0 T_776.3, 9;
 ; End of false expr.
    %blend;
T_776.3;
    %jmp/0 T_776.1, 8;
 ; End of false expr.
    %blend;
T_776.1;
    %store/vec4 v0x600004c230f0_0, 0, 1;
    %jmp T_776;
    .thread T_776;
    .scope S_0x7fab8b3f8140;
T_777 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c23a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_777.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_777.1, 8;
T_777.0 ; End of true expr.
    %load/vec4 v0x600004c23ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_777.2, 9;
    %load/vec4 v0x600004c23960_0;
    %jmp/1 T_777.3, 9;
T_777.2 ; End of true expr.
    %load/vec4 v0x600004c23b10_0;
    %jmp/0 T_777.3, 9;
 ; End of false expr.
    %blend;
T_777.3;
    %jmp/0 T_777.1, 8;
 ; End of false expr.
    %blend;
T_777.1;
    %store/vec4 v0x600004c23b10_0, 0, 1;
    %jmp T_777;
    .thread T_777;
    .scope S_0x7fab8b3f1c50;
T_778 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c24510_0;
    %flag_set/vec4 8;
    %jmp/0 T_778.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_778.1, 8;
T_778.0 ; End of true expr.
    %load/vec4 v0x600004c24630_0;
    %flag_set/vec4 9;
    %jmp/0 T_778.2, 9;
    %load/vec4 v0x600004c243f0_0;
    %jmp/1 T_778.3, 9;
T_778.2 ; End of true expr.
    %load/vec4 v0x600004c245a0_0;
    %jmp/0 T_778.3, 9;
 ; End of false expr.
    %blend;
T_778.3;
    %jmp/0 T_778.1, 8;
 ; End of false expr.
    %blend;
T_778.1;
    %store/vec4 v0x600004c245a0_0, 0, 1;
    %jmp T_778;
    .thread T_778;
    .scope S_0x7fab8ba12840;
T_779 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c24f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_779.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_779.1, 8;
T_779.0 ; End of true expr.
    %load/vec4 v0x600004c25050_0;
    %flag_set/vec4 9;
    %jmp/0 T_779.2, 9;
    %load/vec4 v0x600004c24e10_0;
    %jmp/1 T_779.3, 9;
T_779.2 ; End of true expr.
    %load/vec4 v0x600004c24fc0_0;
    %jmp/0 T_779.3, 9;
 ; End of false expr.
    %blend;
T_779.3;
    %jmp/0 T_779.1, 8;
 ; End of false expr.
    %blend;
T_779.1;
    %store/vec4 v0x600004c24fc0_0, 0, 1;
    %jmp T_779;
    .thread T_779;
    .scope S_0x7fab8ba04e50;
T_780 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c25950_0;
    %flag_set/vec4 8;
    %jmp/0 T_780.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_780.1, 8;
T_780.0 ; End of true expr.
    %load/vec4 v0x600004c25a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_780.2, 9;
    %load/vec4 v0x600004c25830_0;
    %jmp/1 T_780.3, 9;
T_780.2 ; End of true expr.
    %load/vec4 v0x600004c259e0_0;
    %jmp/0 T_780.3, 9;
 ; End of false expr.
    %blend;
T_780.3;
    %jmp/0 T_780.1, 8;
 ; End of false expr.
    %blend;
T_780.1;
    %store/vec4 v0x600004c259e0_0, 0, 1;
    %jmp T_780;
    .thread T_780;
    .scope S_0x7fab8ba0c990;
T_781 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c26370_0;
    %flag_set/vec4 8;
    %jmp/0 T_781.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_781.1, 8;
T_781.0 ; End of true expr.
    %load/vec4 v0x600004c26490_0;
    %flag_set/vec4 9;
    %jmp/0 T_781.2, 9;
    %load/vec4 v0x600004c26250_0;
    %jmp/1 T_781.3, 9;
T_781.2 ; End of true expr.
    %load/vec4 v0x600004c26400_0;
    %jmp/0 T_781.3, 9;
 ; End of false expr.
    %blend;
T_781.3;
    %jmp/0 T_781.1, 8;
 ; End of false expr.
    %blend;
T_781.1;
    %store/vec4 v0x600004c26400_0, 0, 1;
    %jmp T_781;
    .thread T_781;
    .scope S_0x7fab8ba087b0;
T_782 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c26d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_782.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_782.1, 8;
T_782.0 ; End of true expr.
    %load/vec4 v0x600004c26eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_782.2, 9;
    %load/vec4 v0x600004c26c70_0;
    %jmp/1 T_782.3, 9;
T_782.2 ; End of true expr.
    %load/vec4 v0x600004c26e20_0;
    %jmp/0 T_782.3, 9;
 ; End of false expr.
    %blend;
T_782.3;
    %jmp/0 T_782.1, 8;
 ; End of false expr.
    %blend;
T_782.1;
    %store/vec4 v0x600004c26e20_0, 0, 1;
    %jmp T_782;
    .thread T_782;
    .scope S_0x7fab8ba046e0;
T_783 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c277b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_783.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_783.1, 8;
T_783.0 ; End of true expr.
    %load/vec4 v0x600004c278d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_783.2, 9;
    %load/vec4 v0x600004c27690_0;
    %jmp/1 T_783.3, 9;
T_783.2 ; End of true expr.
    %load/vec4 v0x600004c27840_0;
    %jmp/0 T_783.3, 9;
 ; End of false expr.
    %blend;
T_783.3;
    %jmp/0 T_783.1, 8;
 ; End of false expr.
    %blend;
T_783.1;
    %store/vec4 v0x600004c27840_0, 0, 1;
    %jmp T_783;
    .thread T_783;
    .scope S_0x7fab8ba30670;
T_784 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c09f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_784.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_784.1, 8;
T_784.0 ; End of true expr.
    %load/vec4 v0x600004c0a0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_784.2, 9;
    %load/vec4 v0x600004c09e60_0;
    %jmp/1 T_784.3, 9;
T_784.2 ; End of true expr.
    %load/vec4 v0x600004c0a010_0;
    %jmp/0 T_784.3, 9;
 ; End of false expr.
    %blend;
T_784.3;
    %jmp/0 T_784.1, 8;
 ; End of false expr.
    %blend;
T_784.1;
    %store/vec4 v0x600004c0a010_0, 0, 1;
    %jmp T_784;
    .thread T_784;
    .scope S_0x7fab8ba30950;
T_785 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0a9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_785.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_785.1, 8;
T_785.0 ; End of true expr.
    %load/vec4 v0x600004c0aac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_785.2, 9;
    %load/vec4 v0x600004c0a880_0;
    %jmp/1 T_785.3, 9;
T_785.2 ; End of true expr.
    %load/vec4 v0x600004c0aa30_0;
    %jmp/0 T_785.3, 9;
 ; End of false expr.
    %blend;
T_785.3;
    %jmp/0 T_785.1, 8;
 ; End of false expr.
    %blend;
T_785.1;
    %store/vec4 v0x600004c0aa30_0, 0, 1;
    %jmp T_785;
    .thread T_785;
    .scope S_0x7fab8ba30c30;
T_786 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0b3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_786.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_786.1, 8;
T_786.0 ; End of true expr.
    %load/vec4 v0x600004c0b4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_786.2, 9;
    %load/vec4 v0x600004c0b2a0_0;
    %jmp/1 T_786.3, 9;
T_786.2 ; End of true expr.
    %load/vec4 v0x600004c0b450_0;
    %jmp/0 T_786.3, 9;
 ; End of false expr.
    %blend;
T_786.3;
    %jmp/0 T_786.1, 8;
 ; End of false expr.
    %blend;
T_786.1;
    %store/vec4 v0x600004c0b450_0, 0, 1;
    %jmp T_786;
    .thread T_786;
    .scope S_0x7fab8ba30f10;
T_787 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0bde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_787.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_787.1, 8;
T_787.0 ; End of true expr.
    %load/vec4 v0x600004c0bf00_0;
    %flag_set/vec4 9;
    %jmp/0 T_787.2, 9;
    %load/vec4 v0x600004c0bcc0_0;
    %jmp/1 T_787.3, 9;
T_787.2 ; End of true expr.
    %load/vec4 v0x600004c0be70_0;
    %jmp/0 T_787.3, 9;
 ; End of false expr.
    %blend;
T_787.3;
    %jmp/0 T_787.1, 8;
 ; End of false expr.
    %blend;
T_787.1;
    %store/vec4 v0x600004c0be70_0, 0, 1;
    %jmp T_787;
    .thread T_787;
    .scope S_0x7fab8ba311f0;
T_788 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0c870_0;
    %flag_set/vec4 8;
    %jmp/0 T_788.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_788.1, 8;
T_788.0 ; End of true expr.
    %load/vec4 v0x600004c0c990_0;
    %flag_set/vec4 9;
    %jmp/0 T_788.2, 9;
    %load/vec4 v0x600004c0c750_0;
    %jmp/1 T_788.3, 9;
T_788.2 ; End of true expr.
    %load/vec4 v0x600004c0c900_0;
    %jmp/0 T_788.3, 9;
 ; End of false expr.
    %blend;
T_788.3;
    %jmp/0 T_788.1, 8;
 ; End of false expr.
    %blend;
T_788.1;
    %store/vec4 v0x600004c0c900_0, 0, 1;
    %jmp T_788;
    .thread T_788;
    .scope S_0x7fab8ba314d0;
T_789 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0d290_0;
    %flag_set/vec4 8;
    %jmp/0 T_789.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_789.1, 8;
T_789.0 ; End of true expr.
    %load/vec4 v0x600004c0d3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_789.2, 9;
    %load/vec4 v0x600004c0d170_0;
    %jmp/1 T_789.3, 9;
T_789.2 ; End of true expr.
    %load/vec4 v0x600004c0d320_0;
    %jmp/0 T_789.3, 9;
 ; End of false expr.
    %blend;
T_789.3;
    %jmp/0 T_789.1, 8;
 ; End of false expr.
    %blend;
T_789.1;
    %store/vec4 v0x600004c0d320_0, 0, 1;
    %jmp T_789;
    .thread T_789;
    .scope S_0x7fab8ba317b0;
T_790 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0dcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_790.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_790.1, 8;
T_790.0 ; End of true expr.
    %load/vec4 v0x600004c0ddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_790.2, 9;
    %load/vec4 v0x600004c0db90_0;
    %jmp/1 T_790.3, 9;
T_790.2 ; End of true expr.
    %load/vec4 v0x600004c0dd40_0;
    %jmp/0 T_790.3, 9;
 ; End of false expr.
    %blend;
T_790.3;
    %jmp/0 T_790.1, 8;
 ; End of false expr.
    %blend;
T_790.1;
    %store/vec4 v0x600004c0dd40_0, 0, 1;
    %jmp T_790;
    .thread T_790;
    .scope S_0x7fab8ba31a90;
T_791 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0e6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_791.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_791.1, 8;
T_791.0 ; End of true expr.
    %load/vec4 v0x600004c0e7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_791.2, 9;
    %load/vec4 v0x600004c0e5b0_0;
    %jmp/1 T_791.3, 9;
T_791.2 ; End of true expr.
    %load/vec4 v0x600004c0e760_0;
    %jmp/0 T_791.3, 9;
 ; End of false expr.
    %blend;
T_791.3;
    %jmp/0 T_791.1, 8;
 ; End of false expr.
    %blend;
T_791.1;
    %store/vec4 v0x600004c0e760_0, 0, 1;
    %jmp T_791;
    .thread T_791;
    .scope S_0x7fab8ba31d70;
T_792 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0f0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_792.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_792.1, 8;
T_792.0 ; End of true expr.
    %load/vec4 v0x600004c0f210_0;
    %flag_set/vec4 9;
    %jmp/0 T_792.2, 9;
    %load/vec4 v0x600004c0efd0_0;
    %jmp/1 T_792.3, 9;
T_792.2 ; End of true expr.
    %load/vec4 v0x600004c0f180_0;
    %jmp/0 T_792.3, 9;
 ; End of false expr.
    %blend;
T_792.3;
    %jmp/0 T_792.1, 8;
 ; End of false expr.
    %blend;
T_792.1;
    %store/vec4 v0x600004c0f180_0, 0, 1;
    %jmp T_792;
    .thread T_792;
    .scope S_0x7fab8ba32050;
T_793 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c0fb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_793.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_793.1, 8;
T_793.0 ; End of true expr.
    %load/vec4 v0x600004c0fc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_793.2, 9;
    %load/vec4 v0x600004c0f9f0_0;
    %jmp/1 T_793.3, 9;
T_793.2 ; End of true expr.
    %load/vec4 v0x600004c0fba0_0;
    %jmp/0 T_793.3, 9;
 ; End of false expr.
    %blend;
T_793.3;
    %jmp/0 T_793.1, 8;
 ; End of false expr.
    %blend;
T_793.1;
    %store/vec4 v0x600004c0fba0_0, 0, 1;
    %jmp T_793;
    .thread T_793;
    .scope S_0x7fab8ba32330;
T_794 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c105a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_794.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_794.1, 8;
T_794.0 ; End of true expr.
    %load/vec4 v0x600004c106c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_794.2, 9;
    %load/vec4 v0x600004c10480_0;
    %jmp/1 T_794.3, 9;
T_794.2 ; End of true expr.
    %load/vec4 v0x600004c10630_0;
    %jmp/0 T_794.3, 9;
 ; End of false expr.
    %blend;
T_794.3;
    %jmp/0 T_794.1, 8;
 ; End of false expr.
    %blend;
T_794.1;
    %store/vec4 v0x600004c10630_0, 0, 1;
    %jmp T_794;
    .thread T_794;
    .scope S_0x7fab8ba32610;
T_795 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c10fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_795.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_795.1, 8;
T_795.0 ; End of true expr.
    %load/vec4 v0x600004c110e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_795.2, 9;
    %load/vec4 v0x600004c10ea0_0;
    %jmp/1 T_795.3, 9;
T_795.2 ; End of true expr.
    %load/vec4 v0x600004c11050_0;
    %jmp/0 T_795.3, 9;
 ; End of false expr.
    %blend;
T_795.3;
    %jmp/0 T_795.1, 8;
 ; End of false expr.
    %blend;
T_795.1;
    %store/vec4 v0x600004c11050_0, 0, 1;
    %jmp T_795;
    .thread T_795;
    .scope S_0x7fab8ba328f0;
T_796 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c119e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_796.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_796.1, 8;
T_796.0 ; End of true expr.
    %load/vec4 v0x600004c11b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_796.2, 9;
    %load/vec4 v0x600004c118c0_0;
    %jmp/1 T_796.3, 9;
T_796.2 ; End of true expr.
    %load/vec4 v0x600004c11a70_0;
    %jmp/0 T_796.3, 9;
 ; End of false expr.
    %blend;
T_796.3;
    %jmp/0 T_796.1, 8;
 ; End of false expr.
    %blend;
T_796.1;
    %store/vec4 v0x600004c11a70_0, 0, 1;
    %jmp T_796;
    .thread T_796;
    .scope S_0x7fab8ba32bd0;
T_797 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c12400_0;
    %flag_set/vec4 8;
    %jmp/0 T_797.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_797.1, 8;
T_797.0 ; End of true expr.
    %load/vec4 v0x600004c12520_0;
    %flag_set/vec4 9;
    %jmp/0 T_797.2, 9;
    %load/vec4 v0x600004c122e0_0;
    %jmp/1 T_797.3, 9;
T_797.2 ; End of true expr.
    %load/vec4 v0x600004c12490_0;
    %jmp/0 T_797.3, 9;
 ; End of false expr.
    %blend;
T_797.3;
    %jmp/0 T_797.1, 8;
 ; End of false expr.
    %blend;
T_797.1;
    %store/vec4 v0x600004c12490_0, 0, 1;
    %jmp T_797;
    .thread T_797;
    .scope S_0x7fab8ba32eb0;
T_798 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c12e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_798.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_798.1, 8;
T_798.0 ; End of true expr.
    %load/vec4 v0x600004c12f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_798.2, 9;
    %load/vec4 v0x600004c12d00_0;
    %jmp/1 T_798.3, 9;
T_798.2 ; End of true expr.
    %load/vec4 v0x600004c12eb0_0;
    %jmp/0 T_798.3, 9;
 ; End of false expr.
    %blend;
T_798.3;
    %jmp/0 T_798.1, 8;
 ; End of false expr.
    %blend;
T_798.1;
    %store/vec4 v0x600004c12eb0_0, 0, 1;
    %jmp T_798;
    .thread T_798;
    .scope S_0x7fab8ba33190;
T_799 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c13840_0;
    %flag_set/vec4 8;
    %jmp/0 T_799.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_799.1, 8;
T_799.0 ; End of true expr.
    %load/vec4 v0x600004c13960_0;
    %flag_set/vec4 9;
    %jmp/0 T_799.2, 9;
    %load/vec4 v0x600004c13720_0;
    %jmp/1 T_799.3, 9;
T_799.2 ; End of true expr.
    %load/vec4 v0x600004c138d0_0;
    %jmp/0 T_799.3, 9;
 ; End of false expr.
    %blend;
T_799.3;
    %jmp/0 T_799.1, 8;
 ; End of false expr.
    %blend;
T_799.1;
    %store/vec4 v0x600004c138d0_0, 0, 1;
    %jmp T_799;
    .thread T_799;
    .scope S_0x7fab8ba0dba0;
T_800 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c3f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_800.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_800.1, 8;
T_800.0 ; End of true expr.
    %load/vec4 v0x600004c3f8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_800.2, 9;
    %load/vec4 v0x600004c3f690_0;
    %jmp/1 T_800.3, 9;
T_800.2 ; End of true expr.
    %load/vec4 v0x600004c3f840_0;
    %jmp/0 T_800.3, 9;
 ; End of false expr.
    %blend;
T_800.3;
    %jmp/0 T_800.1, 8;
 ; End of false expr.
    %blend;
T_800.1;
    %store/vec4 v0x600004c3f840_0, 0, 1;
    %jmp T_800;
    .thread T_800;
    .scope S_0x7fab8ba0de80;
T_801 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c00240_0;
    %flag_set/vec4 8;
    %jmp/0 T_801.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_801.1, 8;
T_801.0 ; End of true expr.
    %load/vec4 v0x600004c00360_0;
    %flag_set/vec4 9;
    %jmp/0 T_801.2, 9;
    %load/vec4 v0x600004c00120_0;
    %jmp/1 T_801.3, 9;
T_801.2 ; End of true expr.
    %load/vec4 v0x600004c002d0_0;
    %jmp/0 T_801.3, 9;
 ; End of false expr.
    %blend;
T_801.3;
    %jmp/0 T_801.1, 8;
 ; End of false expr.
    %blend;
T_801.1;
    %store/vec4 v0x600004c002d0_0, 0, 1;
    %jmp T_801;
    .thread T_801;
    .scope S_0x7fab8ba11030;
T_802 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c00c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_802.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_802.1, 8;
T_802.0 ; End of true expr.
    %load/vec4 v0x600004c00d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_802.2, 9;
    %load/vec4 v0x600004c00b40_0;
    %jmp/1 T_802.3, 9;
T_802.2 ; End of true expr.
    %load/vec4 v0x600004c00cf0_0;
    %jmp/0 T_802.3, 9;
 ; End of false expr.
    %blend;
T_802.3;
    %jmp/0 T_802.1, 8;
 ; End of false expr.
    %blend;
T_802.1;
    %store/vec4 v0x600004c00cf0_0, 0, 1;
    %jmp T_802;
    .thread T_802;
    .scope S_0x7fab8ba0d100;
T_803 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c01680_0;
    %flag_set/vec4 8;
    %jmp/0 T_803.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_803.1, 8;
T_803.0 ; End of true expr.
    %load/vec4 v0x600004c017a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_803.2, 9;
    %load/vec4 v0x600004c01560_0;
    %jmp/1 T_803.3, 9;
T_803.2 ; End of true expr.
    %load/vec4 v0x600004c01710_0;
    %jmp/0 T_803.3, 9;
 ; End of false expr.
    %blend;
T_803.3;
    %jmp/0 T_803.1, 8;
 ; End of false expr.
    %blend;
T_803.1;
    %store/vec4 v0x600004c01710_0, 0, 1;
    %jmp T_803;
    .thread T_803;
    .scope S_0x7fab8ba0d3e0;
T_804 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c020a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_804.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_804.1, 8;
T_804.0 ; End of true expr.
    %load/vec4 v0x600004c021c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_804.2, 9;
    %load/vec4 v0x600004c01f80_0;
    %jmp/1 T_804.3, 9;
T_804.2 ; End of true expr.
    %load/vec4 v0x600004c02130_0;
    %jmp/0 T_804.3, 9;
 ; End of false expr.
    %blend;
T_804.3;
    %jmp/0 T_804.1, 8;
 ; End of false expr.
    %blend;
T_804.1;
    %store/vec4 v0x600004c02130_0, 0, 1;
    %jmp T_804;
    .thread T_804;
    .scope S_0x7fab8ba2e160;
T_805 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c02ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_805.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_805.1, 8;
T_805.0 ; End of true expr.
    %load/vec4 v0x600004c02be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_805.2, 9;
    %load/vec4 v0x600004c029a0_0;
    %jmp/1 T_805.3, 9;
T_805.2 ; End of true expr.
    %load/vec4 v0x600004c02b50_0;
    %jmp/0 T_805.3, 9;
 ; End of false expr.
    %blend;
T_805.3;
    %jmp/0 T_805.1, 8;
 ; End of false expr.
    %blend;
T_805.1;
    %store/vec4 v0x600004c02b50_0, 0, 1;
    %jmp T_805;
    .thread T_805;
    .scope S_0x7fab8ba2e440;
T_806 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c034e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_806.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_806.1, 8;
T_806.0 ; End of true expr.
    %load/vec4 v0x600004c03600_0;
    %flag_set/vec4 9;
    %jmp/0 T_806.2, 9;
    %load/vec4 v0x600004c033c0_0;
    %jmp/1 T_806.3, 9;
T_806.2 ; End of true expr.
    %load/vec4 v0x600004c03570_0;
    %jmp/0 T_806.3, 9;
 ; End of false expr.
    %blend;
T_806.3;
    %jmp/0 T_806.1, 8;
 ; End of false expr.
    %blend;
T_806.1;
    %store/vec4 v0x600004c03570_0, 0, 1;
    %jmp T_806;
    .thread T_806;
    .scope S_0x7fab8ba2e720;
T_807 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c03f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_807.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_807.1, 8;
T_807.0 ; End of true expr.
    %load/vec4 v0x600004c04090_0;
    %flag_set/vec4 9;
    %jmp/0 T_807.2, 9;
    %load/vec4 v0x600004c03de0_0;
    %jmp/1 T_807.3, 9;
T_807.2 ; End of true expr.
    %load/vec4 v0x600004c04000_0;
    %jmp/0 T_807.3, 9;
 ; End of false expr.
    %blend;
T_807.3;
    %jmp/0 T_807.1, 8;
 ; End of false expr.
    %blend;
T_807.1;
    %store/vec4 v0x600004c04000_0, 0, 1;
    %jmp T_807;
    .thread T_807;
    .scope S_0x7fab8ba2ea00;
T_808 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c04990_0;
    %flag_set/vec4 8;
    %jmp/0 T_808.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_808.1, 8;
T_808.0 ; End of true expr.
    %load/vec4 v0x600004c04ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_808.2, 9;
    %load/vec4 v0x600004c04870_0;
    %jmp/1 T_808.3, 9;
T_808.2 ; End of true expr.
    %load/vec4 v0x600004c04a20_0;
    %jmp/0 T_808.3, 9;
 ; End of false expr.
    %blend;
T_808.3;
    %jmp/0 T_808.1, 8;
 ; End of false expr.
    %blend;
T_808.1;
    %store/vec4 v0x600004c04a20_0, 0, 1;
    %jmp T_808;
    .thread T_808;
    .scope S_0x7fab8ba2ece0;
T_809 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c053b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_809.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_809.1, 8;
T_809.0 ; End of true expr.
    %load/vec4 v0x600004c054d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_809.2, 9;
    %load/vec4 v0x600004c05290_0;
    %jmp/1 T_809.3, 9;
T_809.2 ; End of true expr.
    %load/vec4 v0x600004c05440_0;
    %jmp/0 T_809.3, 9;
 ; End of false expr.
    %blend;
T_809.3;
    %jmp/0 T_809.1, 8;
 ; End of false expr.
    %blend;
T_809.1;
    %store/vec4 v0x600004c05440_0, 0, 1;
    %jmp T_809;
    .thread T_809;
    .scope S_0x7fab8ba2efc0;
T_810 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c05dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_810.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_810.1, 8;
T_810.0 ; End of true expr.
    %load/vec4 v0x600004c05ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_810.2, 9;
    %load/vec4 v0x600004c05cb0_0;
    %jmp/1 T_810.3, 9;
T_810.2 ; End of true expr.
    %load/vec4 v0x600004c05e60_0;
    %jmp/0 T_810.3, 9;
 ; End of false expr.
    %blend;
T_810.3;
    %jmp/0 T_810.1, 8;
 ; End of false expr.
    %blend;
T_810.1;
    %store/vec4 v0x600004c05e60_0, 0, 1;
    %jmp T_810;
    .thread T_810;
    .scope S_0x7fab8ba2f2a0;
T_811 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c067f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_811.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_811.1, 8;
T_811.0 ; End of true expr.
    %load/vec4 v0x600004c06910_0;
    %flag_set/vec4 9;
    %jmp/0 T_811.2, 9;
    %load/vec4 v0x600004c066d0_0;
    %jmp/1 T_811.3, 9;
T_811.2 ; End of true expr.
    %load/vec4 v0x600004c06880_0;
    %jmp/0 T_811.3, 9;
 ; End of false expr.
    %blend;
T_811.3;
    %jmp/0 T_811.1, 8;
 ; End of false expr.
    %blend;
T_811.1;
    %store/vec4 v0x600004c06880_0, 0, 1;
    %jmp T_811;
    .thread T_811;
    .scope S_0x7fab8ba2f580;
T_812 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c07210_0;
    %flag_set/vec4 8;
    %jmp/0 T_812.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_812.1, 8;
T_812.0 ; End of true expr.
    %load/vec4 v0x600004c07330_0;
    %flag_set/vec4 9;
    %jmp/0 T_812.2, 9;
    %load/vec4 v0x600004c070f0_0;
    %jmp/1 T_812.3, 9;
T_812.2 ; End of true expr.
    %load/vec4 v0x600004c072a0_0;
    %jmp/0 T_812.3, 9;
 ; End of false expr.
    %blend;
T_812.3;
    %jmp/0 T_812.1, 8;
 ; End of false expr.
    %blend;
T_812.1;
    %store/vec4 v0x600004c072a0_0, 0, 1;
    %jmp T_812;
    .thread T_812;
    .scope S_0x7fab8ba2f860;
T_813 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c07c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_813.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_813.1, 8;
T_813.0 ; End of true expr.
    %load/vec4 v0x600004c07d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_813.2, 9;
    %load/vec4 v0x600004c07b10_0;
    %jmp/1 T_813.3, 9;
T_813.2 ; End of true expr.
    %load/vec4 v0x600004c07cc0_0;
    %jmp/0 T_813.3, 9;
 ; End of false expr.
    %blend;
T_813.3;
    %jmp/0 T_813.1, 8;
 ; End of false expr.
    %blend;
T_813.1;
    %store/vec4 v0x600004c07cc0_0, 0, 1;
    %jmp T_813;
    .thread T_813;
    .scope S_0x7fab8ba2fb40;
T_814 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c086c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_814.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_814.1, 8;
T_814.0 ; End of true expr.
    %load/vec4 v0x600004c087e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_814.2, 9;
    %load/vec4 v0x600004c085a0_0;
    %jmp/1 T_814.3, 9;
T_814.2 ; End of true expr.
    %load/vec4 v0x600004c08750_0;
    %jmp/0 T_814.3, 9;
 ; End of false expr.
    %blend;
T_814.3;
    %jmp/0 T_814.1, 8;
 ; End of false expr.
    %blend;
T_814.1;
    %store/vec4 v0x600004c08750_0, 0, 1;
    %jmp T_814;
    .thread T_814;
    .scope S_0x7fab8ba2fe20;
T_815 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c090e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_815.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_815.1, 8;
T_815.0 ; End of true expr.
    %load/vec4 v0x600004c09200_0;
    %flag_set/vec4 9;
    %jmp/0 T_815.2, 9;
    %load/vec4 v0x600004c08fc0_0;
    %jmp/1 T_815.3, 9;
T_815.2 ; End of true expr.
    %load/vec4 v0x600004c09170_0;
    %jmp/0 T_815.3, 9;
 ; End of false expr.
    %blend;
T_815.3;
    %jmp/0 T_815.1, 8;
 ; End of false expr.
    %blend;
T_815.1;
    %store/vec4 v0x600004c09170_0, 0, 1;
    %jmp T_815;
    .thread T_815;
    .scope S_0x7fab8b98b140;
T_816 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eed950_0;
    %flag_set/vec4 8;
    %jmp/0 T_816.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_816.1, 8;
T_816.0 ; End of true expr.
    %load/vec4 v0x600000eeda70_0;
    %flag_set/vec4 9;
    %jmp/0 T_816.2, 9;
    %load/vec4 v0x600000eed830_0;
    %jmp/1 T_816.3, 9;
T_816.2 ; End of true expr.
    %load/vec4 v0x600000eed9e0_0;
    %jmp/0 T_816.3, 9;
 ; End of false expr.
    %blend;
T_816.3;
    %jmp/0 T_816.1, 8;
 ; End of false expr.
    %blend;
T_816.1;
    %store/vec4 v0x600000eed9e0_0, 0, 1;
    %jmp T_816;
    .thread T_816;
    .scope S_0x7fab8b96e660;
T_817 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eecf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_817.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_817.1, 8;
T_817.0 ; End of true expr.
    %load/vec4 v0x600000eed050_0;
    %flag_set/vec4 9;
    %jmp/0 T_817.2, 9;
    %load/vec4 v0x600000eece10_0;
    %jmp/1 T_817.3, 9;
T_817.2 ; End of true expr.
    %load/vec4 v0x600000eecfc0_0;
    %jmp/0 T_817.3, 9;
 ; End of false expr.
    %blend;
T_817.3;
    %jmp/0 T_817.1, 8;
 ; End of false expr.
    %blend;
T_817.1;
    %store/vec4 v0x600000eecfc0_0, 0, 1;
    %jmp T_817;
    .thread T_817;
    .scope S_0x7fab8b96e7d0;
T_818 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eed290_0;
    %flag_set/vec4 8;
    %jmp/0 T_818.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_818.1, 8;
T_818.0 ; End of true expr.
    %load/vec4 v0x600000eed3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_818.2, 9;
    %load/vec4 v0x600000eed170_0;
    %jmp/1 T_818.3, 9;
T_818.2 ; End of true expr.
    %load/vec4 v0x600000eed320_0;
    %jmp/0 T_818.3, 9;
 ; End of false expr.
    %blend;
T_818.3;
    %jmp/0 T_818.1, 8;
 ; End of false expr.
    %blend;
T_818.1;
    %store/vec4 v0x600000eed320_0, 0, 1;
    %jmp T_818;
    .thread T_818;
    .scope S_0x7fab8b98afd0;
T_819 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eed5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_819.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_819.1, 8;
T_819.0 ; End of true expr.
    %load/vec4 v0x600000eed710_0;
    %flag_set/vec4 9;
    %jmp/0 T_819.2, 9;
    %load/vec4 v0x600000eed4d0_0;
    %jmp/1 T_819.3, 9;
T_819.2 ; End of true expr.
    %load/vec4 v0x600000eed680_0;
    %jmp/0 T_819.3, 9;
 ; End of false expr.
    %blend;
T_819.3;
    %jmp/0 T_819.1, 8;
 ; End of false expr.
    %blend;
T_819.1;
    %store/vec4 v0x600000eed680_0, 0, 1;
    %jmp T_819;
    .thread T_819;
    .scope S_0x7fab8ba2c8f0;
T_820 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000edc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_820.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_820.1, 8;
T_820.0 ; End of true expr.
    %load/vec4 v0x600000edc5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_820.2, 9;
    %load/vec4 v0x600000edc360_0;
    %jmp/1 T_820.3, 9;
T_820.2 ; End of true expr.
    %load/vec4 v0x600000edc510_0;
    %jmp/0 T_820.3, 9;
 ; End of false expr.
    %blend;
T_820.3;
    %jmp/0 T_820.1, 8;
 ; End of false expr.
    %blend;
T_820.1;
    %store/vec4 v0x600000edc510_0, 0, 1;
    %jmp T_820;
    .thread T_820;
    .scope S_0x7fab8ba2c4b0;
T_821 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000edc7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_821.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_821.1, 8;
T_821.0 ; End of true expr.
    %load/vec4 v0x600000edc900_0;
    %flag_set/vec4 9;
    %jmp/0 T_821.2, 9;
    %load/vec4 v0x600000edc6c0_0;
    %jmp/1 T_821.3, 9;
T_821.2 ; End of true expr.
    %load/vec4 v0x600000edc870_0;
    %jmp/0 T_821.3, 9;
 ; End of false expr.
    %blend;
T_821.3;
    %jmp/0 T_821.1, 8;
 ; End of false expr.
    %blend;
T_821.1;
    %store/vec4 v0x600000edc870_0, 0, 1;
    %jmp T_821;
    .thread T_821;
    .scope S_0x7fab8ba2c180;
T_822 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000edcb40_0;
    %flag_set/vec4 8;
    %jmp/0 T_822.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_822.1, 8;
T_822.0 ; End of true expr.
    %load/vec4 v0x600000edcc60_0;
    %flag_set/vec4 9;
    %jmp/0 T_822.2, 9;
    %load/vec4 v0x600000edca20_0;
    %jmp/1 T_822.3, 9;
T_822.2 ; End of true expr.
    %load/vec4 v0x600000edcbd0_0;
    %jmp/0 T_822.3, 9;
 ; End of false expr.
    %blend;
T_822.3;
    %jmp/0 T_822.1, 8;
 ; End of false expr.
    %blend;
T_822.1;
    %store/vec4 v0x600000edcbd0_0, 0, 1;
    %jmp T_822;
    .thread T_822;
    .scope S_0x7fab8ba2bd40;
T_823 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000edcea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_823.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_823.1, 8;
T_823.0 ; End of true expr.
    %load/vec4 v0x600000edcfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_823.2, 9;
    %load/vec4 v0x600000edcd80_0;
    %jmp/1 T_823.3, 9;
T_823.2 ; End of true expr.
    %load/vec4 v0x600000edcf30_0;
    %jmp/0 T_823.3, 9;
 ; End of false expr.
    %blend;
T_823.3;
    %jmp/0 T_823.1, 8;
 ; End of false expr.
    %blend;
T_823.1;
    %store/vec4 v0x600000edcf30_0, 0, 1;
    %jmp T_823;
    .thread T_823;
    .scope S_0x7fab8b98b590;
T_824 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eedcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_824.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_824.1, 8;
T_824.0 ; End of true expr.
    %load/vec4 v0x600000eeddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_824.2, 9;
    %load/vec4 v0x600000eedb90_0;
    %jmp/1 T_824.3, 9;
T_824.2 ; End of true expr.
    %load/vec4 v0x600000eedd40_0;
    %jmp/0 T_824.3, 9;
 ; End of false expr.
    %blend;
T_824.3;
    %jmp/0 T_824.1, 8;
 ; End of false expr.
    %blend;
T_824.1;
    %store/vec4 v0x600000eedd40_0, 0, 1;
    %jmp T_824;
    .thread T_824;
    .scope S_0x7fab8b98b870;
T_825 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eee6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_825.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_825.1, 8;
T_825.0 ; End of true expr.
    %load/vec4 v0x600000eee7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_825.2, 9;
    %load/vec4 v0x600000eee5b0_0;
    %jmp/1 T_825.3, 9;
T_825.2 ; End of true expr.
    %load/vec4 v0x600000eee760_0;
    %jmp/0 T_825.3, 9;
 ; End of false expr.
    %blend;
T_825.3;
    %jmp/0 T_825.1, 8;
 ; End of false expr.
    %blend;
T_825.1;
    %store/vec4 v0x600000eee760_0, 0, 1;
    %jmp T_825;
    .thread T_825;
    .scope S_0x7fab8b98bb50;
T_826 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eef0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_826.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_826.1, 8;
T_826.0 ; End of true expr.
    %load/vec4 v0x600000eef210_0;
    %flag_set/vec4 9;
    %jmp/0 T_826.2, 9;
    %load/vec4 v0x600000eeefd0_0;
    %jmp/1 T_826.3, 9;
T_826.2 ; End of true expr.
    %load/vec4 v0x600000eef180_0;
    %jmp/0 T_826.3, 9;
 ; End of false expr.
    %blend;
T_826.3;
    %jmp/0 T_826.1, 8;
 ; End of false expr.
    %blend;
T_826.1;
    %store/vec4 v0x600000eef180_0, 0, 1;
    %jmp T_826;
    .thread T_826;
    .scope S_0x7fab8b98be30;
T_827 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eefb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_827.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_827.1, 8;
T_827.0 ; End of true expr.
    %load/vec4 v0x600000eefc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_827.2, 9;
    %load/vec4 v0x600000eef9f0_0;
    %jmp/1 T_827.3, 9;
T_827.2 ; End of true expr.
    %load/vec4 v0x600000eefba0_0;
    %jmp/0 T_827.3, 9;
 ; End of false expr.
    %blend;
T_827.3;
    %jmp/0 T_827.1, 8;
 ; End of false expr.
    %blend;
T_827.1;
    %store/vec4 v0x600000eefba0_0, 0, 1;
    %jmp T_827;
    .thread T_827;
    .scope S_0x7fab8b98c110;
T_828 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef05a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_828.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_828.1, 8;
T_828.0 ; End of true expr.
    %load/vec4 v0x600000ef06c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_828.2, 9;
    %load/vec4 v0x600000ef0480_0;
    %jmp/1 T_828.3, 9;
T_828.2 ; End of true expr.
    %load/vec4 v0x600000ef0630_0;
    %jmp/0 T_828.3, 9;
 ; End of false expr.
    %blend;
T_828.3;
    %jmp/0 T_828.1, 8;
 ; End of false expr.
    %blend;
T_828.1;
    %store/vec4 v0x600000ef0630_0, 0, 1;
    %jmp T_828;
    .thread T_828;
    .scope S_0x7fab8b98c3f0;
T_829 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef0fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_829.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_829.1, 8;
T_829.0 ; End of true expr.
    %load/vec4 v0x600000ef10e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_829.2, 9;
    %load/vec4 v0x600000ef0ea0_0;
    %jmp/1 T_829.3, 9;
T_829.2 ; End of true expr.
    %load/vec4 v0x600000ef1050_0;
    %jmp/0 T_829.3, 9;
 ; End of false expr.
    %blend;
T_829.3;
    %jmp/0 T_829.1, 8;
 ; End of false expr.
    %blend;
T_829.1;
    %store/vec4 v0x600000ef1050_0, 0, 1;
    %jmp T_829;
    .thread T_829;
    .scope S_0x7fab8b98c6d0;
T_830 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef19e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_830.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_830.1, 8;
T_830.0 ; End of true expr.
    %load/vec4 v0x600000ef1b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_830.2, 9;
    %load/vec4 v0x600000ef18c0_0;
    %jmp/1 T_830.3, 9;
T_830.2 ; End of true expr.
    %load/vec4 v0x600000ef1a70_0;
    %jmp/0 T_830.3, 9;
 ; End of false expr.
    %blend;
T_830.3;
    %jmp/0 T_830.1, 8;
 ; End of false expr.
    %blend;
T_830.1;
    %store/vec4 v0x600000ef1a70_0, 0, 1;
    %jmp T_830;
    .thread T_830;
    .scope S_0x7fab8b98c9b0;
T_831 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef2400_0;
    %flag_set/vec4 8;
    %jmp/0 T_831.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_831.1, 8;
T_831.0 ; End of true expr.
    %load/vec4 v0x600000ef2520_0;
    %flag_set/vec4 9;
    %jmp/0 T_831.2, 9;
    %load/vec4 v0x600000ef22e0_0;
    %jmp/1 T_831.3, 9;
T_831.2 ; End of true expr.
    %load/vec4 v0x600000ef2490_0;
    %jmp/0 T_831.3, 9;
 ; End of false expr.
    %blend;
T_831.3;
    %jmp/0 T_831.1, 8;
 ; End of false expr.
    %blend;
T_831.1;
    %store/vec4 v0x600000ef2490_0, 0, 1;
    %jmp T_831;
    .thread T_831;
    .scope S_0x7fab8b98cc90;
T_832 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef2e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_832.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_832.1, 8;
T_832.0 ; End of true expr.
    %load/vec4 v0x600000ef2f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_832.2, 9;
    %load/vec4 v0x600000ef2d00_0;
    %jmp/1 T_832.3, 9;
T_832.2 ; End of true expr.
    %load/vec4 v0x600000ef2eb0_0;
    %jmp/0 T_832.3, 9;
 ; End of false expr.
    %blend;
T_832.3;
    %jmp/0 T_832.1, 8;
 ; End of false expr.
    %blend;
T_832.1;
    %store/vec4 v0x600000ef2eb0_0, 0, 1;
    %jmp T_832;
    .thread T_832;
    .scope S_0x7fab8b98cf70;
T_833 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef3840_0;
    %flag_set/vec4 8;
    %jmp/0 T_833.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_833.1, 8;
T_833.0 ; End of true expr.
    %load/vec4 v0x600000ef3960_0;
    %flag_set/vec4 9;
    %jmp/0 T_833.2, 9;
    %load/vec4 v0x600000ef3720_0;
    %jmp/1 T_833.3, 9;
T_833.2 ; End of true expr.
    %load/vec4 v0x600000ef38d0_0;
    %jmp/0 T_833.3, 9;
 ; End of false expr.
    %blend;
T_833.3;
    %jmp/0 T_833.1, 8;
 ; End of false expr.
    %blend;
T_833.1;
    %store/vec4 v0x600000ef38d0_0, 0, 1;
    %jmp T_833;
    .thread T_833;
    .scope S_0x7fab8b98d250;
T_834 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef42d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_834.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_834.1, 8;
T_834.0 ; End of true expr.
    %load/vec4 v0x600000ef43f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_834.2, 9;
    %load/vec4 v0x600000ef41b0_0;
    %jmp/1 T_834.3, 9;
T_834.2 ; End of true expr.
    %load/vec4 v0x600000ef4360_0;
    %jmp/0 T_834.3, 9;
 ; End of false expr.
    %blend;
T_834.3;
    %jmp/0 T_834.1, 8;
 ; End of false expr.
    %blend;
T_834.1;
    %store/vec4 v0x600000ef4360_0, 0, 1;
    %jmp T_834;
    .thread T_834;
    .scope S_0x7fab8b98d530;
T_835 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef4cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_835.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_835.1, 8;
T_835.0 ; End of true expr.
    %load/vec4 v0x600000ef4e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_835.2, 9;
    %load/vec4 v0x600000ef4bd0_0;
    %jmp/1 T_835.3, 9;
T_835.2 ; End of true expr.
    %load/vec4 v0x600000ef4d80_0;
    %jmp/0 T_835.3, 9;
 ; End of false expr.
    %blend;
T_835.3;
    %jmp/0 T_835.1, 8;
 ; End of false expr.
    %blend;
T_835.1;
    %store/vec4 v0x600000ef4d80_0, 0, 1;
    %jmp T_835;
    .thread T_835;
    .scope S_0x7fab8b98d810;
T_836 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef5710_0;
    %flag_set/vec4 8;
    %jmp/0 T_836.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_836.1, 8;
T_836.0 ; End of true expr.
    %load/vec4 v0x600000ef5830_0;
    %flag_set/vec4 9;
    %jmp/0 T_836.2, 9;
    %load/vec4 v0x600000ef55f0_0;
    %jmp/1 T_836.3, 9;
T_836.2 ; End of true expr.
    %load/vec4 v0x600000ef57a0_0;
    %jmp/0 T_836.3, 9;
 ; End of false expr.
    %blend;
T_836.3;
    %jmp/0 T_836.1, 8;
 ; End of false expr.
    %blend;
T_836.1;
    %store/vec4 v0x600000ef57a0_0, 0, 1;
    %jmp T_836;
    .thread T_836;
    .scope S_0x7fab8b98daf0;
T_837 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef6130_0;
    %flag_set/vec4 8;
    %jmp/0 T_837.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_837.1, 8;
T_837.0 ; End of true expr.
    %load/vec4 v0x600000ef6250_0;
    %flag_set/vec4 9;
    %jmp/0 T_837.2, 9;
    %load/vec4 v0x600000ef6010_0;
    %jmp/1 T_837.3, 9;
T_837.2 ; End of true expr.
    %load/vec4 v0x600000ef61c0_0;
    %jmp/0 T_837.3, 9;
 ; End of false expr.
    %blend;
T_837.3;
    %jmp/0 T_837.1, 8;
 ; End of false expr.
    %blend;
T_837.1;
    %store/vec4 v0x600000ef61c0_0, 0, 1;
    %jmp T_837;
    .thread T_837;
    .scope S_0x7fab8b98ddd0;
T_838 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef6b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_838.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_838.1, 8;
T_838.0 ; End of true expr.
    %load/vec4 v0x600000ef6c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_838.2, 9;
    %load/vec4 v0x600000ef6a30_0;
    %jmp/1 T_838.3, 9;
T_838.2 ; End of true expr.
    %load/vec4 v0x600000ef6be0_0;
    %jmp/0 T_838.3, 9;
 ; End of false expr.
    %blend;
T_838.3;
    %jmp/0 T_838.1, 8;
 ; End of false expr.
    %blend;
T_838.1;
    %store/vec4 v0x600000ef6be0_0, 0, 1;
    %jmp T_838;
    .thread T_838;
    .scope S_0x7fab8b98e0b0;
T_839 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef7570_0;
    %flag_set/vec4 8;
    %jmp/0 T_839.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_839.1, 8;
T_839.0 ; End of true expr.
    %load/vec4 v0x600000ef7690_0;
    %flag_set/vec4 9;
    %jmp/0 T_839.2, 9;
    %load/vec4 v0x600000ef7450_0;
    %jmp/1 T_839.3, 9;
T_839.2 ; End of true expr.
    %load/vec4 v0x600000ef7600_0;
    %jmp/0 T_839.3, 9;
 ; End of false expr.
    %blend;
T_839.3;
    %jmp/0 T_839.1, 8;
 ; End of false expr.
    %blend;
T_839.1;
    %store/vec4 v0x600000ef7600_0, 0, 1;
    %jmp T_839;
    .thread T_839;
    .scope S_0x7fab8b98e900;
T_840 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ef8480_0;
    %flag_set/vec4 8;
    %jmp/0 T_840.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_840.1, 8;
T_840.0 ; End of true expr.
    %load/vec4 v0x600000ef85a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_840.2, 9;
    %load/vec4 v0x600000ef8360_0;
    %jmp/1 T_840.3, 9;
T_840.2 ; End of true expr.
    %load/vec4 v0x600000ef8510_0;
    %jmp/0 T_840.3, 9;
 ; End of false expr.
    %blend;
T_840.3;
    %jmp/0 T_840.1, 8;
 ; End of false expr.
    %blend;
T_840.1;
    %store/vec4 v0x600000ef8510_0, 0, 1;
    %jmp T_840;
    .thread T_840;
    .scope S_0x7fab89765b30;
T_841 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e1af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_841.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_841.1, 8;
T_841.0 ; End of true expr.
    %load/vec4 v0x600000e1b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_841.2, 9;
    %load/vec4 v0x600000e1ae20_0;
    %jmp/1 T_841.3, 9;
T_841.2 ; End of true expr.
    %load/vec4 v0x600000e1afd0_0;
    %jmp/0 T_841.3, 9;
 ; End of false expr.
    %blend;
T_841.3;
    %jmp/0 T_841.1, 8;
 ; End of false expr.
    %blend;
T_841.1;
    %store/vec4 v0x600000e1afd0_0, 0, 1;
    %jmp T_841;
    .thread T_841;
    .scope S_0x7fab89765e10;
T_842 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000e1b960_0;
    %flag_set/vec4 8;
    %jmp/0 T_842.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_842.1, 8;
T_842.0 ; End of true expr.
    %load/vec4 v0x600000e1ba80_0;
    %flag_set/vec4 9;
    %jmp/0 T_842.2, 9;
    %load/vec4 v0x600000e1b840_0;
    %jmp/1 T_842.3, 9;
T_842.2 ; End of true expr.
    %load/vec4 v0x600000e1b9f0_0;
    %jmp/0 T_842.3, 9;
 ; End of false expr.
    %blend;
T_842.3;
    %jmp/0 T_842.1, 8;
 ; End of false expr.
    %blend;
T_842.1;
    %store/vec4 v0x600000e1b9f0_0, 0, 1;
    %jmp T_842;
    .thread T_842;
    .scope S_0x7fab897660f0;
T_843 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000efc3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_843.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_843.1, 8;
T_843.0 ; End of true expr.
    %load/vec4 v0x600000efc510_0;
    %flag_set/vec4 9;
    %jmp/0 T_843.2, 9;
    %load/vec4 v0x600000efc2d0_0;
    %jmp/1 T_843.3, 9;
T_843.2 ; End of true expr.
    %load/vec4 v0x600000efc480_0;
    %jmp/0 T_843.3, 9;
 ; End of false expr.
    %blend;
T_843.3;
    %jmp/0 T_843.1, 8;
 ; End of false expr.
    %blend;
T_843.1;
    %store/vec4 v0x600000efc480_0, 0, 1;
    %jmp T_843;
    .thread T_843;
    .scope S_0x7fab897663d0;
T_844 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000efce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_844.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_844.1, 8;
T_844.0 ; End of true expr.
    %load/vec4 v0x600000efcf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_844.2, 9;
    %load/vec4 v0x600000efccf0_0;
    %jmp/1 T_844.3, 9;
T_844.2 ; End of true expr.
    %load/vec4 v0x600000efcea0_0;
    %jmp/0 T_844.3, 9;
 ; End of false expr.
    %blend;
T_844.3;
    %jmp/0 T_844.1, 8;
 ; End of false expr.
    %blend;
T_844.1;
    %store/vec4 v0x600000efcea0_0, 0, 1;
    %jmp T_844;
    .thread T_844;
    .scope S_0x7fab8b396a20;
T_845 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec0090_0;
    %flag_set/vec4 8;
    %jmp/0 T_845.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_845.1, 8;
T_845.0 ; End of true expr.
    %load/vec4 v0x600000ec01b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_845.2, 9;
    %load/vec4 v0x600000eabf00_0;
    %jmp/1 T_845.3, 9;
T_845.2 ; End of true expr.
    %load/vec4 v0x600000ec0120_0;
    %jmp/0 T_845.3, 9;
 ; End of false expr.
    %blend;
T_845.3;
    %jmp/0 T_845.1, 8;
 ; End of false expr.
    %blend;
T_845.1;
    %store/vec4 v0x600000ec0120_0, 0, 1;
    %jmp T_845;
    .thread T_845;
    .scope S_0x7fab8b395b40;
T_846 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec0ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_846.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_846.1, 8;
T_846.0 ; End of true expr.
    %load/vec4 v0x600000ec0bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_846.2, 9;
    %load/vec4 v0x600000ec0990_0;
    %jmp/1 T_846.3, 9;
T_846.2 ; End of true expr.
    %load/vec4 v0x600000ec0b40_0;
    %jmp/0 T_846.3, 9;
 ; End of false expr.
    %blend;
T_846.3;
    %jmp/0 T_846.1, 8;
 ; End of false expr.
    %blend;
T_846.1;
    %store/vec4 v0x600000ec0b40_0, 0, 1;
    %jmp T_846;
    .thread T_846;
    .scope S_0x7fab8b394c60;
T_847 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec14d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_847.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_847.1, 8;
T_847.0 ; End of true expr.
    %load/vec4 v0x600000ec15f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_847.2, 9;
    %load/vec4 v0x600000ec13b0_0;
    %jmp/1 T_847.3, 9;
T_847.2 ; End of true expr.
    %load/vec4 v0x600000ec1560_0;
    %jmp/0 T_847.3, 9;
 ; End of false expr.
    %blend;
T_847.3;
    %jmp/0 T_847.1, 8;
 ; End of false expr.
    %blend;
T_847.1;
    %store/vec4 v0x600000ec1560_0, 0, 1;
    %jmp T_847;
    .thread T_847;
    .scope S_0x7fab8b393d80;
T_848 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec1ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_848.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_848.1, 8;
T_848.0 ; End of true expr.
    %load/vec4 v0x600000ec2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_848.2, 9;
    %load/vec4 v0x600000ec1dd0_0;
    %jmp/1 T_848.3, 9;
T_848.2 ; End of true expr.
    %load/vec4 v0x600000ec1f80_0;
    %jmp/0 T_848.3, 9;
 ; End of false expr.
    %blend;
T_848.3;
    %jmp/0 T_848.1, 8;
 ; End of false expr.
    %blend;
T_848.1;
    %store/vec4 v0x600000ec1f80_0, 0, 1;
    %jmp T_848;
    .thread T_848;
    .scope S_0x7fab8b392ea0;
T_849 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec2910_0;
    %flag_set/vec4 8;
    %jmp/0 T_849.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_849.1, 8;
T_849.0 ; End of true expr.
    %load/vec4 v0x600000ec2a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_849.2, 9;
    %load/vec4 v0x600000ec27f0_0;
    %jmp/1 T_849.3, 9;
T_849.2 ; End of true expr.
    %load/vec4 v0x600000ec29a0_0;
    %jmp/0 T_849.3, 9;
 ; End of false expr.
    %blend;
T_849.3;
    %jmp/0 T_849.1, 8;
 ; End of false expr.
    %blend;
T_849.1;
    %store/vec4 v0x600000ec29a0_0, 0, 1;
    %jmp T_849;
    .thread T_849;
    .scope S_0x7fab8b391fc0;
T_850 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec3330_0;
    %flag_set/vec4 8;
    %jmp/0 T_850.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_850.1, 8;
T_850.0 ; End of true expr.
    %load/vec4 v0x600000ec3450_0;
    %flag_set/vec4 9;
    %jmp/0 T_850.2, 9;
    %load/vec4 v0x600000ec3210_0;
    %jmp/1 T_850.3, 9;
T_850.2 ; End of true expr.
    %load/vec4 v0x600000ec33c0_0;
    %jmp/0 T_850.3, 9;
 ; End of false expr.
    %blend;
T_850.3;
    %jmp/0 T_850.1, 8;
 ; End of false expr.
    %blend;
T_850.1;
    %store/vec4 v0x600000ec33c0_0, 0, 1;
    %jmp T_850;
    .thread T_850;
    .scope S_0x7fab8b3910e0;
T_851 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec3d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_851.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_851.1, 8;
T_851.0 ; End of true expr.
    %load/vec4 v0x600000ec3e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_851.2, 9;
    %load/vec4 v0x600000ec3c30_0;
    %jmp/1 T_851.3, 9;
T_851.2 ; End of true expr.
    %load/vec4 v0x600000ec3de0_0;
    %jmp/0 T_851.3, 9;
 ; End of false expr.
    %blend;
T_851.3;
    %jmp/0 T_851.1, 8;
 ; End of false expr.
    %blend;
T_851.1;
    %store/vec4 v0x600000ec3de0_0, 0, 1;
    %jmp T_851;
    .thread T_851;
    .scope S_0x7fab8b390200;
T_852 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec47e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_852.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_852.1, 8;
T_852.0 ; End of true expr.
    %load/vec4 v0x600000ec4900_0;
    %flag_set/vec4 9;
    %jmp/0 T_852.2, 9;
    %load/vec4 v0x600000ec46c0_0;
    %jmp/1 T_852.3, 9;
T_852.2 ; End of true expr.
    %load/vec4 v0x600000ec4870_0;
    %jmp/0 T_852.3, 9;
 ; End of false expr.
    %blend;
T_852.3;
    %jmp/0 T_852.1, 8;
 ; End of false expr.
    %blend;
T_852.1;
    %store/vec4 v0x600000ec4870_0, 0, 1;
    %jmp T_852;
    .thread T_852;
    .scope S_0x7fab8b38f320;
T_853 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec5200_0;
    %flag_set/vec4 8;
    %jmp/0 T_853.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_853.1, 8;
T_853.0 ; End of true expr.
    %load/vec4 v0x600000ec5320_0;
    %flag_set/vec4 9;
    %jmp/0 T_853.2, 9;
    %load/vec4 v0x600000ec50e0_0;
    %jmp/1 T_853.3, 9;
T_853.2 ; End of true expr.
    %load/vec4 v0x600000ec5290_0;
    %jmp/0 T_853.3, 9;
 ; End of false expr.
    %blend;
T_853.3;
    %jmp/0 T_853.1, 8;
 ; End of false expr.
    %blend;
T_853.1;
    %store/vec4 v0x600000ec5290_0, 0, 1;
    %jmp T_853;
    .thread T_853;
    .scope S_0x7fab8b38e440;
T_854 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec5c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_854.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_854.1, 8;
T_854.0 ; End of true expr.
    %load/vec4 v0x600000ec5d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_854.2, 9;
    %load/vec4 v0x600000ec5b00_0;
    %jmp/1 T_854.3, 9;
T_854.2 ; End of true expr.
    %load/vec4 v0x600000ec5cb0_0;
    %jmp/0 T_854.3, 9;
 ; End of false expr.
    %blend;
T_854.3;
    %jmp/0 T_854.1, 8;
 ; End of false expr.
    %blend;
T_854.1;
    %store/vec4 v0x600000ec5cb0_0, 0, 1;
    %jmp T_854;
    .thread T_854;
    .scope S_0x7fab8b38d560;
T_855 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec6640_0;
    %flag_set/vec4 8;
    %jmp/0 T_855.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_855.1, 8;
T_855.0 ; End of true expr.
    %load/vec4 v0x600000ec6760_0;
    %flag_set/vec4 9;
    %jmp/0 T_855.2, 9;
    %load/vec4 v0x600000ec6520_0;
    %jmp/1 T_855.3, 9;
T_855.2 ; End of true expr.
    %load/vec4 v0x600000ec66d0_0;
    %jmp/0 T_855.3, 9;
 ; End of false expr.
    %blend;
T_855.3;
    %jmp/0 T_855.1, 8;
 ; End of false expr.
    %blend;
T_855.1;
    %store/vec4 v0x600000ec66d0_0, 0, 1;
    %jmp T_855;
    .thread T_855;
    .scope S_0x7fab8b962d70;
T_856 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee2760_0;
    %flag_set/vec4 8;
    %jmp/0 T_856.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_856.1, 8;
T_856.0 ; End of true expr.
    %load/vec4 v0x600000ee2880_0;
    %flag_set/vec4 9;
    %jmp/0 T_856.2, 9;
    %load/vec4 v0x600000ee2640_0;
    %jmp/1 T_856.3, 9;
T_856.2 ; End of true expr.
    %load/vec4 v0x600000ee27f0_0;
    %jmp/0 T_856.3, 9;
 ; End of false expr.
    %blend;
T_856.3;
    %jmp/0 T_856.1, 8;
 ; End of false expr.
    %blend;
T_856.1;
    %store/vec4 v0x600000ee27f0_0, 0, 1;
    %jmp T_856;
    .thread T_856;
    .scope S_0x7fab8b90ef20;
T_857 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee3180_0;
    %flag_set/vec4 8;
    %jmp/0 T_857.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_857.1, 8;
T_857.0 ; End of true expr.
    %load/vec4 v0x600000ee32a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_857.2, 9;
    %load/vec4 v0x600000ee3060_0;
    %jmp/1 T_857.3, 9;
T_857.2 ; End of true expr.
    %load/vec4 v0x600000ee3210_0;
    %jmp/0 T_857.3, 9;
 ; End of false expr.
    %blend;
T_857.3;
    %jmp/0 T_857.1, 8;
 ; End of false expr.
    %blend;
T_857.1;
    %store/vec4 v0x600000ee3210_0, 0, 1;
    %jmp T_857;
    .thread T_857;
    .scope S_0x7fab8b916840;
T_858 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee3ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_858.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_858.1, 8;
T_858.0 ; End of true expr.
    %load/vec4 v0x600000ee3cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_858.2, 9;
    %load/vec4 v0x600000ee3a80_0;
    %jmp/1 T_858.3, 9;
T_858.2 ; End of true expr.
    %load/vec4 v0x600000ee3c30_0;
    %jmp/0 T_858.3, 9;
 ; End of false expr.
    %blend;
T_858.3;
    %jmp/0 T_858.1, 8;
 ; End of false expr.
    %blend;
T_858.1;
    %store/vec4 v0x600000ee3c30_0, 0, 1;
    %jmp T_858;
    .thread T_858;
    .scope S_0x7fab8b9074f0;
T_859 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee4630_0;
    %flag_set/vec4 8;
    %jmp/0 T_859.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_859.1, 8;
T_859.0 ; End of true expr.
    %load/vec4 v0x600000ee4750_0;
    %flag_set/vec4 9;
    %jmp/0 T_859.2, 9;
    %load/vec4 v0x600000ee4510_0;
    %jmp/1 T_859.3, 9;
T_859.2 ; End of true expr.
    %load/vec4 v0x600000ee46c0_0;
    %jmp/0 T_859.3, 9;
 ; End of false expr.
    %blend;
T_859.3;
    %jmp/0 T_859.1, 8;
 ; End of false expr.
    %blend;
T_859.1;
    %store/vec4 v0x600000ee46c0_0, 0, 1;
    %jmp T_859;
    .thread T_859;
    .scope S_0x7fab8b978fe0;
T_860 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee5050_0;
    %flag_set/vec4 8;
    %jmp/0 T_860.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_860.1, 8;
T_860.0 ; End of true expr.
    %load/vec4 v0x600000ee5170_0;
    %flag_set/vec4 9;
    %jmp/0 T_860.2, 9;
    %load/vec4 v0x600000ee4f30_0;
    %jmp/1 T_860.3, 9;
T_860.2 ; End of true expr.
    %load/vec4 v0x600000ee50e0_0;
    %jmp/0 T_860.3, 9;
 ; End of false expr.
    %blend;
T_860.3;
    %jmp/0 T_860.1, 8;
 ; End of false expr.
    %blend;
T_860.1;
    %store/vec4 v0x600000ee50e0_0, 0, 1;
    %jmp T_860;
    .thread T_860;
    .scope S_0x7fab8b96dc50;
T_861 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee5a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_861.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_861.1, 8;
T_861.0 ; End of true expr.
    %load/vec4 v0x600000ee5b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_861.2, 9;
    %load/vec4 v0x600000ee5950_0;
    %jmp/1 T_861.3, 9;
T_861.2 ; End of true expr.
    %load/vec4 v0x600000ee5b00_0;
    %jmp/0 T_861.3, 9;
 ; End of false expr.
    %blend;
T_861.3;
    %jmp/0 T_861.1, 8;
 ; End of false expr.
    %blend;
T_861.1;
    %store/vec4 v0x600000ee5b00_0, 0, 1;
    %jmp T_861;
    .thread T_861;
    .scope S_0x7fab8b96df30;
T_862 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee6490_0;
    %flag_set/vec4 8;
    %jmp/0 T_862.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_862.1, 8;
T_862.0 ; End of true expr.
    %load/vec4 v0x600000ee65b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_862.2, 9;
    %load/vec4 v0x600000ee6370_0;
    %jmp/1 T_862.3, 9;
T_862.2 ; End of true expr.
    %load/vec4 v0x600000ee6520_0;
    %jmp/0 T_862.3, 9;
 ; End of false expr.
    %blend;
T_862.3;
    %jmp/0 T_862.1, 8;
 ; End of false expr.
    %blend;
T_862.1;
    %store/vec4 v0x600000ee6520_0, 0, 1;
    %jmp T_862;
    .thread T_862;
    .scope S_0x7fab8b96e210;
T_863 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee6eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_863.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_863.1, 8;
T_863.0 ; End of true expr.
    %load/vec4 v0x600000ee6fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_863.2, 9;
    %load/vec4 v0x600000ee6d90_0;
    %jmp/1 T_863.3, 9;
T_863.2 ; End of true expr.
    %load/vec4 v0x600000ee6f40_0;
    %jmp/0 T_863.3, 9;
 ; End of false expr.
    %blend;
T_863.3;
    %jmp/0 T_863.1, 8;
 ; End of false expr.
    %blend;
T_863.1;
    %store/vec4 v0x600000ee6f40_0, 0, 1;
    %jmp T_863;
    .thread T_863;
    .scope S_0x7fab8b96e4f0;
T_864 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee78d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_864.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_864.1, 8;
T_864.0 ; End of true expr.
    %load/vec4 v0x600000ee79f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_864.2, 9;
    %load/vec4 v0x600000ee77b0_0;
    %jmp/1 T_864.3, 9;
T_864.2 ; End of true expr.
    %load/vec4 v0x600000ee7960_0;
    %jmp/0 T_864.3, 9;
 ; End of false expr.
    %blend;
T_864.3;
    %jmp/0 T_864.1, 8;
 ; End of false expr.
    %blend;
T_864.1;
    %store/vec4 v0x600000ee7960_0, 0, 1;
    %jmp T_864;
    .thread T_864;
    .scope S_0x7fab8b96ebd0;
T_865 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee8360_0;
    %flag_set/vec4 8;
    %jmp/0 T_865.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_865.1, 8;
T_865.0 ; End of true expr.
    %load/vec4 v0x600000ee8480_0;
    %flag_set/vec4 9;
    %jmp/0 T_865.2, 9;
    %load/vec4 v0x600000ee8240_0;
    %jmp/1 T_865.3, 9;
T_865.2 ; End of true expr.
    %load/vec4 v0x600000ee83f0_0;
    %jmp/0 T_865.3, 9;
 ; End of false expr.
    %blend;
T_865.3;
    %jmp/0 T_865.1, 8;
 ; End of false expr.
    %blend;
T_865.1;
    %store/vec4 v0x600000ee83f0_0, 0, 1;
    %jmp T_865;
    .thread T_865;
    .scope S_0x7fab8b989c00;
T_866 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee8d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_866.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_866.1, 8;
T_866.0 ; End of true expr.
    %load/vec4 v0x600000ee8ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_866.2, 9;
    %load/vec4 v0x600000ee8c60_0;
    %jmp/1 T_866.3, 9;
T_866.2 ; End of true expr.
    %load/vec4 v0x600000ee8e10_0;
    %jmp/0 T_866.3, 9;
 ; End of false expr.
    %blend;
T_866.3;
    %jmp/0 T_866.1, 8;
 ; End of false expr.
    %blend;
T_866.1;
    %store/vec4 v0x600000ee8e10_0, 0, 1;
    %jmp T_866;
    .thread T_866;
    .scope S_0x7fab8b989ee0;
T_867 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ee97a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_867.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_867.1, 8;
T_867.0 ; End of true expr.
    %load/vec4 v0x600000ee98c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_867.2, 9;
    %load/vec4 v0x600000ee9680_0;
    %jmp/1 T_867.3, 9;
T_867.2 ; End of true expr.
    %load/vec4 v0x600000ee9830_0;
    %jmp/0 T_867.3, 9;
 ; End of false expr.
    %blend;
T_867.3;
    %jmp/0 T_867.1, 8;
 ; End of false expr.
    %blend;
T_867.1;
    %store/vec4 v0x600000ee9830_0, 0, 1;
    %jmp T_867;
    .thread T_867;
    .scope S_0x7fab8b98a1c0;
T_868 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eea1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_868.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_868.1, 8;
T_868.0 ; End of true expr.
    %load/vec4 v0x600000eea2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_868.2, 9;
    %load/vec4 v0x600000eea0a0_0;
    %jmp/1 T_868.3, 9;
T_868.2 ; End of true expr.
    %load/vec4 v0x600000eea250_0;
    %jmp/0 T_868.3, 9;
 ; End of false expr.
    %blend;
T_868.3;
    %jmp/0 T_868.1, 8;
 ; End of false expr.
    %blend;
T_868.1;
    %store/vec4 v0x600000eea250_0, 0, 1;
    %jmp T_868;
    .thread T_868;
    .scope S_0x7fab8b98a4a0;
T_869 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eeabe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_869.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_869.1, 8;
T_869.0 ; End of true expr.
    %load/vec4 v0x600000eead00_0;
    %flag_set/vec4 9;
    %jmp/0 T_869.2, 9;
    %load/vec4 v0x600000eeaac0_0;
    %jmp/1 T_869.3, 9;
T_869.2 ; End of true expr.
    %load/vec4 v0x600000eeac70_0;
    %jmp/0 T_869.3, 9;
 ; End of false expr.
    %blend;
T_869.3;
    %jmp/0 T_869.1, 8;
 ; End of false expr.
    %blend;
T_869.1;
    %store/vec4 v0x600000eeac70_0, 0, 1;
    %jmp T_869;
    .thread T_869;
    .scope S_0x7fab8b98a780;
T_870 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eeb600_0;
    %flag_set/vec4 8;
    %jmp/0 T_870.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_870.1, 8;
T_870.0 ; End of true expr.
    %load/vec4 v0x600000eeb720_0;
    %flag_set/vec4 9;
    %jmp/0 T_870.2, 9;
    %load/vec4 v0x600000eeb4e0_0;
    %jmp/1 T_870.3, 9;
T_870.2 ; End of true expr.
    %load/vec4 v0x600000eeb690_0;
    %jmp/0 T_870.3, 9;
 ; End of false expr.
    %blend;
T_870.3;
    %jmp/0 T_870.1, 8;
 ; End of false expr.
    %blend;
T_870.1;
    %store/vec4 v0x600000eeb690_0, 0, 1;
    %jmp T_870;
    .thread T_870;
    .scope S_0x7fab8b98aa60;
T_871 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eec090_0;
    %flag_set/vec4 8;
    %jmp/0 T_871.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_871.1, 8;
T_871.0 ; End of true expr.
    %load/vec4 v0x600000eec1b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_871.2, 9;
    %load/vec4 v0x600000eebf00_0;
    %jmp/1 T_871.3, 9;
T_871.2 ; End of true expr.
    %load/vec4 v0x600000eec120_0;
    %jmp/0 T_871.3, 9;
 ; End of false expr.
    %blend;
T_871.3;
    %jmp/0 T_871.1, 8;
 ; End of false expr.
    %blend;
T_871.1;
    %store/vec4 v0x600000eec120_0, 0, 1;
    %jmp T_871;
    .thread T_871;
    .scope S_0x7fab8ba24a80;
T_872 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed1cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_872.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_872.1, 8;
T_872.0 ; End of true expr.
    %load/vec4 v0x600000ed1dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_872.2, 9;
    %load/vec4 v0x600000ed1b90_0;
    %jmp/1 T_872.3, 9;
T_872.2 ; End of true expr.
    %load/vec4 v0x600000ed1d40_0;
    %jmp/0 T_872.3, 9;
 ; End of false expr.
    %blend;
T_872.3;
    %jmp/0 T_872.1, 8;
 ; End of false expr.
    %blend;
T_872.1;
    %store/vec4 v0x600000ed1d40_0, 0, 1;
    %jmp T_872;
    .thread T_872;
    .scope S_0x7fab8ba24310;
T_873 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed26d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_873.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_873.1, 8;
T_873.0 ; End of true expr.
    %load/vec4 v0x600000ed27f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_873.2, 9;
    %load/vec4 v0x600000ed25b0_0;
    %jmp/1 T_873.3, 9;
T_873.2 ; End of true expr.
    %load/vec4 v0x600000ed2760_0;
    %jmp/0 T_873.3, 9;
 ; End of false expr.
    %blend;
T_873.3;
    %jmp/0 T_873.1, 8;
 ; End of false expr.
    %blend;
T_873.1;
    %store/vec4 v0x600000ed2760_0, 0, 1;
    %jmp T_873;
    .thread T_873;
    .scope S_0x7fab8ba23ba0;
T_874 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed30f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_874.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_874.1, 8;
T_874.0 ; End of true expr.
    %load/vec4 v0x600000ed3210_0;
    %flag_set/vec4 9;
    %jmp/0 T_874.2, 9;
    %load/vec4 v0x600000ed2fd0_0;
    %jmp/1 T_874.3, 9;
T_874.2 ; End of true expr.
    %load/vec4 v0x600000ed3180_0;
    %jmp/0 T_874.3, 9;
 ; End of false expr.
    %blend;
T_874.3;
    %jmp/0 T_874.1, 8;
 ; End of false expr.
    %blend;
T_874.1;
    %store/vec4 v0x600000ed3180_0, 0, 1;
    %jmp T_874;
    .thread T_874;
    .scope S_0x7fab8ba23430;
T_875 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed3b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_875.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_875.1, 8;
T_875.0 ; End of true expr.
    %load/vec4 v0x600000ed3c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_875.2, 9;
    %load/vec4 v0x600000ed39f0_0;
    %jmp/1 T_875.3, 9;
T_875.2 ; End of true expr.
    %load/vec4 v0x600000ed3ba0_0;
    %jmp/0 T_875.3, 9;
 ; End of false expr.
    %blend;
T_875.3;
    %jmp/0 T_875.1, 8;
 ; End of false expr.
    %blend;
T_875.1;
    %store/vec4 v0x600000ed3ba0_0, 0, 1;
    %jmp T_875;
    .thread T_875;
    .scope S_0x7fab8ba22cc0;
T_876 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed45a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_876.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_876.1, 8;
T_876.0 ; End of true expr.
    %load/vec4 v0x600000ed46c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_876.2, 9;
    %load/vec4 v0x600000ed4480_0;
    %jmp/1 T_876.3, 9;
T_876.2 ; End of true expr.
    %load/vec4 v0x600000ed4630_0;
    %jmp/0 T_876.3, 9;
 ; End of false expr.
    %blend;
T_876.3;
    %jmp/0 T_876.1, 8;
 ; End of false expr.
    %blend;
T_876.1;
    %store/vec4 v0x600000ed4630_0, 0, 1;
    %jmp T_876;
    .thread T_876;
    .scope S_0x7fab8ba22550;
T_877 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed4fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_877.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_877.1, 8;
T_877.0 ; End of true expr.
    %load/vec4 v0x600000ed50e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_877.2, 9;
    %load/vec4 v0x600000ed4ea0_0;
    %jmp/1 T_877.3, 9;
T_877.2 ; End of true expr.
    %load/vec4 v0x600000ed5050_0;
    %jmp/0 T_877.3, 9;
 ; End of false expr.
    %blend;
T_877.3;
    %jmp/0 T_877.1, 8;
 ; End of false expr.
    %blend;
T_877.1;
    %store/vec4 v0x600000ed5050_0, 0, 1;
    %jmp T_877;
    .thread T_877;
    .scope S_0x7fab8ba21de0;
T_878 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed59e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_878.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_878.1, 8;
T_878.0 ; End of true expr.
    %load/vec4 v0x600000ed5b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_878.2, 9;
    %load/vec4 v0x600000ed58c0_0;
    %jmp/1 T_878.3, 9;
T_878.2 ; End of true expr.
    %load/vec4 v0x600000ed5a70_0;
    %jmp/0 T_878.3, 9;
 ; End of false expr.
    %blend;
T_878.3;
    %jmp/0 T_878.1, 8;
 ; End of false expr.
    %blend;
T_878.1;
    %store/vec4 v0x600000ed5a70_0, 0, 1;
    %jmp T_878;
    .thread T_878;
    .scope S_0x7fab8ba21670;
T_879 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed6400_0;
    %flag_set/vec4 8;
    %jmp/0 T_879.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_879.1, 8;
T_879.0 ; End of true expr.
    %load/vec4 v0x600000ed6520_0;
    %flag_set/vec4 9;
    %jmp/0 T_879.2, 9;
    %load/vec4 v0x600000ed62e0_0;
    %jmp/1 T_879.3, 9;
T_879.2 ; End of true expr.
    %load/vec4 v0x600000ed6490_0;
    %jmp/0 T_879.3, 9;
 ; End of false expr.
    %blend;
T_879.3;
    %jmp/0 T_879.1, 8;
 ; End of false expr.
    %blend;
T_879.1;
    %store/vec4 v0x600000ed6490_0, 0, 1;
    %jmp T_879;
    .thread T_879;
    .scope S_0x7fab8ba20f00;
T_880 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed6e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_880.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_880.1, 8;
T_880.0 ; End of true expr.
    %load/vec4 v0x600000ed6f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_880.2, 9;
    %load/vec4 v0x600000ed6d00_0;
    %jmp/1 T_880.3, 9;
T_880.2 ; End of true expr.
    %load/vec4 v0x600000ed6eb0_0;
    %jmp/0 T_880.3, 9;
 ; End of false expr.
    %blend;
T_880.3;
    %jmp/0 T_880.1, 8;
 ; End of false expr.
    %blend;
T_880.1;
    %store/vec4 v0x600000ed6eb0_0, 0, 1;
    %jmp T_880;
    .thread T_880;
    .scope S_0x7fab8ba20790;
T_881 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed7840_0;
    %flag_set/vec4 8;
    %jmp/0 T_881.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_881.1, 8;
T_881.0 ; End of true expr.
    %load/vec4 v0x600000ed7960_0;
    %flag_set/vec4 9;
    %jmp/0 T_881.2, 9;
    %load/vec4 v0x600000ed7720_0;
    %jmp/1 T_881.3, 9;
T_881.2 ; End of true expr.
    %load/vec4 v0x600000ed78d0_0;
    %jmp/0 T_881.3, 9;
 ; End of false expr.
    %blend;
T_881.3;
    %jmp/0 T_881.1, 8;
 ; End of false expr.
    %blend;
T_881.1;
    %store/vec4 v0x600000ed78d0_0, 0, 1;
    %jmp T_881;
    .thread T_881;
    .scope S_0x7fab8ba20020;
T_882 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed82d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_882.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_882.1, 8;
T_882.0 ; End of true expr.
    %load/vec4 v0x600000ed83f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_882.2, 9;
    %load/vec4 v0x600000ed81b0_0;
    %jmp/1 T_882.3, 9;
T_882.2 ; End of true expr.
    %load/vec4 v0x600000ed8360_0;
    %jmp/0 T_882.3, 9;
 ; End of false expr.
    %blend;
T_882.3;
    %jmp/0 T_882.1, 8;
 ; End of false expr.
    %blend;
T_882.1;
    %store/vec4 v0x600000ed8360_0, 0, 1;
    %jmp T_882;
    .thread T_882;
    .scope S_0x7fab8ba1f8b0;
T_883 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed8cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_883.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_883.1, 8;
T_883.0 ; End of true expr.
    %load/vec4 v0x600000ed8e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_883.2, 9;
    %load/vec4 v0x600000ed8bd0_0;
    %jmp/1 T_883.3, 9;
T_883.2 ; End of true expr.
    %load/vec4 v0x600000ed8d80_0;
    %jmp/0 T_883.3, 9;
 ; End of false expr.
    %blend;
T_883.3;
    %jmp/0 T_883.1, 8;
 ; End of false expr.
    %blend;
T_883.1;
    %store/vec4 v0x600000ed8d80_0, 0, 1;
    %jmp T_883;
    .thread T_883;
    .scope S_0x7fab8ba1f140;
T_884 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed9710_0;
    %flag_set/vec4 8;
    %jmp/0 T_884.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_884.1, 8;
T_884.0 ; End of true expr.
    %load/vec4 v0x600000ed9830_0;
    %flag_set/vec4 9;
    %jmp/0 T_884.2, 9;
    %load/vec4 v0x600000ed95f0_0;
    %jmp/1 T_884.3, 9;
T_884.2 ; End of true expr.
    %load/vec4 v0x600000ed97a0_0;
    %jmp/0 T_884.3, 9;
 ; End of false expr.
    %blend;
T_884.3;
    %jmp/0 T_884.1, 8;
 ; End of false expr.
    %blend;
T_884.1;
    %store/vec4 v0x600000ed97a0_0, 0, 1;
    %jmp T_884;
    .thread T_884;
    .scope S_0x7fab8ba1e9d0;
T_885 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eda130_0;
    %flag_set/vec4 8;
    %jmp/0 T_885.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_885.1, 8;
T_885.0 ; End of true expr.
    %load/vec4 v0x600000eda250_0;
    %flag_set/vec4 9;
    %jmp/0 T_885.2, 9;
    %load/vec4 v0x600000eda010_0;
    %jmp/1 T_885.3, 9;
T_885.2 ; End of true expr.
    %load/vec4 v0x600000eda1c0_0;
    %jmp/0 T_885.3, 9;
 ; End of false expr.
    %blend;
T_885.3;
    %jmp/0 T_885.1, 8;
 ; End of false expr.
    %blend;
T_885.1;
    %store/vec4 v0x600000eda1c0_0, 0, 1;
    %jmp T_885;
    .thread T_885;
    .scope S_0x7fab8ba2db00;
T_886 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000edab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_886.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_886.1, 8;
T_886.0 ; End of true expr.
    %load/vec4 v0x600000edac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_886.2, 9;
    %load/vec4 v0x600000edaa30_0;
    %jmp/1 T_886.3, 9;
T_886.2 ; End of true expr.
    %load/vec4 v0x600000edabe0_0;
    %jmp/0 T_886.3, 9;
 ; End of false expr.
    %blend;
T_886.3;
    %jmp/0 T_886.1, 8;
 ; End of false expr.
    %blend;
T_886.1;
    %store/vec4 v0x600000edabe0_0, 0, 1;
    %jmp T_886;
    .thread T_886;
    .scope S_0x7fab8ba2d390;
T_887 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000edb570_0;
    %flag_set/vec4 8;
    %jmp/0 T_887.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_887.1, 8;
T_887.0 ; End of true expr.
    %load/vec4 v0x600000edb690_0;
    %flag_set/vec4 9;
    %jmp/0 T_887.2, 9;
    %load/vec4 v0x600000edb450_0;
    %jmp/1 T_887.3, 9;
T_887.2 ; End of true expr.
    %load/vec4 v0x600000edb600_0;
    %jmp/0 T_887.3, 9;
 ; End of false expr.
    %blend;
T_887.3;
    %jmp/0 T_887.1, 8;
 ; End of false expr.
    %blend;
T_887.1;
    %store/vec4 v0x600000edb600_0, 0, 1;
    %jmp T_887;
    .thread T_887;
    .scope S_0x7fab8b38b030;
T_888 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec74e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_888.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_888.1, 8;
T_888.0 ; End of true expr.
    %load/vec4 v0x600000ec7600_0;
    %flag_set/vec4 9;
    %jmp/0 T_888.2, 9;
    %load/vec4 v0x600000ec73c0_0;
    %jmp/1 T_888.3, 9;
T_888.2 ; End of true expr.
    %load/vec4 v0x600000ec7570_0;
    %jmp/0 T_888.3, 9;
 ; End of false expr.
    %blend;
T_888.3;
    %jmp/0 T_888.1, 8;
 ; End of false expr.
    %blend;
T_888.1;
    %store/vec4 v0x600000ec7570_0, 0, 1;
    %jmp T_888;
    .thread T_888;
    .scope S_0x7fab8b38a150;
T_889 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec7f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_889.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_889.1, 8;
T_889.0 ; End of true expr.
    %load/vec4 v0x600000ec8090_0;
    %flag_set/vec4 9;
    %jmp/0 T_889.2, 9;
    %load/vec4 v0x600000ec7de0_0;
    %jmp/1 T_889.3, 9;
T_889.2 ; End of true expr.
    %load/vec4 v0x600000ec8000_0;
    %jmp/0 T_889.3, 9;
 ; End of false expr.
    %blend;
T_889.3;
    %jmp/0 T_889.1, 8;
 ; End of false expr.
    %blend;
T_889.1;
    %store/vec4 v0x600000ec8000_0, 0, 1;
    %jmp T_889;
    .thread T_889;
    .scope S_0x7fab8b389270;
T_890 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec8990_0;
    %flag_set/vec4 8;
    %jmp/0 T_890.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_890.1, 8;
T_890.0 ; End of true expr.
    %load/vec4 v0x600000ec8ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_890.2, 9;
    %load/vec4 v0x600000ec8870_0;
    %jmp/1 T_890.3, 9;
T_890.2 ; End of true expr.
    %load/vec4 v0x600000ec8a20_0;
    %jmp/0 T_890.3, 9;
 ; End of false expr.
    %blend;
T_890.3;
    %jmp/0 T_890.1, 8;
 ; End of false expr.
    %blend;
T_890.1;
    %store/vec4 v0x600000ec8a20_0, 0, 1;
    %jmp T_890;
    .thread T_890;
    .scope S_0x7fab8b388390;
T_891 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec93b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_891.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_891.1, 8;
T_891.0 ; End of true expr.
    %load/vec4 v0x600000ec94d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_891.2, 9;
    %load/vec4 v0x600000ec9290_0;
    %jmp/1 T_891.3, 9;
T_891.2 ; End of true expr.
    %load/vec4 v0x600000ec9440_0;
    %jmp/0 T_891.3, 9;
 ; End of false expr.
    %blend;
T_891.3;
    %jmp/0 T_891.1, 8;
 ; End of false expr.
    %blend;
T_891.1;
    %store/vec4 v0x600000ec9440_0, 0, 1;
    %jmp T_891;
    .thread T_891;
    .scope S_0x7fab8b3874b0;
T_892 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ec9dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_892.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_892.1, 8;
T_892.0 ; End of true expr.
    %load/vec4 v0x600000ec9ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_892.2, 9;
    %load/vec4 v0x600000ec9cb0_0;
    %jmp/1 T_892.3, 9;
T_892.2 ; End of true expr.
    %load/vec4 v0x600000ec9e60_0;
    %jmp/0 T_892.3, 9;
 ; End of false expr.
    %blend;
T_892.3;
    %jmp/0 T_892.1, 8;
 ; End of false expr.
    %blend;
T_892.1;
    %store/vec4 v0x600000ec9e60_0, 0, 1;
    %jmp T_892;
    .thread T_892;
    .scope S_0x7fab8ba198e0;
T_893 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000eca7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_893.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_893.1, 8;
T_893.0 ; End of true expr.
    %load/vec4 v0x600000eca910_0;
    %flag_set/vec4 9;
    %jmp/0 T_893.2, 9;
    %load/vec4 v0x600000eca6d0_0;
    %jmp/1 T_893.3, 9;
T_893.2 ; End of true expr.
    %load/vec4 v0x600000eca880_0;
    %jmp/0 T_893.3, 9;
 ; End of false expr.
    %blend;
T_893.3;
    %jmp/0 T_893.1, 8;
 ; End of false expr.
    %blend;
T_893.1;
    %store/vec4 v0x600000eca880_0, 0, 1;
    %jmp T_893;
    .thread T_893;
    .scope S_0x7fab8ba2a910;
T_894 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ecb210_0;
    %flag_set/vec4 8;
    %jmp/0 T_894.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_894.1, 8;
T_894.0 ; End of true expr.
    %load/vec4 v0x600000ecb330_0;
    %flag_set/vec4 9;
    %jmp/0 T_894.2, 9;
    %load/vec4 v0x600000ecb0f0_0;
    %jmp/1 T_894.3, 9;
T_894.2 ; End of true expr.
    %load/vec4 v0x600000ecb2a0_0;
    %jmp/0 T_894.3, 9;
 ; End of false expr.
    %blend;
T_894.3;
    %jmp/0 T_894.1, 8;
 ; End of false expr.
    %blend;
T_894.1;
    %store/vec4 v0x600000ecb2a0_0, 0, 1;
    %jmp T_894;
    .thread T_894;
    .scope S_0x7fab8ba2a1a0;
T_895 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ecbc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_895.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_895.1, 8;
T_895.0 ; End of true expr.
    %load/vec4 v0x600000ecbd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_895.2, 9;
    %load/vec4 v0x600000ecbb10_0;
    %jmp/1 T_895.3, 9;
T_895.2 ; End of true expr.
    %load/vec4 v0x600000ecbcc0_0;
    %jmp/0 T_895.3, 9;
 ; End of false expr.
    %blend;
T_895.3;
    %jmp/0 T_895.1, 8;
 ; End of false expr.
    %blend;
T_895.1;
    %store/vec4 v0x600000ecbcc0_0, 0, 1;
    %jmp T_895;
    .thread T_895;
    .scope S_0x7fab8ba29a30;
T_896 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ecc6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_896.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_896.1, 8;
T_896.0 ; End of true expr.
    %load/vec4 v0x600000ecc7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_896.2, 9;
    %load/vec4 v0x600000ecc5a0_0;
    %jmp/1 T_896.3, 9;
T_896.2 ; End of true expr.
    %load/vec4 v0x600000ecc750_0;
    %jmp/0 T_896.3, 9;
 ; End of false expr.
    %blend;
T_896.3;
    %jmp/0 T_896.1, 8;
 ; End of false expr.
    %blend;
T_896.1;
    %store/vec4 v0x600000ecc750_0, 0, 1;
    %jmp T_896;
    .thread T_896;
    .scope S_0x7fab8ba292c0;
T_897 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ecd0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_897.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_897.1, 8;
T_897.0 ; End of true expr.
    %load/vec4 v0x600000ecd200_0;
    %flag_set/vec4 9;
    %jmp/0 T_897.2, 9;
    %load/vec4 v0x600000eccfc0_0;
    %jmp/1 T_897.3, 9;
T_897.2 ; End of true expr.
    %load/vec4 v0x600000ecd170_0;
    %jmp/0 T_897.3, 9;
 ; End of false expr.
    %blend;
T_897.3;
    %jmp/0 T_897.1, 8;
 ; End of false expr.
    %blend;
T_897.1;
    %store/vec4 v0x600000ecd170_0, 0, 1;
    %jmp T_897;
    .thread T_897;
    .scope S_0x7fab8ba28820;
T_898 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ecdb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_898.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_898.1, 8;
T_898.0 ; End of true expr.
    %load/vec4 v0x600000ecdc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_898.2, 9;
    %load/vec4 v0x600000ecd9e0_0;
    %jmp/1 T_898.3, 9;
T_898.2 ; End of true expr.
    %load/vec4 v0x600000ecdb90_0;
    %jmp/0 T_898.3, 9;
 ; End of false expr.
    %blend;
T_898.3;
    %jmp/0 T_898.1, 8;
 ; End of false expr.
    %blend;
T_898.1;
    %store/vec4 v0x600000ecdb90_0, 0, 1;
    %jmp T_898;
    .thread T_898;
    .scope S_0x7fab8ba280b0;
T_899 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ece520_0;
    %flag_set/vec4 8;
    %jmp/0 T_899.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_899.1, 8;
T_899.0 ; End of true expr.
    %load/vec4 v0x600000ece640_0;
    %flag_set/vec4 9;
    %jmp/0 T_899.2, 9;
    %load/vec4 v0x600000ece400_0;
    %jmp/1 T_899.3, 9;
T_899.2 ; End of true expr.
    %load/vec4 v0x600000ece5b0_0;
    %jmp/0 T_899.3, 9;
 ; End of false expr.
    %blend;
T_899.3;
    %jmp/0 T_899.1, 8;
 ; End of false expr.
    %blend;
T_899.1;
    %store/vec4 v0x600000ece5b0_0, 0, 1;
    %jmp T_899;
    .thread T_899;
    .scope S_0x7fab8ba27940;
T_900 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ecef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_900.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_900.1, 8;
T_900.0 ; End of true expr.
    %load/vec4 v0x600000ecf060_0;
    %flag_set/vec4 9;
    %jmp/0 T_900.2, 9;
    %load/vec4 v0x600000ecee20_0;
    %jmp/1 T_900.3, 9;
T_900.2 ; End of true expr.
    %load/vec4 v0x600000ecefd0_0;
    %jmp/0 T_900.3, 9;
 ; End of false expr.
    %blend;
T_900.3;
    %jmp/0 T_900.1, 8;
 ; End of false expr.
    %blend;
T_900.1;
    %store/vec4 v0x600000ecefd0_0, 0, 1;
    %jmp T_900;
    .thread T_900;
    .scope S_0x7fab8ba271d0;
T_901 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ecf960_0;
    %flag_set/vec4 8;
    %jmp/0 T_901.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_901.1, 8;
T_901.0 ; End of true expr.
    %load/vec4 v0x600000ecfa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_901.2, 9;
    %load/vec4 v0x600000ecf840_0;
    %jmp/1 T_901.3, 9;
T_901.2 ; End of true expr.
    %load/vec4 v0x600000ecf9f0_0;
    %jmp/0 T_901.3, 9;
 ; End of false expr.
    %blend;
T_901.3;
    %jmp/0 T_901.1, 8;
 ; End of false expr.
    %blend;
T_901.1;
    %store/vec4 v0x600000ecf9f0_0, 0, 1;
    %jmp T_901;
    .thread T_901;
    .scope S_0x7fab8ba26a60;
T_902 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed03f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_902.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_902.1, 8;
T_902.0 ; End of true expr.
    %load/vec4 v0x600000ed0510_0;
    %flag_set/vec4 9;
    %jmp/0 T_902.2, 9;
    %load/vec4 v0x600000ed02d0_0;
    %jmp/1 T_902.3, 9;
T_902.2 ; End of true expr.
    %load/vec4 v0x600000ed0480_0;
    %jmp/0 T_902.3, 9;
 ; End of false expr.
    %blend;
T_902.3;
    %jmp/0 T_902.1, 8;
 ; End of false expr.
    %blend;
T_902.1;
    %store/vec4 v0x600000ed0480_0, 0, 1;
    %jmp T_902;
    .thread T_902;
    .scope S_0x7fab8ba262f0;
T_903 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600000ed0e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_903.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_903.1, 8;
T_903.0 ; End of true expr.
    %load/vec4 v0x600000ed0f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_903.2, 9;
    %load/vec4 v0x600000ed0cf0_0;
    %jmp/1 T_903.3, 9;
T_903.2 ; End of true expr.
    %load/vec4 v0x600000ed0ea0_0;
    %jmp/0 T_903.3, 9;
 ; End of false expr.
    %blend;
T_903.3;
    %jmp/0 T_903.1, 8;
 ; End of false expr.
    %blend;
T_903.1;
    %store/vec4 v0x600000ed0ea0_0, 0, 1;
    %jmp T_903;
    .thread T_903;
    .scope S_0x7fab8ba36740;
T_904 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600004c6f210_0, 0, 1;
    %end;
    .thread T_904;
    .scope S_0x7fab8ba36740;
T_905 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004c6f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_905.0, 8;
    %load/vec4 v0x600004c6f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_905.2, 8;
    %vpi_call/w 22 97 "$readmemh", "emptyMemory.img", v0x600004c6f2a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600004c6f210_0, 0, 1;
T_905.2 ;
    %jmp T_905.1;
T_905.0 ;
    %load/vec4 v0x600004c6f180_0;
    %load/vec4 v0x600004c6f3c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_905.4, 8;
    %load/vec4 v0x600004c6f060_0;
    %load/vec4 v0x600004c6ef40_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x600004c6f2a0, 4, 0;
T_905.4 ;
T_905.1 ;
    %jmp T_905;
    .thread T_905;
    .scope S_0x7fab8b8ff0c0;
T_906 ;
    %vpi_call/w 6 40 "$display", "Hello world...simulation starting" {0 0 0};
    %vpi_call/w 6 41 "$display", "See verilogsim.plog and verilogsim.ptrace for output" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600004d72fd0_0, 0, 32;
    %vpi_func 6 43 "$fopen" 32, "verilogsim.ptrace" {0 0 0};
    %store/vec4 v0x600004d73180_0, 0, 32;
    %vpi_func 6 44 "$fopen" 32, "verilogsim.plog" {0 0 0};
    %store/vec4 v0x600004d730f0_0, 0, 32;
    %end;
    .thread T_906;
    .scope S_0x7fab8b8ff0c0;
T_907 ;
    %vpi_call/w 6 57 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600004d72f40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600004d73060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600004d72eb0_0, 0, 1;
    %delay 201, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600004d73060_0, 0, 1;
    %end;
    .thread T_907;
    .scope S_0x7fab8b8ff0c0;
T_908 ;
    %delay 50, 0;
    %load/vec4 v0x600004d72eb0_0;
    %inv;
    %store/vec4 v0x600004d72eb0_0, 0, 1;
    %jmp T_908;
    .thread T_908;
    .scope S_0x7fab8b8ff0c0;
T_909 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d72f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600004d72f40_0, 0, 32;
    %load/vec4 v0x600004d72f40_0;
    %cmpi/s 100000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_909.0, 5;
    %vpi_call/w 6 71 "$display", "hmm....more than 100000 cycles of simulation...error?\012" {0 0 0};
    %vpi_call/w 6 72 "$finish" {0 0 0};
T_909.0 ;
    %jmp T_909;
    .thread T_909;
    .scope S_0x7fab8b8ff0c0;
T_910 ;
    %wait E_0x6000024c2940;
    %load/vec4 v0x600004d73060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.0, 8;
    %load/vec4 v0x600004d72880_0;
    %flag_set/vec4 8;
    %jmp/1 T_910.5, 8;
    %load/vec4 v0x600004d72d00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_910.5;
    %jmp/1 T_910.4, 8;
    %load/vec4 v0x600004d72be0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_910.4;
    %jmp/0xz  T_910.2, 8;
    %load/vec4 v0x600004d72fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600004d72fd0_0, 0, 32;
T_910.2 ;
    %vpi_call/w 6 89 "$fdisplay", v0x600004d730f0_0, "SIMLOG:: Cycle %d PC: %8x I: %8x R: %d %3d %8x M: %d %d %8x %8x %8x", v0x600004d72f40_0, v0x600004d72c70_0, v0x600004d72910_0, v0x600004d72d00_0, v0x600004d72e20_0, v0x600004d72d90_0, v0x600004d72b50_0, v0x600004d72be0_0, v0x600004d729a0_0, v0x600004d72a30_0, v0x600004d72ac0_0 {0 0 0};
    %load/vec4 v0x600004d72d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.6, 8;
    %vpi_call/w 6 102 "$fdisplay", v0x600004d73180_0, "REG: %d VALUE: 0x%04x", v0x600004d72e20_0, v0x600004d72d90_0 {0 0 0};
T_910.6 ;
    %load/vec4 v0x600004d72b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.8, 8;
    %vpi_call/w 6 107 "$fdisplay", v0x600004d73180_0, "LOAD: ADDR: 0x%04x VALUE: 0x%04x", v0x600004d729a0_0, v0x600004d72ac0_0 {0 0 0};
T_910.8 ;
    %load/vec4 v0x600004d72be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.10, 8;
    %vpi_call/w 6 112 "$fdisplay", v0x600004d73180_0, "STORE: ADDR: 0x%04x VALUE: 0x%04x", v0x600004d729a0_0, v0x600004d72a30_0 {0 0 0};
T_910.10 ;
    %load/vec4 v0x600004d72880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.12, 8;
    %vpi_call/w 6 116 "$fdisplay", v0x600004d730f0_0, "SIMLOG:: Processor halted\012" {0 0 0};
    %vpi_call/w 6 117 "$fdisplay", v0x600004d730f0_0, "SIMLOG:: sim_cycles %d\012", v0x600004d72f40_0 {0 0 0};
    %vpi_call/w 6 118 "$fdisplay", v0x600004d730f0_0, "SIMLOG:: inst_count %d\012", v0x600004d72fd0_0 {0 0 0};
    %vpi_call/w 6 120 "$fclose", v0x600004d73180_0 {0 0 0};
    %vpi_call/w 6 121 "$fclose", v0x600004d730f0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call/w 6 123 "$finish" {0 0 0};
T_910.12 ;
T_910.0 ;
    %jmp T_910;
    .thread T_910;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "-";
    "RegisterFile_TB.sv";
    "RegisterFile.v";
    "Register.v";
    "project-phase2-testbench.v";
    "CPU.sv";
    "ALU.sv";
    "PADDSB.sv";
    "CLA_4bit.sv";
    "RED.sv";
    "CLA_8bit.sv";
    "ROR.sv";
    "SATADDSUB_16bit.sv";
    "Shifter.sv";
    "D_X_Flops.sv";
    "M_W_Flops.sv";
    "X_M_Flops.sv";
    "Branch.v";
    "CLA_16bit.v";
    "Control.v";
    "memory.v";
    "F_D_Flops.sv";
    "FLAG_Reg.sv";
    "Forwarding_Unit.sv";
    "Data_Hazard_Detect.sv";
    "PC.v";
