INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/RAM_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_set
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/RAM_set.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/auto_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/light_7seg_ego1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg_ego1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/manual_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manual_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/odometer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odometer
WARNING: [VRFC 10-1315] redeclaration of ansi port nums is not allowed [C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/odometer.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/semiauto_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module semiauto_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-311] analyzing module divclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/new/vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.srcs/sources_1/imports/new/dev_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulatedDevice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maystern/Desktop/SUSTech_DigitalLogic_Project_a-real-car/src/SUSTech_DigitalLogic_Project_a-real-car.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
