<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>DSP Lab Portal</title>
    <style>
        * { margin: 0; padding: 0; box-sizing: border-box; }
        body { font-family: Arial, sans-serif; background: #f0f2f5; }
        
        .main-container {
            max-width: 1200px;
            margin: 0 auto;
            padding: 20px;
        }
        
        .header {
            background: #667eea;
            color: white;
            padding: 20px;
            text-align: center;
            border-radius: 10px;
            margin-bottom: 20px;
        }
        

        
        .sections-nav {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
            gap: 15px;
            margin-bottom: 30px;
        }
        
        .section-btn {
            padding: 15px;
            background: #f8f9fa;
            border: 2px solid #dee2e6;
            border-radius: 8px;
            cursor: pointer;
            text-align: center;
            font-weight: bold;
            transition: all 0.3s;
        }
        
        .section-btn:hover { background: #e9ecef; border-color: #667eea; }
        .section-btn.active { background: #667eea; color: white; }
        
        .section-content {
            display: none;
            background: white;
            padding: 30px;
            border-radius: 10px;
            box-shadow: 0 5px 15px rgba(0,0,0,0.1);
            line-height: 1.6;
        }
        
        .section-content.active { display: block; }
        
        .section-content h3 { color: #667eea; margin-bottom: 20px; }
        .section-content h4 { color: #333; margin: 20px 0 10px 0; }
        .section-content pre { background: #f8f9fa; padding: 15px; border-radius: 5px; overflow-x: auto; }
        .section-content code { background: #f8f9fa; padding: 2px 5px; border-radius: 3px; }
    </style>
</head>
<body>
    <div id="mainContainer" class="main-container">
        
        <div class="header">
            <h1>VLSI Laboratory Portal</h1>
            <p>Digital Signal Processing Experiments</p>
        </div>

        <div class="sections-nav">
            <div class="section-btn active" onclick="showSection(1)">Section 1: 4-BIT ARITHMETIC AND LOGIC UNIT</div>
            <div class="section-btn" onclick="showSection(2)">Section 2: 4-BIT PARALLEL ADDER CIRCUIT</div>
            <div class="section-btn" onclick="showSection(3)">Section 3: 4-BIT ARRAY MULTIPLIER</div>
            <div class="section-btn" onclick="showSection(4)">Section 4: ONE – BIT STORAGE DEVICE: FLIP FLOPS</div>
            <div class="section-btn" onclick="showSection(5)">Section 5: IMPLEMENTATION OF 4X1 MULTIPLEXER</div>
            <div class="section-btn" onclick="showSection(6)">Section 6: 4-BIT SYNCHRONOUS COUNTER</div>
            <div class="section-btn" onclick="showSection(7)">Section 7: SHIFT REGISTERS</div>

        </div>

        <div id="section1" class="section-content active">
            <h3>4-BIT ARITHMETIC AND LOGIC UNIT</h3>
            <p><strong>Date:</strong></p>
            <p><strong>Aim:</strong></p>
            
            <h4>VHDL Code for 4-bit ALU:</h4>
            <pre><code>library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity alu is
Port ( inp_a : in signed (3 downto 0);
       inp_b: in signed (3 downto 0);
       sel: in STD_LOGIC_VECTOR (2 downto 0);
       out_alu: out signed (3 downto 0));
end alu;

architecture Behavioral of alu is
begin
process(inp_a, inp_b, sel)
begin
case sel is
    when "000" => out_alu<= inp_a + inp_b; -- addition
    when "001" => out_alu<= inp_a - inp_b; -- subtraction
    when "010" => out_alu<= inp_a - 1; -- sub 1
    when "011" => out_alu<= inp_a + 1; -- add 1
    when "100" => out_alu<= inp_a and inp_b; --AND gate
    when "101" => out_alu<= inp_a or inp_b; --OR gate
    when "110" => out_alu<= not inp_a; --NOT gate
    when "111" => out_alu<= inp_a xor inp_b; --XOR gate
    when others => NULL;
end case;
end process;
end Behavioral;</code></pre>
        </div>

        <div id="section2" class="section-content">
            <h3>4-BIT PARALLEL ADDER CIRCUIT</h3>
            
            <pre><code>library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Ripple_Adder is
Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
       B : in STD_LOGIC_VECTOR (3 downto 0);
       Cin : in STD_LOGIC;
       S : out STD_LOGIC_VECTOR (3 downto 0);
       Cout : out STD_LOGIC);
end Ripple_Adder;

architecture Behavioral of Ripple_Adder is
-- Full Adder VHDL Code Component Decalaration
component full_adder_vhdl_code
Port ( A : in STD_LOGIC;
       B : in STD_LOGIC;
       Cin : in STD_LOGIC;
       S : out STD_LOGIC;
       Cout : out STD_LOGIC);
end component;

-- Intermediate Carry declaration
signal c1,c2,c3: STD_LOGIC;

begin
-- Port Mapping Full Adder 4 times
FA1: full_adder_vhdl_code port map( A(0), B(0), Cin, S(0), c1);
FA2: full_adder_vhdl_code port map( A(1), B(1), c1, S(1), c2);
FA3: full_adder_vhdl_code port map( A(2), B(2), c2, S(2), c3);
FA4: full_adder_vhdl_code port map( A(3), B(3), c3, S(3), Cout);
end Behavioral;</code></pre>
        </div>

        <div id="section3" class="section-content">
            <h3>4-BIT ARRAY MULTIPLIER</h3>
            
            <pre><code>library ieee;
use ieee.std_logic_1164.all;

entity andg is
port(a,b:in std_logic;
     c:out std_logic);
end andg;

architecture andg_arch of andg is
begin
c<=a and b;
end andg_arch;

--HALF ADDER SUB PROGRAM
library ieee;
use ieee.std_logic_1164.all;

entity ha is
port(a,b:in std_logic;
     s,c:out std_logic);
end ha;

architecture haa of ha is
begin
s<=a xor b;
c<=a and b;
end haa;

--FULL ADDER SUB PROGRAM
library ieee;
use ieee.std_logic_1164.all;

entity fa is
port(a,b,c:in std_logic;
     s,ca:out std_logic);
end fa;

architecture fa_arch_data of fa is
begin
s<=a xor b xor c;
ca<=(a and b) or (c and b) or (a and c) ;
end fa_arch_data;

--ARRARY MULTIPLIER
--STRUCTURAL MODELLING
library ieee;
use ieee.std_logic_1164.all;

entity am is
port(a,b:in std_logic_vector(3 downto 0);
     p:out std_logic_vector(7 downto 0));
end am;

architecture ama of am is
signal x: std_logic_vector (15 downto 0);
signal s: std_logic_vector (5 downto 0);
signal c:std_logic_vector(10 downto 0);

component andg
port(a,b: in std_logic;
     c:out std_logic);
end component;

component ha
port(a,b: in std_logic;
     s,c: out std_logic);
end component;

component fa
port(a,b,c: in std_logic;
     s,ca: out std_logic);
end component;

begin
a1: andg port map(a(0),b(0),x(0));
a2: andg port map(a(1),b(0),x(1));
a3: andg port map(a(2),b(0),x(2));
a4: andg port map(a(3),b(0),x(3));
a5: andg port map(a(0),b(1),x(4));
a6: andg port map(a(1),b(1),x(5));
a7: andg port map(a(2),b(1),x(6));
a8: andg port map(a(3),b(1),x(7));
a9: andg port map(a(0),b(2),x(8));
a10: andg port map(a(1),b(2),x(9));
a11: andg port map(a(2),b(2),x(10));
a12: andg port map(a(3),b(2),x(11));
a13: andg port map(a(0),b(3),x(12));
a14: andg port map(a(1),b(3),x(13));
a15: andg port map(a(2),b(3),x(14));
a16: andg port map(a(3),b(3),x(15));

ha1: ha port map(x(1),x(4),p(1),c(0));
fa1: fa port map(c(0),x(5),x(2),s(0),c(1));
fa2: fa port map(c(1),x(6),x(3),s(1),c(2));
ha2: ha port map(c(2),x(7),s(2),c(3));

ha3: ha port map(x(8),s(0),p(2),c(4));
fa3: fa port map(c(4),x(9),s(1),s(3),c(5));
fa4: fa port map(c(5),x(10),s(2),s(4),c(6));
fa5: fa port map(x(11),c(3),c(6),s(5),c(7));

ha4: ha port map(x(12),s(3),p(3),c(8));
fa6: fa port map(c(8),x(13),s(4),p(4),c(9));
fa7: fa port map(c(9),x(14),s(5),p(5),c(10));
fa8: fa port map(c(10),x(15),c(7),p(6),p(7));

p(0)<=x(0);
end ama;</code></pre>
        </div>

        <div id="section4" class="section-content">
            <h3>ONE – BIT STORAGE DEVICE: FLIP FLOPS</h3>
            
            <h4>D FLIP FLOP</h4>
            <pre><code>library ieee;
use ieee.std_logic_1164.all;

entity dff is
port(D,clk,s,r:in std_logic;
     q,qb:inout std_logic);
end dff;

architecture dff_arch of dff is
begin
process(s,r,D,clk)
begin
if(clk='1' and clk'event) then
    if s='1' then q<='1'; qb<='0';
    elsif r='1' then q<='0';qb<='1';
    else q<=D;qb<=not D;
    end if;
end if;
end process;
end dff_arch;</code></pre>

            <h4>JK FLIP FLOP</h4>
            <pre><code>library ieee;
use ieee.std_logic_1164.all;

entity jkff is
port(j,k,clk,s,r:in std_logic;
     q,qb:inout std_logic);
end jkff;

architecture jkff_arch of jkff is
begin
process(s,r,j,k,clk)
begin
if(clk='1' and clk'event)then
    if s='1' then q<='1';qb<='0';
    elsif r='1' then q<='0';qb<='1';
    else
        if (j='0' and k='0') then q<=q;qb<=not q;
        elsif (j='0' and k='1') then q<='0';qb<='1';
        elsif (j='1' and k='0') then q<='1';qb<='0';
        elsif (j='1' and k='1') then q<=not q;qb<=not(qb);
        end if;
    end if;
end if;
end process;
end jkff_arch;</code></pre>

            <h4>T FLIP FLOP</h4>
            <pre><code>library ieee;
use ieee.std_logic_1164.all;

entity tff is
port(t,clk,s,r:in std_logic;
     q,qb:inout std_logic);
end tff;

architecture tff_arch of tff is
begin
process(s,r,t,clk)
begin
if(clk='1' and clk'event)then
    if s='1' then q<='1';qb<='0';
    elsif r='1' then q<='0';qb<='1';
    else
        if t='0' then q<=q;qb<=not q;
        elsif t='1' then q<=not q;qb<=q;
        end if;
    end if;
end if;
end process;
end tff_arch;</code></pre> = 0:M-1
    for K = 0:M-1
        p = exp(1j*2*pi*n*K/M);
        a(n+1,K+1) = p;
    end
end
xn=(XK*a)/M; 
disp('idft output:')
disp(xn);</code></pre>
        </div>

        <div id="section5" class="section-content">
            <h3>IMPLEMENTATION OF 4X1 MULTIPLEXER</h3>
            
            <pre><code>library ieee;
use ieee.std_logic_1164.all;

entity multiplexer is
port(s1,s0,d0,d1,d2,d3 : in std_logic;
     w: out std_logic);
end multiplexer;

architecture mux1 of multiplexer is
signal sa,sb,p,q,r,s,t,u: std_logic;
begin
sa<=not(s1);
sb<= not(s0);
p<=sa and sb and d0;
q<=sa and s0 and d1;
r<=s1 and sb and d2;
s<=s1 and s0 and d3;
t<=p or q;
u<=r or s;
w<=t or u;
end mux1;</code></pre>
        </div>

        <div id="section6" class="section-content">
            <h3>4-BIT SYNCHRONOUS COUNTER</h3>
            
            <h4>PROGRAM:</h4>
            <pre><code>--UPDOWN COUNTER
library ieee;
use ieee.std_logic_1164.all;

entity updc is
port(clk,s,r,up:in std_logic;
     count,countb:inout std_logic_vector(3 downto 0));
end updc;

architecture updc_a of updc is
component notg
port(a:in std_logic;b:out std_logic);
end component;

component andg
port(a,b:in std_logic;c:out std_logic);
end component;

component org
port(a,b:in std_logic;c:out std_logic);
end component;

component jkff
port(j,k,clk,s,r:in std_logic;
     q,qb:inout std_logic);
end component;

signal upinv:std_logic;
signal a,b,o:std_logic_vector(2 downto 0);

begin
n1:notg port map(up,upinv);
J1:jkff port map('1','1',clk,s,r,count(0),countb(0));
A1:andg port map(up,count(0),a(0));
A2:andg port map(upinv,countb(0),b(0));
O1:org port map(a(0),b(0),o(0));
J2:jkff port map(o(0),o(0),clk,s,r,count(1),countb(1));
A3:andg port map(a(0),count(1),a(1));
A4:andg port map(b(0),countb(1),b(1));
O2:org port map(a(1),b(1),o(1));
J3:jkff port map(o(1),o(1),clk,s,r,count(2),countb(2));
A5:andg port map(a(1),count(2),a(2));
A6:andg port map(b(1),countb(1),b(2));
O3:org port map(a(2),b(2),o(2));
J4:jkff port map(o(2),o(2),clk,s,r,count(3),countb(3));
end updc_a;</code></pre>
        </div>

        <div id="section7" class="section-content">
            <h3>SHIFT REGISTERS</h3>
            
            <h4>PROGRAM: SISO (Serial In Serial Out)</h4>
            <pre><code>--D FLIP FLOP
library ieee;
use ieee.std_logic_1164.all;

entity dff is
port (D,clk,s,r:in std_logic;q,qb:inout std_logic);
end dff;

architecture dff_arch of dff is
begin
process(s,r,D,clk)
begin
if(clk='1' and clk'event)then
    if s='1' then q<='1';qb<='0';
    elsif r='1' then q<='0';qb<='1';
    else q<=D;qb<=not D;
    end if;
end if;
end process;
end dff_arch;

--SISO
library ieee;
use ieee.std_logic_1164.all;

entity sisosr is
port(din,clk,s,r:in std_logic;dout:inout std_logic);
end sisosr;

architecture a_siso of sisosr is
component dff
port(D,clk,s,r:in std_logic;q,qb:inout std_logic);
end component;
signal x,y,z,x1,y1,z1,db:std_logic;
begin
d1:dff port map(din,clk,s,r,x,x1);
d2:dff port map(x,clk,s,r,y,y1);
d3:dff port map(y,clk,s,r,z,z1);
d4:dff port map(z,clk,s,r,dout,db);
end a_siso;</code></pre>

            <h4>SIPO (Serial In Parallel Out)</h4>
            <pre><code>--SIPO
library ieee;
use ieee.std_logic_1164.all;

entity SIPO is
port(din,clk,s,r: in std_logic;
     op:inout std_logic_vector(3 downto 0));
end SIPO;

architecture arch_sipo of SIPO is
component dff
port(d,clk,s,r:in std_logic;
     q,qb:inout std_logic);
end component;
signal t: std_logic_vector(3 downto 0);
begin
p1: dff port map(din,clk,s,r,op(0),t(0));
p2: dff port map(op(0),clk,s,r,op(1),t(1));
p3: dff port map(op(1),clk,s,r,op(2),t(2));
p4: dff port map(op(2),clk,s,r,op(3),t(3));
end arch_sipo;</code></pre>

            <h4>PISO (Parallel In Serial Out)</h4>
            <pre><code>--PISO
library ieee;
use ieee.std_logic_1164.all;

entity PISO is
port(S_L,clk,s,r: in std_logic;
     din:in std_logic_vector(3 downto 0);
     op:inout std_logic);
end PISO;

architecture arch_PISO of PISO is
component dff
port(D,clk,s,r:in std_logic;
     q:inout std_logic);
end component;
component andg
port(a,b:in std_logic;c: out std_logic);
end component;
component org
port(a,b:in std_logic;
     c:out std_logic);
end component;
component notg
port(a:in std_logic;
     b: out std_logic);
end component;
signal t: std_logic_vector(11 downto 0);
signal x: std_logic;
begin
n1: notg port map(S_L,x);
p1: dff port map(din(0),clk,s,r,t(0));
ag1: andg port map(S_L,t(0),t(1));
ag11: andg port map(x,din(1),t(2));
o1: org port map(t(1),t(2),t(3));
p2: dff port map(t(3),clk,s,r,t(4));
ag2: andg port map(S_L,t(4),t(5));
ag22: andg port map(x,din(2),t(6));
o2: org port map(t(5),t(6),t(7));
p3:dff port map(t(7),clk,s,r,t(8));
ag3:andg port map(S_L,t(8),t(9));
ag33:andg port map(x,din(3),t(10));
o3:org port map(t(9),t(10),t(11));
p4: dff port map(t(11),clk,s,r,op);
end arch_piso;</code></pre>

            <h4>PIPO (Parallel In Parallel Out)</h4>
            <pre><code>--PIPO
library ieee;
use ieee.std_logic_1164.all;

entity PIPO is
port(clk,s,r: in std_logic;
     din:in std_logic_vector(3 downto 0);
     op:inout std_logic_vector(3 downto 0));
end PIPO;

architecture arch_Pipo of PIPO is
component dff
port(D,clk,s,r:in std_logic;
     q,qb:inout std_logic);
end component;
signal t:std_logic_vector(3 downto 0);
begin
p1: dff port map(din(0),clk,s,r,op(0),t(0));
p2: dff port map(din(1),clk,s,r,op(1),t(1));
p3: dff port map(din(2),clk,s,r,op(2),t(2));
p4: dff port map(din(3),clk,s,r,op(3),t(3));
end arch_pipo;</code></pre>
        </div>


    </div>

    <script>
        function showSection(sectionNum) {
            // Hide all sections
            for (let i = 1; i <= 7; i++) {
                document.getElementById('section' + i).classList.remove('active');
            }
            
            // Remove active class from all buttons
            document.querySelectorAll('.section-btn').forEach(btn => {
                btn.classList.remove('active');
            });
            
            // Show selected section
            document.getElementById('section' + sectionNum).classList.add('active');
            
            // Add active class to clicked button
            document.querySelectorAll('.section-btn')[sectionNum - 1].classList.add('active');
        }
    </script>
</body>
</html>