

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Thu Nov  2 17:54:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_RELU_fu_209   |export_output_buffer_c1_Pipeline_RELU   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_2_fu_224      |export_output_buffer_c1_Pipeline_2      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_RELU1_fu_241  |export_output_buffer_c1_Pipeline_RELU1  |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_4_fu_256      |export_output_buffer_c1_Pipeline_4      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_export_output_buffer_c1_Pipeline_BW_fu_273     |export_output_buffer_c1_Pipeline_BW     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_export_output_buffer_c1_Pipeline_BW2_fu_287    |export_output_buffer_c1_Pipeline_BW2    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_export_output_buffer_c1_Pipeline_BW3_fu_301    |export_output_buffer_c1_Pipeline_BW3    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |            |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT    |   100312|   100384|  12539 ~ 12548|          -|          -|     8|        no|
        | + BH       |    12536|    12544|           1567|          -|          -|     8|        no|
        |- CLEAR_BH  |    31080|    31080|            777|          -|          -|    40|        no|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    670|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     906|   1315|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1296|    -|
|Register         |        -|    -|     454|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1360|   3281|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_export_output_buffer_c1_Pipeline_2_fu_224      |export_output_buffer_c1_Pipeline_2      |        0|   0|   46|  119|    0|
    |grp_export_output_buffer_c1_Pipeline_4_fu_256      |export_output_buffer_c1_Pipeline_4      |        0|   0|   46|  119|    0|
    |grp_export_output_buffer_c1_Pipeline_BW_fu_273     |export_output_buffer_c1_Pipeline_BW     |        0|   0|   10|   77|    0|
    |grp_export_output_buffer_c1_Pipeline_BW2_fu_287    |export_output_buffer_c1_Pipeline_BW2    |        0|   0|   10|   77|    0|
    |grp_export_output_buffer_c1_Pipeline_BW3_fu_301    |export_output_buffer_c1_Pipeline_BW3    |        0|   0|   10|   77|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_209   |export_output_buffer_c1_Pipeline_RELU   |        0|   0|  392|  420|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_241  |export_output_buffer_c1_Pipeline_RELU1  |        0|   0|  392|  420|    0|
    |mul_7ns_19ns_25_1_1_U1789                          |mul_7ns_19ns_25_1_1                     |        0|   1|    0|    6|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   1|  906| 1315|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln137_1_fu_347_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln137_fu_369_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln138_fu_656_p2      |         +|   0|  0|  12|           5|           2|
    |add_ln141_1_fu_491_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln141_2_fu_530_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln141_3_fu_545_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln141_4_fu_584_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln141_5_fu_323_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln141_fu_406_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln144_1_fu_613_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln144_fu_459_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln77_1_fu_685_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln77_fu_697_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln78_1_fu_852_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln78_2_fu_791_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln78_fu_812_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln82_1_fu_821_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln82_2_fu_862_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln82_fu_762_p2       |         +|   0|  0|  13|           6|           6|
    |empty_fu_386_p2          |         +|   0|  0|  13|           6|           6|
    |sub_ln141_1_fu_574_p2    |         -|   0|  0|  27|          20|          20|
    |sub_ln141_fu_520_p2      |         -|   0|  0|  27|          20|          20|
    |sub_ln144_1_fu_634_p2    |         -|   0|  0|  20|          13|          13|
    |sub_ln144_fu_480_p2      |         -|   0|  0|  20|          13|          13|
    |sub_ln82_1_fu_842_p2     |         -|   0|  0|  20|          13|          13|
    |sub_ln82_2_fu_883_p2     |         -|   0|  0|  20|          13|          13|
    |sub_ln82_fu_784_p2       |         -|   0|  0|  20|          13|          13|
    |ap_block_state12         |       and|   0|  0|   2|           1|           1|
    |icmp_ln137_fu_341_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln138_1_fu_641_p2   |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln138_fu_449_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln77_fu_679_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln78_fu_703_p2      |      icmp|   0|  0|  12|           4|           2|
    |or_ln138_fu_603_p2       |        or|   0|  0|   4|           4|           1|
    |select_ln144_fu_426_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln77_1_fu_717_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln77_fu_709_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln82_fu_738_p3    |    select|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 670|         430|         399|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  135|         27|    1|         27|
    |bh_reg_197                                                         |    9|          2|    5|         10|
    |bout_fu_134                                                        |    9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |   43|          8|   13|        104|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |   14|          3|   13|         39|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |   43|          8|   13|        104|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1  |   14|          3|   13|         39|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |   43|          8|   13|        104|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1  |   14|          3|   13|         39|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |   43|          8|   13|        104|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |   14|          3|   13|         39|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |   43|          8|    1|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |   31|          6|   32|        192|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |   31|          6|    1|          6|
    |grp_fu_1075_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1075_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1075_p1                                                     |   14|          3|   32|         96|
    |grp_fu_1079_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1079_opcode                                                 |   14|          3|    5|         15|
    |grp_fu_1079_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1079_p1                                                     |   14|          3|   32|         96|
    |h_1_fu_138                                                         |    9|          2|    4|          8|
    |i2_blk_n_AW                                                        |    9|          2|    1|          2|
    |i2_blk_n_B                                                         |    9|          2|    1|          2|
    |indvar_flatten_fu_146                                              |    9|          2|    6|         12|
    |m_axi_i2_AWADDR                                                    |   26|          5|   64|        320|
    |m_axi_i2_AWBURST                                                   |   14|          3|    2|          6|
    |m_axi_i2_AWCACHE                                                   |   14|          3|    4|         12|
    |m_axi_i2_AWID                                                      |   14|          3|    1|          3|
    |m_axi_i2_AWLEN                                                     |   20|          4|   32|        128|
    |m_axi_i2_AWLOCK                                                    |   14|          3|    2|          6|
    |m_axi_i2_AWPROT                                                    |   14|          3|    3|          9|
    |m_axi_i2_AWQOS                                                     |   14|          3|    4|         12|
    |m_axi_i2_AWREGION                                                  |   14|          3|    4|         12|
    |m_axi_i2_AWSIZE                                                    |   14|          3|    3|          9|
    |m_axi_i2_AWUSER                                                    |   14|          3|    1|          3|
    |m_axi_i2_AWVALID                                                   |   20|          4|    1|          4|
    |m_axi_i2_BREADY                                                    |   20|          4|    1|          4|
    |m_axi_i2_WDATA                                                     |   14|          3|   32|         96|
    |m_axi_i2_WID                                                       |   14|          3|    1|          3|
    |m_axi_i2_WLAST                                                     |   14|          3|    1|          3|
    |m_axi_i2_WSTRB                                                     |   14|          3|    4|         12|
    |m_axi_i2_WUSER                                                     |   14|          3|    1|          3|
    |m_axi_i2_WVALID                                                    |   14|          3|    1|          3|
    |o_fu_142                                                           |    9|          2|    4|          8|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1296|        260|  567|       2538|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln137_1_reg_925                                             |   4|   0|    4|          0|
    |add_ln138_reg_1028                                              |   5|   0|    5|          0|
    |add_ln141_4_reg_1003                                            |  64|   0|   64|          0|
    |add_ln141_reg_948                                               |  64|   0|   64|          0|
    |ap_CS_fsm                                                       |  26|   0|   26|          0|
    |bh_reg_197                                                      |   5|   0|    5|          0|
    |bout_fu_134                                                     |   4|   0|    4|          0|
    |empty_54_reg_981                                                |  32|   0|   32|          0|
    |grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start_reg      |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start_reg      |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start_reg    |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start_reg    |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start_reg     |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start_reg   |   1|   0|    1|          0|
    |h_1_fu_138                                                      |   4|   0|    4|          0|
    |icmp_ln138_reg_987                                              |   1|   0|    1|          0|
    |indvar_flatten_fu_146                                           |   6|   0|    6|          0|
    |o_fu_142                                                        |   4|   0|    4|          0|
    |select_ln77_reg_1041                                            |   4|   0|    4|          0|
    |sub_ln144_1_reg_1013                                            |  13|   0|   13|          0|
    |sub_ln144_reg_991                                               |  13|   0|   13|          0|
    |sub_ln82_1_reg_1065                                             |  13|   0|   13|          0|
    |sub_ln82_2_reg_1070                                             |  13|   0|   13|          0|
    |sub_ln82_reg_1060                                               |  13|   0|   13|          0|
    |tmp_reg_938                                                     |   1|   0|    1|          0|
    |trunc_ln137_reg_930                                             |   2|   0|    2|          0|
    |trunc_ln151_1_reg_1022                                          |  62|   0|   62|          0|
    |trunc_ln1_reg_997                                               |  62|   0|   62|          0|
    |trunc_ln77_reg_1047                                             |   2|   0|    2|          0|
    |zext_ln137_1_reg_912                                            |   6|   0|    7|          1|
    |zext_ln137_5_reg_975                                            |   4|   0|    6|          2|
    |zext_ln137_reg_907                                              |   8|   0|    9|          1|
    |zext_ln141_1_reg_917                                            |   8|   0|    9|          1|
    |zext_ln78_reg_1054                                              |   4|   0|    6|          2|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 454|   0|  461|          7|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16727_p_din0                                                |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16727_p_din1                                                |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16727_p_opcode                                              |  out|    2|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16727_p_dout0                                               |   in|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16727_p_ce                                                  |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16759_p_din0                                                |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16759_p_din1                                                |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16759_p_opcode                                              |  out|    5|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16759_p_dout0                                               |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_16759_p_ce                                                  |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|m_axi_i2_AWVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WVALID                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WREADY                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WDATA                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WSTRB                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WLAST                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WID                                                       |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WUSER                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RDATA                                                     |   in|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RLAST                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|output_ftmap                                                       |   in|   64|     ap_none|                                              output_ftmap|        scalar|
|conv1_biases_address0                                              |  out|    6|   ap_memory|                                              conv1_biases|         array|
|conv1_biases_ce0                                                   |  out|    1|   ap_memory|                                              conv1_biases|         array|
|conv1_biases_q0                                                    |   in|   32|   ap_memory|                                              conv1_biases|         array|
|out_r                                                              |   in|    6|     ap_none|                                                     out_r|        scalar|
|h                                                                  |   in|    8|     ap_none|                                                         h|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   13|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   13|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 21 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 27 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 28 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 29 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_34, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_3, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %h_read" [src/conv1.cpp:137]   --->   Operation 33 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i6 %out_read" [src/conv1.cpp:137]   --->   Operation 34 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln141_5 = add i8 %h_read, i8 1" [src/conv1.cpp:141]   --->   Operation 35 'add' 'add_ln141_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i8 %add_ln141_5" [src/conv1.cpp:141]   --->   Operation 36 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln137 = store i4 0, i4 %bout" [src/conv1.cpp:137]   --->   Operation 37 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln137 = br void %BH" [src/conv1.cpp:137]   --->   Operation 38 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout" [src/conv1.cpp:144]   --->   Operation 39 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln137 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:137]   --->   Operation 40 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln137_1 = add i4 %bout_1, i4 1" [src/conv1.cpp:137]   --->   Operation 41 'add' 'add_ln137_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %BH.split, void %BW.i.preheader" [src/conv1.cpp:137]   --->   Operation 42 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 43 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln137_1 = trunc i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 44 'trunc' 'trunc_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 45 'zext' 'zext_ln137_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i3 %trunc_ln137_1" [src/conv1.cpp:137]   --->   Operation 46 'zext' 'zext_ln137_3' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln137 = add i7 %zext_ln137_2, i7 %zext_ln137_1" [src/conv1.cpp:137]   --->   Operation 47 'add' 'add_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i7 %add_ln137" [src/conv1.cpp:137]   --->   Operation 48 'zext' 'zext_ln137_4' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %bout_1, i32 2" [src/conv1.cpp:144]   --->   Operation 49 'bitselect' 'tmp' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%empty = add i6 %zext_ln137_3, i6 %out_read" [src/conv1.cpp:137]   --->   Operation 50 'add' 'empty' <Predicate = (!icmp_ln137)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [src/conv1.cpp:137]   --->   Operation 51 'zext' 'p_cast' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast" [src/conv1.cpp:137]   --->   Operation 52 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:137]   --->   Operation 53 'load' 'conv1_biases_load' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 54 [1/1] (2.49ns)   --->   "%mul_ln141 = mul i25 %zext_ln137_4, i25 260100" [src/conv1.cpp:141]   --->   Operation 54 'mul' 'mul_ln141' <Predicate = (!icmp_ln137)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i25 %mul_ln141" [src/conv1.cpp:141]   --->   Operation 55 'zext' 'zext_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.08ns)   --->   "%add_ln141 = add i64 %zext_ln141, i64 %output_ftmap_read" [src/conv1.cpp:141]   --->   Operation 56 'add' 'add_ln141' <Predicate = (!icmp_ln137)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 57 'alloca' 'h_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 58 'alloca' 'o' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 59 'alloca' 'indvar_flatten' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln77 = store i6 0, i6 %indvar_flatten" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 60 'store' 'store_ln77' <Predicate = (icmp_ln137)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 0, i4 %o" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 61 'store' 'store_ln77' <Predicate = (icmp_ln137)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 0, i4 %h_1" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 62 'store' 'store_ln77' <Predicate = (icmp_ln137)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln77 = br void %BW.i" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 63 'br' 'br_ln77' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:137]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:137]   --->   Operation 65 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.17ns)   --->   "%select_ln144 = select i1 %tmp, i4 15, i4 0" [src/conv1.cpp:144]   --->   Operation 66 'select' 'select_ln144' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %select_ln144" [src/conv1.cpp:144]   --->   Operation 67 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln137_5 = zext i5 %tmp_9" [src/conv1.cpp:137]   --->   Operation 68 'zext' 'zext_ln137_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:137]   --->   Operation 69 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_54 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:137]   --->   Operation 70 'bitcast' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln138 = br void %RELU.0" [src/conv1.cpp:138]   --->   Operation 71 'br' 'br_ln138' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln138, void %for.body8.1.preheader, i5 0, void %BH.split" [src/conv1.cpp:138]   --->   Operation 72 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.78ns)   --->   "%icmp_ln138 = icmp_ult  i5 %bh, i5 15" [src/conv1.cpp:138]   --->   Operation 73 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:138]   --->   Operation 74 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i5 %bh" [src/conv1.cpp:144]   --->   Operation 75 'zext' 'zext_ln144' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln144 = add i6 %zext_ln137_5, i6 %zext_ln144" [src/conv1.cpp:144]   --->   Operation 76 'add' 'add_ln144' <Predicate = (icmp_ln138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln144_3 = zext i6 %add_ln144" [src/conv1.cpp:144]   --->   Operation 77 'zext' 'zext_ln144_3' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i6 %add_ln144" [src/conv1.cpp:144]   --->   Operation 78 'trunc' 'trunc_ln144' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln144, i8 0" [src/conv1.cpp:144]   --->   Operation 79 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.82ns)   --->   "%sub_ln144 = sub i13 %p_shl, i13 %zext_ln144_3" [src/conv1.cpp:144]   --->   Operation 80 'sub' 'sub_ln144' <Predicate = (icmp_ln138)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i5 %bh" [src/conv1.cpp:138]   --->   Operation 81 'zext' 'zext_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.05ns)   --->   "%call_ln144 = call void @export_output_buffer_c1_Pipeline_RELU, i13 %sub_ln144, i2 %trunc_ln137, i32 %empty_54, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:144]   --->   Operation 82 'call' 'call_ln144' <Predicate = (icmp_ln138)> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln141_1 = add i9 %zext_ln138, i9 %zext_ln137" [src/conv1.cpp:141]   --->   Operation 83 'add' 'add_ln141_1' <Predicate = (icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln141_1, i10 0" [src/conv1.cpp:141]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i19 %shl_ln" [src/conv1.cpp:141]   --->   Operation 85 'zext' 'zext_ln141_2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln141_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln141_1, i2 0" [src/conv1.cpp:141]   --->   Operation 86 'bitconcatenate' 'shl_ln141_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i11 %shl_ln141_1" [src/conv1.cpp:141]   --->   Operation 87 'zext' 'zext_ln141_3' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.88ns)   --->   "%sub_ln141 = sub i20 %zext_ln141_2, i20 %zext_ln141_3" [src/conv1.cpp:141]   --->   Operation 88 'sub' 'sub_ln141' <Predicate = (icmp_ln138)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i20 %sub_ln141" [src/conv1.cpp:141]   --->   Operation 89 'sext' 'sext_ln141' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.08ns)   --->   "%add_ln141_2 = add i64 %sext_ln141, i64 %add_ln141" [src/conv1.cpp:141]   --->   Operation 90 'add' 'add_ln141_2' <Predicate = (icmp_ln138)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141_2, i32 2, i32 63" [src/conv1.cpp:151]   --->   Operation 91 'partselect' 'trunc_ln1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln141_3 = add i9 %zext_ln141_1, i9 %zext_ln138" [src/conv1.cpp:141]   --->   Operation 92 'add' 'add_ln141_3' <Predicate = (icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln141_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln141_3, i10 0" [src/conv1.cpp:141]   --->   Operation 93 'bitconcatenate' 'shl_ln141_2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i19 %shl_ln141_2" [src/conv1.cpp:141]   --->   Operation 94 'zext' 'zext_ln141_4' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln141_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln141_3, i2 0" [src/conv1.cpp:141]   --->   Operation 95 'bitconcatenate' 'shl_ln141_3' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i11 %shl_ln141_3" [src/conv1.cpp:141]   --->   Operation 96 'zext' 'zext_ln141_5' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.88ns)   --->   "%sub_ln141_1 = sub i20 %zext_ln141_4, i20 %zext_ln141_5" [src/conv1.cpp:141]   --->   Operation 97 'sub' 'sub_ln141_1' <Predicate = (icmp_ln138)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i20 %sub_ln141_1" [src/conv1.cpp:141]   --->   Operation 98 'sext' 'sext_ln141_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln141_4 = add i64 %sext_ln141_1, i64 %add_ln141" [src/conv1.cpp:141]   --->   Operation 99 'add' 'add_ln141_4' <Predicate = (icmp_ln138)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln144 = call void @export_output_buffer_c1_Pipeline_RELU, i13 %sub_ln144, i2 %trunc_ln137, i32 %empty_54, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:144]   --->   Operation 100 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i62 %trunc_ln1" [src/conv1.cpp:151]   --->   Operation 101 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln151" [src/conv1.cpp:151]   --->   Operation 102 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr, i32 255" [src/conv1.cpp:151]   --->   Operation 103 'writereq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.05>
ST_6 : Operation 104 [2/2] (2.05ns)   --->   "%call_ln151 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i13 %sub_ln144, i2 %trunc_ln137, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151]   --->   Operation 104 'call' 'call_ln151' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln151 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i13 %sub_ln144, i2 %trunc_ln137, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151]   --->   Operation 105 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [5/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:138]   --->   Operation 106 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [4/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:138]   --->   Operation 107 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 108 [3/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:138]   --->   Operation 108 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [2/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:138]   --->   Operation 109 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i5 %bh" [src/conv1.cpp:138]   --->   Operation 110 'trunc' 'trunc_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:138]   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:138]   --->   Operation 112 'specloopname' 'specloopname_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 113 [1/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:138]   --->   Operation 113 'writeresp' 'empty_56' <Predicate = (icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln138 = or i4 %trunc_ln138, i4 1" [src/conv1.cpp:138]   --->   Operation 114 'or' 'or_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln144_4 = zext i4 %or_ln138" [src/conv1.cpp:144]   --->   Operation 115 'zext' 'zext_ln144_4' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln144_1 = add i6 %zext_ln137_5, i6 %zext_ln144_4" [src/conv1.cpp:144]   --->   Operation 116 'add' 'add_ln144_1' <Predicate = (icmp_ln138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln144_5 = zext i6 %add_ln144_1" [src/conv1.cpp:144]   --->   Operation 117 'zext' 'zext_ln144_5' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i6 %add_ln144_1" [src/conv1.cpp:144]   --->   Operation 118 'trunc' 'trunc_ln144_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln144_1, i8 0" [src/conv1.cpp:144]   --->   Operation 119 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.82ns)   --->   "%sub_ln144_1 = sub i13 %p_shl2, i13 %zext_ln144_5" [src/conv1.cpp:144]   --->   Operation 120 'sub' 'sub_ln144_1' <Predicate = (icmp_ln138)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.79ns)   --->   "%icmp_ln138_1 = icmp_eq  i4 %or_ln138, i4 15" [src/conv1.cpp:138]   --->   Operation 121 'icmp' 'icmp_ln138_1' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138_1, void %for.body8.1.preheader, void %for.inc48" [src/conv1.cpp:138]   --->   Operation 122 'br' 'br_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 123 [2/2] (2.05ns)   --->   "%call_ln144 = call void @export_output_buffer_c1_Pipeline_RELU1, i13 %sub_ln144_1, i2 %trunc_ln137, i32 %empty_54, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:144]   --->   Operation 123 'call' 'call_ln144' <Predicate = (icmp_ln138 & !icmp_ln138_1)> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141_4, i32 2, i32 63" [src/conv1.cpp:151]   --->   Operation 124 'partselect' 'trunc_ln151_1' <Predicate = (icmp_ln138 & !icmp_ln138_1)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln138 = add i5 %bh, i5 2" [src/conv1.cpp:138]   --->   Operation 125 'add' 'add_ln138' <Predicate = (icmp_ln138 & !icmp_ln138_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln137 = store i4 %add_ln137_1, i4 %bout" [src/conv1.cpp:137]   --->   Operation 126 'store' 'store_ln137' <Predicate = (icmp_ln138_1) | (!icmp_ln138)> <Delay = 0.42>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln137 = br void %BH" [src/conv1.cpp:137]   --->   Operation 127 'br' 'br_ln137' <Predicate = (icmp_ln138_1) | (!icmp_ln138)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln144 = call void @export_output_buffer_c1_Pipeline_RELU1, i13 %sub_ln144_1, i2 %trunc_ln137, i32 %empty_54, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:144]   --->   Operation 128 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i62 %trunc_ln151_1" [src/conv1.cpp:151]   --->   Operation 129 'sext' 'sext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln151_1" [src/conv1.cpp:151]   --->   Operation 130 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (7.30ns)   --->   "%empty_57 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr_1, i32 255" [src/conv1.cpp:151]   --->   Operation 131 'writereq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.05>
ST_14 : Operation 132 [2/2] (2.05ns)   --->   "%call_ln151 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln151_1, i13 %sub_ln144_1, i2 %trunc_ln137, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151]   --->   Operation 132 'call' 'call_ln151' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln151 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln151_1, i13 %sub_ln144_1, i2 %trunc_ln137, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151]   --->   Operation 133 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 134 [5/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 134 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 135 [4/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 135 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 136 [3/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 136 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 137 [2/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 137 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 138 [1/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 138 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln138 = br void %RELU.0" [src/conv1.cpp:138]   --->   Operation 139 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 5.03>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 140 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.78ns)   --->   "%icmp_ln77 = icmp_eq  i6 %indvar_flatten_load, i6 40" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 141 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln77_1 = add i6 %indvar_flatten_load, i6 1" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 142 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc16.i, void %_Z15clear_buffer_c1PA15_A255_f.exit" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 143 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%h_1_load = load i4 %h_1" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 144 'load' 'h_1_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%o_load = load i4 %o" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 145 'load' 'o_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.79ns)   --->   "%add_ln77 = add i4 %o_load, i4 1" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 146 'add' 'add_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.79ns)   --->   "%icmp_ln78 = icmp_eq  i4 %h_1_load, i4 15" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 147 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.39ns)   --->   "%select_ln77 = select i1 %icmp_ln78, i4 0, i4 %h_1_load" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 148 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (0.39ns)   --->   "%select_ln77_1 = select i1 %icmp_ln78, i4 %add_ln77, i4 %o_load" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 149 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i4 %select_ln77_1" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 150 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln77_1, i32 2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 151 'bitselect' 'tmp_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.17ns)   --->   "%select_ln82 = select i1 %tmp_2, i4 15, i4 0" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 152 'select' 'select_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %select_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 153 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %tmp_s" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 154 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %select_ln77" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 155 'zext' 'zext_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.78ns)   --->   "%add_ln82 = add i6 %zext_ln78, i6 %zext_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 156 'add' 'add_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln82_4 = zext i6 %add_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 157 'zext' 'zext_ln82_4' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i6 %add_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 158 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln82, i8 0" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 159 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.82ns)   --->   "%sub_ln82 = sub i13 %p_shl3, i13 %zext_ln82_4" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 160 'sub' 'sub_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [2/2] (2.05ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW, i13 %sub_ln82, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 161 'call' 'call_ln82' <Predicate = (!icmp_ln77)> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 162 [1/1] (0.79ns)   --->   "%add_ln78_2 = add i4 %select_ln77, i4 3" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 162 'add' 'add_ln78_2' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln78 = store i6 %add_ln77_1, i6 %indvar_flatten" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 163 'store' 'store_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_21 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln78 = store i4 %select_ln77_1, i4 %o" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 164 'store' 'store_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_21 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln78 = store i4 %add_ln78_2, i4 %h_1" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 165 'store' 'store_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [src/conv1.cpp:155]   --->   Operation 166 'ret' 'ret_ln155' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.00>
ST_22 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW, i13 %sub_ln82, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 167 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 4.46>
ST_23 : Operation 168 [1/1] (0.79ns)   --->   "%add_ln78 = add i4 %select_ln77, i4 1" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 168 'add' 'add_ln78' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln82_5 = zext i4 %add_ln78" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 169 'zext' 'zext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.78ns)   --->   "%add_ln82_1 = add i6 %zext_ln78, i6 %zext_ln82_5" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 170 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln82_6 = zext i6 %add_ln82_1" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 171 'zext' 'zext_ln82_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i6 %add_ln82_1" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 172 'trunc' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln82_1, i8 0" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 173 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.82ns)   --->   "%sub_ln82_1 = sub i13 %p_shl4, i13 %zext_ln82_6" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 174 'sub' 'sub_ln82_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 175 [2/2] (2.05ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW2, i13 %sub_ln82_1, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 175 'call' 'call_ln82' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW2, i13 %sub_ln82_1, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 176 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 4.46>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i4 %select_ln77" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 177 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.79ns)   --->   "%add_ln78_1 = add i5 %zext_ln78_1, i5 2" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 178 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln82_7 = zext i5 %add_ln78_1" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 179 'zext' 'zext_ln82_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.78ns)   --->   "%add_ln82_2 = add i6 %zext_ln78, i6 %zext_ln82_7" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 180 'add' 'add_ln82_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln82_8 = zext i6 %add_ln82_2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 181 'zext' 'zext_ln82_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = trunc i6 %add_ln82_2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 182 'trunc' 'trunc_ln82_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln82_2, i8 0" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 183 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.82ns)   --->   "%sub_ln82_2 = sub i13 %p_shl5, i13 %zext_ln82_8" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 184 'sub' 'sub_ln82_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [2/2] (2.05ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW3, i13 %sub_ln82_2, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 185 'call' 'call_ln82' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_str"   --->   Operation 186 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 188 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW3, i13 %sub_ln82_2, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 189 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln78 = br void %BW.i" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 190 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bout                    (alloca           ) [ 011111111111111111111000000]
h_read                  (read             ) [ 000000000000000000000000000]
out_read                (read             ) [ 001111111111111111111000000]
output_ftmap_read       (read             ) [ 001111111111111111111000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
zext_ln137              (zext             ) [ 001111111111111111111000000]
zext_ln137_1            (zext             ) [ 001111111111111111111000000]
add_ln141_5             (add              ) [ 000000000000000000000000000]
zext_ln141_1            (zext             ) [ 001111111111111111111000000]
store_ln137             (store            ) [ 000000000000000000000000000]
br_ln137                (br               ) [ 000000000000000000000000000]
bout_1                  (load             ) [ 000000000000000000000000000]
icmp_ln137              (icmp             ) [ 001111111111111111111000000]
add_ln137_1             (add              ) [ 000111111111111111111000000]
br_ln137                (br               ) [ 000000000000000000000000000]
trunc_ln137             (trunc            ) [ 000111111111111111111000000]
trunc_ln137_1           (trunc            ) [ 000000000000000000000000000]
zext_ln137_2            (zext             ) [ 000000000000000000000000000]
zext_ln137_3            (zext             ) [ 000000000000000000000000000]
add_ln137               (add              ) [ 000000000000000000000000000]
zext_ln137_4            (zext             ) [ 000000000000000000000000000]
tmp                     (bitselect        ) [ 000100000000000000000000000]
empty                   (add              ) [ 000000000000000000000000000]
p_cast                  (zext             ) [ 000000000000000000000000000]
conv1_biases_addr       (getelementptr    ) [ 000100000000000000000000000]
mul_ln141               (mul              ) [ 000000000000000000000000000]
zext_ln141              (zext             ) [ 000000000000000000000000000]
add_ln141               (add              ) [ 000111111111111111111000000]
h_1                     (alloca           ) [ 001111111111111111111111111]
o                       (alloca           ) [ 001111111111111111111111111]
indvar_flatten          (alloca           ) [ 001111111111111111111111111]
store_ln77              (store            ) [ 000000000000000000000000000]
store_ln77              (store            ) [ 000000000000000000000000000]
store_ln77              (store            ) [ 000000000000000000000000000]
br_ln77                 (br               ) [ 000000000000000000000000000]
speclooptripcount_ln137 (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln137      (specloopname     ) [ 000000000000000000000000000]
select_ln144            (select           ) [ 000000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln137_5            (zext             ) [ 000011111111111111111000000]
conv1_biases_load       (load             ) [ 000000000000000000000000000]
empty_54                (bitcast          ) [ 000011111111111111111000000]
br_ln138                (br               ) [ 001111111111111111111000000]
bh                      (phi              ) [ 000011111111100000000000000]
icmp_ln138              (icmp             ) [ 001111111111111111111000000]
br_ln138                (br               ) [ 000000000000000000000000000]
zext_ln144              (zext             ) [ 000000000000000000000000000]
add_ln144               (add              ) [ 000000000000000000000000000]
zext_ln144_3            (zext             ) [ 000000000000000000000000000]
trunc_ln144             (trunc            ) [ 000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln144               (sub              ) [ 000001110000000000000000000]
zext_ln138              (zext             ) [ 000000000000000000000000000]
add_ln141_1             (add              ) [ 000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln141_2            (zext             ) [ 000000000000000000000000000]
shl_ln141_1             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln141_3            (zext             ) [ 000000000000000000000000000]
sub_ln141               (sub              ) [ 000000000000000000000000000]
sext_ln141              (sext             ) [ 000000000000000000000000000]
add_ln141_2             (add              ) [ 000000000000000000000000000]
trunc_ln1               (partselect       ) [ 000001110000000000000000000]
add_ln141_3             (add              ) [ 000000000000000000000000000]
shl_ln141_2             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln141_4            (zext             ) [ 000000000000000000000000000]
shl_ln141_3             (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln141_5            (zext             ) [ 000000000000000000000000000]
sub_ln141_1             (sub              ) [ 000000000000000000000000000]
sext_ln141_1            (sext             ) [ 000000000000000000000000000]
add_ln141_4             (add              ) [ 000001111111100000000000000]
call_ln144              (call             ) [ 000000000000000000000000000]
sext_ln151              (sext             ) [ 000000000000000000000000000]
i2_addr                 (getelementptr    ) [ 001110111111111111111000000]
empty_55                (writereq         ) [ 000000000000000000000000000]
call_ln151              (call             ) [ 000000000000000000000000000]
trunc_ln138             (trunc            ) [ 000000000000000000000000000]
speclooptripcount_ln138 (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln138      (specloopname     ) [ 000000000000000000000000000]
empty_56                (writeresp        ) [ 000000000000000000000000000]
or_ln138                (or               ) [ 000000000000000000000000000]
zext_ln144_4            (zext             ) [ 000000000000000000000000000]
add_ln144_1             (add              ) [ 000000000000000000000000000]
zext_ln144_5            (zext             ) [ 000000000000000000000000000]
trunc_ln144_1           (trunc            ) [ 000000000000000000000000000]
p_shl2                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln144_1             (sub              ) [ 000000000000011100000000000]
icmp_ln138_1            (icmp             ) [ 001111111111111111111000000]
br_ln138                (br               ) [ 000000000000000000000000000]
trunc_ln151_1           (partselect       ) [ 000000000000011100000000000]
add_ln138               (add              ) [ 001110000000011111111000000]
store_ln137             (store            ) [ 000000000000000000000000000]
br_ln137                (br               ) [ 000000000000000000000000000]
call_ln144              (call             ) [ 000000000000000000000000000]
sext_ln151_1            (sext             ) [ 000000000000000000000000000]
i2_addr_1               (getelementptr    ) [ 000000000000001111111000000]
empty_57                (writereq         ) [ 000000000000000000000000000]
call_ln151              (call             ) [ 000000000000000000000000000]
empty_58                (writeresp        ) [ 000000000000000000000000000]
br_ln138                (br               ) [ 001111111111111111111000000]
indvar_flatten_load     (load             ) [ 000000000000000000000000000]
icmp_ln77               (icmp             ) [ 000000000000000000000111111]
add_ln77_1              (add              ) [ 000000000000000000000000000]
br_ln77                 (br               ) [ 000000000000000000000000000]
h_1_load                (load             ) [ 000000000000000000000000000]
o_load                  (load             ) [ 000000000000000000000000000]
add_ln77                (add              ) [ 000000000000000000000000000]
icmp_ln78               (icmp             ) [ 000000000000000000000000000]
select_ln77             (select           ) [ 000000000000000000000011110]
select_ln77_1           (select           ) [ 000000000000000000000000000]
trunc_ln77              (trunc            ) [ 000000000000000000000011111]
tmp_2                   (bitselect        ) [ 000000000000000000000000000]
select_ln82             (select           ) [ 000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln78               (zext             ) [ 000000000000000000000011110]
zext_ln82               (zext             ) [ 000000000000000000000000000]
add_ln82                (add              ) [ 000000000000000000000000000]
zext_ln82_4             (zext             ) [ 000000000000000000000000000]
trunc_ln82              (trunc            ) [ 000000000000000000000000000]
p_shl3                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln82                (sub              ) [ 000000000000000000000010000]
add_ln78_2              (add              ) [ 000000000000000000000000000]
store_ln78              (store            ) [ 000000000000000000000000000]
store_ln78              (store            ) [ 000000000000000000000000000]
store_ln78              (store            ) [ 000000000000000000000000000]
ret_ln155               (ret              ) [ 000000000000000000000000000]
call_ln82               (call             ) [ 000000000000000000000000000]
add_ln78                (add              ) [ 000000000000000000000000000]
zext_ln82_5             (zext             ) [ 000000000000000000000000000]
add_ln82_1              (add              ) [ 000000000000000000000000000]
zext_ln82_6             (zext             ) [ 000000000000000000000000000]
trunc_ln82_1            (trunc            ) [ 000000000000000000000000000]
p_shl4                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln82_1              (sub              ) [ 000000000000000000000000100]
call_ln82               (call             ) [ 000000000000000000000000000]
zext_ln78_1             (zext             ) [ 000000000000000000000000000]
add_ln78_1              (add              ) [ 000000000000000000000000000]
zext_ln82_7             (zext             ) [ 000000000000000000000000000]
add_ln82_2              (add              ) [ 000000000000000000000000000]
zext_ln82_8             (zext             ) [ 000000000000000000000000000]
trunc_ln82_2            (trunc            ) [ 000000000000000000000000000]
p_shl5                  (bitconcatenate   ) [ 000000000000000000000000000]
sub_ln82_2              (sub              ) [ 000000000000000000000000001]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln78       (specloopname     ) [ 000000000000000000000000000]
call_ln82               (call             ) [ 000000000000000000000000000]
br_ln78                 (br               ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_BW3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CLEAR_BH_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="bout_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="h_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="o_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="h_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="out_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_ftmap_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_writeresp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_55/5 empty_56/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_writeresp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="9" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_57/13 empty_58/16 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv1_biases_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="bh_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="bh_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="13" slack="0"/>
<pin id="212" dir="0" index="2" bw="2" slack="2"/>
<pin id="213" dir="0" index="3" bw="32" slack="1"/>
<pin id="214" dir="0" index="4" bw="32" slack="0"/>
<pin id="215" dir="0" index="5" bw="32" slack="0"/>
<pin id="216" dir="0" index="6" bw="32" slack="0"/>
<pin id="217" dir="0" index="7" bw="32" slack="0"/>
<pin id="218" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln144/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_export_output_buffer_c1_Pipeline_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="62" slack="2"/>
<pin id="228" dir="0" index="3" bw="13" slack="2"/>
<pin id="229" dir="0" index="4" bw="2" slack="4"/>
<pin id="230" dir="0" index="5" bw="32" slack="0"/>
<pin id="231" dir="0" index="6" bw="32" slack="0"/>
<pin id="232" dir="0" index="7" bw="32" slack="0"/>
<pin id="233" dir="0" index="8" bw="32" slack="0"/>
<pin id="234" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln151/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="13" slack="0"/>
<pin id="244" dir="0" index="2" bw="2" slack="10"/>
<pin id="245" dir="0" index="3" bw="32" slack="9"/>
<pin id="246" dir="0" index="4" bw="32" slack="0"/>
<pin id="247" dir="0" index="5" bw="32" slack="0"/>
<pin id="248" dir="0" index="6" bw="32" slack="0"/>
<pin id="249" dir="0" index="7" bw="32" slack="0"/>
<pin id="250" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln144/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_export_output_buffer_c1_Pipeline_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="62" slack="2"/>
<pin id="260" dir="0" index="3" bw="13" slack="2"/>
<pin id="261" dir="0" index="4" bw="2" slack="12"/>
<pin id="262" dir="0" index="5" bw="32" slack="0"/>
<pin id="263" dir="0" index="6" bw="32" slack="0"/>
<pin id="264" dir="0" index="7" bw="32" slack="0"/>
<pin id="265" dir="0" index="8" bw="32" slack="0"/>
<pin id="266" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln151/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="13" slack="0"/>
<pin id="276" dir="0" index="2" bw="2" slack="0"/>
<pin id="277" dir="0" index="3" bw="32" slack="0"/>
<pin id="278" dir="0" index="4" bw="32" slack="0"/>
<pin id="279" dir="0" index="5" bw="32" slack="0"/>
<pin id="280" dir="0" index="6" bw="32" slack="0"/>
<pin id="281" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/21 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="13" slack="0"/>
<pin id="290" dir="0" index="2" bw="2" slack="2"/>
<pin id="291" dir="0" index="3" bw="32" slack="0"/>
<pin id="292" dir="0" index="4" bw="32" slack="0"/>
<pin id="293" dir="0" index="5" bw="32" slack="0"/>
<pin id="294" dir="0" index="6" bw="32" slack="0"/>
<pin id="295" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/23 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_export_output_buffer_c1_Pipeline_BW3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="13" slack="0"/>
<pin id="304" dir="0" index="2" bw="2" slack="4"/>
<pin id="305" dir="0" index="3" bw="32" slack="0"/>
<pin id="306" dir="0" index="4" bw="32" slack="0"/>
<pin id="307" dir="0" index="5" bw="32" slack="0"/>
<pin id="308" dir="0" index="6" bw="32" slack="0"/>
<pin id="309" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/25 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln137_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln137_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln141_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_5/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln141_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln137_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="bout_1_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln137_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln137_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln137_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln137_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln137_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln137_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_3/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln137_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="1"/>
<pin id="372" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln137_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_4/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="empty_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="6" slack="1"/>
<pin id="389" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mul_ln141_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="19" slack="0"/>
<pin id="399" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln141/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln141_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="25" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln141_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="25" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="1"/>
<pin id="409" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln77_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln77_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln77_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln144_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_9_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="4" slack="0"/>
<pin id="437" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln137_5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_5/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="empty_54_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_54/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln138_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln144_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln144_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="1"/>
<pin id="461" dir="0" index="1" bw="5" slack="0"/>
<pin id="462" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln144_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_3/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln144_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_shl_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="13" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sub_ln144_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="13" slack="0"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln138_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln141_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="3"/>
<pin id="494" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_1/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="19" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln141_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="19" slack="0"/>
<pin id="506" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_2/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="shl_ln141_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="0" index="1" bw="9" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln141_1/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln141_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_3/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sub_ln141_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="19" slack="0"/>
<pin id="522" dir="0" index="1" bw="11" slack="0"/>
<pin id="523" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln141/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln141_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="20" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln141_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="20" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="2"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_2/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="62" slack="0"/>
<pin id="537" dir="0" index="1" bw="64" slack="0"/>
<pin id="538" dir="0" index="2" bw="3" slack="0"/>
<pin id="539" dir="0" index="3" bw="7" slack="0"/>
<pin id="540" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln141_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="3"/>
<pin id="547" dir="0" index="1" bw="5" slack="0"/>
<pin id="548" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_3/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="shl_ln141_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="19" slack="0"/>
<pin id="552" dir="0" index="1" bw="9" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln141_2/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln141_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="19" slack="0"/>
<pin id="560" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_4/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln141_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="0"/>
<pin id="564" dir="0" index="1" bw="9" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln141_3/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln141_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_5/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln141_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="19" slack="0"/>
<pin id="576" dir="0" index="1" bw="11" slack="0"/>
<pin id="577" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln141_1/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln141_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="20" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_1/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln141_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="20" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="2"/>
<pin id="587" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_4/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln151_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="62" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="i2_addr_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln138_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="8"/>
<pin id="601" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/12 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln138_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln138/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln144_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_4/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln144_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="9"/>
<pin id="615" dir="0" index="1" bw="4" slack="0"/>
<pin id="616" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144_1/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln144_5_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_5/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln144_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="0"/>
<pin id="624" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144_1/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_shl2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="13" slack="0"/>
<pin id="628" dir="0" index="1" bw="5" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sub_ln144_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="13" slack="0"/>
<pin id="636" dir="0" index="1" bw="6" slack="0"/>
<pin id="637" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144_1/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln138_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="0" index="1" bw="4" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138_1/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln151_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="62" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="8"/>
<pin id="650" dir="0" index="2" bw="3" slack="0"/>
<pin id="651" dir="0" index="3" bw="7" slack="0"/>
<pin id="652" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln151_1/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln138_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="8"/>
<pin id="658" dir="0" index="1" bw="3" slack="0"/>
<pin id="659" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln137_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="10"/>
<pin id="664" dir="0" index="1" bw="4" slack="11"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln151_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="62" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151_1/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="i2_addr_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="0"/>
<pin id="672" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr_1/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="indvar_flatten_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="1"/>
<pin id="678" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/21 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln77_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="0"/>
<pin id="681" dir="0" index="1" bw="6" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/21 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln77_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/21 "/>
</bind>
</comp>

<comp id="691" class="1004" name="h_1_load_load_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1_load/21 "/>
</bind>
</comp>

<comp id="694" class="1004" name="o_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="1"/>
<pin id="696" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_load/21 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln77_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/21 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln78_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="4" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/21 "/>
</bind>
</comp>

<comp id="709" class="1004" name="select_ln77_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="0"/>
<pin id="712" dir="0" index="2" bw="4" slack="0"/>
<pin id="713" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/21 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln77_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="4" slack="0"/>
<pin id="720" dir="0" index="2" bw="4" slack="0"/>
<pin id="721" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/21 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln77_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="0"/>
<pin id="727" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/21 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="4" slack="0"/>
<pin id="733" dir="0" index="2" bw="3" slack="0"/>
<pin id="734" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/21 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln82_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="4" slack="0"/>
<pin id="741" dir="0" index="2" bw="4" slack="0"/>
<pin id="742" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/21 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_s_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="0" index="2" bw="4" slack="0"/>
<pin id="750" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln78_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/21 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln82_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/21 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln82_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="0"/>
<pin id="764" dir="0" index="1" bw="4" slack="0"/>
<pin id="765" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/21 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln82_4_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="6" slack="0"/>
<pin id="770" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_4/21 "/>
</bind>
</comp>

<comp id="772" class="1004" name="trunc_ln82_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="0"/>
<pin id="774" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/21 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_shl3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="13" slack="0"/>
<pin id="778" dir="0" index="1" bw="5" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/21 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sub_ln82_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="13" slack="0"/>
<pin id="786" dir="0" index="1" bw="6" slack="0"/>
<pin id="787" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln82/21 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln78_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="0"/>
<pin id="793" dir="0" index="1" bw="3" slack="0"/>
<pin id="794" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_2/21 "/>
</bind>
</comp>

<comp id="797" class="1004" name="store_ln78_store_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="0"/>
<pin id="799" dir="0" index="1" bw="6" slack="1"/>
<pin id="800" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/21 "/>
</bind>
</comp>

<comp id="802" class="1004" name="store_ln78_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="0"/>
<pin id="804" dir="0" index="1" bw="4" slack="1"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/21 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln78_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="0"/>
<pin id="809" dir="0" index="1" bw="4" slack="1"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/21 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln78_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="2"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/23 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln82_5_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_5/23 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln82_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="2"/>
<pin id="823" dir="0" index="1" bw="4" slack="0"/>
<pin id="824" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/23 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln82_6_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="6" slack="0"/>
<pin id="828" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_6/23 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln82_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="6" slack="0"/>
<pin id="832" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_1/23 "/>
</bind>
</comp>

<comp id="834" class="1004" name="p_shl4_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="13" slack="0"/>
<pin id="836" dir="0" index="1" bw="5" slack="0"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/23 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sub_ln82_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="13" slack="0"/>
<pin id="844" dir="0" index="1" bw="6" slack="0"/>
<pin id="845" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln82_1/23 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln78_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="4"/>
<pin id="851" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/25 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln78_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="0"/>
<pin id="854" dir="0" index="1" bw="3" slack="0"/>
<pin id="855" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/25 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln82_7_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="0"/>
<pin id="860" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_7/25 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln82_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="4"/>
<pin id="864" dir="0" index="1" bw="5" slack="0"/>
<pin id="865" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_2/25 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln82_8_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="6" slack="0"/>
<pin id="869" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_8/25 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln82_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="6" slack="0"/>
<pin id="873" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_2/25 "/>
</bind>
</comp>

<comp id="875" class="1004" name="p_shl5_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="13" slack="0"/>
<pin id="877" dir="0" index="1" bw="5" slack="0"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/25 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sub_ln82_2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="13" slack="0"/>
<pin id="885" dir="0" index="1" bw="6" slack="0"/>
<pin id="886" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln82_2/25 "/>
</bind>
</comp>

<comp id="890" class="1005" name="bout_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="0"/>
<pin id="892" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="897" class="1005" name="out_read_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="6" slack="1"/>
<pin id="899" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="902" class="1005" name="output_ftmap_read_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="907" class="1005" name="zext_ln137_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="3"/>
<pin id="909" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="912" class="1005" name="zext_ln137_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="7" slack="1"/>
<pin id="914" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln137_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="zext_ln141_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="9" slack="3"/>
<pin id="919" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln141_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="add_ln137_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="10"/>
<pin id="927" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln137_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="trunc_ln137_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="2"/>
<pin id="932" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln137 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="943" class="1005" name="conv1_biases_addr_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="1"/>
<pin id="945" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="948" class="1005" name="add_ln141_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="2"/>
<pin id="950" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="954" class="1005" name="h_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="0"/>
<pin id="956" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="o_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="4" slack="0"/>
<pin id="963" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="968" class="1005" name="indvar_flatten_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="0"/>
<pin id="970" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="975" class="1005" name="zext_ln137_5_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="6" slack="1"/>
<pin id="977" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln137_5 "/>
</bind>
</comp>

<comp id="981" class="1005" name="empty_54_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="987" class="1005" name="icmp_ln138_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="8"/>
<pin id="989" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="991" class="1005" name="sub_ln144_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="13" slack="1"/>
<pin id="993" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln144 "/>
</bind>
</comp>

<comp id="997" class="1005" name="trunc_ln1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="62" slack="1"/>
<pin id="999" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="add_ln141_4_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="8"/>
<pin id="1005" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln141_4 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="i2_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="3"/>
<pin id="1010" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="1013" class="1005" name="sub_ln144_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="13" slack="1"/>
<pin id="1015" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln144_1 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln151_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="62" slack="1"/>
<pin id="1024" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln151_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="add_ln138_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="5" slack="1"/>
<pin id="1030" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln138 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="i2_addr_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="3"/>
<pin id="1035" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i2_addr_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="select_ln77_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="4" slack="2"/>
<pin id="1043" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="trunc_ln77_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="2" slack="1"/>
<pin id="1049" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="zext_ln78_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="6" slack="2"/>
<pin id="1056" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln78 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="sub_ln82_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="13" slack="1"/>
<pin id="1062" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln82 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sub_ln82_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="13" slack="1"/>
<pin id="1067" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln82_1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="sub_ln82_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="13" slack="1"/>
<pin id="1072" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln82_2 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="grp_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1077" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1078" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 add15_1/3 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="grp_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1081" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1082" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/7 tmp_7/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="102" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="104" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="108" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="102" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="104" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="108" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="80" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="219"><net_src comp="88" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="209" pin=6"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="209" pin=7"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="224" pin=5"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="224" pin=6"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="224" pin=7"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="224" pin=8"/></net>

<net id="251"><net_src comp="112" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="241" pin=5"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="241" pin=6"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="241" pin=7"/></net>

<net id="267"><net_src comp="116" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="256" pin=5"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="256" pin=6"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="256" pin=7"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="256" pin=8"/></net>

<net id="282"><net_src comp="122" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="273" pin=5"/></net>

<net id="286"><net_src comp="16" pin="0"/><net_sink comp="273" pin=6"/></net>

<net id="296"><net_src comp="126" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="287" pin=5"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="287" pin=6"/></net>

<net id="310"><net_src comp="128" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="301" pin=4"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="301" pin=5"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="301" pin=6"/></net>

<net id="318"><net_src comp="150" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="156" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="150" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="338" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="338" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="338" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="357" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="361" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="338" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="365" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="400"><net_src comp="374" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="50" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="78" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="426" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="191" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="201" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="82" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="201" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="459" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="464" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="490"><net_src comp="201" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="90" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="94" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="491" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="96" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="504" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="98" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="58" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="100" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="549"><net_src comp="487" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="90" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="92" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="94" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="545" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="96" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="558" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="596"><net_src comp="0" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="592" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="602"><net_src comp="197" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="54" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="84" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="86" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="618" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="634" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="645"><net_src comp="603" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="74" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="98" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="58" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="655"><net_src comp="100" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="660"><net_src comp="197" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="114" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="673"><net_src comp="0" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="675"><net_src comp="669" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="683"><net_src comp="676" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="118" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="676" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="120" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="54" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="691" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="74" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="50" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="691" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="722"><net_src comp="703" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="697" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="694" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="717" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="735"><net_src comp="56" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="717" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="58" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="743"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="74" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="50" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="751"><net_src comp="76" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="78" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="738" pin="3"/><net_sink comp="746" pin=2"/></net>

<net id="757"><net_src comp="746" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="709" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="754" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="762" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="84" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="772" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="86" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="768" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="790"><net_src comp="784" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="795"><net_src comp="709" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="124" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="685" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="717" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="791" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="54" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="821" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="821" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="839"><net_src comp="84" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="830" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="86" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="846"><net_src comp="834" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="826" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="848"><net_src comp="842" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="114" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="862" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="84" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="871" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="86" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="875" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="867" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="889"><net_src comp="883" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="893"><net_src comp="134" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="900"><net_src comp="156" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="905"><net_src comp="162" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="910"><net_src comp="315" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="915"><net_src comp="319" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="920"><net_src comp="329" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="928"><net_src comp="347" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="933"><net_src comp="353" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="937"><net_src comp="930" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="941"><net_src comp="378" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="946"><net_src comp="184" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="951"><net_src comp="406" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="957"><net_src comp="138" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="964"><net_src comp="142" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="971"><net_src comp="146" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="978"><net_src comp="441" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="984"><net_src comp="445" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="209" pin=3"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="990"><net_src comp="449" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="480" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="224" pin=3"/></net>

<net id="1000"><net_src comp="535" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1006"><net_src comp="584" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1011"><net_src comp="592" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="1016"><net_src comp="634" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="1025"><net_src comp="647" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1031"><net_src comp="656" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1036"><net_src comp="669" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="1044"><net_src comp="709" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1050"><net_src comp="725" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1053"><net_src comp="1047" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1057"><net_src comp="754" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1063"><net_src comp="784" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1068"><net_src comp="842" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1073"><net_src comp="883" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="301" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: conv1_biases | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {4 5 12 13 21 22 23 24 25 26 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {4 5 12 13 21 22 23 24 25 26 }
 - Input state : 
	Port: export_output_buffer_c1 : i2 | {}
	Port: export_output_buffer_c1 : output_ftmap | {1 }
	Port: export_output_buffer_c1 : conv1_biases | {2 3 }
	Port: export_output_buffer_c1 : out_r | {1 }
	Port: export_output_buffer_c1 : h | {1 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {4 5 6 7 12 13 14 15 }
	Port: export_output_buffer_c1 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {4 5 6 7 12 13 14 15 }
  - Chain level:
	State 1
		zext_ln141_1 : 1
		store_ln137 : 1
	State 2
		icmp_ln137 : 1
		add_ln137_1 : 1
		br_ln137 : 2
		trunc_ln137 : 1
		trunc_ln137_1 : 1
		zext_ln137_2 : 1
		zext_ln137_3 : 2
		add_ln137 : 2
		zext_ln137_4 : 3
		tmp : 1
		empty : 3
		p_cast : 4
		conv1_biases_addr : 5
		conv1_biases_load : 6
		mul_ln141 : 4
		zext_ln141 : 5
		add_ln141 : 6
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
	State 3
		tmp_9 : 1
		zext_ln137_5 : 2
		empty_54 : 1
	State 4
		icmp_ln138 : 1
		br_ln138 : 2
		zext_ln144 : 1
		add_ln144 : 2
		zext_ln144_3 : 3
		trunc_ln144 : 3
		p_shl : 4
		sub_ln144 : 5
		zext_ln138 : 1
		call_ln144 : 6
		add_ln141_1 : 2
		shl_ln : 3
		zext_ln141_2 : 4
		shl_ln141_1 : 3
		zext_ln141_3 : 4
		sub_ln141 : 5
		sext_ln141 : 6
		add_ln141_2 : 7
		trunc_ln1 : 8
		add_ln141_3 : 2
		shl_ln141_2 : 3
		zext_ln141_4 : 4
		shl_ln141_3 : 3
		zext_ln141_5 : 4
		sub_ln141_1 : 5
		sext_ln141_1 : 6
		add_ln141_4 : 7
	State 5
		i2_addr : 1
		empty_55 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		or_ln138 : 1
		zext_ln144_4 : 1
		add_ln144_1 : 2
		zext_ln144_5 : 3
		trunc_ln144_1 : 3
		p_shl2 : 4
		sub_ln144_1 : 5
		icmp_ln138_1 : 1
		br_ln138 : 2
		call_ln144 : 6
	State 13
		i2_addr_1 : 1
		empty_57 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		icmp_ln77 : 1
		add_ln77_1 : 1
		br_ln77 : 2
		add_ln77 : 1
		icmp_ln78 : 1
		select_ln77 : 2
		select_ln77_1 : 2
		trunc_ln77 : 3
		tmp_2 : 3
		select_ln82 : 4
		tmp_s : 5
		zext_ln78 : 6
		zext_ln82 : 3
		add_ln82 : 7
		zext_ln82_4 : 8
		trunc_ln82 : 8
		p_shl3 : 9
		sub_ln82 : 10
		call_ln82 : 11
		add_ln78_2 : 3
		store_ln78 : 2
		store_ln78 : 3
		store_ln78 : 4
	State 22
	State 23
		zext_ln82_5 : 1
		add_ln82_1 : 2
		zext_ln82_6 : 3
		trunc_ln82_1 : 3
		p_shl4 : 4
		sub_ln82_1 : 5
		call_ln82 : 6
	State 24
	State 25
		add_ln78_1 : 1
		zext_ln82_7 : 2
		add_ln82_2 : 3
		zext_ln82_8 : 4
		trunc_ln82_2 : 4
		p_shl5 : 5
		sub_ln82_2 : 6
		call_ln82 : 7
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |  grp_export_output_buffer_c1_Pipeline_RELU_fu_209 |    2    |  3.416  |   388   |   405   |
|          |   grp_export_output_buffer_c1_Pipeline_2_fu_224   |    0    |  1.708  |   191   |   106   |
|          | grp_export_output_buffer_c1_Pipeline_RELU1_fu_241 |    2    |  3.416  |   388   |   405   |
|   call   |   grp_export_output_buffer_c1_Pipeline_4_fu_256   |    0    |  1.708  |   191   |   106   |
|          |   grp_export_output_buffer_c1_Pipeline_BW_fu_273  |    0    |    0    |    8    |    50   |
|          |  grp_export_output_buffer_c1_Pipeline_BW2_fu_287  |    0    |    0    |    8    |    50   |
|          |  grp_export_output_buffer_c1_Pipeline_BW3_fu_301  |    0    |    0    |    8    |    50   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_1075                    |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln141_5_fu_323                |    0    |    0    |    0    |    15   |
|          |                 add_ln137_1_fu_347                |    0    |    0    |    0    |    12   |
|          |                  add_ln137_fu_369                 |    0    |    0    |    0    |    13   |
|          |                    empty_fu_386                   |    0    |    0    |    0    |    13   |
|          |                  add_ln141_fu_406                 |    0    |    0    |    0    |    71   |
|          |                  add_ln144_fu_459                 |    0    |    0    |    0    |    12   |
|          |                 add_ln141_1_fu_491                |    0    |    0    |    0    |    15   |
|          |                 add_ln141_2_fu_530                |    0    |    0    |    0    |    71   |
|          |                 add_ln141_3_fu_545                |    0    |    0    |    0    |    15   |
|    add   |                 add_ln141_4_fu_584                |    0    |    0    |    0    |    71   |
|          |                 add_ln144_1_fu_613                |    0    |    0    |    0    |    12   |
|          |                  add_ln138_fu_656                 |    0    |    0    |    0    |    12   |
|          |                 add_ln77_1_fu_685                 |    0    |    0    |    0    |    13   |
|          |                  add_ln77_fu_697                  |    0    |    0    |    0    |    12   |
|          |                  add_ln82_fu_762                  |    0    |    0    |    0    |    12   |
|          |                 add_ln78_2_fu_791                 |    0    |    0    |    0    |    12   |
|          |                  add_ln78_fu_812                  |    0    |    0    |    0    |    12   |
|          |                 add_ln82_1_fu_821                 |    0    |    0    |    0    |    12   |
|          |                 add_ln78_1_fu_852                 |    0    |    0    |    0    |    12   |
|          |                 add_ln82_2_fu_862                 |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  sub_ln144_fu_480                 |    0    |    0    |    0    |    20   |
|          |                  sub_ln141_fu_520                 |    0    |    0    |    0    |    26   |
|          |                 sub_ln141_1_fu_574                |    0    |    0    |    0    |    26   |
|    sub   |                 sub_ln144_1_fu_634                |    0    |    0    |    0    |    20   |
|          |                  sub_ln82_fu_784                  |    0    |    0    |    0    |    20   |
|          |                 sub_ln82_1_fu_842                 |    0    |    0    |    0    |    20   |
|          |                 sub_ln82_2_fu_883                 |    0    |    0    |    0    |    20   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln137_fu_341                 |    0    |    0    |    0    |    12   |
|          |                 icmp_ln138_fu_449                 |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln138_1_fu_641                |    0    |    0    |    0    |    12   |
|          |                  icmp_ln77_fu_679                 |    0    |    0    |    0    |    13   |
|          |                  icmp_ln78_fu_703                 |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                select_ln144_fu_426                |    0    |    0    |    0    |    4    |
|  select  |                 select_ln77_fu_709                |    0    |    0    |    0    |    4    |
|          |                select_ln77_1_fu_717               |    0    |    0    |    0    |    4    |
|          |                 select_ln82_fu_738                |    0    |    0    |    0    |    4    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  mul_ln141_fu_396                 |    1    |    0    |    0    |    6    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 h_read_read_fu_150                |    0    |    0    |    0    |    0    |
|   read   |                out_read_read_fu_156               |    0    |    0    |    0    |    0    |
|          |           output_ftmap_read_read_fu_162           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_168               |    0    |    0    |    0    |    0    |
|          |                grp_writeresp_fu_176               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln137_fu_315                 |    0    |    0    |    0    |    0    |
|          |                zext_ln137_1_fu_319                |    0    |    0    |    0    |    0    |
|          |                zext_ln141_1_fu_329                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_2_fu_361                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_3_fu_365                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_4_fu_374                |    0    |    0    |    0    |    0    |
|          |                   p_cast_fu_391                   |    0    |    0    |    0    |    0    |
|          |                 zext_ln141_fu_402                 |    0    |    0    |    0    |    0    |
|          |                zext_ln137_5_fu_441                |    0    |    0    |    0    |    0    |
|          |                 zext_ln144_fu_455                 |    0    |    0    |    0    |    0    |
|          |                zext_ln144_3_fu_464                |    0    |    0    |    0    |    0    |
|          |                 zext_ln138_fu_487                 |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln141_2_fu_504                |    0    |    0    |    0    |    0    |
|          |                zext_ln141_3_fu_516                |    0    |    0    |    0    |    0    |
|          |                zext_ln141_4_fu_558                |    0    |    0    |    0    |    0    |
|          |                zext_ln141_5_fu_570                |    0    |    0    |    0    |    0    |
|          |                zext_ln144_4_fu_609                |    0    |    0    |    0    |    0    |
|          |                zext_ln144_5_fu_618                |    0    |    0    |    0    |    0    |
|          |                  zext_ln78_fu_754                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln82_fu_758                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln82_4_fu_768                |    0    |    0    |    0    |    0    |
|          |                 zext_ln82_5_fu_817                |    0    |    0    |    0    |    0    |
|          |                 zext_ln82_6_fu_826                |    0    |    0    |    0    |    0    |
|          |                 zext_ln78_1_fu_849                |    0    |    0    |    0    |    0    |
|          |                 zext_ln82_7_fu_858                |    0    |    0    |    0    |    0    |
|          |                 zext_ln82_8_fu_867                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 trunc_ln137_fu_353                |    0    |    0    |    0    |    0    |
|          |                trunc_ln137_1_fu_357               |    0    |    0    |    0    |    0    |
|          |                 trunc_ln144_fu_468                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln138_fu_599                |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln144_1_fu_622               |    0    |    0    |    0    |    0    |
|          |                 trunc_ln77_fu_725                 |    0    |    0    |    0    |    0    |
|          |                 trunc_ln82_fu_772                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln82_1_fu_830                |    0    |    0    |    0    |    0    |
|          |                trunc_ln82_2_fu_871                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| bitselect|                     tmp_fu_378                    |    0    |    0    |    0    |    0    |
|          |                    tmp_2_fu_730                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_9_fu_433                   |    0    |    0    |    0    |    0    |
|          |                    p_shl_fu_472                   |    0    |    0    |    0    |    0    |
|          |                   shl_ln_fu_496                   |    0    |    0    |    0    |    0    |
|          |                 shl_ln141_1_fu_508                |    0    |    0    |    0    |    0    |
|          |                 shl_ln141_2_fu_550                |    0    |    0    |    0    |    0    |
|bitconcatenate|                 shl_ln141_3_fu_562                |    0    |    0    |    0    |    0    |
|          |                   p_shl2_fu_626                   |    0    |    0    |    0    |    0    |
|          |                    tmp_s_fu_746                   |    0    |    0    |    0    |    0    |
|          |                   p_shl3_fu_776                   |    0    |    0    |    0    |    0    |
|          |                   p_shl4_fu_834                   |    0    |    0    |    0    |    0    |
|          |                   p_shl5_fu_875                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 sext_ln141_fu_526                 |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln141_1_fu_580                |    0    |    0    |    0    |    0    |
|          |                 sext_ln151_fu_589                 |    0    |    0    |    0    |    0    |
|          |                sext_ln151_1_fu_666                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln1_fu_535                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln151_1_fu_647               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln138_fu_603                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                    grp_fu_1079                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    7    |  10.248 |   1409  |   2050  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln137_1_reg_925   |    4   |
|    add_ln138_reg_1028   |    5   |
|   add_ln141_4_reg_1003  |   64   |
|    add_ln141_reg_948    |   64   |
|        bh_reg_197       |    5   |
|       bout_reg_890      |    4   |
|conv1_biases_addr_reg_943|    6   |
|     empty_54_reg_981    |   32   |
|       h_1_reg_954       |    4   |
|    i2_addr_1_reg_1033   |   32   |
|     i2_addr_reg_1008    |   32   |
|    icmp_ln138_reg_987   |    1   |
|  indvar_flatten_reg_968 |    6   |
|        o_reg_961        |    4   |
|     out_read_reg_897    |    6   |
|output_ftmap_read_reg_902|   64   |
|   select_ln77_reg_1041  |    4   |
|   sub_ln144_1_reg_1013  |   13   |
|    sub_ln144_reg_991    |   13   |
|   sub_ln82_1_reg_1065   |   13   |
|   sub_ln82_2_reg_1070   |   13   |
|    sub_ln82_reg_1060    |   13   |
|       tmp_reg_938       |    1   |
|   trunc_ln137_reg_930   |    2   |
|  trunc_ln151_1_reg_1022 |   62   |
|    trunc_ln1_reg_997    |   62   |
|   trunc_ln77_reg_1047   |    2   |
|   zext_ln137_1_reg_912  |    7   |
|   zext_ln137_5_reg_975  |    6   |
|    zext_ln137_reg_907   |    9   |
|   zext_ln141_1_reg_917  |    9   |
|    zext_ln78_reg_1054   |    6   |
+-------------------------+--------+
|          Total          |   568  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_writeresp_fu_168               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_168               |  p1  |   2  |  32  |   64   ||    9    |
|                grp_writeresp_fu_176               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_176               |  p1  |   2  |  32  |   64   ||    9    |
|                 grp_access_fu_191                 |  p0  |   2  |   6  |   12   ||    9    |
|                     bh_reg_197                    |  p0  |   2  |   5  |   10   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_RELU_fu_209 |  p1  |   2  |  13  |   26   ||    9    |
| grp_export_output_buffer_c1_Pipeline_RELU1_fu_241 |  p1  |   2  |  13  |   26   ||    9    |
|   grp_export_output_buffer_c1_Pipeline_BW_fu_273  |  p1  |   2  |  13  |   26   ||    9    |
|   grp_export_output_buffer_c1_Pipeline_BW_fu_273  |  p2  |   2  |   2  |    4   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_BW2_fu_287  |  p1  |   2  |  13  |   26   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_BW3_fu_301  |  p1  |   2  |  13  |   26   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   288  ||  5.124  ||    90   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |   10   |  1409  |  2050  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   90   |
|  Register |    -   |    -   |   568  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   15   |  1977  |  2140  |
+-----------+--------+--------+--------+--------+
