xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
xst -intstyle ise -ifn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.xst" -ofn "//VBOXSVR/University/Digital-Logic-Design/Lab/p02/alu.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-vq100-5 alu.ngc alu.ngd  
map -intstyle ise -p xc3s100e-vq100-5 -cm area -ir off -pr off -c 100 -o alu_map.ncd alu.ngd alu.pcf 
par -w -intstyle ise -ol high -t 1 alu_map.ncd alu.ncd alu.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml alu.twx alu.ncd -o alu.twr alu.pcf 
