# Benchmark "shift_reg_break_dv_dataless" written by ABC on Sun Jul 13 20:25:42 2025
.model shift_reg_break_dv_dataless
.inputs clk rst ins_valid outs_ready
.outputs outs_valid ins_ready

.latch        n14 valid_reg[0]  2
.latch        n19 valid_reg[1]  2
.latch        n24 valid_reg[2]  2
.latch        n29 valid_reg[3]  2
.latch        n34 valid_reg[4]  2
.latch        n39 valid_reg[5]  2
.latch        n44 valid_reg[6]  2
.latch        n49 valid_reg[7]  2
.latch        n54 valid_reg[8]  2

.names outs_ready valid_reg[8] ins_ready
01 0
.names valid_reg[0] ins_ready new_n35
10 1
.names ins_valid ins_ready new_n36
11 1
.names new_n35 new_n36 new_n37
00 1
.names rst new_n37 n14
00 1
.names valid_reg[1] ins_ready new_n39_1
10 1
.names valid_reg[0] ins_ready new_n40
11 1
.names new_n39_1 new_n40 new_n41
00 1
.names rst new_n41 n19
00 1
.names valid_reg[2] ins_ready new_n43
10 1
.names valid_reg[1] ins_ready new_n44_1
11 1
.names new_n43 new_n44_1 new_n45
00 1
.names rst new_n45 n24
00 1
.names valid_reg[3] ins_ready new_n47
10 1
.names valid_reg[2] ins_ready new_n48
11 1
.names new_n47 new_n48 new_n49_1
00 1
.names rst new_n49_1 n29
00 1
.names valid_reg[4] ins_ready new_n51
10 1
.names valid_reg[3] ins_ready new_n52
11 1
.names new_n51 new_n52 new_n53
00 1
.names rst new_n53 n34
00 1
.names valid_reg[5] ins_ready new_n55
10 1
.names valid_reg[4] ins_ready new_n56
11 1
.names new_n55 new_n56 new_n57
00 1
.names rst new_n57 n39
00 1
.names valid_reg[6] ins_ready new_n59
10 1
.names valid_reg[5] ins_ready new_n60
11 1
.names new_n59 new_n60 new_n61
00 1
.names rst new_n61 n44
00 1
.names valid_reg[7] ins_ready new_n63
10 1
.names valid_reg[6] ins_ready new_n64
11 1
.names new_n63 new_n64 new_n65
00 1
.names rst new_n65 n49
00 1
.names valid_reg[7] ins_ready new_n67
01 1
.names rst new_n67 n54
00 1
.names valid_reg[8] outs_valid
1 1
.end
