synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 25 23:40:47 2025


Command Line:  synthesis -f ProjetoLaser_impl1_lattice.synproj -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-45F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/impl1 (searchpath added)
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser (searchpath added)
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/top.v
NGD file = ProjetoLaser_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(9): compiling module top. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(55): compiling module BB. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = top.
WARNING - synthesis: c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(32): Removing unused instance _289. VDB-5034
WARNING - synthesis: c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(33): Removing unused instance . VDB-5034



WARNING - synthesis: Skipping pad insertion on sda due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on scl due to black_box_pad_pin attribute.
WARNING - synthesis: c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(331): Register cmd_data_i0_i5 is stuck at Zero. VDB-5013
GSR instance connected to net rstn_c.
WARNING - synthesis: Initial value found on instance cmd_i0_i0 will be ignored.
Duplicate register/latch removal. cmd_data_i0_i2 is a one-to-one match with cmd_data_i0_i3.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file ProjetoLaser_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 75 of 44457 (0 % )
BB => 2
CCU2C => 21
FD1P3AX => 18
FD1P3AY => 4
FD1P3IX => 3
FD1P3JX => 4
FD1S3AX => 15
FD1S3IX => 31
GSR => 1
IB => 2
L6MUX21 => 3
LUT4 => 367
PFUMX => 34
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : fastclk_c, loads : 75
Clock Enable Nets
Number of Clock Enables: 22
Top 10 highest fanout Clock Enables:
  Net : cmd_busy_N_410, loads : 9
  Net : fastclk_c_enable_12, loads : 4
  Net : fastclk_c_enable_20, loads : 3
  Net : fastclk_c_enable_27, loads : 3
  Net : fastclk_c_enable_3, loads : 2
  Net : fastclk_c_enable_14, loads : 2
  Net : fastclk_c_enable_22, loads : 2
  Net : fastclk_c_enable_10, loads : 1
  Net : fastclk_c_enable_6, loads : 1
  Net : fastclk_c_enable_17, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : hstate_2, loads : 55
  Net : hstate_1, loads : 52
  Net : hstate_0, loads : 51
  Net : hstate_3, loads : 49
  Net : bstate_1, loads : 39
  Net : bstate_4, loads : 36
  Net : bstate_0, loads : 36
  Net : bstate_3, loads : 35
  Net : bstate_2, loads : 28
  Net : hstate_4, loads : 27
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |  200.000 MHz|   98.193 MHz|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 100.477  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.891  secs
--------------------------------------------------------------
