\doxysection{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank4___type_def}\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}


Flexible Static Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCR4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PMEM4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PATT4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PIO4}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank4. 

\doxysubsection{Field Documentation}
\label{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PATT4@{PATT4}}
\index{PATT4@{PATT4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{PATT4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PATT4}

PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC \label{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PCR4@{PCR4}}
\index{PCR4@{PCR4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{PCR4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCR4}

PC Card control register 4, Address offset\+: 0x\+A0 \label{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PIO4@{PIO4}}
\index{PIO4@{PIO4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{PIO4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PIO4}

PC Card I/O space timing register 4, Address offset\+: 0x\+B0 \label{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PMEM4@{PMEM4}}
\index{PMEM4@{PMEM4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{PMEM4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PMEM4}

PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 \label{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!SR4@{SR4}}
\index{SR4@{SR4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{SR4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR4}

PC Card FIFO status and interrupt register 4, Address offset\+: 0x\+A4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
