Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto aca46240631c4994be6fd660d46cc205 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot booth_v3_tb_behav xil_defaultlib.booth_v3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 49 differs from formal bit length 50 for port c [C:/Users/ducnv/Desktop/MAC/booth version 3/booth_v3.srcs/sim_1/new/booth_v3_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port a [C:/Users/ducnv/Desktop/MAC/booth version 3/booth_v3.srcs/sources_1/new/booth_v3.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth_substep
Compiling module xil_defaultlib.booth_v3
Compiling module xil_defaultlib.booth_v3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot booth_v3_tb_behav
