<stg><name>compute_output</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop10.preheader:0  %col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop10.preheader:1  %row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:2  %bias_buff_63_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_63_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_63_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:3  %bias_buff_62_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_62_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_62_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:4  %bias_buff_61_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_61_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_61_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:5  %bias_buff_60_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_60_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_60_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:6  %bias_buff_59_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_59_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_59_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:7  %bias_buff_58_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_58_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_58_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:8  %bias_buff_57_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_57_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_57_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:9  %bias_buff_56_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_56_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_56_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:10  %bias_buff_55_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_55_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_55_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:11  %bias_buff_54_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_54_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_54_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:12  %bias_buff_53_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_53_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_53_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:13  %bias_buff_52_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_52_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_52_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:14  %bias_buff_51_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_51_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_51_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:15  %bias_buff_50_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_50_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_50_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:16  %bias_buff_49_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_49_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_49_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:17  %bias_buff_48_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_48_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_48_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:18  %bias_buff_47_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_47_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_47_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:19  %bias_buff_46_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_46_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_46_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:20  %bias_buff_45_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_45_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_45_V_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:21  %bias_buff_44_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_44_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_44_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:22  %bias_buff_43_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_43_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_43_V_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:23  %bias_buff_42_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_42_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_42_V_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:24  %bias_buff_41_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_41_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_41_V_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:25  %bias_buff_40_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_40_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_40_V_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:26  %bias_buff_39_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_39_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_39_V_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:27  %bias_buff_38_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_38_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_38_V_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:28  %bias_buff_37_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_37_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_37_V_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:29  %bias_buff_36_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_36_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_36_V_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:30  %bias_buff_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_35_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_35_V_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:31  %bias_buff_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_34_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_34_V_read_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:32  %bias_buff_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_33_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_33_V_read_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:33  %bias_buff_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_32_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_32_V_read_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:34  %bias_buff_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_31_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_31_V_read_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:35  %bias_buff_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_30_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_30_V_read_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:36  %bias_buff_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_29_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_29_V_read_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:37  %bias_buff_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_28_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_28_V_read_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:38  %bias_buff_27_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_27_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_27_V_read_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:39  %bias_buff_26_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_26_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_26_V_read_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:40  %bias_buff_25_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_25_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_25_V_read_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:41  %bias_buff_24_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_24_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_24_V_read_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:42  %bias_buff_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_23_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_23_V_read_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:43  %bias_buff_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_22_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_22_V_read_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:44  %bias_buff_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_21_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_21_V_read_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:45  %bias_buff_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_20_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_20_V_read_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:46  %bias_buff_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_19_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_19_V_read_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:47  %bias_buff_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_18_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_18_V_read_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:48  %bias_buff_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_17_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_17_V_read_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:49  %bias_buff_16_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_16_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_16_V_read_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:50  %bias_buff_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_15_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_15_V_read_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:51  %bias_buff_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_14_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_14_V_read_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:52  %bias_buff_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_13_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_13_V_read_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:53  %bias_buff_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_12_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_12_V_read_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:54  %bias_buff_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_11_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_11_V_read_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:55  %bias_buff_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_10_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_10_V_read_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:56  %bias_buff_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_9_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_9_V_read_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:57  %bias_buff_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_8_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_8_V_read_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:58  %bias_buff_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_7_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_7_V_read_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:59  %bias_buff_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_6_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_6_V_read_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:60  %bias_buff_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_5_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_5_V_read_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:61  %bias_buff_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_4_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_4_V_read_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:62  %bias_buff_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_3_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_3_V_read_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:63  %bias_buff_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_2_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_2_V_read_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:64  %bias_buff_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_1_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_1_V_read_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop10.preheader:65  %bias_buff_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_0_V_read)

]]></Node>
<StgValue><ssdm name="bias_buff_0_V_read_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
arrayctor.loop10.preheader:66  %out_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %out_V_offset)

]]></Node>
<StgValue><ssdm name="out_V_offset_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayctor.loop10.preheader:67  %weight_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weight_V_offset)

]]></Node>
<StgValue><ssdm name="weight_V_offset_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop10.preheader:68  call void (...)* @_ssdm_op_SpecInterface(i16* %weight_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 9408, [2 x i8]* @p_str8, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop10.preheader:69  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100352, [4 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop10.preheader:70  %wt_buff_V = alloca [2352 x i16], align 2

]]></Node>
<StgValue><ssdm name="wt_buff_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop10.preheader:71  %fm_out_buff_V = alloca [12544 x i16], align 2

]]></Node>
<StgValue><ssdm name="fm_out_buff_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop10.preheader:72  %trunc_ln124 = trunc i32 %row_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop10.preheader:73  %trunc_ln124_1 = trunc i32 %col_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln124_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop10.preheader:74  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %ch_0 = phi i7 [ %ch, %0 ], [ 0, %arrayctor.loop10.preheader ]

]]></Node>
<StgValue><ssdm name="ch_0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %ch_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="7">
<![CDATA[
:0  call fastcc void @load_weight(i16* %weight_V, i31 %weight_V_offset_read, [2352 x i16]* nocapture %wt_buff_V, i7 zeroext %ch_0)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln126"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="31" op_3_bw="16" op_4_bw="7">
<![CDATA[
:0  call fastcc void @load_weight(i16* %weight_V, i31 %weight_V_offset_read, [2352 x i16]* nocapture %wt_buff_V, i7 zeroext %ch_0)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="7" op_70_bw="16" op_71_bw="0" op_72_bw="0">
<![CDATA[
:1  call fastcc void @compute4([3721 x i16]* %fm_in_buff_0_V, [3721 x i16]* %fm_in_buff_1_V, [3721 x i16]* %fm_in_buff_2_V, [2352 x i16]* %wt_buff_V, i16 %bias_buff_0_V_read_1, i16 %bias_buff_1_V_read_1, i16 %bias_buff_2_V_read_1, i16 %bias_buff_3_V_read_1, i16 %bias_buff_4_V_read_1, i16 %bias_buff_5_V_read_1, i16 %bias_buff_6_V_read_1, i16 %bias_buff_7_V_read_1, i16 %bias_buff_8_V_read_1, i16 %bias_buff_9_V_read_1, i16 %bias_buff_10_V_read_1, i16 %bias_buff_11_V_read_1, i16 %bias_buff_12_V_read_1, i16 %bias_buff_13_V_read_1, i16 %bias_buff_14_V_read_1, i16 %bias_buff_15_V_read_1, i16 %bias_buff_16_V_read_1, i16 %bias_buff_17_V_read_1, i16 %bias_buff_18_V_read_1, i16 %bias_buff_19_V_read_1, i16 %bias_buff_20_V_read_1, i16 %bias_buff_21_V_read_1, i16 %bias_buff_22_V_read_1, i16 %bias_buff_23_V_read_1, i16 %bias_buff_24_V_read_1, i16 %bias_buff_25_V_read_1, i16 %bias_buff_26_V_read_1, i16 %bias_buff_27_V_read_1, i16 %bias_buff_28_V_read_1, i16 %bias_buff_29_V_read_1, i16 %bias_buff_30_V_read_1, i16 %bias_buff_31_V_read_1, i16 %bias_buff_32_V_read_1, i16 %bias_buff_33_V_read_1, i16 %bias_buff_34_V_read_1, i16 %bias_buff_35_V_read_1, i16 %bias_buff_36_V_read_1, i16 %bias_buff_37_V_read_1, i16 %bias_buff_38_V_read_1, i16 %bias_buff_39_V_read_1, i16 %bias_buff_40_V_read_1, i16 %bias_buff_41_V_read_1, i16 %bias_buff_42_V_read_1, i16 %bias_buff_43_V_read_1, i16 %bias_buff_44_V_read_1, i16 %bias_buff_45_V_read_1, i16 %bias_buff_46_V_read_1, i16 %bias_buff_47_V_read_1, i16 %bias_buff_48_V_read_1, i16 %bias_buff_49_V_read_1, i16 %bias_buff_50_V_read_1, i16 %bias_buff_51_V_read_1, i16 %bias_buff_52_V_read_1, i16 %bias_buff_53_V_read_1, i16 %bias_buff_54_V_read_1, i16 %bias_buff_55_V_read_1, i16 %bias_buff_56_V_read_1, i16 %bias_buff_57_V_read_1, i16 %bias_buff_58_V_read_1, i16 %bias_buff_59_V_read_1, i16 %bias_buff_60_V_read_1, i16 %bias_buff_61_V_read_1, i16 %bias_buff_62_V_read_1, i16 %bias_buff_63_V_read_1, i7 %ch_0, [12544 x i16]* %fm_out_buff_V)

]]></Node>
<StgValue><ssdm name="call_ln123"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="7" op_70_bw="16" op_71_bw="0" op_72_bw="0">
<![CDATA[
:1  call fastcc void @compute4([3721 x i16]* %fm_in_buff_0_V, [3721 x i16]* %fm_in_buff_1_V, [3721 x i16]* %fm_in_buff_2_V, [2352 x i16]* %wt_buff_V, i16 %bias_buff_0_V_read_1, i16 %bias_buff_1_V_read_1, i16 %bias_buff_2_V_read_1, i16 %bias_buff_3_V_read_1, i16 %bias_buff_4_V_read_1, i16 %bias_buff_5_V_read_1, i16 %bias_buff_6_V_read_1, i16 %bias_buff_7_V_read_1, i16 %bias_buff_8_V_read_1, i16 %bias_buff_9_V_read_1, i16 %bias_buff_10_V_read_1, i16 %bias_buff_11_V_read_1, i16 %bias_buff_12_V_read_1, i16 %bias_buff_13_V_read_1, i16 %bias_buff_14_V_read_1, i16 %bias_buff_15_V_read_1, i16 %bias_buff_16_V_read_1, i16 %bias_buff_17_V_read_1, i16 %bias_buff_18_V_read_1, i16 %bias_buff_19_V_read_1, i16 %bias_buff_20_V_read_1, i16 %bias_buff_21_V_read_1, i16 %bias_buff_22_V_read_1, i16 %bias_buff_23_V_read_1, i16 %bias_buff_24_V_read_1, i16 %bias_buff_25_V_read_1, i16 %bias_buff_26_V_read_1, i16 %bias_buff_27_V_read_1, i16 %bias_buff_28_V_read_1, i16 %bias_buff_29_V_read_1, i16 %bias_buff_30_V_read_1, i16 %bias_buff_31_V_read_1, i16 %bias_buff_32_V_read_1, i16 %bias_buff_33_V_read_1, i16 %bias_buff_34_V_read_1, i16 %bias_buff_35_V_read_1, i16 %bias_buff_36_V_read_1, i16 %bias_buff_37_V_read_1, i16 %bias_buff_38_V_read_1, i16 %bias_buff_39_V_read_1, i16 %bias_buff_40_V_read_1, i16 %bias_buff_41_V_read_1, i16 %bias_buff_42_V_read_1, i16 %bias_buff_43_V_read_1, i16 %bias_buff_44_V_read_1, i16 %bias_buff_45_V_read_1, i16 %bias_buff_46_V_read_1, i16 %bias_buff_47_V_read_1, i16 %bias_buff_48_V_read_1, i16 %bias_buff_49_V_read_1, i16 %bias_buff_50_V_read_1, i16 %bias_buff_51_V_read_1, i16 %bias_buff_52_V_read_1, i16 %bias_buff_53_V_read_1, i16 %bias_buff_54_V_read_1, i16 %bias_buff_55_V_read_1, i16 %bias_buff_56_V_read_1, i16 %bias_buff_57_V_read_1, i16 %bias_buff_58_V_read_1, i16 %bias_buff_59_V_read_1, i16 %bias_buff_60_V_read_1, i16 %bias_buff_61_V_read_1, i16 %bias_buff_62_V_read_1, i16 %bias_buff_63_V_read_1, i7 %ch_0, [12544 x i16]* %fm_out_buff_V)

]]></Node>
<StgValue><ssdm name="call_ln123"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="29" op_3_bw="16" op_4_bw="7" op_5_bw="16" op_6_bw="16" op_7_bw="0" op_8_bw="0">
<![CDATA[
:2  call fastcc void @store_output(i64* %out_V, i29 %out_V_offset_read, [12544 x i16]* nocapture %fm_out_buff_V, i7 zeroext %ch_0, i16 zeroext %trunc_ln124, i16 zeroext %trunc_ln124_1)

]]></Node>
<StgValue><ssdm name="call_ln124"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %ch = add i7 %ch_0, 16

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="29" op_3_bw="16" op_4_bw="7" op_5_bw="16" op_6_bw="16" op_7_bw="0" op_8_bw="0">
<![CDATA[
:2  call fastcc void @store_output(i64* %out_V, i29 %out_V_offset_read, [12544 x i16]* nocapture %fm_out_buff_V, i7 zeroext %ch_0, i16 zeroext %trunc_ln124, i16 zeroext %trunc_ln124_1)

]]></Node>
<StgValue><ssdm name="call_ln124"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
