

================================================================
== Vivado HLS Report for 'set_color'
================================================================
* Date:           Mon Dec  7 17:37:42 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     92|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      49|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      49|    116|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_143_p2                |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_154_p2                |     +    |      0|  0|  12|          12|           1|
    |ap_sig_bdd_70                |    and   |      0|  0|   2|           1|           1|
    |pixel_out_val_0_fu_226_p2    |    and   |      0|  0|   2|           1|           1|
    |pixel_out_val_1_3_fu_195_p2  |    and   |      0|  0|   2|           1|           1|
    |pixel_out_val_1_fu_211_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_205_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_221_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond4_fu_138_p2          |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_149_p2           |   icmp   |      0|  0|  14|          12|          12|
    |tmp_24_not_fu_164_p2         |   icmp   |      0|  0|   8|           8|           2|
    |tmp_9_fu_132_p2              |   icmp   |      0|  0|   3|           3|           1|
    |tmp_s_fu_126_p2              |   icmp   |      0|  0|   3|           3|           1|
    |ap_sig_bdd_48                |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_84                |    or    |      0|  0|   2|           1|           1|
    |brmerge1_fu_180_p2           |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_170_p2            |    or    |      0|  0|   2|           1|           1|
    |not_brmerge1_fu_189_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_brmerge_fu_184_p2        |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_24_not_fu_175_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  92|          75|          46|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |t_V_7_reg_103  |  12|          2|   12|         24|
    |t_V_reg_114    |  12|          2|   12|         24|
    +---------------+----+-----------+-----+-----------+
    |Total          |  24|          4|   24|         48|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+-----+-----------+
    |                  Name                 | FF | Bits| Const Bits|
    +---------------------------------------+----+-----+-----------+
    |ap_CS_fsm                              |   2|    2|          0|
    |ap_done_reg                            |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |   1|    1|          0|
    |ap_reg_ppstg_exitcond_reg_264_pp0_it1  |   1|    1|          0|
    |brmerge_reg_285                        |   1|    1|          0|
    |exitcond_reg_264                       |   1|    1|          0|
    |i_V_reg_259                            |  12|   12|          0|
    |t_V_7_reg_103                          |  12|   12|          0|
    |t_V_reg_114                            |  12|   12|          0|
    |tmp_24_not_reg_280                     |   1|    1|          0|
    |tmp_27_reg_273                         |   1|    1|          0|
    |tmp_9_reg_251                          |   1|    1|          0|
    |tmp_s_reg_246                          |   1|    1|          0|
    +---------------------------------------+----+-----+-----------+
    |Total                                  |  49|   49|          0|
    +---------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+---------+---------------------+--------------+
|          RTL Ports          | Dir | Bits| Protocol|    Source Object    |    C Type    |
+-----------------------------+-----+-----+---------+---------------------+--------------+
|ap_clk                       |  in |    1|        -|      set_color      | return value |
|ap_rst                       |  in |    1|        -|      set_color      | return value |
|ap_start                     |  in |    1|        -|      set_color      | return value |
|ap_done                      | out |    1|        -|      set_color      | return value |
|ap_continue                  |  in |    1|        -|      set_color      | return value |
|ap_idle                      | out |    1|        -|      set_color      | return value |
|ap_ready                     | out |    1|        -|      set_color      | return value |
|src_rows_V_read              |  in |   12| ap_none |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12| ap_none |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din      | out |    8| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n   |  in |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write    | out |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din      | out |    8| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n   |  in |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write    | out |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
|ges                          |  in |    3| ap_none |         ges         |    pointer   |
+-----------------------------+-----+-----+---------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.62ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_2_V, [8 x i8]* @str135, i32 0, i32 0, i32 0, [8 x i8]* @str135) ; <i32> [#uses=0]

ST_1: empty_131 [1/1] 0.00ns
entry:1  %empty_131 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_1_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, [8 x i8]* @str132) ; <i32> [#uses=0]

ST_1: empty_132 [1/1] 0.00ns
entry:2  %empty_132 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str129, i32 0, i32 0, i32 0, [8 x i8]* @str129) ; <i32> [#uses=0]

ST_1: empty_133 [1/1] 0.00ns
entry:3  %empty_133 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str126, i32 0, i32 0, i32 0, [8 x i8]* @str126) ; <i32> [#uses=0]

ST_1: src_cols_V_read_3 [1/1] 0.00ns
entry:4  %src_cols_V_read_3 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=1]

ST_1: src_rows_V_read_3 [1/1] 0.00ns
entry:5  %src_rows_V_read_3 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=1]

ST_1: ges_read [1/1] 0.00ns
entry:6  %ges_read = call i3 @_ssdm_op_WireRead.volatile.i3P(i3* %ges) ; <i3> [#uses=2]

ST_1: tmp_s [1/1] 1.62ns
entry:7  %tmp_s = icmp eq i3 %ges_read, 0                ; <i1> [#uses=1]

ST_1: tmp_9 [1/1] 1.62ns
entry:8  %tmp_9 = icmp eq i3 %ges_read, 1                ; <i1> [#uses=1]

ST_1: stg_15 [1/1] 1.39ns
entry:9  br label %bb13


 <State 2>: 3.53ns
ST_2: t_V_7 [1/1] 0.00ns
bb13:0  %t_V_7 = phi i12 [ 0, %entry ], [ %i_V, %bb10 ] ; <i12> [#uses=2]

ST_2: exitcond4 [1/1] 2.14ns
bb13:1  %exitcond4 = icmp eq i12 %t_V_7, %src_rows_V_read_3 ; <i1> [#uses=1]

ST_2: i_V [1/1] 1.84ns
bb13:2  %i_V = add i12 %t_V_7, 1                        ; <i12> [#uses=1]

ST_2: stg_19 [1/1] 1.39ns
bb13:3  br i1 %exitcond4, label %return, label %bb10

ST_2: stg_20 [1/1] 0.00ns
return:0  ret void


 <State 3>: 2.14ns
ST_3: t_V [1/1] 0.00ns
bb10:0  %t_V = phi i12 [ %j_V, %bb1 ], [ 0, %bb13 ]     ; <i12> [#uses=2]

ST_3: exitcond [1/1] 2.14ns
bb10:1  %exitcond = icmp eq i12 %t_V, %src_cols_V_read_3 ; <i1> [#uses=1]

ST_3: j_V [1/1] 1.84ns
bb10:2  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_3: stg_24 [1/1] 0.00ns
bb10:3  br i1 %exitcond, label %bb13, label %bb1


 <State 4>: 5.07ns
ST_4: tmp [1/1] 1.70ns
bb1:2  %tmp = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=2]

ST_4: tmp_27 [1/1] 0.00ns
bb1:3  %tmp_27 = trunc i8 %tmp to i1                   ; <i1> [#uses=3]

ST_4: tmp_24_not [1/1] 2.00ns
bb1:4  %tmp_24_not = icmp ne i8 %tmp, -1               ; <i1> [#uses=2]

ST_4: brmerge [1/1] 1.37ns
bb1:5  %brmerge = or i1 %tmp_24_not, %tmp_s            ; <i1> [#uses=3]


 <State 5>: 5.81ns
ST_5: tmp_18 [1/1] 0.00ns
bb1:0  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str45) ; <i32> [#uses=1]

ST_5: stg_30 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_5: not_tmp_24_not [1/1] 1.37ns
bb1:6  %not_tmp_24_not = xor i1 %tmp_24_not, true      ; <i1> [#uses=1]

ST_5: brmerge1 [1/1] 1.37ns
bb1:7  %brmerge1 = or i1 %brmerge, %tmp_9              ; <i1> [#uses=2]

ST_5: not_brmerge [1/1] 1.37ns
bb1:8  %not_brmerge = xor i1 %brmerge, true            ; <i1> [#uses=1]

ST_5: not_brmerge1 [1/1] 1.37ns
bb1:9  %not_brmerge1 = xor i1 %brmerge1, true          ; <i1> [#uses=1]

ST_5: pixel_out_val_1_3 [1/1] 1.37ns
bb1:10  %pixel_out_val_1_3 = and i1 %tmp_27, %not_brmerge1 ; <i1> [#uses=1]

ST_5: pixel_out_val_1_1_cast [1/1] 0.00ns
bb1:11  %pixel_out_val_1_1_cast = sext i1 %pixel_out_val_1_3 to i8 ; <i8> [#uses=1]

ST_5: tmp2 [1/1] 1.37ns
bb1:12  %tmp2 = and i1 %brmerge1, %not_brmerge          ; <i1> [#uses=1]

ST_5: pixel_out_val_1 [1/1] 1.37ns
bb1:13  %pixel_out_val_1 = and i1 %tmp2, %tmp_27        ; <i1> [#uses=1]

ST_5: pixel_out_val_1_2_cast [1/1] 0.00ns
bb1:14  %pixel_out_val_1_2_cast = sext i1 %pixel_out_val_1 to i8 ; <i8> [#uses=1]

ST_5: tmp3 [1/1] 1.37ns
bb1:15  %tmp3 = and i1 %tmp_27, %not_tmp_24_not         ; <i1> [#uses=1]

ST_5: pixel_out_val_0 [1/1] 1.37ns
bb1:16  %pixel_out_val_0 = and i1 %brmerge, %tmp3       ; <i1> [#uses=1]

ST_5: pixel_out_val_0_cast [1/1] 0.00ns
bb1:17  %pixel_out_val_0_cast = sext i1 %pixel_out_val_0 to i8 ; <i8> [#uses=1]

ST_5: stg_43 [1/1] 1.70ns
bb1:18  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_out_val_0_cast)

ST_5: stg_44 [1/1] 1.70ns
bb1:19  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_1_V, i8 %pixel_out_val_1_2_cast)

ST_5: stg_45 [1/1] 1.70ns
bb1:20  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_2_V, i8 %pixel_out_val_1_1_cast)

ST_5: empty_134 [1/1] 0.00ns
bb1:21  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str45, i32 %tmp_18) ; <i32> [#uses=0]

ST_5: stg_47 [1/1] 0.00ns
bb1:22  br label %bb10



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1c1496e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1a38ecd0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x1c3c42d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1bd4c9c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1bd4ca20; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x1a38edf0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1a38ee50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specfifo       ) [ 000000]
empty_131              (specfifo       ) [ 000000]
empty_132              (specfifo       ) [ 000000]
empty_133              (specfifo       ) [ 000000]
src_cols_V_read_3      (wireread       ) [ 001111]
src_rows_V_read_3      (wireread       ) [ 001111]
ges_read               (wireread       ) [ 000000]
tmp_s                  (icmp           ) [ 001111]
tmp_9                  (icmp           ) [ 001111]
stg_15                 (br             ) [ 011111]
t_V_7                  (phi            ) [ 001000]
exitcond4              (icmp           ) [ 001111]
i_V                    (add            ) [ 011111]
stg_19                 (br             ) [ 001111]
stg_20                 (ret            ) [ 000000]
t_V                    (phi            ) [ 000100]
exitcond               (icmp           ) [ 001111]
j_V                    (add            ) [ 001111]
stg_24                 (br             ) [ 011111]
tmp                    (fiforead       ) [ 000000]
tmp_27                 (trunc          ) [ 000101]
tmp_24_not             (icmp           ) [ 000101]
brmerge                (or             ) [ 000101]
tmp_18                 (specregionbegin) [ 000000]
stg_30                 (specpipeline   ) [ 000000]
not_tmp_24_not         (xor            ) [ 000000]
brmerge1               (or             ) [ 000000]
not_brmerge            (xor            ) [ 000000]
not_brmerge1           (xor            ) [ 000000]
pixel_out_val_1_3      (and            ) [ 000000]
pixel_out_val_1_1_cast (sext           ) [ 000000]
tmp2                   (and            ) [ 000000]
pixel_out_val_1        (and            ) [ 000000]
pixel_out_val_1_2_cast (sext           ) [ 000000]
tmp3                   (and            ) [ 000000]
pixel_out_val_0        (and            ) [ 000000]
pixel_out_val_0_cast   (sext           ) [ 000000]
stg_43                 (fifowrite      ) [ 000000]
stg_44                 (fifowrite      ) [ 000000]
stg_45                 (fifowrite      ) [ 000000]
empty_134              (specregionend  ) [ 000000]
stg_47                 (br             ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ges">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ges"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str135"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str132"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str129"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str126"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.volatile.i3P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="src_cols_V_read_3_wireread_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="12" slack="0"/>
<pin id="61" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_cols_V_read_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="src_rows_V_read_3_wireread_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_rows_V_read_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ges_read_wireread_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="ges_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fiforead_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="stg_43_fifowrite_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_43/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="stg_44_fifowrite_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_44/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stg_45_fifowrite_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_45/5 "/>
</bind>
</comp>

<comp id="103" class="1005" name="t_V_7_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="1"/>
<pin id="105" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_7 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="t_V_7_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="12" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_7/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="t_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="1"/>
<pin id="116" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="t_V_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_9_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="1"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="2" slack="0"/>
<pin id="146" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="exitcond_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="12" slack="2"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_27_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_24_not_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_24_not/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="brmerge_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="3"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="not_tmp_24_not_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_24_not/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="brmerge1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="1" slack="4"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="not_brmerge_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_brmerge/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="not_brmerge1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_brmerge1/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="pixel_out_val_1_3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="pixel_out_val_1_3/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="pixel_out_val_1_1_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="pixel_out_val_1_1_cast/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="pixel_out_val_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="1"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="pixel_out_val_1/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="pixel_out_val_1_2_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="pixel_out_val_1_2_cast/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pixel_out_val_0_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="pixel_out_val_0/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="pixel_out_val_0_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="pixel_out_val_0_cast/5 "/>
</bind>
</comp>

<comp id="236" class="1005" name="src_cols_V_read_3_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="2"/>
<pin id="238" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_V_read_3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="src_rows_V_read_3_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_read_3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_s_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="3"/>
<pin id="248" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_9_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="4"/>
<pin id="253" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="264" class="1005" name="exitcond_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="268" class="1005" name="j_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_27_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_24_not_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_not "/>
</bind>
</comp>

<comp id="285" class="1005" name="brmerge_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="70" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="70" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="107" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="107" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="118" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="118" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="76" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="76" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="180" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="195" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="209"><net_src comp="180" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="184" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="225"><net_src comp="175" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="239"><net_src comp="58" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="244"><net_src comp="64" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="249"><net_src comp="126" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="254"><net_src comp="132" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="262"><net_src comp="143" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="267"><net_src comp="149" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="154" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="276"><net_src comp="160" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="283"><net_src comp="164" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="288"><net_src comp="170" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="226" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {5 }
	Port: dst_data_stream_1_V | {5 }
	Port: dst_data_stream_2_V | {5 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_V : 1
		stg_19 : 2
	State 3
		exitcond : 1
		j_V : 1
		stg_24 : 2
	State 4
		brmerge : 1
	State 5
		stg_43 : 1
		stg_44 : 1
		stg_45 : 1
		empty_134 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |           tmp_s_fu_126           |    0    |    3    |
|          |           tmp_9_fu_132           |    0    |    3    |
|   icmp   |         exitcond4_fu_138         |    0    |    14   |
|          |          exitcond_fu_149         |    0    |    14   |
|          |         tmp_24_not_fu_164        |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    add   |            i_V_fu_143            |    0    |    12   |
|          |            j_V_fu_154            |    0    |    12   |
|----------|----------------------------------|---------|---------|
|          |     pixel_out_val_1_3_fu_195     |    0    |    2    |
|          |            tmp2_fu_205           |    0    |    2    |
|    and   |      pixel_out_val_1_fu_211      |    0    |    2    |
|          |            tmp3_fu_221           |    0    |    2    |
|          |      pixel_out_val_0_fu_226      |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |       not_tmp_24_not_fu_175      |    0    |    2    |
|    xor   |        not_brmerge_fu_184        |    0    |    2    |
|          |        not_brmerge1_fu_189       |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    or    |          brmerge_fu_170          |    0    |    2    |
|          |          brmerge1_fu_180         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | src_cols_V_read_3_wireread_fu_58 |    0    |    0    |
| wireread | src_rows_V_read_3_wireread_fu_64 |    0    |    0    |
|          |      ges_read_wireread_fu_70     |    0    |    0    |
|----------|----------------------------------|---------|---------|
| fiforead |        tmp_fiforead_fu_76        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      stg_43_fifowrite_fu_82      |    0    |    0    |
| fifowrite|      stg_44_fifowrite_fu_89      |    0    |    0    |
|          |      stg_45_fifowrite_fu_96      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |           tmp_27_fu_160          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |   pixel_out_val_1_1_cast_fu_200  |    0    |    0    |
|   sext   |   pixel_out_val_1_2_cast_fu_216  |    0    |    0    |
|          |    pixel_out_val_0_cast_fu_231   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    86   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     brmerge_reg_285     |    1   |
|     exitcond_reg_264    |    1   |
|       i_V_reg_259       |   12   |
|       j_V_reg_268       |   12   |
|src_cols_V_read_3_reg_236|   12   |
|src_rows_V_read_3_reg_241|   12   |
|      t_V_7_reg_103      |   12   |
|       t_V_reg_114       |   12   |
|    tmp_24_not_reg_280   |    1   |
|      tmp_27_reg_273     |    1   |
|      tmp_9_reg_251      |    1   |
|      tmp_s_reg_246      |    1   |
+-------------------------+--------+
|          Total          |   78   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   86   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   78   |    -   |
+-----------+--------+--------+
|   Total   |   78   |   86   |
+-----------+--------+--------+
