<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sun Dec 17 18:16:10 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  11.272MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.693ns (weighted slack = -5.386ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              44.210ns  (39.9% logic, 60.1% route), 40 logic levels.

 Constraint Details:

     44.210ns physical path delay coreInst/SLICE_955 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.150ns DIN_SET requirement (totaling 41.517ns) by 2.693ns

 Physical Path Details:

      Data path coreInst/SLICE_955 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409 *SLICE_955.CLK to */SLICE_955.Q1 coreInst/SLICE_955 (from PIN_CLK_X1_c)
ROUTE        16   e 1.030 */SLICE_955.Q1 to */SLICE_755.C0 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452 */SLICE_755.C0 to */SLICE_755.F0 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         1   e 0.401 */SLICE_755.F0 to */SLICE_755.D1 coreInst/opxMultiplexerInst/CC_N_5_mux_i_0_sn
CTOF_DEL    ---     0.452 */SLICE_755.D1 to */SLICE_755.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8   e 1.030 */SLICE_755.F1 to *SLICE_1085.A0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452 *SLICE_1085.A0 to *SLICE_1085.F0 coreInst/SLICE_1085
ROUTE         1   e 1.030 *SLICE_1085.F0 to */SLICE_747.C1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI09E02[3]
CTOF_DEL    ---     0.452 */SLICE_747.C1 to */SLICE_747.F1 coreInst/SLICE_747
ROUTE         5   e 1.030 */SLICE_747.F1 to */SLICE_542.B1 coreInst/CC_PARITY
CTOOFX_DEL  ---     0.661 */SLICE_542.B1 to *LICE_542.OFX0 coreInst/opxMultiplexerInst/ALUB_m10_i_m2/SLICE_542
ROUTE         1   e 1.030 *LICE_542.OFX0 to */SLICE_757.B0 coreInst/opxMultiplexerInst/ALUB_N_15
CTOF_DEL    ---     0.452 */SLICE_757.B0 to */SLICE_757.F0 coreInst/SLICE_757
ROUTE        21   e 1.030 */SLICE_757.F0 to */SLICE_817.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452 */SLICE_817.C1 to */SLICE_817.F1 coreInst/SLICE_817
ROUTE        14   e 1.030 */SLICE_817.F1 to */SLICE_688.C0 coreInst/N_50
CTOF_DEL    ---     0.452 */SLICE_688.C0 to */SLICE_688.F0 coreInst/fullALUInst/SLICE_688
ROUTE        77   e 1.030 */SLICE_688.F0 to */SLICE_171.A0 coreInst/ALUB_DATA[1]
C0TOFCO_DE  ---     0.905 */SLICE_171.A0 to *SLICE_171.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1   e 0.001 *SLICE_171.FCO to *SLICE_170.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146 *SLICE_170.FCI to *SLICE_170.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1   e 0.001 *SLICE_170.FCO to *SLICE_169.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146 *SLICE_169.FCI to *SLICE_169.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1   e 0.001 *SLICE_169.FCO to *SLICE_168.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146 *SLICE_168.FCI to *SLICE_168.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146 *SLICE_167.FCI to *SLICE_167.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517 *SLICE_166.FCI to */SLICE_166.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1   e 1.030 */SLICE_166.F0 to   SLICE_497.C1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452   SLICE_497.C1 to   SLICE_497.F1 SLICE_497
ROUTE         1   e 1.030   SLICE_497.F1 to */SLICE_954.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452 */SLICE_954.A1 to */SLICE_954.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1   e 0.401 */SLICE_954.F1 to */SLICE_954.A0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452 */SLICE_954.A0 to */SLICE_954.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1   e 1.030 */SLICE_954.F0 to */SLICE_868.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452 */SLICE_868.B1 to */SLICE_868.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16   e 1.030 */SLICE_868.F1 to */SLICE_923.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452 */SLICE_923.B0 to */SLICE_923.F0 coreInst/fullALUInst/aluInst/SLICE_923
ROUTE         1   e 1.030 */SLICE_923.F0 to */SLICE_572.D1 coreInst/fullALUInst/aluInst/un53_RESULT[5]
CTOOFX_DEL  ---     0.661 */SLICE_572.D1 to *LICE_572.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[5]/SLICE_572
ROUTE         1   e 0.001 *LICE_572.OFX0 to *SLICE_567.FXA coreInst/fullALUInst/aluInst/N_256
FXTOOFX_DE  ---     0.223 *SLICE_567.FXA to *LICE_567.OFX1 coreInst/fullALUInst/aluInst/RESULT_12_1_RNO_0[5]/SLICE_567
ROUTE         1   e 1.030 *LICE_567.OFX1 to *SLICE_1073.C1 coreInst/fullALUInst/aluInst/RESULT_12_1_RNO[5]
CTOF_DEL    ---     0.452 *SLICE_1073.C1 to *SLICE_1073.F1 coreInst/fullALUInst/aluInst/SLICE_1073
ROUTE         2   e 1.030 *SLICE_1073.F1 to */SLICE_849.A1 coreInst/N_274
CTOF_DEL    ---     0.452 */SLICE_849.A1 to */SLICE_849.F1 coreInst/SLICE_849
ROUTE         4   e 1.030 */SLICE_849.F1 to   SLICE_443.C1 coreInst/ALU_R[5]
CTOF_DEL    ---     0.452   SLICE_443.C1 to   SLICE_443.F1 SLICE_443
ROUTE        27   e 1.030   SLICE_443.F1 to   SLICE_739.B0 N_278_i
CTOF_DEL    ---     0.452   SLICE_739.B0 to   SLICE_739.F0 SLICE_739
ROUTE         2   e 1.030   SLICE_739.F0 to   SLICE_737.C0 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452   SLICE_737.C0 to   SLICE_737.F0 SLICE_737
ROUTE         1   e 1.030   SLICE_737.F0 to */SLICE_731.B1 mcuResourcesInst/memoryMapperInst/GPIO_MAP_3
CTOF_DEL    ---     0.452 */SLICE_731.B1 to */SLICE_731.F1 mcuResourcesInst/memoryMapperInst/SLICE_731
ROUTE        23   e 1.030 */SLICE_731.F1 to */SLICE_499.C1 mcuResourcesInst/memoryMapperInst/GPIO_MAP
CTOF_DEL    ---     0.452 */SLICE_499.C1 to */SLICE_499.F1 mcuResourcesInst/SLICE_499
ROUTE         1   e 1.030 */SLICE_499.F1 to   SLICE_319.B0 mcuResourcesInst/memoryMapperInst/N_46
CTOOFX_DEL  ---     0.661   SLICE_319.B0 to SLICE_319.OFX0 SLICE_319
ROUTE         4   e 1.030 SLICE_319.OFX0 to   SLICE_498.A0 CPU_DIN[1]
CTOF_DEL    ---     0.452   SLICE_498.A0 to   SLICE_498.F0 SLICE_498
ROUTE         1   e 1.030   SLICE_498.F0 to *t/SLICE_71.B0 coreInst/programCounterInst/N_1355
C0TOFCO_DE  ---     0.905 *t/SLICE_71.B0 to */SLICE_71.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1   e 0.001 */SLICE_71.FCO to */SLICE_70.FCI coreInst/programCounterInst/SUM_cry_2
FCITOFCO_D  ---     0.146 */SLICE_70.FCI to */SLICE_70.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1   e 0.001 */SLICE_70.FCO to */SLICE_69.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146 */SLICE_69.FCI to */SLICE_69.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1   e 0.001 */SLICE_69.FCO to */SLICE_68.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146 */SLICE_68.FCI to */SLICE_68.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1   e 0.001 */SLICE_68.FCO to */SLICE_67.FCI coreInst/programCounterInst/SUM_cry_8
FCITOFCO_D  ---     0.146 */SLICE_67.FCI to */SLICE_67.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1   e 0.001 */SLICE_67.FCO to */SLICE_66.FCI coreInst/programCounterInst/SUM_cry_10
FCITOF1_DE  ---     0.569 */SLICE_66.FCI to *t/SLICE_66.F1 coreInst/programCounterInst/SLICE_66
ROUTE         4   e 1.030 *t/SLICE_66.F1 to *SLICE_1089.B1 coreInst/programCounterInst/SUM[12]
CTOF_DEL    ---     0.452 *SLICE_1089.B1 to *SLICE_1089.F1 coreInst/SLICE_1089
ROUTE         1   e 1.030 *SLICE_1089.F1 to *t/SLICE_74.B0 coreInst/programCounterInst/N_1142
C0TOFCO_DE  ---     0.905 *t/SLICE_74.B0 to */SLICE_74.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569 */SLICE_73.FCI to *t/SLICE_73.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1   e 0.001 *t/SLICE_73.F1 to */SLICE_73.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   44.210   (39.9% logic, 60.1% route), 40 logic levels.

Warning:  11.272MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   11.272 MHz|  40 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_4                                  |       1|    4096|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_6                                  |       1|    4096|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i_1_a2|        |        |
_4                                      |       1|    4096|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i_1_a2|        |        |
_8                                      |       1|    4096|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i_1_a2|        |        |
_10                                     |       1|    4096|    100.00%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i     |      16|    4096|    100.00%
                                        |        |        |
coreInst/opxMultiplexerInst/CC_N_5_mux_i|        |        |
_0_sn                                   |       1|    4096|    100.00%
                                        |        |        |
coreInst/DEBUG_OP_I_fast[0]             |      16|    4096|    100.00%
                                        |        |        |
coreInst/CC_REGX[1]                     |       8|    4096|    100.00%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_2   |       1|    4084|     99.71%
                                        |        |        |
coreInst/programCounterInst/N_1355      |       1|    4020|     98.14%
                                        |        |        |
CPU_DIN[1]                              |       4|    4020|     98.14%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_8                                  |       1|    3968|     96.88%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_10                                 |       1|    3968|     96.88%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_11_0_S0                            |       1|    3968|     96.88%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/GPIO_M|        |        |
AP                                      |      23|    3948|     96.39%
                                        |        |        |
coreInst/fullALUInst/aluInst/N_256      |       1|    3652|     89.16%
                                        |        |        |
coreInst/fullALUInst/aluInst/un53_RESULT|        |        |
[5]                                     |       1|    3652|     89.16%
                                        |        |        |
coreInst/fullALUInst/aluInst/RESULT_12_1|        |        |
_RNO[5]                                 |       1|    3652|     89.16%
                                        |        |        |
coreInst/N_274                          |       2|    3652|     89.16%
                                        |        |        |
coreInst/ALU_R[5]                       |       4|    3652|     89.16%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/GPIO_M|        |        |
AP_3                                    |       1|    3652|     89.16%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/N_128 |       2|    3652|     89.16%
                                        |        |        |
N_278_i                                 |      27|    3652|     89.16%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_11                                     |       1|    3462|     84.52%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_4   |       1|    3284|     80.18%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_13                                     |       1|    3056|     74.61%
                                        |        |        |
coreInst/N_27                           |       6|    2991|     73.02%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_9                                      |       1|    2771|     67.65%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_2                                  |       1|    2552|     62.30%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_6   |       1|    2484|     60.64%
                                        |        |        |
coreInst/CC_PARITY                      |       5|    2214|     54.05%
                                        |        |        |
coreInst/ALUB_SRCX[1]                   |      30|    2188|     53.42%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/CPU_DI|        |        |
N_sn_N_4_i_li                           |      14|    2142|     52.29%
                                        |        |        |
coreInst/ALUB_SRCX_4[1]                 |       3|    2024|     49.41%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_7                                      |       1|    1972|     48.14%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/N_46  |       1|    1910|     46.63%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_14_0_S1                                |       1|    1760|     42.97%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_8   |       1|    1684|     41.11%
                                        |        |        |
coreInst/ALUB_N_14                      |      21|    1572|     38.38%
                                        |        |        |
coreInst/opxMultiplexerInst/ALUB_N_15   |       1|    1572|     38.38%
                                        |        |        |
coreInst/ALUB_DATA[2]                   |      74|    1304|     31.84%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_14_0_S0                                |       1|    1296|     31.64%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_5                                      |       1|    1172|     28.61%
                                        |        |        |
coreInst/fullALUInst/ccRegs/CC_INT0_REG_|        |        |
RNI09E02[3]                             |       1|    1105|     26.98%
                                        |        |        |
coreInst/ALUB_DATA[1]                   |      77|    1000|     24.41%
                                        |        |        |
coreInst/N_1490                         |       6|     941|     22.97%
                                        |        |        |
coreInst/N_1573                         |       7|     941|     22.97%
                                        |        |        |
coreInst/N_50                           |      14|     912|     22.27%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_10  |       1|     901|     22.00%
                                        |        |        |
coreInst/fullALUInst/ALUB_DATA[3]       |      78|     840|     20.51%
                                        |        |        |
coreInst/fullALUInst/N_67               |       8|     837|     20.43%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_12_0_S1                                |       1|     576|     14.06%
                                        |        |        |
coreInst/N_68                           |       8|     560|     13.67%
                                        |        |        |
coreInst/fullALUInst/N_35               |       8|     467|     11.40%
                                        |        |        |
coreInst/fullALUInst/aluInst/un53_RESULT|        |        |
[14]                                    |       1|     444|     10.84%
                                        |        |        |
coreInst/fullALUInst/aluInst/N_201      |       1|     444|     10.84%
                                        |        |        |
coreInst/fullALUInst/aluInst/RESULT_12_0|        |        |
_d[14]                                  |       1|     444|     10.84%
                                        |        |        |
coreInst/fullALUInst/aluInst/RESULT_d[14|        |        |
]                                       |       1|     444|     10.84%
                                        |        |        |
coreInst/busControllerInst/ADDR_BUF_i_i_|        |        |
4_mb_1[14]                              |       1|     444|     10.84%
                                        |        |        |
coreInst/RESULT_d_0[14]                 |       3|     444|     10.84%
                                        |        |        |
mcuResourcesInst.memoryMapperInst.un5_RA|        |        |
M_MAPlt15                               |       7|     444|     10.84%
                                        |        |        |
coreInst/programCounterInst/N_1124      |       1|     440|     10.74%
                                        |        |        |
coreInst/programCounterInst/N_1154      |       1|     440|     10.74%
                                        |        |        |
coreInst/programCounterInst/N_1160      |       1|     440|     10.74%
                                        |        |        |
coreInst/programCounterInst/SUM[8]      |       4|     440|     10.74%
                                        |        |        |
coreInst/programCounterInst/SUM[6]      |       4|     440|     10.74%
                                        |        |        |
coreInst/programCounterInst/SUM[4]      |       4|     440|     10.74%
                                        |        |        |
coreInst/programCounterInst/N_1148      |       1|     424|     10.35%
                                        |        |        |
coreInst/programCounterInst/SUM[10]     |       4|     424|     10.35%
                                        |        |        |
coreInst/N_391                          |       5|     416|     10.16%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_491.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 256
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_491.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 19983928
Cumulative negative slack: 9991964

Constraints cover 2147483647 paths, 1 nets, and 7461 connections (92.48% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sun Dec 17 18:16:11 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/dhReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay coreInst/SLICE_707 to coreInst/SLICE_707 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path coreInst/SLICE_707 to coreInst/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_707.CLK to */SLICE_707.Q1 coreInst/SLICE_707 (from PIN_CLK_X1_c)
ROUTE         1   e 0.199 */SLICE_707.Q1 to */SLICE_707.M0 coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_491.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 256
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_491.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7712 connections (95.59% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 19983928 (setup), 0 (hold)
Cumulative negative slack: 9991964 (9991964+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
