Active-HDL 9.2.2499.sp1.36.4586  2014-07-16 16:42:11

Elaboration top modules:
Architecture                  behave(trig_chan_calc_tb)


-------------------------------------------------------------------------------------------------------------------
Entity            | Architecture | Library          | Info | Compiler Version                | Compilation Options
-------------------------------------------------------------------------------------------------------------------
trig_chan_calc_tb | behave       | trig_chan_tb_lib |      | 9.2.2499.sp1.36.4586  (Windows) | -dbg
trig_chan_calc    | behave       | trig_chan_tb_lib |      | 9.2.2499.sp1.36.4586  (Windows) | -dbg
dsp48a1           | dsp48a1_v    | unisim           |      | 9.2.2499.sp1.36.4586  (Windows) | -vendor xilinx
-------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------
VHDL Package                     | Library          | Info | Compiler Version                | Compilation Options
-------------------------------------------------------------------------------------------------------------------
standard                         | std              |      |                                 | <unavailable>
TEXTIO                           | std              |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_1164                   | ieee             |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_arith                  | ieee             |      | 9.2.2499.sp1.36.4586  (Windows) | 
VCOMPONENTS                      | unisim           |      | 9.2.2499.sp1.36.4586  (Windows) | -vendor xilinx
NUMERIC_STD                      | ieee             |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
STD_LOGIC_SIGNED                 | ieee             |      | 9.2.2499.sp1.36.4586  (Windows) | 
STD_LOGIC_UNSIGNED               | ieee             |      | 9.2.2499.sp1.36.4586  (Windows) | 
VITAL_Timing                     | ieee             |      | 9.2.2499.sp1.36.4586  (Windows) | 
VITAL_Primitives                 | ieee             |      | 9.2.2499.sp1.36.4586  (Windows) | 
VPKG                             | unisim           |      | 9.2.2499.sp1.36.4586  (Windows) | -vendor xilinx
-------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------
Library                          | Comment
-------------------------------------------------------------------------------------------------------------------
ieee                             | Standard IEEE packages library
std                              | Standard VHDL library
trig_chan_tb_lib                 | None
unisim                           | XILINX ISE 14.6, UNISIM VHDL LIBRARY
-------------------------------------------------------------------------------------------------------------------


Simulation Options: vsim trig_chan_calc_tb -t 1ps -ieee_nowarn


The performance of simulation is reduced. Version PE
