# Test vector for Controller.circ
Inst[16]      Flags[4]   Clk Reset Carry DP_Shift Imm32_Enable Imm5[5] Imm32[32]                        ALU_Opcode[4] Rm[3] Rn[3] Rd[3] RAM_Addr[32]                     Load Store PC[8]

# SHIFTADDSUBMOV

0000001110101010 0000     1   0     0     1        0            01110   00000000000000000000000000000000 0010          000   101   010   00000000000000000000000000000000 0    0     00000000   #LSL (im)
0000101110101010 0000     1   0     0     1        0            01110   00000000000000000000000000000000 0011          000   101   010   00000000000000000000000000000000 0    0     00000000   #LSR (im) 
0001001110101010 0000     1   0     0     1        0            01110   00000000000000000000000000000000 0100          000   101   010   00000000000000000000000000000000 0    0     00000000   #ASR (im)  
0001100110101010 0000     1   0     0     1        0            00000   00000000000000000000000000000000 0101          110   101   010   00000000000000000000000000000000 0    0     00000000   #ADD (reg) 
0001101110101010 0000     1   0     1     1        0            00000   00000000000000000000000000000000 0110          110   101   010   00000000000000000000000000000000 0    0     00000000   #SUB (reg)  
0001110110101010 0000     1   0     0     1        1            00000   00000000000000000000000000000110 0101          000   101   010   00000000000000000000000000000000 0    0     00000000   #ADD (im)  
0001111110101010 0000     1   0     1     1        1            00000   00000000000000000000000000000110 0110          000   101   010   00000000000000000000000000000000 0    0     00000000   #SUB (im)  
0010011010110011 0000     1   0     0     1        1            00000   00000000000000000000000010110011 1001          000   000   110   00000000000000000000000000000000 0    0     00000000   #MOV (im) 

#DATA PROCESSING

0100000000110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0000          110   101   101   00000000000000000000000000000000 0    0     00000000    #AND reg
0100000001110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0001          110   101   101   00000000000000000000000000000000 0    0     00000000    #EOR reg
0100000010110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0010          110   101   101   00000000000000000000000000000000 0    0     00000000    #LSL reg
0100000011110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0011          110   101   101   00000000000000000000000000000000 0    0     00000000    #LSR reg
0100000100110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0100          110   101   101   00000000000000000000000000000000 0    0     00000000    #ASR reg
0100000101110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0101          110   101   101   00000000000000000000000000000000 0    0     00000000    #ADC reg
0100000110110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0110          110   101   101   00000000000000000000000000000000 0    0     00000000    #SBC reg
0100000111110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0111          110   101   101   00000000000000000000000000000000 0    0     00000000    #ROR reg
0100001000110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 1000          110   000   101   00000000000000000000000000000000 0    0     00000000    #TST reg
0100001001110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 1001          110   101   101   00000000000000000000000000000000 0    0     00000000    #RSB im  X
0100001010110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 1010          110   000   101   00000000000000000000000000000000 0    0     00000000    #CMP reg X
0100001011110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 1011          110   000   101   00000000000000000000000000000000 0    0     00000000    #CMN reg X
0100001100110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 1100          110   101   101   00000000000000000000000000000000 0    0     00000000    #ORR reg
0100001101110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 1101          110   101   101   00000000000000000000000000000000 0    0     00000000    #MUL     X
0100001110110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 1110          110   101   101   00000000000000000000000000000000 0    0     00000000    #BIC reg
0100001111110101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 1111          110   000   101   00000000000000000000000000000000 0    0     00000000    #MVN reg

#LOAD STORE

1001011000110011 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0000          110   000   110   00000000000000000000000000110011 1    0     00000000    #STR - inversé car changé au prochain tic d'horloge
1001111000110011 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0000          110   000   110   00000000000000000000000000110011 0    1     00000000    #LDR - inversé car changé au prochain tic d'horloge       


#SP Adress

1011000001010101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0000          000   000   000   00000000000000000000000000000000 0    0     00000000    #ADD - Ne change rien car SP change en interne
1011000011010101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0000          000   000   000   00000000000000000000000000000000 0    0     00000000    #SUB - Ne change rien car SP change en interne  

#Conditionnal

1101000101100101 0000     1   0     0     0        0            00000   00000000000000000000000000000000 0000          000   000   000   00000000000000000000000000000000 0    0     00000000    #Test NE 

                                                                                                                        

