Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jun 20 14:23:51 2024
| Host         : Pepsi running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file vta_wrapper_control_sets_placed.rpt
| Design       : vta_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   734 |
|    Minimum number of control sets                        |   734 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   734 |
| >= 0 to < 4        |    85 |
| >= 4 to < 6        |   111 |
| >= 6 to < 8        |    68 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    52 |
| >= 14 to < 16      |    12 |
| >= 16              |   346 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1472 |          574 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             988 |          495 |
| Yes          | No                    | No                     |           11784 |         3619 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           10724 |         2735 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                                                                            Enable Signal                                                                                           |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                |                                                                                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                     | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                        |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                     | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                             |                                                                                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                             |                                                                                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                |                                                                                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                               |                2 |              2 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                 |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                               |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                               |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                               |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                               |                2 |              2 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                                                                                                               |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |              3 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |              3 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |              3 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |              3 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                             |                                                                                                                                                                      |                2 |              3 |         1.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |              3 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                2 |              3 |         1.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                2 |              3 |         1.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |              3 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                     | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                            | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                          | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                              |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0        | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                  |                                                                                                                                                                      |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                     | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                     | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                          |                                                                                                                                                                      |                4 |              4 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg                                                                                             | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                     | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                               | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                               |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                   |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                    |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                   | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1_n_0                                                    | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0        | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__1_n_0                                                            | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                      | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                          | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                       | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                               | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                           |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__2_n_0                                        | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_pp2_iter1_reg_reg[0][0]                                                                                       | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/trunc_ln67_1_reg_16661_pp2_iter1_reg_reg[2]                                                         |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg                                                                                                   | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_pp2_iter1_reg_reg[0][0]                                                                                       | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_reg[0]_0                                                                        |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__3_n_0                                        | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                        | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              4 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                     | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              4 |         1.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0 |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0        | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/wreq_throttl/push                                                                                                                                       |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                              |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              4 |         1.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0        | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              4 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                             | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |              5 |         1.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_4[0]                                                                                        | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                      |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              5 |         1.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done5_out                                                                                                          | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                         |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                         |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                           |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done5_out                                                                                                          | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                         |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              5 |         1.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                    | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                         |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                           | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                        | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                         |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                           | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |              5 |         1.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                      |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                      |                                                                                                                                                                      |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg            |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                 |                                                                                                                                                                      |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                    |                                                                                                                                                                      |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                                        | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                              |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                                                                                                               | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/could_multi_bursts.loop_cnt[4]_i_1_n_0                                                                          |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                   |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                              | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                        | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                              |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                              | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                             |                                                                                                                                                                      |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                               | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                     |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                         |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                   | vta_i/load_0/inst/load_CONTROL_BUS_s_axi_U/rdata[7]_i_1_n_0                                                                                                          |                3 |              5 |         1.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                   |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                              |                3 |              5 |         1.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                5 |              5 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_4[0]                                                                                              | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                            |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/gen_endpoint.w_push_done5_out                                                                                                          | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                         |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |              5 |         1.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done5_out                                                                                                          | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                         |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                         |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                 |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                              |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                              |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                   | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                         |                2 |              5 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                           |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                 |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              5 |         1.25 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |              5 |         1.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                               | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                     |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                              |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                              |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              6 |         1.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                           |                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                           | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                               |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                           |                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                           | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                               |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                           | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                               |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                           |                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                           | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                               |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                             | vta_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                             | vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |              6 |         1.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                         | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                           | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                               |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                  |                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              6 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_CONTROL_BUS_s_axi_U/waddr                                                                                                                                             |                                                                                                                                                                      |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                           | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                               |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              7 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                5 |              7 |         1.40 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                5 |              7 |         1.40 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              7 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                5 |              7 |         1.40 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                3 |              7 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                5 |              7 |         1.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              7 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                5 |              7 |         1.40 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              7 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              7 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                         |                                                                                                                                                                      |                2 |              7 |         3.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                      |                3 |              7 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |                4 |              7 |         1.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                            | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                   | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                2 |              8 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                            | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                           |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                          |                2 |              8 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                2 |              8 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                           | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                      |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                        |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                          | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                        |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                            | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                           |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                      | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              8 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                             | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                2 |              8 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_pp2_iter1_reg_reg[0][0]                                                                                       |                                                                                                                                                                      |                2 |              8 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                        |                                                                                                                                                                      |                6 |              8 |         1.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                  |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                                                                 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[1]_i_1_n_0                                                                                                                  |                7 |              8 |         1.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[3]_i_1_n_0                                                                                                                  |                8 |              8 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[4]_i_1_n_0                                                                                                                  |                6 |              8 |         1.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[5]_i_1_n_0                                                                                                                  |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[6]_i_1_n_0                                                                                                                  |                4 |              8 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                                                                      | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                2 |              8 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[7]_i_1_n_0                                                                                                                  |                5 |              8 |         1.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[8]_i_1_n_0                                                                                                                  |                4 |              8 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[9]_i_1_n_0                                                                                                                  |                5 |              8 |         1.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[0]_i_1_n_0                                                                                                                  |                7 |              8 |         1.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[10]_i_1_n_0                                                                                                                 |                4 |              8 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[11]_i_1_n_0                                                                                                                 |                5 |              8 |         1.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[12]_i_1_n_0                                                                                                                 |                5 |              8 |         1.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[13]_i_1_n_0                                                                                                                 |                4 |              8 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[14]_i_1_n_0                                                                                                                 |                5 |              8 |         1.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[2]_i_1_n_0                                                                                                                  |                8 |              8 |         1.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                                                                     | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                3 |              8 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_1[0]                                                                                             | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                           |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                            | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                            | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                           |                2 |              8 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |              9 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                           | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                5 |              9 |         1.80 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                              | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |              9 |         2.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                            |                2 |              9 |         4.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                4 |              9 |         2.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/p_26_in                                                                                                                                       | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_0                                                                                       |                2 |              9 |         4.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                          | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/ap_rst_n_2[0]                                                                                      |                2 |              9 |         4.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                              |                4 |             10 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                           | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                       |                2 |             10 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/acc_mem_V_addr_3_reg_133980                                                                                                                                                   |                                                                                                                                                                      |                4 |             11 |         2.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state48                                                                                                                                                             |                                                                                                                                                                      |                4 |             11 |         2.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |             11 |         3.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/t_V_reg_50[10]_i_1_n_0                                                                                                                                  |                                                                                                                                                                      |                4 |             11 |         2.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                3 |             11 |         3.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg    |                                                                                                                                                                      |                3 |             11 |         3.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift |                                                                                                                                                                      |                3 |             11 |         3.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                  |                                                                                                                                                                      |                2 |             12 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |             12 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                               |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |             12 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |             12 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_state25                                                                                                                                                                |                                                                                                                                                                      |                2 |             12 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_1415_reg[0][0]                                                                                                            |                                                                                                                                                                      |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/D[1]                                                                                                                                                    |                                                                                                                                                                      |                3 |             12 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                               |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                6 |             12 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                               |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/E[0]                                                                                                                                                    |                                                                                                                                                                      |                3 |             12 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_NS_fsm1                                                                                                                                              |                                                                                                                                                                      |                3 |             12 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                               |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                              |                                                                                                                                                                      |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_state10                                                                                                                                                                |                                                                                                                                                                      |                2 |             12 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                              | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |             12 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                               |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                               |                5 |             12 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                      |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_xbar/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.s_axi_arid_d                                                                        |                                                                                                                                                                      |                3 |             13 |         4.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                           |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/t_V_reg_70[15]_i_1_n_0                                                                                                                                      |                                                                                                                                                                      |                5 |             13 |         2.60 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                            |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/s2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/upc_0_i308_reg_1166[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                      |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/g2s_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                5 |             13 |         2.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                    |                                                                                                                                                                      |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                  |                                                                                                                                                                      |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state62                                                                                                                                                             |                                                                                                                                                                      |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/select_ln262_reg_140690                                                                                                                                                       |                                                                                                                                                                      |                6 |             13 |         2.17 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/g2l_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                7 |             13 |         1.86 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/upc_0_i_reg_1266[31]_i_2_n_0                                                                                                                                                  |                                                                                                                                                                      |                6 |             13 |         2.17 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/select_ln350_reg_13345[12]_i_1_n_0                                                                                                                                            |                                                                                                                                                                      |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                            |                4 |             13 |         3.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_reg[0][0]                                                                                                     |                                                                                                                                                                      |                6 |             14 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                      |                2 |             14 |         7.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                               |                                                                                                                                                                      |                2 |             14 |         7.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[23]                                                                                                                       |                                                                                                                                                                      |                6 |             14 |         2.33 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                           |                8 |             15 |         1.88 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                           |                8 |             15 |         1.88 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                              |                5 |             15 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                8 |             15 |         1.88 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                           |                7 |             15 |         2.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/lshr_ln1_reg_12910                                                                                                                                                               |                                                                                                                                                                      |                6 |             15 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                           |                7 |             15 |         2.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[43]_0                                                                                                                |                                                                                                                                                                      |                5 |             15 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_state18                                                                                                                                                                |                                                                                                                                                                      |                5 |             16 |         3.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                        |                                                                                                                                                                      |                3 |             16 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |                2 |             16 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                            |                                                                                                                                                                      |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_state15                                                                                                                                                                | vta_i/load_0/inst/i_op_assign_1_reg_354                                                                                                                              |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[8][0]                                                                                                         | vta_i/store_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/SR[0]                                                                                                   |                3 |             16 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state41                                                                                                                                                             |                                                                                                                                                                      |                5 |             16 |         3.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/regslice_both_s2g_dep_queue_V_U/ibuf_inst/E[0]                                                                                                                                  |                                                                                                                                                                      |                5 |             16 |         3.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/ap_NS_fsm1                                                                                                                                                  |                                                                                                                                                                      |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                     |                                                                                                                                                                      |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63]                                                                                                                     | vta_i/compute_0/inst/grp_reset_mem_fu_1329/i_op_assign_reg_59                                                                                                        |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rdata/phi_ln485_reg_13180                                                                                                                | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rdata/phi_ln485_reg_1318                                                                                   |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_CS_fsm_reg[1]_0[0]                                                                                                                                   | vta_i/compute_0/inst/grp_reset_mem_fu_1329/SR[0]                                                                                                                     |                2 |             16 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/reg_4640                                                                                                                                                                         |                                                                                                                                                                      |                3 |             16 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/tmp_V_reg_1172_reg[7][0]                                                                                                                                    |                                                                                                                                                                      |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/grp_reset_mem_fu_418_mem_V_WEN_A[0]                                                                                                                         | vta_i/load_0/inst/grp_reset_mem_fu_418/i_op_assign_reg_79                                                                                                            |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/ap_CS_fsm_reg[25][0]                                                                                                                                        |                                                                                                                                                                      |                4 |             16 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[32][0]                                                                                                              |                                                                                                                                                                      |                8 |             16 |         2.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/ap_CS_fsm_reg[1]_0[0]                                                                                                                                       | vta_i/load_0/inst/grp_reset_mem_fu_418/SR[0]                                                                                                                         |                2 |             16 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/data_port_ARADDR1                                                                                                                                           |                                                                                                                                                                      |                3 |             16 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/p_7_in                                                                                                                                                                           |                                                                                                                                                                      |                5 |             16 |         3.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/phi_ln552_reg_2530                                                                                                                 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/rs_wreq/phi_ln552_reg_253                                                                                       |                5 |             17 |         3.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/phi_ln67_reg_4070                                                                                                                       | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/phi_ln67_reg_407                                                                                          |                5 |             17 |         3.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_reg_134440                                                                                                                                                   | vta_i/compute_0/inst/src_1_V_1_reg_13474[31]_i_1_n_0                                                                                                                 |                3 |             17 |         5.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                          | vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                           |                3 |             18 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                  | vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                            |                5 |             18 |         3.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                 | vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                           |                4 |             18 |         4.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                            |                5 |             18 |         3.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                            |                3 |             18 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                              | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                  |                5 |             18 |         3.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                |                                                                                                                                                                      |                8 |             18 |         2.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                  | vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                            |                3 |             18 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/phi_ln67_reg_13070                                                                                                                | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/phi_ln67_reg_1307                                                                                   |                5 |             19 |         3.80 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                              |                7 |             19 |         2.71 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/select_ln350_reg_13345[12]_i_1_n_0                                                                                                                                            | vta_i/compute_0/inst/select_ln350_reg_13345[31]_i_1_n_0                                                                                                              |                6 |             19 |         3.17 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/upc_0_i_reg_1266[31]_i_2_n_0                                                                                                                                                  | vta_i/compute_0/inst/upc_0_i_reg_1266[31]                                                                                                                            |                3 |             19 |         6.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/upc_0_i308_reg_1166[31]_i_1_n_0                                                                                                                                               | vta_i/compute_0/inst/dst_offset_in_0_i303_reg_1144                                                                                                                   |                3 |             19 |         6.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/g2l_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | vta_i/g2l_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                6 |             20 |         3.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_1[0]                                                                                                              | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                6 |             20 |         3.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                        |                                                                                                                                                                      |                7 |             20 |         2.86 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/s2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | vta_i/s2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                5 |             20 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/s2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | vta_i/s2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                4 |             20 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                  | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                8 |             20 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                           | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                3 |             20 |         6.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                      |                8 |             20 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                3 |             20 |         6.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/g2s_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | vta_i/g2s_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                4 |             20 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/g2s_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | vta_i/g2s_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                4 |             20 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                  | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                7 |             20 |         2.86 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                5 |             20 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/g2l_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | vta_i/g2l_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                6 |             20 |         3.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                             |                4 |             20 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                7 |             21 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/phi_ln89_reg_365[20]_i_2_n_0                                                                                                                                                     | vta_i/load_0/inst/phi_ln89_reg_365                                                                                                                                   |                5 |             21 |         4.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/add_ln89_reg_12810                                                                                                                                                               |                                                                                                                                                                      |                6 |             21 |         3.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/p_33_in                                                                                                                                                                       |                                                                                                                                                                      |                6 |             22 |         3.67 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |               12 |             23 |         1.92 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                              |               10 |             24 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                               |                9 |             24 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                               | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                               |                9 |             24 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                               | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                               |                7 |             24 |         3.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                               |                8 |             24 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                9 |             24 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                8 |             24 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                               | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                               |                7 |             24 |         3.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                8 |             24 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                9 |             24 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/odata_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                      |               10 |             24 |         2.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                7 |             24 |         3.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                7 |             24 |         3.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                8 |             24 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                               | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                               |                8 |             24 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                9 |             24 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                9 |             24 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                               | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                               |                9 |             24 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                               |               12 |             25 |         2.08 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                |                                                                                                                                                                      |               10 |             25 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | vta_i/axi_xbar/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                7 |             26 |         3.71 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                   |                                                                                                                                                                      |               14 |             27 |         1.93 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/E[0]                                                                                                                                 |                                                                                                                                                                      |                5 |             27 |         5.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                             | vta_i/compute_0/inst/compute_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0                                                                                                   |                7 |             27 |         3.86 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_CS_fsm_reg[1]_2[0]                                                                                                                                   |                                                                                                                                                                      |                6 |             28 |         4.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/E[0]                                                                                                                                                        |                                                                                                                                                                      |                4 |             28 |         7.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                             |                                                                                                                                                                      |               15 |             28 |         1.87 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                               | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                8 |             28 |         3.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_4[0]                                                                                              | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                5 |             29 |         5.80 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                              | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                7 |             29 |         4.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_1[0]                                                                                             | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                6 |             29 |         4.83 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329_ap_start_reg1                                                                                                                                           |                                                                                                                                                                      |                8 |             29 |         3.62 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/add_ln88_reg_12610                                                                                                                                                               |                                                                                                                                                                      |                9 |             29 |         3.22 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418_ap_start_reg1                                                                                                                                               |                                                                                                                                                                      |                8 |             29 |         3.62 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/ap_NS_fsm1                                                                                                                                                                      |                                                                                                                                                                      |                8 |             29 |         3.62 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_4[0]                                                                                        | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                4 |             29 |         7.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                7 |             30 |         4.29 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                           | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                5 |             30 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                          | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                7 |             30 |         4.29 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/uop_port_addr_reg_165810                                                                                                                                                      |                                                                                                                                                                      |                8 |             30 |         3.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/p_26_in                                                                                                                                       | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                8 |             31 |         3.88 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                           | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                7 |             31 |         4.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/src_idx_V_reg_14107[11]_i_1_n_0                                                                                                                                               |                                                                                                                                                                      |                9 |             32 |         3.56 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                 |                                                                                                                                                                      |               11 |             32 |         2.91 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/int_insns_V[31]_i_1_n_0                                                                                                                               | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                6 |             32 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[43][0]                                                                                                               |                                                                                                                                                                      |                8 |             32 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                            |                                                                                                                                                                      |                7 |             32 |         4.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                            |                                                                                                                                                                      |               10 |             32 |         3.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                               |                                                                                                                                                                      |                5 |             32 |         6.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/int_insn_count[31]_i_1_n_0                                                                                                                            | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                6 |             32 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_CONTROL_BUS_s_axi_U/int_biases_V[31]_i_1_n_0                                                                                                                          | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                4 |             32 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_CONTROL_BUS_s_axi_U/int_done_i[31]_i_1_n_0                                                                                                                            | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                5 |             32 |         6.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_CONTROL_BUS_s_axi_U/int_uops_V[31]_i_1_n_0                                                                                                                            | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                6 |             32 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/upc_3_reg_13373[31]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                      |                9 |             32 |         3.56 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/dram_idx_assign_1_0_reg_3440                                                                                                                                                     |                                                                                                                                                                      |                4 |             32 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_CONTROL_BUS_s_axi_U/int_inputs_V[31]_i_1_n_0                                                                                                                                | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                6 |             32 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_CONTROL_BUS_s_axi_U/int_weights_V[31]_i_1_n_0                                                                                                                               | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                5 |             32 |         6.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                     |                                                                                                                                                                      |               12 |             32 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                     |                                                                                                                                                                      |               11 |             32 |         2.91 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_CONTROL_BUS_s_axi_U/int_outputs_V[31]_i_1_n_0                                                                                                                             | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                5 |             32 |         6.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_load_queue_V_V_U/ibuf_inst/sel                                                                                                                                    | vta_i/fetch_0/inst/regslice_both_load_queue_V_V_U/ibuf_inst/clear                                                                                                    |                8 |             32 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_CONTROL_BUS_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                     | vta_i/store_0/inst/store_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0                                                                                                       |               11 |             32 |         2.91 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/wreq_throttl/could_multi_bursts.next_loop                                                                                                               | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                5 |             33 |         6.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                        |                                                                                                                                                                      |               10 |             33 |         3.30 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                        |                                                                                                                                                                      |               11 |             33 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/buff_rdata/pop                                                                                                                              | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                5 |             33 |         6.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                      |                9 |             34 |         3.78 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_offset_in_0_i_reg_1230[11]_i_2_n_0                                                                                                                                        | vta_i/compute_0/inst/dst_offset_in_0_i_reg_1230                                                                                                                      |               10 |             35 |         3.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_offset_in_V_reg_1186[0]_i_2_n_0                                                                                                                                           | vta_i/compute_0/inst/dst_offset_in_V_reg_1186                                                                                                                        |                9 |             35 |         3.89 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                      |               10 |             35 |         3.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                               |                                                                                                                                                                      |                5 |             35 |         7.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                                                      |                7 |             35 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                7 |             36 |         5.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/grp_reset_mem_fu_418/ap_CS_fsm_reg[14][0]                                                                                                                                        |                                                                                                                                                                      |                7 |             36 |         5.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/add_ln700_256_reg_140250                                                                                                                                                      |                                                                                                                                                                      |               11 |             36 |         3.27 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/sram_idx_V_assign_1_s_reg_334                                                                                                                                                    |                                                                                                                                                                      |                9 |             36 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                      |                8 |             36 |         4.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                6 |             37 |         6.17 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                                      |               12 |             37 |         3.08 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                           |                                                                                                                                                                      |                9 |             37 |         4.11 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                6 |             38 |         6.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                      |               14 |             38 |         2.71 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                6 |             38 |         6.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                8 |             38 |         4.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                      |                7 |             38 |         5.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                      |                8 |             38 |         4.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                      |               10 |             38 |         3.80 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                      |                8 |             38 |         4.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                           |                                                                                                                                                                      |                8 |             39 |         4.88 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                8 |             39 |         4.88 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                8 |             39 |         4.88 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                7 |             39 |         5.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                           |                                                                                                                                                                      |                9 |             39 |         4.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                           |                                                                                                                                                                      |                7 |             39 |         5.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                      |                7 |             39 |         5.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                           |                                                                                                                                                                      |                7 |             39 |         5.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/E[0]                                                                                                                                  |                                                                                                                                                                      |               10 |             40 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state53                                                                                                                                                             |                                                                                                                                                                      |               10 |             40 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                         |                                                                                                                                                                      |                8 |             40 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                        |                                                                                                                                                                      |               12 |             40 |         3.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/ap_CS_fsm_state9                                                                                                                                                                |                                                                                                                                                                      |               10 |             40 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/buff_rdata/push                                                                                                                             | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                6 |             41 |         6.83 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state38                                                                                                                                                             |                                                                                                                                                                      |               26 |             44 |         1.69 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_state30                                                                                                                                                                |                                                                                                                                                                      |               11 |             44 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_offset_in_V_reg_11861                                                                                                                                                     | vta_i/compute_0/inst/indvar_flatten_reg_1219[45]                                                                                                                     |               12 |             45 |         3.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                               |                                                                                                                                                                      |               15 |             45 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rreq/push                                                                                                                               |                                                                                                                                                                      |                6 |             45 |         7.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                            |                                                                                                                                                                      |               13 |             45 |         3.46 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                |                                                                                                                                                                      |                6 |             45 |         7.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                               |                                                                                                                                                                      |               15 |             45 |         3.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/D[3]                                                                                                                                                    |                                                                                                                                                                      |                7 |             45 |         6.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                             |                                                                                                                                                                      |               14 |             46 |         3.29 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                             |                                                                                                                                                                      |               10 |             46 |         4.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/select_ln343_1_reg_133400                                                                                                                                                     |                                                                                                                                                                      |               12 |             46 |         3.83 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/select_ln343_1_reg_133400                                                                                                                                                     | vta_i/compute_0/inst/select_ln348_2_reg_13363                                                                                                                        |               12 |             46 |         3.83 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |                7 |             46 |         6.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state4                                                                                                                                                              |                                                                                                                                                                      |               10 |             46 |         4.60 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                             | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                7 |             46 |         6.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state22                                                                                                                                                             |                                                                                                                                                                      |                7 |             46 |         6.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rreq/push                                                                                                                              |                                                                                                                                                                      |                6 |             46 |         7.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                      |               10 |             47 |         4.70 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                         |                                                                                                                                                                      |               11 |             47 |         4.27 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                        |                                                                                                                                                                      |               16 |             47 |         2.94 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                               |                                                                                                                                                                      |                8 |             47 |         5.88 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                              | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                7 |             47 |         6.71 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/empty_n_reg_1[0]                                                                                                                  | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                8 |             47 |         5.88 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_CS_fsm_reg[1]_1[0]                                                                                                                                   |                                                                                                                                                                      |                9 |             48 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                      |                8 |             48 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                       |                                                                                                                                                                      |                8 |             48 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                      |                7 |             48 |         6.86 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                      |                                                                                                                                                                      |                9 |             48 |         5.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rreq/push                                                                                                                                     |                                                                                                                                                                      |                7 |             49 |         7.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                              |                                                                                                                                                                      |               12 |             49 |         4.08 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                              |                                                                                                                                                                      |               12 |             49 |         4.08 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                            |                                                                                                                                                                      |               20 |             49 |         2.45 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                            |                                                                                                                                                                      |               14 |             49 |         3.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                  |                                                                                                                                                                      |               10 |             49 |         4.90 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                  |                                                                                                                                                                      |               14 |             49 |         3.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                   | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                8 |             50 |         6.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                   | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               12 |             51 |         4.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                  | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               12 |             56 |         4.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                             | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |               14 |             58 |         4.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/add_ln343_reg_133300                                                                                                                                                          |                                                                                                                                                                      |               15 |             60 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/E[0]                                                                                                                                                  |                                                                                                                                                                      |               11 |             60 |         5.45 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               21 |             60 |         2.86 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                 |                                                                                                                                                                      |               17 |             60 |         3.53 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                 |                                                                                                                                                                      |               10 |             60 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                  |                                                                                                                                                                      |                8 |             60 |         7.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_offset_in_V_reg_11861                                                                                                                                                     | vta_i/compute_0/inst/dst_offset_in_V_reg_1186                                                                                                                        |               15 |             60 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                      |                                                                                                                                                                      |               13 |             61 |         4.69 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                     |                                                                                                                                                                      |               20 |             61 |         3.05 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                     | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                9 |             61 |         6.78 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                |                                                                                                                                                                      |               14 |             64 |         4.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                 |                                                                                                                                                                      |               22 |             64 |         2.91 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                 |                                                                                                                                                                      |               25 |             64 |         2.56 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg[0]                                                                                                          |                                                                                                                                                                      |               30 |             64 |         2.13 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_1415_pp1_iter1_reg_reg[0]                                                                                                 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_1415_pp1_iter1_reg_reg[0]_3                                                                 |               18 |             64 |         3.56 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_1415_pp1_iter1_reg_reg[0]                                                                                                 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_1415_pp1_iter1_reg_reg[0]_0                                                                 |               26 |             64 |         2.46 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                  |                                                                                                                                                                      |               13 |             64 |         4.92 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                            |                                                                                                                                                                      |               11 |             64 |         5.82 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/o_tensor_0_0_V_fu_8240                                                                                                                                                        |                                                                                                                                                                      |               44 |             64 |         1.45 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/o_tensor_0_10_V_fu_8640                                                                                                                                                       |                                                                                                                                                                      |               41 |             64 |         1.56 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                               |                                                                                                                                                                      |               11 |             64 |         5.82 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                              |                                                                                                                                                                      |               11 |             64 |         5.82 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                           |                                                                                                                                                                      |               19 |             64 |         3.37 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                           |                                                                                                                                                                      |               14 |             64 |         4.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/icmp_ln552_reg_640_pp0_iter3_reg_reg[0]_0[0]                                                                                       |                                                                                                                                                                      |               11 |             64 |         5.82 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/icmp_ln552_reg_640_pp0_iter3_reg_reg[0][0]                                                                                         |                                                                                                                                                                      |               15 |             64 |         4.27 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                   | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                9 |             65 |         7.22 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/pop                                                                                                                             | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |                9 |             65 |         7.22 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                      |               29 |             67 |         2.31 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/fifo_rctl/fifo_rreq_valid_buf_reg[0]                                                                                                            | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               10 |             67 |         6.70 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/select_ln259_1_reg_140800                                                                                                                                                     |                                                                                                                                                                      |               18 |             67 |         3.72 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                               |                                                                                                                                                                      |               22 |             67 |         3.05 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                               |                                                                                                                                                                      |               13 |             67 |         5.15 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                      |               26 |             67 |         2.58 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                               |                                                                                                                                                                      |               18 |             67 |         3.72 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                |                                                                                                                                                                      |               13 |             67 |         5.15 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                     |                                                                                                                                                                      |               20 |             68 |         3.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                      |                                                                                                                                                                      |               14 |             68 |         4.86 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |               13 |             70 |         5.38 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                        | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |               19 |             70 |         3.68 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                       | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               14 |             70 |         5.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               15 |             71 |         4.73 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |               12 |             72 |         6.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                               |                                                                                                                                                                      |               17 |             72 |         4.24 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                              |                                                                                                                                                                      |               26 |             72 |         2.77 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |               27 |             72 |         2.67 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/push                                                                                                                                  | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               12 |             73 |         6.08 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/push                                                                                                                               | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |               14 |             73 |         5.21 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/push                                                                                                                            | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |               11 |             73 |         6.64 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                      |               14 |             73 |         5.21 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/data_port_addr_read_reg_166670                                                                                                    |                                                                                                                                                                      |               24 |             73 |         3.04 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                               |                                                                                                                                                                      |               16 |             73 |         4.56 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                |                                                                                                                                                                      |               16 |             73 |         4.56 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                         | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |               15 |             73 |         4.87 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                               |                                                                                                                                                                      |               20 |             73 |         3.65 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/odata_reg[3]_0                                                                                                                        |                                                                                                                                                                      |               18 |             78 |         4.33 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               17 |             78 |         4.59 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               32 |             80 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               15 |             81 |         5.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               16 |             81 |         5.06 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               16 |             81 |         5.06 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               15 |             81 |         5.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               15 |             81 |         5.40 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               17 |             87 |         5.12 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               17 |             87 |         5.12 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               18 |             87 |         4.83 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               17 |             87 |         5.12 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               17 |             87 |         5.12 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_reg                                                                                                             |                                                                                                                                                                      |               37 |             89 |         2.41 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                  |                                                                                                                                                                      |               22 |             90 |         4.09 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/odata_reg[128]_1[0]                                                                                                                   | vta_i/store_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/odata_reg[128]_0[0]                                                                                     |               20 |             91 |         4.55 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/odata[128]_i_1_n_0                                                                                                                    | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                |               18 |             91 |         5.06 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               13 |            104 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               13 |            104 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               13 |            104 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               13 |            104 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               13 |            104 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               13 |            104 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               14 |            112 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               14 |            112 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               14 |            112 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               14 |            112 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               14 |            112 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                      |               14 |            112 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                   |                                                                                                                                                                      |               24 |            113 |         4.71 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/regslice_both_load_queue_V_V_U/obuf_inst/E[0]                                                                                                                                    | vta_i/load_0/inst/regslice_both_load_queue_V_V_U/obuf_inst/SR[0]                                                                                                     |               22 |            114 |         5.18 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/regslice_both_load_queue_V_V_U/obuf_inst/odata[128]_i_1_n_0                                                                                                                      | vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               23 |            114 |         4.96 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                   |                                                                                                                                                                      |               32 |            127 |         3.97 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_load_queue_V_V_U/ibuf_inst/ap_CS_fsm_reg[8]                                                                                                                       |                                                                                                                                                                      |               30 |            128 |         4.27 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/odata_reg[128]_1[0]                                                                                                                  | vta_i/compute_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/SR[0]                                                                                                  |               26 |            128 |         4.92 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/p_0_in__0                                                                                                                            | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |               25 |            128 |         5.12 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                   |                                                                                                                                                                      |               23 |            128 |         5.57 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                |                                                                                                                                                                      |               41 |            128 |         3.12 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                |                                                                                                                                                                      |               32 |            128 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/E[0]                                                                                                                                   | vta_i/fetch_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/SR[0]                                                                                                    |               20 |            129 |         6.45 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                  | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               19 |            129 |         6.79 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/store_0/inst/store_data_port_m_axi_U/bus_write/buff_wdata/icmp_ln552_reg_640_reg[0][0]                                                                                                       |                                                                                                                                                                      |               32 |            129 |         4.03 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/odata[127]_i_1__0_n_0                                                                                                                  | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               18 |            129 |         7.17 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_load_queue_V_V_U/obuf_inst/ap_rst_n_0[0]                                                                                                                          | vta_i/fetch_0/inst/regslice_both_load_queue_V_V_U/obuf_inst/SR[0]                                                                                                    |               22 |            129 |         5.86 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_load_queue_V_V_U/obuf_inst/odata[127]_i_1_n_0                                                                                                                     | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               18 |            129 |         7.17 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/odata[127]_i_1__1_n_0                                                                                                                 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               21 |            129 |         6.14 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/E[0]                                                                                                                                  | vta_i/fetch_0/inst/regslice_both_store_queue_V_V_U/obuf_inst/SR[0]                                                                                                   |               23 |            129 |         5.61 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                               |                                                                                                                                                                      |               26 |            131 |         5.04 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                      |               38 |            131 |         3.45 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/regslice_both_load_queue_V_V_U/ibuf_inst/E[0]                                                                                                                                   |                                                                                                                                                                      |               28 |            132 |         4.71 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      | vta_i/compute_0/inst/src_1_V_8_reg_13687[31]_i_1_n_0                                                                                                                 |               34 |            136 |         4.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/push                                                                                                                                 | vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               25 |            137 |         5.48 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               25 |            137 |         5.48 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                      | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               26 |            139 |         5.35 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                      | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               26 |            139 |         5.35 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               27 |            141 |         5.22 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               28 |            145 |         5.18 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_phi_mux_indvar_flatten71_phi_fu_1104_p41                                                                                                                                   | vta_i/compute_0/inst/dst_offset_in_0_i303_reg_1144                                                                                                                   |               35 |            152 |         4.34 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                      | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               28 |            152 |         5.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state27                                                                                                                                                             |                                                                                                                                                                      |               35 |            155 |         4.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               30 |            156 |         5.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               29 |            156 |         5.38 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               30 |            156 |         5.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               30 |            156 |         5.20 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               29 |            156 |         5.38 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                             |               69 |            157 |         2.28 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_state9                                                                                                                                                              |                                                                                                                                                                      |               42 |            158 |         3.76 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/regslice_both_gemm_queue_V_V_U/obuf_inst/odata_reg[128]_0                                                                                                                     |                                                                                                                                                                      |               55 |            171 |         3.11 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               23 |            184 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/regslice_both_load_queue_V_V_U/obuf_inst/ap_CS_fsm_reg[0]                                                                                                                        |                                                                                                                                                                      |               42 |            186 |         4.43 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               24 |            192 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               24 |            192 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               24 |            192 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               25 |            200 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               26 |            208 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               27 |            216 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               27 |            216 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               27 |            216 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               27 |            216 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                      |               27 |            216 |         8.00 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_pp2_iter1_reg_reg[0][0]                                                                                       | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_pp2_iter1_reg_reg[0]_0                                                          |              109 |            256 |         2.35 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_pp2_iter1_reg_reg[0][0]                                                                                       | vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/rs_rdata/icmp_ln67_reg_16647_pp2_iter1_reg_reg[0]_1                                                          |              114 |            256 |         2.25 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/ap_CS_fsm_pp0_stage1                                                                                                                                                          |                                                                                                                                                                      |              144 |            278 |         1.93 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_reg_134440                                                                                                                                                   |                                                                                                                                                                      |              110 |            303 |         2.75 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_8_V_6_reg_13844[31]_i_1_n_0                                                                                                                                      |                                                                                                                                                                      |              221 |            320 |         1.45 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/a_tensor_0_0_V_reg_16463[31]_i_1_n_0                                                                                                                                          |                                                                                                                                                                      |               90 |            352 |         3.91 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/dst_tensor_0_0_V_6_reg_13612[31]_i_1_n_0                                                                                                                                      |                                                                                                                                                                      |              234 |            352 |         1.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/E[0]                                                                                                                  |                                                                                                                                                                      |              228 |            448 |         1.96 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                             | vta_i/load_0/inst/shl_ln89_reg_1334[511]_i_1_n_0                                                                                                                     |              222 |            512 |         2.31 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/load_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                             | vta_i/load_0/inst/shl_ln89_reg_1334[1023]_i_1_n_0                                                                                                                    |              205 |            512 |         2.50 |
|  vta_i/pll_clk/inst/clk_out1 | vta_i/compute_0/inst/zext_ln544_2_reg_16132[11]_i_1_n_0                                                                                                                                            |                                                                                                                                                                      |              323 |           1163 |         3.60 |
|  vta_i/pll_clk/inst/clk_out1 |                                                                                                                                                                                                    |                                                                                                                                                                      |              576 |           1496 |         2.60 |
+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


