//
// Written by Synplify Premier 
// Product Version "O-2018.09-SP1"
// Program "Synplify Premier", Mapper "maprc, Build 4745R"
// Wed Mar  1 12:17:08 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v "
// file 1 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v "
// file 2 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v "
// file 3 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v "
// file 4 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v "
// file 5 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v "
// file 6 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v "
// file 7 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v "
// file 8 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v "
// file 9 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh "
// file 10 "\/home/hbb0163/ce495/CE495/edge_detect/sv/edge_detect.sv "
// file 11 "\/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv "
// file 12 "\/home/hbb0163/ce495/CE495/edge_detect/sv/grayscale.sv "
// file 13 "\/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv "
// file 14 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/nlconst.dat "

// VQM4.1+ 
module grayscale (
  SUM_1_0_i_o3_0,
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  input_dout_0,
  input_dout_1,
  input_dout_2,
  input_dout_3,
  input_dout_4,
  input_dout_5,
  input_dout_6,
  input_dout_7,
  input_dout_8,
  input_dout_16,
  input_dout_9,
  input_dout_17,
  input_dout_10,
  input_dout_18,
  input_dout_11,
  input_dout_19,
  input_dout_12,
  input_dout_20,
  input_dout_13,
  input_dout_21,
  input_dout_14,
  input_dout_22,
  input_dout_15,
  input_dout_23,
  mult1_un40_sum_m_combout_0,
  mult1_un40_sum_0_sum2_0,
  mult1_un40_sum_1_c1_0,
  mult1_un40_sum_0_c1_0,
  CO0,
  full_2,
  full_3,
  ANC2_2,
  empty,
  out_wr_en_1z,
  un2_gs_c_add8_1z,
  un2_gs_c_add7_1z,
  in_rd_en_1z,
  reset_c,
  clock_c
)
;
input SUM_1_0_i_o3_0 ;
input wr_addr_1 ;
input wr_addr_0 ;
input rd_addr_1 ;
input rd_addr_0 ;
output out_din_0 ;
output out_din_1 ;
output out_din_2 ;
output out_din_3 ;
output out_din_4 ;
output out_din_5 ;
output out_din_6 ;
output out_din_7 ;
input input_dout_0 ;
input input_dout_1 ;
input input_dout_2 ;
input input_dout_3 ;
input input_dout_4 ;
input input_dout_5 ;
input input_dout_6 ;
input input_dout_7 ;
input input_dout_8 ;
input input_dout_16 ;
input input_dout_9 ;
input input_dout_17 ;
input input_dout_10 ;
input input_dout_18 ;
input input_dout_11 ;
input input_dout_19 ;
input input_dout_12 ;
input input_dout_20 ;
input input_dout_13 ;
input input_dout_21 ;
input input_dout_14 ;
input input_dout_22 ;
input input_dout_15 ;
input input_dout_23 ;
input mult1_un40_sum_m_combout_0 ;
output mult1_un40_sum_0_sum2_0 ;
output mult1_un40_sum_1_c1_0 ;
output mult1_un40_sum_0_c1_0 ;
output CO0 ;
input full_2 ;
input full_3 ;
input ANC2_2 ;
input empty ;
output out_wr_en_1z ;
output un2_gs_c_add8_1z ;
output un2_gs_c_add7_1z ;
output in_rd_en_1z ;
input reset_c ;
input clock_c ;
wire SUM_1_0_i_o3_0 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire input_dout_0 ;
wire input_dout_1 ;
wire input_dout_2 ;
wire input_dout_3 ;
wire input_dout_4 ;
wire input_dout_5 ;
wire input_dout_6 ;
wire input_dout_7 ;
wire input_dout_8 ;
wire input_dout_16 ;
wire input_dout_9 ;
wire input_dout_17 ;
wire input_dout_10 ;
wire input_dout_18 ;
wire input_dout_11 ;
wire input_dout_19 ;
wire input_dout_12 ;
wire input_dout_20 ;
wire input_dout_13 ;
wire input_dout_21 ;
wire input_dout_14 ;
wire input_dout_22 ;
wire input_dout_15 ;
wire input_dout_23 ;
wire mult1_un40_sum_m_combout_0 ;
wire mult1_un40_sum_0_sum2_0 ;
wire mult1_un40_sum_1_c1_0 ;
wire mult1_un40_sum_0_c1_0 ;
wire CO0 ;
wire full_2 ;
wire full_3 ;
wire ANC2_2 ;
wire empty ;
wire out_wr_en_1z ;
wire un2_gs_c_add8_1z ;
wire un2_gs_c_add7_1z ;
wire in_rd_en_1z ;
wire reset_c ;
wire clock_c ;
wire [7:0] gs;
wire [0:0] state;
wire [8:8] un2_gs_c_0;
wire [2:1] mult1_un40_sum_m;
wire [1:1] mult1_un40_sum_m_a;
wire gs_1_0_7__m3 ;
wire gs_1_0_6__g2 ;
wire mult1_un47_sum_carry_2 ;
wire mult1_un54_sum_add3 ;
wire mult1_un61_sum_add3 ;
wire mult1_un68_sum_add3 ;
wire gs_1_0_0__g0_i_x4 ;
wire state_0_0_0__g0 ;
wire un2_gs_c_add0 ;
wire un2_gs_c_carry_0 ;
wire un2_gs_c_0_add0 ;
wire un2_gs_c_add1 ;
wire un2_gs_c_carry_1 ;
wire un2_gs_c_0_add1 ;
wire un2_gs_c_add2 ;
wire un2_gs_c_carry_2 ;
wire un2_gs_c_0_add2 ;
wire un2_gs_c_add3 ;
wire un2_gs_c_carry_3 ;
wire un2_gs_c_0_add3 ;
wire un2_gs_c_add4 ;
wire un2_gs_c_carry_4 ;
wire un2_gs_c_0_add4 ;
wire un2_gs_c_add5 ;
wire un2_gs_c_carry_5 ;
wire un2_gs_c_0_add5 ;
wire un2_gs_c_add6 ;
wire un2_gs_c_carry_6 ;
wire un2_gs_c_0_add6 ;
wire un2_gs_c_carry_7 ;
wire un2_gs_c_0_add7 ;
wire un2_gs_c_add8_cout ;
wire GND ;
wire un2_gs_c_0_carry_0 ;
wire un2_gs_c_0_carry_1 ;
wire un2_gs_c_0_carry_2 ;
wire un2_gs_c_0_carry_3 ;
wire un2_gs_c_0_carry_4 ;
wire un2_gs_c_0_carry_5 ;
wire un2_gs_c_0_carry_6 ;
wire un2_gs_c_0_add7_cout ;
wire mult1_un68_sum_add1 ;
wire mult1_un68_sum_carry_1 ;
wire mult1_un68_sum_add1_start_cout ;
wire mult1_un68_sum_add2 ;
wire mult1_un68_sum_carry_2 ;
wire mult1_un61_sum_add1 ;
wire mult1_un61_sum_add2 ;
wire mult1_un61_sum_carry_1 ;
wire mult1_un61_sum_add1_start_cout ;
wire mult1_un61_sum_carry_2 ;
wire mult1_un54_sum_add1 ;
wire mult1_un54_sum_add2 ;
wire mult1_un54_sum_carry_1 ;
wire mult1_un54_sum_add1_start_cout ;
wire mult1_un54_sum_carry_2 ;
wire mult1_un47_sum_add1 ;
wire mult1_un47_sum_add2 ;
wire mult1_un47_sum_carry_1 ;
wire mult1_un47_sum_add1_start_cout ;
wire mult1_un47_sum_add2_cout ;
wire state_0_0_0__g2_0 ;
wire state_0_0_0__g2_1 ;
wire mult1_un40_sum_0_c1_0_a ;
wire mult1_un40_sum_1_c1_0_a ;
wire gs_1_0_0__g0_i_x4_a ;
wire VCC ;
wire reset_c_i ;
//@10:68
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @12:18
  dffeas gs_7_ (
	.q(gs[7]),
	.d(gs_1_0_7__m3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_7_.is_wysiwyg="TRUE";
// @12:18
  dffeas gs_6_ (
	.q(gs[6]),
	.d(gs_1_0_6__g2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_6_.is_wysiwyg="TRUE";
// @12:18
  dffeas gs_5_ (
	.q(gs[5]),
	.d(mult1_un40_sum_m_combout_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_5_.is_wysiwyg="TRUE";
// @12:18
  dffeas gs_4_ (
	.q(gs[4]),
	.d(mult1_un47_sum_carry_2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_4_.is_wysiwyg="TRUE";
// @12:18
  dffeas gs_3_ (
	.q(gs[3]),
	.d(mult1_un54_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_3_.is_wysiwyg="TRUE";
// @12:18
  dffeas gs_2_ (
	.q(gs[2]),
	.d(mult1_un61_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_2_.is_wysiwyg="TRUE";
// @12:18
  dffeas gs_1_ (
	.q(gs[1]),
	.d(mult1_un68_sum_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_1_.is_wysiwyg="TRUE";
// @12:18
  dffeas gs_0_ (
	.q(gs[0]),
	.d(gs_1_0_0__g0_i_x4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_0_.is_wysiwyg="TRUE";
// @12:18
  dffeas state_0_ (
	.q(state[0]),
	.d(state_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add0_cZ (
	.combout(un2_gs_c_add0),
	.cout(un2_gs_c_carry_0),
	.dataa(input_dout_0),
	.datab(un2_gs_c_0_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_add0_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add1_cZ (
	.combout(un2_gs_c_add1),
	.cout(un2_gs_c_carry_1),
	.dataa(input_dout_1),
	.datab(un2_gs_c_0_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_0)
);
defparam un2_gs_c_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add1_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add2_cZ (
	.combout(un2_gs_c_add2),
	.cout(un2_gs_c_carry_2),
	.dataa(input_dout_2),
	.datab(un2_gs_c_0_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_1)
);
defparam un2_gs_c_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add2_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add3_cZ (
	.combout(un2_gs_c_add3),
	.cout(un2_gs_c_carry_3),
	.dataa(input_dout_3),
	.datab(un2_gs_c_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_2)
);
defparam un2_gs_c_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add3_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add4_cZ (
	.combout(un2_gs_c_add4),
	.cout(un2_gs_c_carry_4),
	.dataa(input_dout_4),
	.datab(un2_gs_c_0_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_3)
);
defparam un2_gs_c_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add4_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add5_cZ (
	.combout(un2_gs_c_add5),
	.cout(un2_gs_c_carry_5),
	.dataa(input_dout_5),
	.datab(un2_gs_c_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_4)
);
defparam un2_gs_c_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add5_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add6_cZ (
	.combout(un2_gs_c_add6),
	.cout(un2_gs_c_carry_6),
	.dataa(input_dout_6),
	.datab(un2_gs_c_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_5)
);
defparam un2_gs_c_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add6_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add7 (
	.combout(un2_gs_c_add7_1z),
	.cout(un2_gs_c_carry_7),
	.dataa(input_dout_7),
	.datab(un2_gs_c_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_6)
);
defparam un2_gs_c_add7.lut_mask=16'h96e8;
defparam un2_gs_c_add7.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add8 (
	.combout(un2_gs_c_add8_1z),
	.cout(un2_gs_c_add8_cout),
	.dataa(GND),
	.datab(un2_gs_c_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_7)
);
defparam un2_gs_c_add8.lut_mask=16'h3cc0;
defparam un2_gs_c_add8.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add0_cZ (
	.combout(un2_gs_c_0_add0),
	.cout(un2_gs_c_0_carry_0),
	.dataa(input_dout_8),
	.datab(input_dout_16),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_0_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_0_add0_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add1_cZ (
	.combout(un2_gs_c_0_add1),
	.cout(un2_gs_c_0_carry_1),
	.dataa(input_dout_9),
	.datab(input_dout_17),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_0)
);
defparam un2_gs_c_0_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add1_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add2_cZ (
	.combout(un2_gs_c_0_add2),
	.cout(un2_gs_c_0_carry_2),
	.dataa(input_dout_10),
	.datab(input_dout_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_1)
);
defparam un2_gs_c_0_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add2_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add3_cZ (
	.combout(un2_gs_c_0_add3),
	.cout(un2_gs_c_0_carry_3),
	.dataa(input_dout_11),
	.datab(input_dout_19),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_2)
);
defparam un2_gs_c_0_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add3_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add4_cZ (
	.combout(un2_gs_c_0_add4),
	.cout(un2_gs_c_0_carry_4),
	.dataa(input_dout_12),
	.datab(input_dout_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_3)
);
defparam un2_gs_c_0_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add4_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add5_cZ (
	.combout(un2_gs_c_0_add5),
	.cout(un2_gs_c_0_carry_5),
	.dataa(input_dout_13),
	.datab(input_dout_21),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_4)
);
defparam un2_gs_c_0_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add5_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add6_cZ (
	.combout(un2_gs_c_0_add6),
	.cout(un2_gs_c_0_carry_6),
	.dataa(input_dout_14),
	.datab(input_dout_22),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_5)
);
defparam un2_gs_c_0_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add6_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add7_cZ (
	.combout(un2_gs_c_0_add7),
	.cout(un2_gs_c_0_add7_cout),
	.dataa(input_dout_15),
	.datab(input_dout_23),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_6)
);
defparam un2_gs_c_0_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add7_cZ.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1 (
	.combout(mult1_un68_sum_add1),
	.cout(mult1_un68_sum_carry_1),
	.dataa(mult1_un61_sum_add3),
	.datab(un2_gs_c_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add2 (
	.combout(mult1_un68_sum_add2),
	.cout(mult1_un68_sum_carry_2),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add3 (
	.combout(mult1_un68_sum_add3),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1 (
	.combout(mult1_un61_sum_add1),
	.cout(mult1_un61_sum_carry_1),
	.dataa(mult1_un54_sum_add3),
	.datab(un2_gs_c_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add2 (
	.combout(mult1_un61_sum_add2),
	.cout(mult1_un61_sum_carry_2),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add3 (
	.combout(mult1_un61_sum_add3),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1 (
	.combout(mult1_un54_sum_add1),
	.cout(mult1_un54_sum_carry_1),
	.dataa(mult1_un47_sum_carry_2),
	.datab(un2_gs_c_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add2 (
	.combout(mult1_un54_sum_add2),
	.cout(mult1_un54_sum_carry_2),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add3 (
	.combout(mult1_un54_sum_add3),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1 (
	.combout(mult1_un47_sum_add1),
	.cout(mult1_un47_sum_carry_1),
	.dataa(mult1_un40_sum_m[2]),
	.datab(un2_gs_c_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2 (
	.combout(mult1_un47_sum_add2),
	.cout(mult1_un47_sum_add2_cout),
	.dataa(mult1_un40_sum_m[2]),
	.datab(mult1_un40_sum_m[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.sum_lutc_input="cin";
// @12:35
  cycloneive_lcell_comb out_din_0_ (
	.combout(out_din_0),
	.dataa(gs[0]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_0_.lut_mask=16'h8888;
defparam out_din_0_.sum_lutc_input="datac";
// @12:35
  cycloneive_lcell_comb out_din_1_ (
	.combout(out_din_1),
	.dataa(gs[1]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_1_.lut_mask=16'h8888;
defparam out_din_1_.sum_lutc_input="datac";
// @12:35
  cycloneive_lcell_comb out_din_2_ (
	.combout(out_din_2),
	.dataa(gs[2]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_2_.lut_mask=16'h8888;
defparam out_din_2_.sum_lutc_input="datac";
// @12:35
  cycloneive_lcell_comb out_din_3_ (
	.combout(out_din_3),
	.dataa(gs[3]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_3_.lut_mask=16'h8888;
defparam out_din_3_.sum_lutc_input="datac";
// @12:35
  cycloneive_lcell_comb out_din_4_ (
	.combout(out_din_4),
	.dataa(gs[4]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_4_.lut_mask=16'h8888;
defparam out_din_4_.sum_lutc_input="datac";
// @12:35
  cycloneive_lcell_comb out_din_5_ (
	.combout(out_din_5),
	.dataa(gs[5]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_5_.lut_mask=16'h8888;
defparam out_din_5_.sum_lutc_input="datac";
// @12:35
  cycloneive_lcell_comb out_din_6_ (
	.combout(out_din_6),
	.dataa(gs[6]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_6_.lut_mask=16'h8888;
defparam out_din_6_.sum_lutc_input="datac";
// @12:35
  cycloneive_lcell_comb out_din_7_ (
	.combout(out_din_7),
	.dataa(gs[7]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_7_.lut_mask=16'h8888;
defparam out_din_7_.sum_lutc_input="datac";
// @12:37
  cycloneive_lcell_comb in_rd_en (
	.combout(in_rd_en_1z),
	.dataa(empty),
	.datab(state[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam in_rd_en.lut_mask=16'h2222;
defparam in_rd_en.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g2_0_cZ (
	.combout(state_0_0_0__g2_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam state_0_0_0__g2_0_cZ.lut_mask=16'h6006;
defparam state_0_0_0__g2_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_7_ (
	.combout(gs_1_0_7__m3),
	.dataa(state[0]),
	.datab(empty),
	.datac(gs[7]),
	.datad(ANC2_2)
);
defparam gs_RNO_7_.lut_mask=16'hf4b0;
defparam gs_RNO_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_0_ (
	.combout(state_0_0_0__g2_1),
	.dataa(full_3),
	.datab(full_2),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNO_0_0_.lut_mask=16'h8888;
defparam state_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_6_ (
	.combout(gs_1_0_6__g2),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7_1z),
	.datad(un2_gs_c_add8_1z)
);
defparam gs_RNO_6_.lut_mask=16'h85e8;
defparam gs_RNO_6_.sum_lutc_input="datac";
// @12:45
  cycloneive_lcell_comb out_wr_en (
	.combout(out_wr_en_1z),
	.dataa(state[0]),
	.datab(state_0_0_0__g2_0),
	.datac(full_2),
	.datad(full_3)
);
defparam out_wr_en.lut_mask=16'h2aaa;
defparam out_wr_en.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(state[0]),
	.datab(empty),
	.datac(state_0_0_0__g2_0),
	.datad(state_0_0_0__g2_1)
);
defparam state_RNO_0_.lut_mask=16'he444;
defparam state_RNO_0_.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0_a (
	.combout(mult1_un40_sum_0_c1_0_a),
	.dataa(CO0),
	.datab(un2_gs_c_add5),
	.datac(un2_gs_c_add6),
	.datad(un2_gs_c_add7_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0_a.lut_mask=16'h3243;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0_a.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0 (
	.combout(mult1_un40_sum_0_c1_0),
	.dataa(un2_gs_c_add6),
	.datab(un2_gs_c_add7_1z),
	.datac(un2_gs_c_add8_1z),
	.datad(mult1_un40_sum_0_c1_0_a)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0.lut_mask=16'h43d5;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0_a (
	.combout(mult1_un40_sum_1_c1_0_a),
	.dataa(CO0),
	.datab(un2_gs_c_add7_1z),
	.datac(un2_gs_c_add8_1z),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0_a.lut_mask=16'h2c2c;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0_a.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0 (
	.combout(mult1_un40_sum_1_c1_0),
	.dataa(CO0),
	.datab(un2_gs_c_add5),
	.datac(un2_gs_c_add6),
	.datad(mult1_un40_sum_1_c1_0_a)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0.lut_mask=16'h855a;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_0 (
	.combout(mult1_un40_sum_0_sum2_0),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7_1z),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_0.lut_mask=16'h637e;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_0.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_ (
	.combout(mult1_un40_sum_m_a[1]),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7_1z),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.lut_mask=16'h4924;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_ (
	.combout(mult1_un40_sum_m[1]),
	.dataa(un2_gs_c_add5),
	.datab(mult1_un40_sum_m_a[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.lut_mask=16'h6666;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_0_ (
	.combout(gs_1_0_0__g0_i_x4_a),
	.dataa(un2_gs_c_add1),
	.datab(un2_gs_c_add0),
	.datac(mult1_un68_sum_add1),
	.datad(VCC)
);
defparam gs_RNO_0_0_.lut_mask=16'h2424;
defparam gs_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_ (
	.combout(gs_1_0_0__g0_i_x4),
	.dataa(mult1_un68_sum_add1),
	.datab(mult1_un68_sum_add3),
	.datac(mult1_un68_sum_add2),
	.datad(gs_1_0_0__g0_i_x4_a)
);
defparam gs_RNO_0_.lut_mask=16'h0f69;
defparam gs_RNO_0_.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(mult1_un40_sum_m[2]),
	.dataa(SUM_1_0_i_o3_0),
	.datab(mult1_un40_sum_0_sum2_0),
	.datac(mult1_un40_sum_0_c1_0),
	.datad(mult1_un40_sum_1_c1_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'hd782;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term (
	.combout(mult1_un47_sum_carry_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add2_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.lut_mask=16'hf0f0;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start (
	.cout(mult1_un47_sum_add1_start_cout),
	.dataa(un2_gs_c_add4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start (
	.cout(mult1_un54_sum_add1_start_cout),
	.dataa(un2_gs_c_add3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start (
	.cout(mult1_un61_sum_add1_start_cout),
	.dataa(un2_gs_c_add2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start (
	.cout(mult1_un68_sum_add1_start_cout),
	.dataa(un2_gs_c_add1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_0_add7_term (
	.combout(un2_gs_c_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_add7_cout)
);
defparam un2_gs_c_0_add7_term.lut_mask=16'hf0f0;
defparam un2_gs_c_0_add7_term.sum_lutc_input="cin";
// @12:38
  cycloneive_lcell_comb un2_gs_c_add8_term (
	.combout(CO0),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_add8_cout)
);
defparam un2_gs_c_add8_term.lut_mask=16'hf0f0;
defparam un2_gs_c_add8_term.sum_lutc_input="cin";
  assign  reset_c_i = ~ reset_c;
endmodule /* grayscale */

// VQM4.1+ 
module fifo_24s_32s_6s_1 (
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  q_b_0,
  q_b_1,
  q_b_2,
  q_b_3,
  q_b_4,
  q_b_5,
  q_b_6,
  q_b_7,
  SUM_1_0_i_o3_0,
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  clken2_i_0,
  full_3_1z,
  full_2_1z,
  un2_gs_c_add7,
  ANC2_2_1z,
  un2_gs_c_add8,
  CO0,
  out_wr_en,
  empty_1z,
  reset_c,
  clock_c
)
;
input out_din_0 ;
input out_din_1 ;
input out_din_2 ;
input out_din_3 ;
input out_din_4 ;
input out_din_5 ;
input out_din_6 ;
input out_din_7 ;
output q_b_0 ;
output q_b_1 ;
output q_b_2 ;
output q_b_3 ;
output q_b_4 ;
output q_b_5 ;
output q_b_6 ;
output q_b_7 ;
output SUM_1_0_i_o3_0 ;
output wr_addr_1 ;
output wr_addr_0 ;
output rd_addr_1 ;
output rd_addr_0 ;
input clken2_i_0 ;
output full_3_1z ;
output full_2_1z ;
input un2_gs_c_add7 ;
output ANC2_2_1z ;
input un2_gs_c_add8 ;
input CO0 ;
input out_wr_en ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire q_b_0 ;
wire q_b_1 ;
wire q_b_2 ;
wire q_b_3 ;
wire q_b_4 ;
wire q_b_5 ;
wire q_b_6 ;
wire q_b_7 ;
wire SUM_1_0_i_o3_0 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire clken2_i_0 ;
wire full_3_1z ;
wire full_2_1z ;
wire un2_gs_c_add7 ;
wire ANC2_2_1z ;
wire un2_gs_c_add8 ;
wire CO0 ;
wire out_wr_en ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [3:0] rd_addr;
wire [4:0] un10_rd_addr_t_combout;
wire [3:0] wr_addr;
wire [7:0] q_a;
wire rd_addr_0_0_5__g0 ;
wire un10_rd_addr_t_inc_sum4 ;
wire rd_addr_t ;
wire un10_rd_addr_t_inc_sum3 ;
wire un10_rd_addr_t_inc_sum2 ;
wire un10_rd_addr_t_inc_sum1 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire un8_wr_addr_t_anc1 ;
wire empty_t_NE_0 ;
wire un10_rd_addr_t_inc_anc3 ;
wire un1_empty_NE_i_0_g0_a ;
wire GND ;
wire VCC ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
  dffeas rd_addr_5_ (
	.q(rd_addr_1),
	.d(rd_addr_0_0_5__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_4_ (
	.q(rd_addr_0),
	.d(un10_rd_addr_t_inc_sum4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(rd_addr_t),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_inc_sum3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(rd_addr_t),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_inc_sum2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(rd_addr_t),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_inc_sum1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(rd_addr_t),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_combout[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_5_ (
	.q(wr_addr_1),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_4_ (
	.q(wr_addr_0),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @11:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @11:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @11:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @11:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @11:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @11:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr_0),
	.datab(rd_addr_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @11:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr_1),
	.datab(rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_0_ (
	.combout(un10_rd_addr_t_combout[0]),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_0_.lut_mask=16'h6666;
defparam un10_rd_addr_t_0_.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_inc_sum1_cZ (
	.combout(un10_rd_addr_t_inc_sum1),
	.dataa(rd_addr[1]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_inc_sum1_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_inc_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(out_wr_en),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr_0),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_inc_sum2_cZ (
	.combout(un10_rd_addr_t_inc_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(VCC)
);
defparam un10_rd_addr_t_inc_sum2_cZ.lut_mask=16'h7878;
defparam un10_rd_addr_t_inc_sum2_cZ.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb SUM_1_0_i_o3_3_ (
	.combout(SUM_1_0_i_o3_0),
	.dataa(CO0),
	.datab(un2_gs_c_add8),
	.datac(VCC),
	.datad(VCC)
);
defparam SUM_1_0_i_o3_3_.lut_mask=16'h7777;
defparam SUM_1_0_i_o3_3_.sum_lutc_input="datac";
// @12:38
  cycloneive_lcell_comb ANC2_2 (
	.combout(ANC2_2_1z),
	.dataa(CO0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8),
	.datad(VCC)
);
defparam ANC2_2.lut_mask=16'h4a4a;
defparam ANC2_2.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_1_ (
	.combout(un10_rd_addr_t_combout[1]),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_1_.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_1_.sum_lutc_input="datac";
// @11:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb full_3 (
	.combout(full_3_1z),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3.lut_mask=16'h9009;
defparam full_3.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @11:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_inc_anc3_cZ (
	.combout(un10_rd_addr_t_inc_anc3),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr[3])
);
defparam un10_rd_addr_t_inc_anc3_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_inc_anc3_cZ.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_inc_sum3_cZ (
	.combout(un10_rd_addr_t_inc_sum3),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr[3])
);
defparam un10_rd_addr_t_inc_sum3_cZ.lut_mask=16'h7f80;
defparam un10_rd_addr_t_inc_sum3_cZ.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_2_ (
	.combout(un10_rd_addr_t_combout[2]),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_2_.lut_mask=16'h78f0;
defparam un10_rd_addr_t_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(out_wr_en)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_inc_sum4_cZ (
	.combout(un10_rd_addr_t_inc_sum4),
	.dataa(rd_addr_0),
	.datab(un10_rd_addr_t_inc_anc3),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_inc_sum4_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_inc_sum4_cZ.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_3_ (
	.combout(un10_rd_addr_t_combout[3]),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_inc_sum3),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_3_.lut_mask=16'hcaca;
defparam un10_rd_addr_t_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_a),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add3),
	.datad(un1_empty_a_4_add4)
);
defparam empty_RNO_0.lut_mask=16'h7fff;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(un1_empty_a_4_add5),
	.datac(un1_empty_NE_i_0_g0_a),
	.datad(rd_addr_t)
);
defparam empty_RNO.lut_mask=16'hfbf7;
defparam empty_RNO.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(full_2_1z),
	.datac(full_3_1z),
	.datad(clken2_i_0)
);
defparam rd_addr_t_cZ.lut_mask=16'hbf00;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_4_ (
	.combout(un10_rd_addr_t_combout[4]),
	.dataa(rd_addr_0),
	.datab(un10_rd_addr_t_inc_anc3),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_4_.lut_mask=16'h6a6a;
defparam un10_rd_addr_t_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr_1),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(rd_addr_0_0_5__g0),
	.dataa(rd_addr_0),
	.datab(rd_addr_1),
	.datac(un10_rd_addr_t_inc_anc3),
	.datad(rd_addr_t)
);
defparam rd_addr_RNO_5_.lut_mask=16'h6ccc;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @11:35
  altsyncram fifo_buf (
	.q_b({q_b_7, q_b_6, q_b_5, q_b_4, q_b_3, q_b_2, q_b_1, q_b_0}),
	.data_a({out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0}),
	.address_a({wr_addr_0, wr_addr[3:0]}),
	.wren_a(out_wr_en),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b(un10_rd_addr_t_combout[4:0]),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  8;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  8;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_1 */

// VQM4.1+ 
module fifo_24s_32s_6s_0 (
  input_din_c_0,
  input_din_c_1,
  input_din_c_2,
  input_din_c_3,
  input_din_c_4,
  input_din_c_5,
  input_din_c_6,
  input_din_c_7,
  input_din_c_8,
  input_din_c_9,
  input_din_c_10,
  input_din_c_11,
  input_din_c_12,
  input_din_c_13,
  input_din_c_14,
  input_din_c_15,
  input_din_c_16,
  input_din_c_17,
  input_din_c_18,
  input_din_c_19,
  input_din_c_20,
  input_din_c_21,
  input_din_c_22,
  input_din_c_23,
  input_dout_0,
  input_dout_1,
  input_dout_2,
  input_dout_3,
  input_dout_4,
  input_dout_5,
  input_dout_6,
  input_dout_7,
  input_dout_8,
  input_dout_9,
  input_dout_10,
  input_dout_11,
  input_dout_12,
  input_dout_13,
  input_dout_14,
  input_dout_15,
  input_dout_16,
  input_dout_17,
  input_dout_18,
  input_dout_19,
  input_dout_20,
  input_dout_21,
  input_dout_22,
  input_dout_23,
  in_rd_en,
  input_wr_en_c,
  full_1z,
  empty_1z,
  reset_c,
  clock_c
)
;
input input_din_c_0 ;
input input_din_c_1 ;
input input_din_c_2 ;
input input_din_c_3 ;
input input_din_c_4 ;
input input_din_c_5 ;
input input_din_c_6 ;
input input_din_c_7 ;
input input_din_c_8 ;
input input_din_c_9 ;
input input_din_c_10 ;
input input_din_c_11 ;
input input_din_c_12 ;
input input_din_c_13 ;
input input_din_c_14 ;
input input_din_c_15 ;
input input_din_c_16 ;
input input_din_c_17 ;
input input_din_c_18 ;
input input_din_c_19 ;
input input_din_c_20 ;
input input_din_c_21 ;
input input_din_c_22 ;
input input_din_c_23 ;
output input_dout_0 ;
output input_dout_1 ;
output input_dout_2 ;
output input_dout_3 ;
output input_dout_4 ;
output input_dout_5 ;
output input_dout_6 ;
output input_dout_7 ;
output input_dout_8 ;
output input_dout_9 ;
output input_dout_10 ;
output input_dout_11 ;
output input_dout_12 ;
output input_dout_13 ;
output input_dout_14 ;
output input_dout_15 ;
output input_dout_16 ;
output input_dout_17 ;
output input_dout_18 ;
output input_dout_19 ;
output input_dout_20 ;
output input_dout_21 ;
output input_dout_22 ;
output input_dout_23 ;
input in_rd_en ;
input input_wr_en_c ;
output full_1z ;
output empty_1z ;
input reset_c ;
input clock_c ;
wire input_din_c_0 ;
wire input_din_c_1 ;
wire input_din_c_2 ;
wire input_din_c_3 ;
wire input_din_c_4 ;
wire input_din_c_5 ;
wire input_din_c_6 ;
wire input_din_c_7 ;
wire input_din_c_8 ;
wire input_din_c_9 ;
wire input_din_c_10 ;
wire input_din_c_11 ;
wire input_din_c_12 ;
wire input_din_c_13 ;
wire input_din_c_14 ;
wire input_din_c_15 ;
wire input_din_c_16 ;
wire input_din_c_17 ;
wire input_din_c_18 ;
wire input_din_c_19 ;
wire input_din_c_20 ;
wire input_din_c_21 ;
wire input_din_c_22 ;
wire input_din_c_23 ;
wire input_dout_0 ;
wire input_dout_1 ;
wire input_dout_2 ;
wire input_dout_3 ;
wire input_dout_4 ;
wire input_dout_5 ;
wire input_dout_6 ;
wire input_dout_7 ;
wire input_dout_8 ;
wire input_dout_9 ;
wire input_dout_10 ;
wire input_dout_11 ;
wire input_dout_12 ;
wire input_dout_13 ;
wire input_dout_14 ;
wire input_dout_15 ;
wire input_dout_16 ;
wire input_dout_17 ;
wire input_dout_18 ;
wire input_dout_19 ;
wire input_dout_20 ;
wire input_dout_21 ;
wire input_dout_22 ;
wire input_dout_23 ;
wire in_rd_en ;
wire input_wr_en_c ;
wire full_1z ;
wire empty_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_add5 ;
wire un10_rd_addr_t_add4 ;
wire un10_rd_addr_t_add3 ;
wire un10_rd_addr_t_add2 ;
wire un10_rd_addr_t_add1 ;
wire un10_rd_addr_t_add0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un10_rd_addr_t_carry_0 ;
wire rd_addr_t ;
wire un10_rd_addr_t_carry_1 ;
wire GND ;
wire un10_rd_addr_t_carry_2 ;
wire un10_rd_addr_t_carry_3 ;
wire un10_rd_addr_t_carry_4 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire full_3 ;
wire full_2 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire un1_empty_NE_i_0_g0_0 ;
wire un1_empty_NE_i_0_g0_1 ;
wire un1_empty_NE_i_0_g0_2 ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire un8_wr_addr_t_anc1 ;
wire VCC ;
wire N_85 ;
wire N_84 ;
wire N_83 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @11:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_add5),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_add4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_add2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_add1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_add0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @11:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_add0_cZ (
	.combout(un10_rd_addr_t_add0),
	.cout(un10_rd_addr_t_carry_0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_add0_cZ.lut_mask=16'h6688;
defparam un10_rd_addr_t_add0_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_add1_cZ (
	.combout(un10_rd_addr_t_add1),
	.cout(un10_rd_addr_t_carry_1),
	.dataa(rd_addr[1]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un10_rd_addr_t_carry_0)
);
defparam un10_rd_addr_t_add1_cZ.lut_mask=16'h5aa0;
defparam un10_rd_addr_t_add1_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_add2_cZ (
	.combout(un10_rd_addr_t_add2),
	.cout(un10_rd_addr_t_carry_2),
	.dataa(rd_addr[2]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un10_rd_addr_t_carry_1)
);
defparam un10_rd_addr_t_add2_cZ.lut_mask=16'h5aa0;
defparam un10_rd_addr_t_add2_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_add3_cZ (
	.combout(un10_rd_addr_t_add3),
	.cout(un10_rd_addr_t_carry_3),
	.dataa(rd_addr[3]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un10_rd_addr_t_carry_2)
);
defparam un10_rd_addr_t_add3_cZ.lut_mask=16'h5aa0;
defparam un10_rd_addr_t_add3_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_add4_cZ (
	.combout(un10_rd_addr_t_add4),
	.cout(un10_rd_addr_t_carry_4),
	.dataa(rd_addr[4]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un10_rd_addr_t_carry_3)
);
defparam un10_rd_addr_t_add4_cZ.lut_mask=16'h5aa0;
defparam un10_rd_addr_t_add4_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un10_rd_addr_t_add5_cZ (
	.combout(un10_rd_addr_t_add5),
	.dataa(rd_addr[5]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un10_rd_addr_t_carry_4)
);
defparam un10_rd_addr_t_add5_cZ.lut_mask=16'h5a5a;
defparam un10_rd_addr_t_add5_cZ.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr[4]),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @11:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_0),
	.dataa(wr_addr[1]),
	.datab(wr_addr[0]),
	.datac(un10_rd_addr_t_add0),
	.datad(un10_rd_addr_t_add1)
);
defparam empty_RNO_0.lut_mask=16'h8241;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(wr_addr[3]),
	.datab(wr_addr[2]),
	.datac(un10_rd_addr_t_add2),
	.datad(un10_rd_addr_t_add3)
);
defparam empty_RNO_1.lut_mask=16'h8241;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_2 (
	.combout(un1_empty_NE_i_0_g0_2),
	.dataa(wr_addr[5]),
	.datab(wr_addr[4]),
	.datac(un10_rd_addr_t_add4),
	.datad(un10_rd_addr_t_add5)
);
defparam empty_RNO_2.lut_mask=16'h8241;
defparam empty_RNO_2.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_NE_i_0_g0_0),
	.datab(un1_empty_NE_i_0_g0_1),
	.datac(un1_empty_NE_i_0_g0_2),
	.datad(VCC)
);
defparam empty_RNO.lut_mask=16'h7f7f;
defparam empty_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(input_wr_en_c),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam fifo_buf_RNO.lut_mask=16'h2aaa;
defparam fifo_buf_RNO.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(in_rd_en),
	.datac(full_2),
	.datad(full_3)
);
defparam rd_addr_t_cZ.lut_mask=16'h8ccc;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @11:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6666;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[5]),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(input_wr_en_c),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @11:35
  altsyncram fifo_buf (
	.q_b({input_dout_23, input_dout_22, input_dout_21, input_dout_20, input_dout_19, input_dout_18, input_dout_17, input_dout_16, input_dout_15, input_dout_14, input_dout_13, input_dout_12, input_dout_11, input_dout_10, input_dout_9, input_dout_8, input_dout_7, input_dout_6, input_dout_5, input_dout_4, input_dout_3, input_dout_2, input_dout_1, input_dout_0}),
	.data_a({input_din_c_23, input_din_c_22, input_din_c_21, input_din_c_20, input_din_c_19, input_din_c_18, input_din_c_17, input_din_c_16, input_din_c_15, input_din_c_14, input_din_c_13, input_din_c_12, input_din_c_11, input_din_c_10, input_din_c_9, input_din_c_8, input_din_c_7, input_din_c_6, input_din_c_5, input_din_c_4, input_din_c_3, input_din_c_2, input_din_c_1, input_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_add4, un10_rd_addr_t_add3, un10_rd_addr_t_add2, un10_rd_addr_t_add1, un10_rd_addr_t_add0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_24s_32s_6s_0 */

// VQM4.1+ 
module shift_register (
  q_b_7,
  q_b_6,
  q_b_5,
  q_b_4,
  q_b_3,
  q_b_2,
  q_b_1,
  q_b_0,
  buffer_0__2__0,
  buffer_0__2__1,
  buffer_0__2__2,
  buffer_0__2__3,
  buffer_0__2__4,
  buffer_0__2__5,
  buffer_0__2__6,
  buffer_0__2__7,
  shift_reg_1441__0,
  shift_reg_1441__1,
  shift_reg_1441__2,
  shift_reg_1441__3,
  shift_reg_1441__4,
  shift_reg_1441__5,
  shift_reg_1441__6,
  shift_reg_1441__7,
  shift_reg_1442__0,
  shift_reg_1442__1,
  shift_reg_1442__2,
  shift_reg_1442__3,
  shift_reg_1442__4,
  shift_reg_1442__5,
  shift_reg_1442__6,
  shift_reg_1442__7,
  clken2_i_0,
  reset_c,
  clock_c
)
;
input q_b_7 ;
input q_b_6 ;
input q_b_5 ;
input q_b_4 ;
input q_b_3 ;
input q_b_2 ;
input q_b_1 ;
input q_b_0 ;
output buffer_0__2__0 ;
output buffer_0__2__1 ;
output buffer_0__2__2 ;
output buffer_0__2__3 ;
output buffer_0__2__4 ;
output buffer_0__2__5 ;
output buffer_0__2__6 ;
output buffer_0__2__7 ;
output shift_reg_1441__0 ;
output shift_reg_1441__1 ;
output shift_reg_1441__2 ;
output shift_reg_1441__3 ;
output shift_reg_1441__4 ;
output shift_reg_1441__5 ;
output shift_reg_1441__6 ;
output shift_reg_1441__7 ;
output shift_reg_1442__0 ;
output shift_reg_1442__1 ;
output shift_reg_1442__2 ;
output shift_reg_1442__3 ;
output shift_reg_1442__4 ;
output shift_reg_1442__5 ;
output shift_reg_1442__6 ;
output shift_reg_1442__7 ;
input clken2_i_0 ;
input reset_c ;
input clock_c ;
wire q_b_7 ;
wire q_b_6 ;
wire q_b_5 ;
wire q_b_4 ;
wire q_b_3 ;
wire q_b_2 ;
wire q_b_1 ;
wire q_b_0 ;
wire buffer_0__2__0 ;
wire buffer_0__2__1 ;
wire buffer_0__2__2 ;
wire buffer_0__2__3 ;
wire buffer_0__2__4 ;
wire buffer_0__2__5 ;
wire buffer_0__2__6 ;
wire buffer_0__2__7 ;
wire shift_reg_1441__0 ;
wire shift_reg_1441__1 ;
wire shift_reg_1441__2 ;
wire shift_reg_1441__3 ;
wire shift_reg_1441__4 ;
wire shift_reg_1441__5 ;
wire shift_reg_1441__6 ;
wire shift_reg_1441__7 ;
wire shift_reg_1442__0 ;
wire shift_reg_1442__1 ;
wire shift_reg_1442__2 ;
wire shift_reg_1442__3 ;
wire shift_reg_1442__4 ;
wire shift_reg_1442__5 ;
wire shift_reg_1442__6 ;
wire shift_reg_1442__7 ;
wire clken2_i_0 ;
wire reset_c ;
wire clock_c ;
wire [9:0] shift_reg_addr_cntr_reg;
wire [0:0] shift_reg_addr_cntr_reg_RNIS249_combout;
wire [1:1] shift_reg_addr_cntr_reg_RNIP68I_combout;
wire [2:2] shift_reg_addr_cntr_reg_RNINBCR_combout;
wire [3:3] shift_reg_addr_cntr_reg_RNIMHG41_combout;
wire [4:4] shift_reg_addr_cntr_reg_RNIMOKD1_combout;
wire [5:5] shift_reg_addr_cntr_reg_RNIN0PM1_combout;
wire [6:6] shift_reg_addr_cntr_reg_RNIP9TV1_combout;
wire [7:7] shift_reg_addr_cntr_reg_RNISJ192_combout;
wire [8:8] shift_reg_addr_cntr_reg_RNI0V5I2_combout;
wire [9:9] shift_reg_addr_cntr_reg_RNO_combout;
wire [9:0] shift_reg_1_addr_cntr_reg;
wire [0:0] shift_reg_1_addr_cntr_reg_RNIC4S8_combout;
wire [1:1] shift_reg_1_addr_cntr_reg_RNIP9OH_combout;
wire [2:2] shift_reg_1_addr_cntr_reg_RNI7GKQ_combout;
wire [3:3] shift_reg_1_addr_cntr_reg_RNIMNG31_combout;
wire [4:4] shift_reg_1_addr_cntr_reg_RNI60DC1_combout;
wire [5:5] shift_reg_1_addr_cntr_reg_RNIN99L1_combout;
wire [6:6] shift_reg_1_addr_cntr_reg_RNI9K5U1_combout;
wire [7:7] shift_reg_1_addr_cntr_reg_RNISV172_combout;
wire [8:8] shift_reg_1_addr_cntr_reg_RNIGCUF2_combout;
wire [9:9] shift_reg_1_addr_cntr_reg_RNO_combout;
wire [7:0] shift_reg_721_;
wire [7:0] shift_reg_1;
wire [7:0] shift_reg_2_;
wire [7:0] shift_reg_1_;
wire [7:0] shift_reg_0_;
wire [7:0] shift_reg_722_;
wire [0:0] shift_reg_addr_cntr_reg_RNIS249_cout;
wire [1:1] shift_reg_addr_cntr_reg_RNIP68I_cout;
wire [2:2] shift_reg_addr_cntr_reg_RNINBCR_cout;
wire [3:3] shift_reg_addr_cntr_reg_RNIMHG41_cout;
wire [4:4] shift_reg_addr_cntr_reg_RNIMOKD1_cout;
wire [5:5] shift_reg_addr_cntr_reg_RNIN0PM1_cout;
wire [6:6] shift_reg_addr_cntr_reg_RNIP9TV1_cout;
wire [7:7] shift_reg_addr_cntr_reg_RNISJ192_cout;
wire [8:8] shift_reg_addr_cntr_reg_RNI0V5I2_cout;
wire [0:0] shift_reg_1_addr_cntr_reg_RNIC4S8_cout;
wire [1:1] shift_reg_1_addr_cntr_reg_RNIP9OH_cout;
wire [2:2] shift_reg_1_addr_cntr_reg_RNI7GKQ_cout;
wire [3:3] shift_reg_1_addr_cntr_reg_RNIMNG31_cout;
wire [4:4] shift_reg_1_addr_cntr_reg_RNI60DC1_cout;
wire [5:5] shift_reg_1_addr_cntr_reg_RNIN99L1_cout;
wire [6:6] shift_reg_1_addr_cntr_reg_RNI9K5U1_cout;
wire [7:7] shift_reg_1_addr_cntr_reg_RNISV172_cout;
wire [8:8] shift_reg_1_addr_cntr_reg_RNIGCUF2_cout;
wire [7:0] q_b_0_Z;
wire [7:0] q_b_1_Z;
wire shift_reg_addr_cntr_eq_i_i_0_i ;
wire shift_reg_1_addr_cntr_eq_i_i_0_i ;
wire shift_reg_1_rst_cntr_delay ;
wire shift_reg_1_addr_cntr_eq_NE ;
wire shift_reg_1_rst_cntr_rst ;
wire shift_reg_1_rst_cntr_rst_0_0_g0 ;
wire shift_reg_rst_cntr_delay ;
wire shift_reg_addr_cntr_eq_NE ;
wire shift_reg_rst_cntr_rst ;
wire shift_reg_rst_cntr_rst_0_0_g0 ;
wire shift_reg_RNO ;
wire shift_reg_1_RNO ;
wire VCC ;
wire shift_reg_1_addr_cntr_eq_NE_5 ;
wire shift_reg_1_addr_cntr_eq_NE_6 ;
wire shift_reg_addr_cntr_eq_NE_5 ;
wire shift_reg_addr_cntr_eq_NE_6 ;
wire N_457 ;
wire N_456 ;
wire N_455 ;
wire N_454 ;
wire N_453 ;
wire N_452 ;
wire N_451 ;
wire N_450 ;
wire N_449 ;
wire N_448 ;
wire N_447 ;
wire N_446 ;
wire N_445 ;
wire N_444 ;
wire N_443 ;
wire N_442 ;
wire GND ;
wire N_417 ;
wire N_416 ;
wire N_415 ;
wire N_414 ;
wire N_413 ;
wire N_412 ;
wire N_411 ;
wire N_410 ;
wire N_409 ;
wire N_408 ;
wire N_407 ;
wire N_406 ;
wire N_405 ;
wire N_404 ;
wire N_403 ;
wire N_402 ;
wire N_401 ;
wire N_400 ;
wire N_399 ;
wire N_398 ;
wire N_397 ;
wire N_396 ;
wire N_395 ;
wire N_394 ;
wire N_393 ;
wire N_392 ;
wire N_391 ;
wire N_390 ;
wire N_389 ;
wire N_388 ;
wire N_387 ;
wire N_386 ;
wire reset_c_i ;
wire shift_reg_1_addr_cntr_eq_i_i_0_i_i ;
wire shift_reg_addr_cntr_eq_i_i_0_i_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_0_ (
	.q(shift_reg_addr_cntr_reg[0]),
	.d(shift_reg_addr_cntr_reg_RNIS249_combout[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_0_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_1_ (
	.q(shift_reg_addr_cntr_reg[1]),
	.d(shift_reg_addr_cntr_reg_RNIP68I_combout[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_1_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_2_ (
	.q(shift_reg_addr_cntr_reg[2]),
	.d(shift_reg_addr_cntr_reg_RNINBCR_combout[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_2_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_3_ (
	.q(shift_reg_addr_cntr_reg[3]),
	.d(shift_reg_addr_cntr_reg_RNIMHG41_combout[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_3_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_4_ (
	.q(shift_reg_addr_cntr_reg[4]),
	.d(shift_reg_addr_cntr_reg_RNIMOKD1_combout[4]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_4_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_5_ (
	.q(shift_reg_addr_cntr_reg[5]),
	.d(shift_reg_addr_cntr_reg_RNIN0PM1_combout[5]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_5_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_6_ (
	.q(shift_reg_addr_cntr_reg[6]),
	.d(shift_reg_addr_cntr_reg_RNIP9TV1_combout[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_6_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_7_ (
	.q(shift_reg_addr_cntr_reg[7]),
	.d(shift_reg_addr_cntr_reg_RNISJ192_combout[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_7_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_8_ (
	.q(shift_reg_addr_cntr_reg[8]),
	.d(shift_reg_addr_cntr_reg_RNI0V5I2_combout[8]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_8_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_addr_cntr_reg_9_ (
	.q(shift_reg_addr_cntr_reg[9]),
	.d(shift_reg_addr_cntr_reg_RNO_combout[9]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_9_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_0_ (
	.q(shift_reg_1_addr_cntr_reg[0]),
	.d(shift_reg_1_addr_cntr_reg_RNIC4S8_combout[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_0_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_1_ (
	.q(shift_reg_1_addr_cntr_reg[1]),
	.d(shift_reg_1_addr_cntr_reg_RNIP9OH_combout[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_1_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_2_ (
	.q(shift_reg_1_addr_cntr_reg[2]),
	.d(shift_reg_1_addr_cntr_reg_RNI7GKQ_combout[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_2_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_3_ (
	.q(shift_reg_1_addr_cntr_reg[3]),
	.d(shift_reg_1_addr_cntr_reg_RNIMNG31_combout[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_3_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_4_ (
	.q(shift_reg_1_addr_cntr_reg[4]),
	.d(shift_reg_1_addr_cntr_reg_RNI60DC1_combout[4]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_4_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_5_ (
	.q(shift_reg_1_addr_cntr_reg[5]),
	.d(shift_reg_1_addr_cntr_reg_RNIN99L1_combout[5]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_5_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_6_ (
	.q(shift_reg_1_addr_cntr_reg[6]),
	.d(shift_reg_1_addr_cntr_reg_RNI9K5U1_combout[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_6_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_7_ (
	.q(shift_reg_1_addr_cntr_reg[7]),
	.d(shift_reg_1_addr_cntr_reg_RNISV172_combout[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_7_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_8_ (
	.q(shift_reg_1_addr_cntr_reg[8]),
	.d(shift_reg_1_addr_cntr_reg_RNIGCUF2_combout[8]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_8_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_addr_cntr_reg_9_ (
	.q(shift_reg_1_addr_cntr_reg[9]),
	.d(shift_reg_1_addr_cntr_reg_RNO_combout[9]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(shift_reg_1_addr_cntr_eq_i_i_0_i_i),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_9_.is_wysiwyg="TRUE";
  dffeas shift_reg_1442__0_ (
	.q(shift_reg_1442__0),
	.d(shift_reg_1441__0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1442__0_.is_wysiwyg="TRUE";
  dffeas shift_reg_1442__1_ (
	.q(shift_reg_1442__1),
	.d(shift_reg_1441__1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1442__1_.is_wysiwyg="TRUE";
  dffeas shift_reg_1442__2_ (
	.q(shift_reg_1442__2),
	.d(shift_reg_1441__2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1442__2_.is_wysiwyg="TRUE";
  dffeas shift_reg_1442__3_ (
	.q(shift_reg_1442__3),
	.d(shift_reg_1441__3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1442__3_.is_wysiwyg="TRUE";
  dffeas shift_reg_1442__4_ (
	.q(shift_reg_1442__4),
	.d(shift_reg_1441__4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1442__4_.is_wysiwyg="TRUE";
  dffeas shift_reg_1442__5_ (
	.q(shift_reg_1442__5),
	.d(shift_reg_1441__5),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1442__5_.is_wysiwyg="TRUE";
  dffeas shift_reg_1442__6_ (
	.q(shift_reg_1442__6),
	.d(shift_reg_1441__6),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1442__6_.is_wysiwyg="TRUE";
  dffeas shift_reg_1442__7_ (
	.q(shift_reg_1442__7),
	.d(shift_reg_1441__7),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1442__7_.is_wysiwyg="TRUE";
  dffeas shift_reg_1441__0_ (
	.q(shift_reg_1441__0),
	.d(buffer_0__2__0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1441__0_.is_wysiwyg="TRUE";
  dffeas shift_reg_1441__1_ (
	.q(shift_reg_1441__1),
	.d(buffer_0__2__1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1441__1_.is_wysiwyg="TRUE";
  dffeas shift_reg_1441__2_ (
	.q(shift_reg_1441__2),
	.d(buffer_0__2__2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1441__2_.is_wysiwyg="TRUE";
  dffeas shift_reg_1441__3_ (
	.q(shift_reg_1441__3),
	.d(buffer_0__2__3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1441__3_.is_wysiwyg="TRUE";
  dffeas shift_reg_1441__4_ (
	.q(shift_reg_1441__4),
	.d(buffer_0__2__4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1441__4_.is_wysiwyg="TRUE";
  dffeas shift_reg_1441__5_ (
	.q(shift_reg_1441__5),
	.d(buffer_0__2__5),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1441__5_.is_wysiwyg="TRUE";
  dffeas shift_reg_1441__6_ (
	.q(shift_reg_1441__6),
	.d(buffer_0__2__6),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1441__6_.is_wysiwyg="TRUE";
  dffeas shift_reg_1441__7_ (
	.q(shift_reg_1441__7),
	.d(buffer_0__2__7),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1441__7_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_721__7_ (
	.q(shift_reg_721_[7]),
	.d(shift_reg_1[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_721__7_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_721__6_ (
	.q(shift_reg_721_[6]),
	.d(shift_reg_1[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_721__6_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_721__5_ (
	.q(shift_reg_721_[5]),
	.d(shift_reg_1[5]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_721__5_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_721__4_ (
	.q(shift_reg_721_[4]),
	.d(shift_reg_1[4]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_721__4_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_721__3_ (
	.q(shift_reg_721_[3]),
	.d(shift_reg_1[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_721__3_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_721__2_ (
	.q(shift_reg_721_[2]),
	.d(shift_reg_1[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_721__2_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_721__1_ (
	.q(shift_reg_721_[1]),
	.d(shift_reg_1[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_721__1_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_721__0_ (
	.q(shift_reg_721_[0]),
	.d(shift_reg_1[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_721__0_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_2__7_ (
	.q(shift_reg_2_[7]),
	.d(shift_reg_1_[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_2__7_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_2__6_ (
	.q(shift_reg_2_[6]),
	.d(shift_reg_1_[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_2__6_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_2__5_ (
	.q(shift_reg_2_[5]),
	.d(shift_reg_1_[5]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_2__5_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_2__4_ (
	.q(shift_reg_2_[4]),
	.d(shift_reg_1_[4]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_2__4_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_2__3_ (
	.q(shift_reg_2_[3]),
	.d(shift_reg_1_[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_2__3_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_2__2_ (
	.q(shift_reg_2_[2]),
	.d(shift_reg_1_[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_2__2_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_2__1_ (
	.q(shift_reg_2_[1]),
	.d(shift_reg_1_[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_2__1_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_2__0_ (
	.q(shift_reg_2_[0]),
	.d(shift_reg_1_[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_2__0_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_1__7_ (
	.q(shift_reg_1_[7]),
	.d(shift_reg_0_[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1__7_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_1__6_ (
	.q(shift_reg_1_[6]),
	.d(shift_reg_0_[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1__6_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_1__5_ (
	.q(shift_reg_1_[5]),
	.d(shift_reg_0_[5]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1__5_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_1__4_ (
	.q(shift_reg_1_[4]),
	.d(shift_reg_0_[4]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1__4_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_1__3_ (
	.q(shift_reg_1_[3]),
	.d(shift_reg_0_[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1__3_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_1__2_ (
	.q(shift_reg_1_[2]),
	.d(shift_reg_0_[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1__2_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_1__1_ (
	.q(shift_reg_1_[1]),
	.d(shift_reg_0_[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1__1_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_1__0_ (
	.q(shift_reg_1_[0]),
	.d(shift_reg_0_[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_1__0_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_722__7_ (
	.q(shift_reg_722_[7]),
	.d(shift_reg_721_[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_722__7_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_722__6_ (
	.q(shift_reg_722_[6]),
	.d(shift_reg_721_[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_722__6_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_722__5_ (
	.q(shift_reg_722_[5]),
	.d(shift_reg_721_[5]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_722__5_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_722__4_ (
	.q(shift_reg_722_[4]),
	.d(shift_reg_721_[4]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_722__4_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_722__3_ (
	.q(shift_reg_722_[3]),
	.d(shift_reg_721_[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_722__3_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_722__2_ (
	.q(shift_reg_722_[2]),
	.d(shift_reg_721_[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_722__2_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_722__1_ (
	.q(shift_reg_722_[1]),
	.d(shift_reg_721_[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_722__1_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_722__0_ (
	.q(shift_reg_722_[0]),
	.d(shift_reg_721_[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_722__0_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_0__7_ (
	.q(shift_reg_0_[7]),
	.d(q_b_7),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_0__7_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_0__6_ (
	.q(shift_reg_0_[6]),
	.d(q_b_6),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_0__6_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_0__5_ (
	.q(shift_reg_0_[5]),
	.d(q_b_5),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_0__5_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_0__4_ (
	.q(shift_reg_0_[4]),
	.d(q_b_4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_0__4_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_0__3_ (
	.q(shift_reg_0_[3]),
	.d(q_b_3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_0__3_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_0__2_ (
	.q(shift_reg_0_[2]),
	.d(q_b_2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_0__2_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_0__1_ (
	.q(shift_reg_0_[1]),
	.d(q_b_1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_0__1_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_0__0_ (
	.q(shift_reg_0_[0]),
	.d(q_b_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_0__0_.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_rst_cntr_delay (
	.q(shift_reg_1_rst_cntr_delay),
	.d(shift_reg_1_addr_cntr_eq_NE),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_rst_cntr_delay.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_1_rst_cntr_rst (
	.q(shift_reg_1_rst_cntr_rst),
	.d(shift_reg_1_rst_cntr_rst_0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_1_rst_cntr_rst.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_rst_cntr_delay (
	.q(shift_reg_rst_cntr_delay),
	.d(shift_reg_addr_cntr_eq_NE),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(clken2_i_0),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_rst_cntr_delay.is_wysiwyg="TRUE";
// @13:187
  dffeas shift_reg_inst_shift_reg_rst_cntr_rst (
	.q(shift_reg_rst_cntr_rst),
	.d(shift_reg_rst_cntr_rst_0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam shift_reg_inst_shift_reg_rst_cntr_rst.is_wysiwyg="TRUE";
  assign  shift_reg_RNO = ~ shift_reg_rst_cntr_rst;
  assign  shift_reg_1_RNO = ~ shift_reg_1_rst_cntr_rst;
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNIS249_0_ (
	.combout(shift_reg_addr_cntr_reg_RNIS249_combout[0]),
	.cout(shift_reg_addr_cntr_reg_RNIS249_cout[0]),
	.dataa(shift_reg_addr_cntr_reg[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIS249_0_.lut_mask=16'h6688;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIS249_0_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNIP68I_1_ (
	.combout(shift_reg_addr_cntr_reg_RNIP68I_combout[1]),
	.cout(shift_reg_addr_cntr_reg_RNIP68I_cout[1]),
	.dataa(shift_reg_addr_cntr_reg[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNIS249_cout[0])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIP68I_1_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIP68I_1_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNINBCR_2_ (
	.combout(shift_reg_addr_cntr_reg_RNINBCR_combout[2]),
	.cout(shift_reg_addr_cntr_reg_RNINBCR_cout[2]),
	.dataa(shift_reg_addr_cntr_reg[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNIP68I_cout[1])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNINBCR_2_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNINBCR_2_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNIMHG41_3_ (
	.combout(shift_reg_addr_cntr_reg_RNIMHG41_combout[3]),
	.cout(shift_reg_addr_cntr_reg_RNIMHG41_cout[3]),
	.dataa(shift_reg_addr_cntr_reg[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNINBCR_cout[2])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIMHG41_3_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIMHG41_3_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNIMOKD1_4_ (
	.combout(shift_reg_addr_cntr_reg_RNIMOKD1_combout[4]),
	.cout(shift_reg_addr_cntr_reg_RNIMOKD1_cout[4]),
	.dataa(shift_reg_addr_cntr_reg[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNIMHG41_cout[3])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIMOKD1_4_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIMOKD1_4_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNIN0PM1_5_ (
	.combout(shift_reg_addr_cntr_reg_RNIN0PM1_combout[5]),
	.cout(shift_reg_addr_cntr_reg_RNIN0PM1_cout[5]),
	.dataa(shift_reg_addr_cntr_reg[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNIMOKD1_cout[4])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIN0PM1_5_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIN0PM1_5_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNIP9TV1_6_ (
	.combout(shift_reg_addr_cntr_reg_RNIP9TV1_combout[6]),
	.cout(shift_reg_addr_cntr_reg_RNIP9TV1_cout[6]),
	.dataa(shift_reg_addr_cntr_reg[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNIN0PM1_cout[5])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIP9TV1_6_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIP9TV1_6_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNISJ192_7_ (
	.combout(shift_reg_addr_cntr_reg_RNISJ192_combout[7]),
	.cout(shift_reg_addr_cntr_reg_RNISJ192_cout[7]),
	.dataa(shift_reg_addr_cntr_reg[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNIP9TV1_cout[6])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNISJ192_7_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNISJ192_7_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNI0V5I2_8_ (
	.combout(shift_reg_addr_cntr_reg_RNI0V5I2_combout[8]),
	.cout(shift_reg_addr_cntr_reg_RNI0V5I2_cout[8]),
	.dataa(shift_reg_addr_cntr_reg[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNISJ192_cout[7])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNI0V5I2_8_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNI0V5I2_8_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNO_9_ (
	.combout(shift_reg_addr_cntr_reg_RNO_combout[9]),
	.dataa(shift_reg_addr_cntr_reg[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_addr_cntr_reg_RNI0V5I2_cout[8])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNO_9_.lut_mask=16'h5a5a;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNO_9_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIC4S8_0_ (
	.combout(shift_reg_1_addr_cntr_reg_RNIC4S8_combout[0]),
	.cout(shift_reg_1_addr_cntr_reg_RNIC4S8_cout[0]),
	.dataa(shift_reg_1_addr_cntr_reg[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIC4S8_0_.lut_mask=16'h6688;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIC4S8_0_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIP9OH_1_ (
	.combout(shift_reg_1_addr_cntr_reg_RNIP9OH_combout[1]),
	.cout(shift_reg_1_addr_cntr_reg_RNIP9OH_cout[1]),
	.dataa(shift_reg_1_addr_cntr_reg[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNIC4S8_cout[0])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIP9OH_1_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIP9OH_1_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI7GKQ_2_ (
	.combout(shift_reg_1_addr_cntr_reg_RNI7GKQ_combout[2]),
	.cout(shift_reg_1_addr_cntr_reg_RNI7GKQ_cout[2]),
	.dataa(shift_reg_1_addr_cntr_reg[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNIP9OH_cout[1])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI7GKQ_2_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI7GKQ_2_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIMNG31_3_ (
	.combout(shift_reg_1_addr_cntr_reg_RNIMNG31_combout[3]),
	.cout(shift_reg_1_addr_cntr_reg_RNIMNG31_cout[3]),
	.dataa(shift_reg_1_addr_cntr_reg[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNI7GKQ_cout[2])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIMNG31_3_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIMNG31_3_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI60DC1_4_ (
	.combout(shift_reg_1_addr_cntr_reg_RNI60DC1_combout[4]),
	.cout(shift_reg_1_addr_cntr_reg_RNI60DC1_cout[4]),
	.dataa(shift_reg_1_addr_cntr_reg[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNIMNG31_cout[3])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI60DC1_4_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI60DC1_4_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIN99L1_5_ (
	.combout(shift_reg_1_addr_cntr_reg_RNIN99L1_combout[5]),
	.cout(shift_reg_1_addr_cntr_reg_RNIN99L1_cout[5]),
	.dataa(shift_reg_1_addr_cntr_reg[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNI60DC1_cout[4])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIN99L1_5_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIN99L1_5_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI9K5U1_6_ (
	.combout(shift_reg_1_addr_cntr_reg_RNI9K5U1_combout[6]),
	.cout(shift_reg_1_addr_cntr_reg_RNI9K5U1_cout[6]),
	.dataa(shift_reg_1_addr_cntr_reg[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNIN99L1_cout[5])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI9K5U1_6_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI9K5U1_6_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNISV172_7_ (
	.combout(shift_reg_1_addr_cntr_reg_RNISV172_combout[7]),
	.cout(shift_reg_1_addr_cntr_reg_RNISV172_cout[7]),
	.dataa(shift_reg_1_addr_cntr_reg[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNI9K5U1_cout[6])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNISV172_7_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNISV172_7_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIGCUF2_8_ (
	.combout(shift_reg_1_addr_cntr_reg_RNIGCUF2_combout[8]),
	.cout(shift_reg_1_addr_cntr_reg_RNIGCUF2_cout[8]),
	.dataa(shift_reg_1_addr_cntr_reg[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNISV172_cout[7])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIGCUF2_8_.lut_mask=16'h5aa0;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIGCUF2_8_.sum_lutc_input="cin";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNO_9_ (
	.combout(shift_reg_1_addr_cntr_reg_RNO_combout[9]),
	.dataa(shift_reg_1_addr_cntr_reg[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(shift_reg_1_addr_cntr_reg_RNIGCUF2_cout[8])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNO_9_.lut_mask=16'h5a5a;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNO_9_.sum_lutc_input="cin";
  cycloneive_lcell_comb shift_reg_inst_shift_reg_rst_cntr_rst_RNO (
	.combout(shift_reg_rst_cntr_rst_0_0_g0),
	.dataa(shift_reg_rst_cntr_delay),
	.datab(shift_reg_rst_cntr_rst),
	.datac(clken2_i_0),
	.datad(VCC)
);
defparam shift_reg_inst_shift_reg_rst_cntr_rst_RNO.lut_mask=16'hecec;
defparam shift_reg_inst_shift_reg_rst_cntr_rst_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_rst_cntr_rst_RNO (
	.combout(shift_reg_1_rst_cntr_rst_0_0_g0),
	.dataa(shift_reg_1_rst_cntr_delay),
	.datab(shift_reg_1_rst_cntr_rst),
	.datac(clken2_i_0),
	.datad(VCC)
);
defparam shift_reg_inst_shift_reg_1_rst_cntr_rst_RNO.lut_mask=16'hecec;
defparam shift_reg_inst_shift_reg_1_rst_cntr_rst_RNO.sum_lutc_input="datac";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIMNG31_0_ (
	.combout(shift_reg_1_addr_cntr_eq_NE_5),
	.dataa(shift_reg_1_addr_cntr_reg[0]),
	.datab(shift_reg_1_addr_cntr_reg[1]),
	.datac(shift_reg_1_addr_cntr_reg[2]),
	.datad(shift_reg_1_addr_cntr_reg[3])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIMNG31_0_.lut_mask=16'h0800;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIMNG31_0_.sum_lutc_input="datac";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIEGH31_6_ (
	.combout(shift_reg_1_addr_cntr_eq_NE_6),
	.dataa(shift_reg_1_addr_cntr_reg[6]),
	.datab(shift_reg_1_addr_cntr_reg[7]),
	.datac(shift_reg_1_addr_cntr_reg[8]),
	.datad(shift_reg_1_addr_cntr_reg[9])
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIEGH31_6_.lut_mask=16'h0800;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNIEGH31_6_.sum_lutc_input="datac";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNIMHG41_0_ (
	.combout(shift_reg_addr_cntr_eq_NE_5),
	.dataa(shift_reg_addr_cntr_reg[0]),
	.datab(shift_reg_addr_cntr_reg[1]),
	.datac(shift_reg_addr_cntr_reg[2]),
	.datad(shift_reg_addr_cntr_reg[3])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIMHG41_0_.lut_mask=16'h0800;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIMHG41_0_.sum_lutc_input="datac";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNIEAH41_6_ (
	.combout(shift_reg_addr_cntr_eq_NE_6),
	.dataa(shift_reg_addr_cntr_reg[6]),
	.datab(shift_reg_addr_cntr_reg[7]),
	.datac(shift_reg_addr_cntr_reg[8]),
	.datad(shift_reg_addr_cntr_reg[9])
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIEAH41_6_.lut_mask=16'h0800;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNIEAH41_6_.sum_lutc_input="datac";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_rst_cntr_delay_RNO (
	.combout(shift_reg_addr_cntr_eq_NE),
	.dataa(shift_reg_addr_cntr_reg[4]),
	.datab(shift_reg_addr_cntr_reg[5]),
	.datac(shift_reg_addr_cntr_eq_NE_5),
	.datad(shift_reg_addr_cntr_eq_NE_6)
);
defparam shift_reg_inst_shift_reg_rst_cntr_delay_RNO.lut_mask=16'h1000;
defparam shift_reg_inst_shift_reg_rst_cntr_delay_RNO.sum_lutc_input="datac";
// @13:187
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_rst_cntr_delay_RNO (
	.combout(shift_reg_1_addr_cntr_eq_NE),
	.dataa(shift_reg_1_addr_cntr_reg[4]),
	.datab(shift_reg_1_addr_cntr_reg[5]),
	.datac(shift_reg_1_addr_cntr_eq_NE_5),
	.datad(shift_reg_1_addr_cntr_eq_NE_6)
);
defparam shift_reg_inst_shift_reg_1_rst_cntr_delay_RNO.lut_mask=16'h1000;
defparam shift_reg_inst_shift_reg_1_rst_cntr_delay_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI5QQO2_4_ (
	.combout(shift_reg_1_addr_cntr_eq_i_i_0_i),
	.dataa(shift_reg_1_addr_cntr_reg[4]),
	.datab(shift_reg_1_addr_cntr_reg[5]),
	.datac(shift_reg_1_addr_cntr_eq_NE_5),
	.datad(shift_reg_1_addr_cntr_eq_NE_6)
);
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI5QQO2_4_.lut_mask=16'hefff;
defparam shift_reg_inst_shift_reg_1_addr_cntr_reg_RNI5QQO2_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb shift_reg_inst_shift_reg_addr_cntr_reg_RNI5BAR2_4_ (
	.combout(shift_reg_addr_cntr_eq_i_i_0_i),
	.dataa(shift_reg_addr_cntr_reg[4]),
	.datab(shift_reg_addr_cntr_reg[5]),
	.datac(shift_reg_addr_cntr_eq_NE_5),
	.datad(shift_reg_addr_cntr_eq_NE_6)
);
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNI5BAR2_4_.lut_mask=16'hefff;
defparam shift_reg_inst_shift_reg_addr_cntr_reg_RNI5BAR2_4_.sum_lutc_input="datac";
// @13:187
  altsyncram shift_reg_inst_shift_reg (
	.q_a({buffer_0__2__7, buffer_0__2__6, buffer_0__2__5, buffer_0__2__4, buffer_0__2__3, buffer_0__2__2, buffer_0__2__1, buffer_0__2__0}),
	.data_a(shift_reg_722_[7:0]),
	.address_a(shift_reg_addr_cntr_reg[9:0]),
	.wren_a(VCC),
	.rden_a(VCC),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.wren_b(GND),
	.rden_b(GND),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(clken2_i_0),
	.clocken1(VCC),
	.clocken2(clken2_i_0),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(shift_reg_RNO),
	.aclr1(GND)
);
defparam shift_reg_inst_shift_reg.clock_enable_input_b =  "ALTERNATE";
defparam shift_reg_inst_shift_reg.clock_enable_input_a =  "ALTERNATE";
defparam shift_reg_inst_shift_reg.clock_enable_output_b =  "NORMAL";
defparam shift_reg_inst_shift_reg.clock_enable_output_a =  "NORMAL";
defparam shift_reg_inst_shift_reg.read_during_write_mode_port_a =  "OLD_DATA";
defparam shift_reg_inst_shift_reg.wrcontrol_aclr_a =  "NONE";
defparam shift_reg_inst_shift_reg.indata_aclr_a =  "NONE";
defparam shift_reg_inst_shift_reg.address_aclr_a =  "NONE";
defparam shift_reg_inst_shift_reg.outdata_aclr_a =  "CLEAR0";
defparam shift_reg_inst_shift_reg.outdata_reg_a =  "CLOCK0";
defparam shift_reg_inst_shift_reg.operation_mode =  "SINGLE_PORT";
defparam shift_reg_inst_shift_reg.intended_device_family =  "CYCLONE IVE";
defparam shift_reg_inst_shift_reg.numwords_b =  716;
defparam shift_reg_inst_shift_reg.numwords_a =  716;
defparam shift_reg_inst_shift_reg.lpm_type =  "altsyncram";
defparam shift_reg_inst_shift_reg.init_file =  "UNUSED";
defparam shift_reg_inst_shift_reg.ram_block_type =  "AUTO";
defparam shift_reg_inst_shift_reg.widthad_b =  10;
defparam shift_reg_inst_shift_reg.width_b =  8;
defparam shift_reg_inst_shift_reg.widthad_a =  10;
defparam shift_reg_inst_shift_reg.width_a =  8;
// @13:187
  altsyncram shift_reg_inst_shift_reg_1 (
	.q_a(shift_reg_1[7:0]),
	.data_a(shift_reg_2_[7:0]),
	.address_a(shift_reg_1_addr_cntr_reg[9:0]),
	.wren_a(VCC),
	.rden_a(VCC),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.wren_b(GND),
	.rden_b(GND),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(clken2_i_0),
	.clocken1(VCC),
	.clocken2(clken2_i_0),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(shift_reg_1_RNO),
	.aclr1(GND)
);
defparam shift_reg_inst_shift_reg_1.clock_enable_input_b =  "ALTERNATE";
defparam shift_reg_inst_shift_reg_1.clock_enable_input_a =  "ALTERNATE";
defparam shift_reg_inst_shift_reg_1.clock_enable_output_b =  "NORMAL";
defparam shift_reg_inst_shift_reg_1.clock_enable_output_a =  "NORMAL";
defparam shift_reg_inst_shift_reg_1.read_during_write_mode_port_a =  "OLD_DATA";
defparam shift_reg_inst_shift_reg_1.wrcontrol_aclr_a =  "NONE";
defparam shift_reg_inst_shift_reg_1.indata_aclr_a =  "NONE";
defparam shift_reg_inst_shift_reg_1.address_aclr_a =  "NONE";
defparam shift_reg_inst_shift_reg_1.outdata_aclr_a =  "CLEAR0";
defparam shift_reg_inst_shift_reg_1.outdata_reg_a =  "CLOCK0";
defparam shift_reg_inst_shift_reg_1.operation_mode =  "SINGLE_PORT";
defparam shift_reg_inst_shift_reg_1.intended_device_family =  "CYCLONE IVE";
defparam shift_reg_inst_shift_reg_1.numwords_b =  716;
defparam shift_reg_inst_shift_reg_1.numwords_a =  716;
defparam shift_reg_inst_shift_reg_1.lpm_type =  "altsyncram";
defparam shift_reg_inst_shift_reg_1.init_file =  "UNUSED";
defparam shift_reg_inst_shift_reg_1.ram_block_type =  "AUTO";
defparam shift_reg_inst_shift_reg_1.widthad_b =  10;
defparam shift_reg_inst_shift_reg_1.width_b =  8;
defparam shift_reg_inst_shift_reg_1.widthad_a =  10;
defparam shift_reg_inst_shift_reg_1.width_a =  8;
  assign  reset_c_i = ~ reset_c;
  assign  shift_reg_1_addr_cntr_eq_i_i_0_i_i = ~ shift_reg_1_addr_cntr_eq_i_i_0_i;
  assign  shift_reg_addr_cntr_eq_i_i_0_i_i = ~ shift_reg_addr_cntr_eq_i_i_0_i;
endmodule /* shift_register */

// VQM4.1+ 
module sobel (
  q_b_7,
  q_b_6,
  q_b_5,
  q_b_4,
  q_b_3,
  q_b_2,
  q_b_1,
  q_b_0,
  out_din_iv_i_a3_i_6,
  out_din_iv_i_a3_i_5,
  out_din_iv_i_a3_i_4,
  out_din_iv_i_a3_i_3,
  out_din_iv_i_a3_i_2,
  out_din_iv_i_a3_i_1,
  out_din_iv_i_a3_i_0,
  state_0,
  full_8,
  un1_out_wr_en4_1_1z,
  clken2_i_0,
  empty,
  out_din_temp_0_sqmuxa_0_a3_0_a3_1z,
  wr_addr_ret_8,
  N_470_i_i_o3,
  reset_c,
  clock_c,
  wr_addr_ret_1_RNIT2T3
)
;
input q_b_7 ;
input q_b_6 ;
input q_b_5 ;
input q_b_4 ;
input q_b_3 ;
input q_b_2 ;
input q_b_1 ;
input q_b_0 ;
output out_din_iv_i_a3_i_6 ;
output out_din_iv_i_a3_i_5 ;
output out_din_iv_i_a3_i_4 ;
output out_din_iv_i_a3_i_3 ;
output out_din_iv_i_a3_i_2 ;
output out_din_iv_i_a3_i_1 ;
output out_din_iv_i_a3_i_0 ;
output state_0 ;
input full_8 ;
output un1_out_wr_en4_1_1z ;
output clken2_i_0 ;
input empty ;
output out_din_temp_0_sqmuxa_0_a3_0_a3_1z ;
input wr_addr_ret_8 ;
output N_470_i_i_o3 ;
input reset_c ;
input clock_c ;
input wr_addr_ret_1_RNIT2T3 ;
wire q_b_7 ;
wire q_b_6 ;
wire q_b_5 ;
wire q_b_4 ;
wire q_b_3 ;
wire q_b_2 ;
wire q_b_1 ;
wire q_b_0 ;
wire out_din_iv_i_a3_i_6 ;
wire out_din_iv_i_a3_i_5 ;
wire out_din_iv_i_a3_i_4 ;
wire out_din_iv_i_a3_i_3 ;
wire out_din_iv_i_a3_i_2 ;
wire out_din_iv_i_a3_i_1 ;
wire out_din_iv_i_a3_i_0 ;
wire state_0 ;
wire full_8 ;
wire un1_out_wr_en4_1_1z ;
wire clken2_i_0 ;
wire empty ;
wire out_din_temp_0_sqmuxa_0_a3_0_a3_1z ;
wire wr_addr_ret_8 ;
wire N_470_i_i_o3 ;
wire reset_c ;
wire clock_c ;
wire wr_addr_ret_1_RNIT2T3 ;
wire [9:0] y_c;
wire [9:0] y_c_3;
wire [0:0] state_ns_0_a3;
wire [9:0] x_c;
wire [9:0] x_c_3;
wire [10:0] cnt;
wire [0:0] state_0_Z;
wire [9:0] y;
wire [9:0] x_0;
wire [7:1] un1_x_c_0;
wire [7:0] buffer_0__2_;
wire [10:10] un4_out_din_temp_1;
wire [8:8] un4_out_din_temp_0;
wire [7:0] shift_reg_1441_;
wire [7:0] shift_reg_1442_;
wire [7:0] un1_y_c_cout;
wire [8:1] un1_y_c_combout;
wire [1:1] out_din_iv_i_a3_i_o3;
wire [1:1] state_ns_0_i_o2_2_a;
wire [1:1] state_ns_0_i_o2_2;
wire [1:1] state_ns_0_i_o2;
wire wr_addr_ret_13 ;
wire cnt_c0_combout ;
wire cnt_c_0_sqmuxa_i_0_i ;
wire cnt_c1_combout ;
wire cnt_c2_combout ;
wire cnt_c3_combout ;
wire cnt_c4_combout ;
wire cnt_c5_combout ;
wire cnt_c6_combout ;
wire cnt_c7_combout ;
wire cnt_c8_combout ;
wire cnt_c9_combout ;
wire cnt_c10_combout ;
wire clken2_i_0_a2 ;
wire state_ns_0_0_0_0_0__g0 ;
wire wr_addr_ret_2 ;
wire x_c10lto9_1 ;
wire wr_addr_ret_3 ;
wire x_c10lto8_1 ;
wire wr_addr_ret_4 ;
wire wr_addr_ret_5 ;
wire wr_addr_ret_6 ;
wire x_c10lto5_1 ;
wire wr_addr_ret_7 ;
wire x_c10lto4_1 ;
wire wr_addr_ret ;
wire wr_addr_ret_9 ;
wire wr_addr_ret_10 ;
wire wr_addr_ret_12 ;
wire x_c10lto9_2 ;
wire un1_out_wr_en4_2 ;
wire cnt_c0_cout ;
wire VCC ;
wire cnt_c1_cout ;
wire cnt_c2_cout ;
wire cnt_c3_cout ;
wire cnt_c4_cout ;
wire cnt_c5_cout ;
wire cnt_c6_cout ;
wire cnt_c7_cout ;
wire cnt_c8_cout ;
wire cnt_c9_cout ;
wire un4_out_din_temp_carry_0 ;
wire un4_out_din_temp_0_add0 ;
wire un4_out_din_temp_carry_1 ;
wire un4_out_din_temp_0_add1 ;
wire un4_out_din_temp_carry_2 ;
wire un4_out_din_temp_0_add2 ;
wire un4_out_din_temp_carry_3 ;
wire un4_out_din_temp_0_add3 ;
wire un4_out_din_temp_carry_4 ;
wire un4_out_din_temp_0_add4 ;
wire un4_out_din_temp_carry_5 ;
wire un4_out_din_temp_0_add5 ;
wire un4_out_din_temp_carry_6 ;
wire un4_out_din_temp_0_add6 ;
wire un4_out_din_temp_carry_7 ;
wire un4_out_din_temp_0_add7 ;
wire un4_out_din_temp_1_add7 ;
wire un4_out_din_temp_carry_8 ;
wire un4_out_din_temp_carry_9 ;
wire GND ;
wire un4_out_din_temp_add10 ;
wire un4_out_din_temp_1_add7_cout ;
wire un4_out_din_temp_0_carry_0 ;
wire un4_out_din_temp_0_carry_1 ;
wire un4_out_din_temp_0_carry_2 ;
wire un4_out_din_temp_0_carry_3 ;
wire un4_out_din_temp_0_carry_4 ;
wire un4_out_din_temp_0_carry_5 ;
wire un4_out_din_temp_0_carry_6 ;
wire un4_out_din_temp_0_add7_cout ;
wire un1_out_hold_add0 ;
wire un1_out_hold_carry_0 ;
wire un1_out_hold_0_add0 ;
wire un1_out_hold_add1 ;
wire un1_out_hold_carry_1 ;
wire un1_out_hold_0_add1 ;
wire un1_out_hold_add2 ;
wire un1_out_hold_carry_2 ;
wire un1_out_hold_0_add2 ;
wire un1_out_hold_add3 ;
wire un1_out_hold_carry_3 ;
wire un1_out_hold_0_add3 ;
wire un1_out_hold_add4 ;
wire un1_out_hold_carry_4 ;
wire un1_out_hold_0_add4 ;
wire un1_out_hold_add5 ;
wire un1_out_hold_carry_5 ;
wire un1_out_hold_0_add5 ;
wire un1_out_hold_add6 ;
wire un1_out_hold_0_add6 ;
wire un1_out_hold_0_carry_0 ;
wire un1_out_hold_0_carry_1 ;
wire un1_out_hold_0_carry_2 ;
wire un1_out_hold_0_carry_3 ;
wire un1_out_hold_0_carry_4 ;
wire un1_out_hold_0_carry_5 ;
wire y_c9lto9_0 ;
wire N_252_0 ;
wire N_251_0 ;
wire N_250_0 ;
wire N_249_0 ;
wire N_248_0 ;
wire N_247_0 ;
wire N_246_0 ;
wire N_245_0 ;
wire y_c9lto9 ;
wire out_din_iv_i_a3_i_o3_100_0 ;
wire x_c10lt3_4 ;
wire out_din_0_sqmuxa_73_i_0_a3_4 ;
wire out_din_0_sqmuxa_73_i_0_a3_5 ;
wire out_din_0_sqmuxa_73_i_0_a3_0_4 ;
wire out_din_0_sqmuxa_73_i_0_a3_0_5 ;
wire y_c9lto8_2 ;
wire out_din_iv_i_a3_i_o3_100_tz_a ;
wire out_din_iv_i_a3_i_o3_100_tz ;
wire out_din_0_sqmuxa_73_i_0_a3_0 ;
wire out_din_0_sqmuxa_73_i_0_a3 ;
wire y_c9lto9_a ;
wire out_din_iv_i_a3_i_o3_100 ;
wire x_c10lto9_2_a ;
wire N_468 ;
wire N_467 ;
wire N_466 ;
wire N_465 ;
wire N_464 ;
wire N_463 ;
wire N_462 ;
wire N_461 ;
wire N_460 ;
wire N_459 ;
wire N_446 ;
wire N_52_0 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @13:93
  lpm_latch y_c_0_ (
	.q(y_c[0]),
	.data(y_c_3[0]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_0_.lpm_width =  1;
defparam y_c_0_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_1_ (
	.q(y_c[1]),
	.data(y_c_3[1]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_1_.lpm_width =  1;
defparam y_c_1_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_2_ (
	.q(y_c[2]),
	.data(y_c_3[2]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_2_.lpm_width =  1;
defparam y_c_2_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_3_ (
	.q(y_c[3]),
	.data(y_c_3[3]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_3_.lpm_width =  1;
defparam y_c_3_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_4_ (
	.q(y_c[4]),
	.data(y_c_3[4]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_4_.lpm_width =  1;
defparam y_c_4_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_5_ (
	.q(y_c[5]),
	.data(y_c_3[5]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_5_.lpm_width =  1;
defparam y_c_5_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_6_ (
	.q(y_c[6]),
	.data(y_c_3[6]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_6_.lpm_width =  1;
defparam y_c_6_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_7_ (
	.q(y_c[7]),
	.data(y_c_3[7]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_7_.lpm_width =  1;
defparam y_c_7_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_8_ (
	.q(y_c[8]),
	.data(y_c_3[8]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_8_.lpm_width =  1;
defparam y_c_8_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch y_c_9_ (
	.q(y_c[9]),
	.data(y_c_3[9]),
	.gate(wr_addr_ret_13),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam y_c_9_.lpm_width =  1;
defparam y_c_9_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_0_ (
	.q(x_c[0]),
	.data(x_c_3[0]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_0_.lpm_width =  1;
defparam x_c_0_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_1_ (
	.q(x_c[1]),
	.data(x_c_3[1]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_1_.lpm_width =  1;
defparam x_c_1_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_2_ (
	.q(x_c[2]),
	.data(x_c_3[2]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_2_.lpm_width =  1;
defparam x_c_2_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_3_ (
	.q(x_c[3]),
	.data(x_c_3[3]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_3_.lpm_width =  1;
defparam x_c_3_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_4_ (
	.q(x_c[4]),
	.data(x_c_3[4]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_4_.lpm_width =  1;
defparam x_c_4_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_5_ (
	.q(x_c[5]),
	.data(x_c_3[5]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_5_.lpm_width =  1;
defparam x_c_5_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_6_ (
	.q(x_c[6]),
	.data(x_c_3[6]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_6_.lpm_width =  1;
defparam x_c_6_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_7_ (
	.q(x_c[7]),
	.data(x_c_3[7]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_7_.lpm_width =  1;
defparam x_c_7_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_8_ (
	.q(x_c[8]),
	.data(x_c_3[8]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_8_.lpm_width =  1;
defparam x_c_8_.lpm_type =  "LPM_LATCH";
// @13:93
  lpm_latch x_c_9_ (
	.q(x_c[9]),
	.data(x_c_3[9]),
	.gate(wr_addr_ret_1_RNIT2T3),
	.aclr(state_ns_0_a3[0]),
   /* default port values */ 
   .aset(1'b0),
   .aconst(1'b0)
);
defparam x_c_9_.lpm_width =  1;
defparam x_c_9_.lpm_type =  "LPM_LATCH";
// @13:60
  dffeas cnt_0_ (
	.q(cnt[0]),
	.d(cnt_c0_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_0_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_1_ (
	.q(cnt[1]),
	.d(cnt_c1_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_1_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_2_ (
	.q(cnt[2]),
	.d(cnt_c2_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_2_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_3_ (
	.q(cnt[3]),
	.d(cnt_c3_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_3_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_4_ (
	.q(cnt[4]),
	.d(cnt_c4_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_4_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_5_ (
	.q(cnt[5]),
	.d(cnt_c5_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_5_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_6_ (
	.q(cnt[6]),
	.d(cnt_c6_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_6_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_7_ (
	.q(cnt[7]),
	.d(cnt_c7_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_7_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_8_ (
	.q(cnt[8]),
	.d(cnt_c8_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_8_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_9_ (
	.q(cnt[9]),
	.d(cnt_c9_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_9_.is_wysiwyg="TRUE";
// @13:60
  dffeas cnt_10_ (
	.q(cnt[10]),
	.d(cnt_c10_combout),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(cnt_c_0_sqmuxa_i_0_i),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam cnt_10_.is_wysiwyg="TRUE";
// @13:60
  dffeas state_1_ (
	.q(state_0),
	.d(clken2_i_0_a2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(state_0_Z[0]),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_1_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_9_ (
	.q(y[9]),
	.d(y_c[9]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_9_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_8_ (
	.q(y[8]),
	.d(y_c[8]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_8_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_7_ (
	.q(y[7]),
	.d(y_c[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_7_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_6_ (
	.q(y[6]),
	.d(y_c[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_6_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_5_ (
	.q(y[5]),
	.d(y_c[5]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_5_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_4_ (
	.q(y[4]),
	.d(y_c[4]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_4_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_3_ (
	.q(y[3]),
	.d(y_c[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_3_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_2_ (
	.q(y[2]),
	.d(y_c[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_2_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_1_ (
	.q(y[1]),
	.d(y_c[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_1_.is_wysiwyg="TRUE";
// @13:60
  dffeas y_0_ (
	.q(y[0]),
	.d(y_c[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam y_0_.is_wysiwyg="TRUE";
// @13:60
  dffeas state_0_0_ (
	.q(state_0_Z[0]),
	.d(state_ns_0_0_0_0_0__g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_0_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_9_ (
	.q(x_0[9]),
	.d(x_c[9]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_9_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_8_ (
	.q(x_0[8]),
	.d(x_c[8]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_8_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_7_ (
	.q(x_0[7]),
	.d(x_c[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_7_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_6_ (
	.q(x_0[6]),
	.d(x_c[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_6_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_5_ (
	.q(x_0[5]),
	.d(x_c[5]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_5_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_4_ (
	.q(x_0[4]),
	.d(x_c[4]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_4_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_3_ (
	.q(x_0[3]),
	.d(x_c[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_3_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_2_ (
	.q(x_0[2]),
	.d(x_c[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_2_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_1_ (
	.q(x_0[1]),
	.d(x_c[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_1_.is_wysiwyg="TRUE";
// @13:60
  dffeas x_0_0_ (
	.q(x_0[0]),
	.d(x_c[0]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam x_0_0_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_2_Z (
	.q(wr_addr_ret_2),
	.d(x_c10lto9_1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_2_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_3_Z (
	.q(wr_addr_ret_3),
	.d(x_c10lto8_1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_3_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_4_Z (
	.q(wr_addr_ret_4),
	.d(un1_x_c_0[7]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_4_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_5_Z (
	.q(wr_addr_ret_5),
	.d(un1_x_c_0[6]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_5_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_6_Z (
	.q(wr_addr_ret_6),
	.d(x_c10lto5_1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_6_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_7_Z (
	.q(wr_addr_ret_7),
	.d(x_c10lto4_1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_7_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_Z (
	.q(wr_addr_ret),
	.d(un1_x_c_0[3]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_9_Z (
	.q(wr_addr_ret_9),
	.d(un1_x_c_0[2]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_9_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_10_Z (
	.q(wr_addr_ret_10),
	.d(un1_x_c_0[1]),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_10_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_12_Z (
	.q(wr_addr_ret_12),
	.d(x_c10lto9_2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_12_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_13_Z (
	.q(wr_addr_ret_13),
	.d(un1_out_wr_en4_2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_13_Z.is_wysiwyg="TRUE";
// @13:60
  cycloneive_lcell_comb cnt_c0 (
	.combout(cnt_c0_combout),
	.cout(cnt_c0_cout),
	.dataa(cnt[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam cnt_c0.lut_mask=16'h6688;
defparam cnt_c0.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c1 (
	.combout(cnt_c1_combout),
	.cout(cnt_c1_cout),
	.dataa(cnt[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c0_cout)
);
defparam cnt_c1.lut_mask=16'h5aa0;
defparam cnt_c1.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c2 (
	.combout(cnt_c2_combout),
	.cout(cnt_c2_cout),
	.dataa(cnt[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c1_cout)
);
defparam cnt_c2.lut_mask=16'h5aa0;
defparam cnt_c2.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c3 (
	.combout(cnt_c3_combout),
	.cout(cnt_c3_cout),
	.dataa(cnt[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c2_cout)
);
defparam cnt_c3.lut_mask=16'h5aa0;
defparam cnt_c3.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c4 (
	.combout(cnt_c4_combout),
	.cout(cnt_c4_cout),
	.dataa(cnt[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c3_cout)
);
defparam cnt_c4.lut_mask=16'h5aa0;
defparam cnt_c4.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c5 (
	.combout(cnt_c5_combout),
	.cout(cnt_c5_cout),
	.dataa(cnt[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c4_cout)
);
defparam cnt_c5.lut_mask=16'h5aa0;
defparam cnt_c5.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c6 (
	.combout(cnt_c6_combout),
	.cout(cnt_c6_cout),
	.dataa(cnt[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c5_cout)
);
defparam cnt_c6.lut_mask=16'h5aa0;
defparam cnt_c6.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c7 (
	.combout(cnt_c7_combout),
	.cout(cnt_c7_cout),
	.dataa(cnt[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c6_cout)
);
defparam cnt_c7.lut_mask=16'h5aa0;
defparam cnt_c7.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c8 (
	.combout(cnt_c8_combout),
	.cout(cnt_c8_cout),
	.dataa(cnt[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c7_cout)
);
defparam cnt_c8.lut_mask=16'h5aa0;
defparam cnt_c8.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c9 (
	.combout(cnt_c9_combout),
	.cout(cnt_c9_cout),
	.dataa(cnt[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c8_cout)
);
defparam cnt_c9.lut_mask=16'h5aa0;
defparam cnt_c9.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb cnt_c10 (
	.combout(cnt_c10_combout),
	.dataa(cnt[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(cnt_c9_cout)
);
defparam cnt_c10.lut_mask=16'h5a5a;
defparam cnt_c10.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add0 (
	.cout(un4_out_din_temp_carry_0),
	.dataa(un4_out_din_temp_0_add0),
	.datab(buffer_0__2_[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_out_din_temp_add0.lut_mask=16'h0088;
defparam un4_out_din_temp_add0.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add1 (
	.cout(un4_out_din_temp_carry_1),
	.dataa(un4_out_din_temp_0_add1),
	.datab(buffer_0__2_[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_0)
);
defparam un4_out_din_temp_add1.lut_mask=16'h00e8;
defparam un4_out_din_temp_add1.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add2 (
	.cout(un4_out_din_temp_carry_2),
	.dataa(un4_out_din_temp_0_add2),
	.datab(buffer_0__2_[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_1)
);
defparam un4_out_din_temp_add2.lut_mask=16'h00e8;
defparam un4_out_din_temp_add2.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add3 (
	.cout(un4_out_din_temp_carry_3),
	.dataa(un4_out_din_temp_0_add3),
	.datab(buffer_0__2_[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_2)
);
defparam un4_out_din_temp_add3.lut_mask=16'h00e8;
defparam un4_out_din_temp_add3.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add4 (
	.cout(un4_out_din_temp_carry_4),
	.dataa(un4_out_din_temp_0_add4),
	.datab(buffer_0__2_[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_3)
);
defparam un4_out_din_temp_add4.lut_mask=16'h00e8;
defparam un4_out_din_temp_add4.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add5 (
	.cout(un4_out_din_temp_carry_5),
	.dataa(un4_out_din_temp_0_add5),
	.datab(buffer_0__2_[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_4)
);
defparam un4_out_din_temp_add5.lut_mask=16'h00e8;
defparam un4_out_din_temp_add5.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add6 (
	.cout(un4_out_din_temp_carry_6),
	.dataa(un4_out_din_temp_0_add6),
	.datab(buffer_0__2_[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_5)
);
defparam un4_out_din_temp_add6.lut_mask=16'h00e8;
defparam un4_out_din_temp_add6.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add7 (
	.cout(un4_out_din_temp_carry_7),
	.dataa(un4_out_din_temp_0_add7),
	.datab(un4_out_din_temp_1_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_6)
);
defparam un4_out_din_temp_add7.lut_mask=16'h00e8;
defparam un4_out_din_temp_add7.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add8 (
	.cout(un4_out_din_temp_carry_8),
	.dataa(un4_out_din_temp_1[10]),
	.datab(un4_out_din_temp_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_7)
);
defparam un4_out_din_temp_add8.lut_mask=16'h00d4;
defparam un4_out_din_temp_add8.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add9 (
	.cout(un4_out_din_temp_carry_9),
	.dataa(un4_out_din_temp_1[10]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_8)
);
defparam un4_out_din_temp_add9.lut_mask=16'h0050;
defparam un4_out_din_temp_add9.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_add10_cZ (
	.combout(un4_out_din_temp_add10),
	.dataa(GND),
	.datab(un4_out_din_temp_1[10]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_carry_9)
);
defparam un4_out_din_temp_add10_cZ.lut_mask=16'h3c3c;
defparam un4_out_din_temp_add10_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_1_add7_cZ (
	.combout(un4_out_din_temp_1_add7),
	.cout(un4_out_din_temp_1_add7_cout),
	.dataa(buffer_0__2_[7]),
	.datab(shift_reg_1441_[7]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_out_din_temp_1_add7_cZ.lut_mask=16'h6688;
defparam un4_out_din_temp_1_add7_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add0_cZ (
	.combout(un4_out_din_temp_0_add0),
	.cout(un4_out_din_temp_0_carry_0),
	.dataa(shift_reg_1442_[0]),
	.datab(shift_reg_1441_[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un4_out_din_temp_0_add0_cZ.lut_mask=16'h6688;
defparam un4_out_din_temp_0_add0_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add1_cZ (
	.combout(un4_out_din_temp_0_add1),
	.cout(un4_out_din_temp_0_carry_1),
	.dataa(shift_reg_1442_[1]),
	.datab(shift_reg_1441_[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_0_carry_0)
);
defparam un4_out_din_temp_0_add1_cZ.lut_mask=16'h96e8;
defparam un4_out_din_temp_0_add1_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add2_cZ (
	.combout(un4_out_din_temp_0_add2),
	.cout(un4_out_din_temp_0_carry_2),
	.dataa(shift_reg_1442_[2]),
	.datab(shift_reg_1441_[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_0_carry_1)
);
defparam un4_out_din_temp_0_add2_cZ.lut_mask=16'h96e8;
defparam un4_out_din_temp_0_add2_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add3_cZ (
	.combout(un4_out_din_temp_0_add3),
	.cout(un4_out_din_temp_0_carry_3),
	.dataa(shift_reg_1442_[3]),
	.datab(shift_reg_1441_[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_0_carry_2)
);
defparam un4_out_din_temp_0_add3_cZ.lut_mask=16'h96e8;
defparam un4_out_din_temp_0_add3_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add4_cZ (
	.combout(un4_out_din_temp_0_add4),
	.cout(un4_out_din_temp_0_carry_4),
	.dataa(shift_reg_1442_[4]),
	.datab(shift_reg_1441_[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_0_carry_3)
);
defparam un4_out_din_temp_0_add4_cZ.lut_mask=16'h96e8;
defparam un4_out_din_temp_0_add4_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add5_cZ (
	.combout(un4_out_din_temp_0_add5),
	.cout(un4_out_din_temp_0_carry_5),
	.dataa(shift_reg_1442_[5]),
	.datab(shift_reg_1441_[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_0_carry_4)
);
defparam un4_out_din_temp_0_add5_cZ.lut_mask=16'h96e8;
defparam un4_out_din_temp_0_add5_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add6_cZ (
	.combout(un4_out_din_temp_0_add6),
	.cout(un4_out_din_temp_0_carry_6),
	.dataa(shift_reg_1442_[6]),
	.datab(shift_reg_1441_[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_0_carry_5)
);
defparam un4_out_din_temp_0_add6_cZ.lut_mask=16'h96e8;
defparam un4_out_din_temp_0_add6_cZ.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add7_cZ (
	.combout(un4_out_din_temp_0_add7),
	.cout(un4_out_din_temp_0_add7_cout),
	.dataa(shift_reg_1442_[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_0_carry_6)
);
defparam un4_out_din_temp_0_add7_cZ.lut_mask=16'ha5fa;
defparam un4_out_din_temp_0_add7_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_add0_cZ (
	.combout(un1_out_hold_add0),
	.cout(un1_out_hold_carry_0),
	.dataa(un1_out_hold_0_add0),
	.datab(buffer_0__2_[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_out_hold_add0_cZ.lut_mask=16'h6688;
defparam un1_out_hold_add0_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_add1_cZ (
	.combout(un1_out_hold_add1),
	.cout(un1_out_hold_carry_1),
	.dataa(un1_out_hold_0_add1),
	.datab(buffer_0__2_[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_carry_0)
);
defparam un1_out_hold_add1_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_add1_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_add2_cZ (
	.combout(un1_out_hold_add2),
	.cout(un1_out_hold_carry_2),
	.dataa(un1_out_hold_0_add2),
	.datab(buffer_0__2_[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_carry_1)
);
defparam un1_out_hold_add2_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_add2_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_add3_cZ (
	.combout(un1_out_hold_add3),
	.cout(un1_out_hold_carry_3),
	.dataa(un1_out_hold_0_add3),
	.datab(buffer_0__2_[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_carry_2)
);
defparam un1_out_hold_add3_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_add3_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_add4_cZ (
	.combout(un1_out_hold_add4),
	.cout(un1_out_hold_carry_4),
	.dataa(un1_out_hold_0_add4),
	.datab(buffer_0__2_[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_carry_3)
);
defparam un1_out_hold_add4_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_add4_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_add5_cZ (
	.combout(un1_out_hold_add5),
	.cout(un1_out_hold_carry_5),
	.dataa(un1_out_hold_0_add5),
	.datab(buffer_0__2_[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_carry_4)
);
defparam un1_out_hold_add5_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_add5_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_add6_cZ (
	.combout(un1_out_hold_add6),
	.dataa(un1_out_hold_0_add6),
	.datab(buffer_0__2_[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_carry_5)
);
defparam un1_out_hold_add6_cZ.lut_mask=16'h9696;
defparam un1_out_hold_add6_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_0_add0_cZ (
	.combout(un1_out_hold_0_add0),
	.cout(un1_out_hold_0_carry_0),
	.dataa(shift_reg_1442_[0]),
	.datab(shift_reg_1441_[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_out_hold_0_add0_cZ.lut_mask=16'h6688;
defparam un1_out_hold_0_add0_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_0_add1_cZ (
	.combout(un1_out_hold_0_add1),
	.cout(un1_out_hold_0_carry_1),
	.dataa(shift_reg_1442_[1]),
	.datab(shift_reg_1441_[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_0_carry_0)
);
defparam un1_out_hold_0_add1_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_0_add1_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_0_add2_cZ (
	.combout(un1_out_hold_0_add2),
	.cout(un1_out_hold_0_carry_2),
	.dataa(shift_reg_1442_[2]),
	.datab(shift_reg_1441_[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_0_carry_1)
);
defparam un1_out_hold_0_add2_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_0_add2_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_0_add3_cZ (
	.combout(un1_out_hold_0_add3),
	.cout(un1_out_hold_0_carry_3),
	.dataa(shift_reg_1442_[3]),
	.datab(shift_reg_1441_[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_0_carry_2)
);
defparam un1_out_hold_0_add3_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_0_add3_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_0_add4_cZ (
	.combout(un1_out_hold_0_add4),
	.cout(un1_out_hold_0_carry_4),
	.dataa(shift_reg_1442_[4]),
	.datab(shift_reg_1441_[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_0_carry_3)
);
defparam un1_out_hold_0_add4_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_0_add4_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_0_add5_cZ (
	.combout(un1_out_hold_0_add5),
	.cout(un1_out_hold_0_carry_5),
	.dataa(shift_reg_1442_[5]),
	.datab(shift_reg_1441_[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_0_carry_4)
);
defparam un1_out_hold_0_add5_cZ.lut_mask=16'h96e8;
defparam un1_out_hold_0_add5_cZ.sum_lutc_input="cin";
// @13:134
  cycloneive_lcell_comb un1_out_hold_0_add6_cZ (
	.combout(un1_out_hold_0_add6),
	.dataa(shift_reg_1442_[6]),
	.datab(shift_reg_1441_[6]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_out_hold_0_carry_5)
);
defparam un1_out_hold_0_add6_cZ.lut_mask=16'h9696;
defparam un1_out_hold_0_add6_cZ.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_0_ (
	.cout(un1_y_c_cout[0]),
	.dataa(y[0]),
	.datab(y[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_y_c_0_.lut_mask=16'h0088;
defparam un1_y_c_0_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_1_ (
	.combout(un1_y_c_combout[1]),
	.cout(un1_y_c_cout[1]),
	.dataa(y[0]),
	.datab(y[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_y_c_1_.lut_mask=16'h6688;
defparam un1_y_c_1_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_2_ (
	.combout(un1_y_c_combout[2]),
	.cout(un1_y_c_cout[2]),
	.dataa(y[2]),
	.datab(y[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_y_c_cout[0])
);
defparam un1_y_c_2_.lut_mask=16'h5a80;
defparam un1_y_c_2_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_3_ (
	.combout(un1_y_c_combout[3]),
	.cout(un1_y_c_cout[3]),
	.dataa(y[2]),
	.datab(y[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_y_c_cout[1])
);
defparam un1_y_c_3_.lut_mask=16'h6c80;
defparam un1_y_c_3_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_4_ (
	.combout(un1_y_c_combout[4]),
	.cout(un1_y_c_cout[4]),
	.dataa(y[4]),
	.datab(y[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_y_c_cout[2])
);
defparam un1_y_c_4_.lut_mask=16'h5a80;
defparam un1_y_c_4_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_5_ (
	.combout(un1_y_c_combout[5]),
	.cout(un1_y_c_cout[5]),
	.dataa(y[4]),
	.datab(y[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_y_c_cout[3])
);
defparam un1_y_c_5_.lut_mask=16'h6c80;
defparam un1_y_c_5_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_6_ (
	.combout(un1_y_c_combout[6]),
	.cout(un1_y_c_cout[6]),
	.dataa(y[6]),
	.datab(y[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_y_c_cout[4])
);
defparam un1_y_c_6_.lut_mask=16'h5a80;
defparam un1_y_c_6_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_7_ (
	.combout(un1_y_c_combout[7]),
	.cout(un1_y_c_cout[7]),
	.dataa(y[6]),
	.datab(y[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_y_c_cout[5])
);
defparam un1_y_c_7_.lut_mask=16'h6c80;
defparam un1_y_c_7_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_8_ (
	.combout(un1_y_c_combout[8]),
	.dataa(y[8]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_y_c_cout[6])
);
defparam un1_y_c_8_.lut_mask=16'h5a5a;
defparam un1_y_c_8_.sum_lutc_input="cin";
// @13:120
  cycloneive_lcell_comb un1_y_c_RNIG5DR_7_ (
	.combout(y_c9lto9_0),
	.dataa(y[8]),
	.datab(y[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_y_c_cout[7])
);
defparam un1_y_c_RNIG5DR_7_.lut_mask=16'h6c6c;
defparam un1_y_c_RNIG5DR_7_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_RNI0ROA1_7_ (
	.combout(x_c10lto9_1),
	.dataa(x_c[8]),
	.datab(x_c[9]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_252_0)
);
defparam un1_x_c_0_RNI0ROA1_7_.lut_mask=16'h6c6c;
defparam un1_x_c_0_RNI0ROA1_7_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_RNIKMDS_6_ (
	.combout(x_c10lto8_1),
	.dataa(x_c[8]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(N_251_0)
);
defparam un1_x_c_0_RNIKMDS_6_.lut_mask=16'h5a5a;
defparam un1_x_c_0_RNIKMDS_6_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_7_ (
	.combout(un1_x_c_0[7]),
	.cout(N_252_0),
	.dataa(x_c[6]),
	.datab(x_c[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_250_0)
);
defparam un1_x_c_0_7_.lut_mask=16'h6c80;
defparam un1_x_c_0_7_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_6_ (
	.combout(un1_x_c_0[6]),
	.cout(N_251_0),
	.dataa(x_c[6]),
	.datab(x_c[7]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_249_0)
);
defparam un1_x_c_0_6_.lut_mask=16'h5a80;
defparam un1_x_c_0_6_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_RNIKEOA1_3_ (
	.combout(x_c10lto5_1),
	.cout(N_250_0),
	.dataa(x_c[4]),
	.datab(x_c[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_248_0)
);
defparam un1_x_c_0_RNIKEOA1_3_.lut_mask=16'h6c80;
defparam un1_x_c_0_RNIKEOA1_3_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_RNIJDOA1_2_ (
	.combout(x_c10lto4_1),
	.cout(N_249_0),
	.dataa(x_c[4]),
	.datab(x_c[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_247_0)
);
defparam un1_x_c_0_RNIJDOA1_2_.lut_mask=16'h5a80;
defparam un1_x_c_0_RNIJDOA1_2_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_3_ (
	.combout(un1_x_c_0[3]),
	.cout(N_248_0),
	.dataa(x_c[2]),
	.datab(x_c[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_246_0)
);
defparam un1_x_c_0_3_.lut_mask=16'h6c80;
defparam un1_x_c_0_3_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_0_ (
	.cout(N_245_0),
	.dataa(x_c[0]),
	.datab(x_c[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_x_c_0_0_.lut_mask=16'h0088;
defparam un1_x_c_0_0_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_2_ (
	.combout(un1_x_c_0[2]),
	.cout(N_247_0),
	.dataa(x_c[2]),
	.datab(x_c[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(N_245_0)
);
defparam un1_x_c_0_2_.lut_mask=16'h5a80;
defparam un1_x_c_0_2_.sum_lutc_input="cin";
// @13:117
  cycloneive_lcell_comb un1_x_c_0_1_ (
	.combout(un1_x_c_0[1]),
	.cout(N_246_0),
	.dataa(x_c[0]),
	.datab(x_c[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_x_c_0_1_.lut_mask=16'h6688;
defparam un1_x_c_0_1_.sum_lutc_input="cin";
// @13:60
  cycloneive_lcell_comb state_ns_0_a3_0_ (
	.combout(state_ns_0_a3[0]),
	.dataa(state_0),
	.datab(state_0_Z[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam state_ns_0_a3_0_.lut_mask=16'h1111;
defparam state_ns_0_a3_0_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_0_ (
	.combout(y_c_3[0]),
	.dataa(y[0]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_0_.lut_mask=16'h1111;
defparam y_c_3_0_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_1_ (
	.combout(y_c_3[1]),
	.dataa(un1_y_c_combout[1]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_1_.lut_mask=16'h2222;
defparam y_c_3_1_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_2_ (
	.combout(y_c_3[2]),
	.dataa(un1_y_c_combout[2]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_2_.lut_mask=16'h2222;
defparam y_c_3_2_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_3_ (
	.combout(y_c_3[3]),
	.dataa(un1_y_c_combout[3]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_3_.lut_mask=16'h2222;
defparam y_c_3_3_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_4_ (
	.combout(y_c_3[4]),
	.dataa(un1_y_c_combout[4]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_4_.lut_mask=16'h2222;
defparam y_c_3_4_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_5_ (
	.combout(y_c_3[5]),
	.dataa(un1_y_c_combout[5]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_5_.lut_mask=16'h2222;
defparam y_c_3_5_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_6_ (
	.combout(y_c_3[6]),
	.dataa(un1_y_c_combout[6]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_6_.lut_mask=16'h2222;
defparam y_c_3_6_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_7_ (
	.combout(y_c_3[7]),
	.dataa(un1_y_c_combout[7]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_7_.lut_mask=16'h2222;
defparam y_c_3_7_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_8_ (
	.combout(y_c_3[8]),
	.dataa(un1_y_c_combout[8]),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_8_.lut_mask=16'h2222;
defparam y_c_3_8_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c_3_9_ (
	.combout(y_c_3[9]),
	.dataa(y_c9lto9_0),
	.datab(y_c9lto9),
	.datac(VCC),
	.datad(VCC)
);
defparam y_c_3_9_.lut_mask=16'h2222;
defparam y_c_3_9_.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb state_RNIG979_1_ (
	.combout(N_470_i_i_o3),
	.dataa(state_0),
	.datab(wr_addr_ret_8),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNIG979_1_.lut_mask=16'h2222;
defparam state_RNIG979_1_.sum_lutc_input="datac";
// @13:135
  cycloneive_lcell_comb out_din_temp_0_sqmuxa_0_a3_0_a3 (
	.combout(out_din_temp_0_sqmuxa_0_a3_0_a3_1z),
	.dataa(un4_out_din_temp_add10),
	.datab(out_din_iv_i_a3_i_o3[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_temp_0_sqmuxa_0_a3_0_a3.lut_mask=16'h2222;
defparam out_din_temp_0_sqmuxa_0_a3_0_a3.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_9_ (
	.combout(x_c_3[9]),
	.dataa(wr_addr_ret_2),
	.datab(wr_addr_ret_12),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_9_.lut_mask=16'h2222;
defparam x_c_3_9_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_8_ (
	.combout(x_c_3[8]),
	.dataa(wr_addr_ret_3),
	.datab(wr_addr_ret_12),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_8_.lut_mask=16'h2222;
defparam x_c_3_8_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_7_ (
	.combout(x_c_3[7]),
	.dataa(wr_addr_ret_12),
	.datab(wr_addr_ret_4),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_7_.lut_mask=16'h4444;
defparam x_c_3_7_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_6_ (
	.combout(x_c_3[6]),
	.dataa(wr_addr_ret_12),
	.datab(wr_addr_ret_5),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_6_.lut_mask=16'h4444;
defparam x_c_3_6_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_5_ (
	.combout(x_c_3[5]),
	.dataa(wr_addr_ret_6),
	.datab(wr_addr_ret_12),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_5_.lut_mask=16'h2222;
defparam x_c_3_5_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_4_ (
	.combout(x_c_3[4]),
	.dataa(wr_addr_ret_7),
	.datab(wr_addr_ret_12),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_4_.lut_mask=16'h2222;
defparam x_c_3_4_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_3_ (
	.combout(x_c_3[3]),
	.dataa(wr_addr_ret_12),
	.datab(wr_addr_ret),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_3_.lut_mask=16'h4444;
defparam x_c_3_3_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_2_ (
	.combout(x_c_3[2]),
	.dataa(wr_addr_ret_12),
	.datab(wr_addr_ret_9),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_2_.lut_mask=16'h4444;
defparam x_c_3_2_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_1_ (
	.combout(x_c_3[1]),
	.dataa(wr_addr_ret_12),
	.datab(wr_addr_ret_10),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_1_.lut_mask=16'h4444;
defparam x_c_3_1_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c_3_0_ (
	.combout(x_c_3[0]),
	.dataa(wr_addr_ret_12),
	.datab(x_0[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam x_c_3_0_.lut_mask=16'h1111;
defparam x_c_3_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_4_1_ (
	.combout(out_din_iv_i_a3_i_o3_100_0),
	.dataa(y[6]),
	.datab(y[5]),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_iv_i_a3_i_o3_RNO_4_1_.lut_mask=16'h1111;
defparam out_din_iv_i_a3_i_o3_RNO_4_1_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb out_din_iv_i_a3_i_7_ (
	.combout(out_din_iv_i_a3_i_6),
	.dataa(un1_out_hold_add6),
	.datab(un4_out_din_temp_add10),
	.datac(out_din_iv_i_a3_i_o3[1]),
	.datad(VCC)
);
defparam out_din_iv_i_a3_i_7_.lut_mask=16'h0e0e;
defparam out_din_iv_i_a3_i_7_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb out_din_iv_i_a3_i_6_ (
	.combout(out_din_iv_i_a3_i_5),
	.dataa(un1_out_hold_add5),
	.datab(un4_out_din_temp_add10),
	.datac(out_din_iv_i_a3_i_o3[1]),
	.datad(VCC)
);
defparam out_din_iv_i_a3_i_6_.lut_mask=16'h0e0e;
defparam out_din_iv_i_a3_i_6_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb out_din_iv_i_a3_i_5_ (
	.combout(out_din_iv_i_a3_i_4),
	.dataa(un1_out_hold_add4),
	.datab(un4_out_din_temp_add10),
	.datac(out_din_iv_i_a3_i_o3[1]),
	.datad(VCC)
);
defparam out_din_iv_i_a3_i_5_.lut_mask=16'h0e0e;
defparam out_din_iv_i_a3_i_5_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb out_din_iv_i_a3_i_4_ (
	.combout(out_din_iv_i_a3_i_3),
	.dataa(un1_out_hold_add3),
	.datab(un4_out_din_temp_add10),
	.datac(out_din_iv_i_a3_i_o3[1]),
	.datad(VCC)
);
defparam out_din_iv_i_a3_i_4_.lut_mask=16'h0e0e;
defparam out_din_iv_i_a3_i_4_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb out_din_iv_i_a3_i_3_ (
	.combout(out_din_iv_i_a3_i_2),
	.dataa(un1_out_hold_add2),
	.datab(un4_out_din_temp_add10),
	.datac(out_din_iv_i_a3_i_o3[1]),
	.datad(VCC)
);
defparam out_din_iv_i_a3_i_3_.lut_mask=16'h0e0e;
defparam out_din_iv_i_a3_i_3_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb out_din_iv_i_a3_i_2_ (
	.combout(out_din_iv_i_a3_i_1),
	.dataa(un1_out_hold_add1),
	.datab(un4_out_din_temp_add10),
	.datac(out_din_iv_i_a3_i_o3[1]),
	.datad(VCC)
);
defparam out_din_iv_i_a3_i_2_.lut_mask=16'h0e0e;
defparam out_din_iv_i_a3_i_2_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb out_din_iv_i_a3_i_1_ (
	.combout(out_din_iv_i_a3_i_0),
	.dataa(un1_out_hold_add0),
	.datab(un4_out_din_temp_add10),
	.datac(out_din_iv_i_a3_i_o3[1]),
	.datad(VCC)
);
defparam out_din_iv_i_a3_i_1_.lut_mask=16'h0e0e;
defparam out_din_iv_i_a3_i_1_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c10lt3_4_cZ (
	.combout(x_c10lt3_4),
	.dataa(x_c[0]),
	.datab(un1_x_c_0[1]),
	.datac(un1_x_c_0[2]),
	.datad(un1_x_c_0[3])
);
defparam x_c10lt3_4_cZ.lut_mask=16'hfffd;
defparam x_c10lt3_4_cZ.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_3_1_ (
	.combout(out_din_0_sqmuxa_73_i_0_a3_4),
	.dataa(x_0[0]),
	.datab(x_0[3]),
	.datac(x_0[2]),
	.datad(x_0[4])
);
defparam out_din_iv_i_a3_i_o3_RNO_3_1_.lut_mask=16'h0080;
defparam out_din_iv_i_a3_i_o3_RNO_3_1_.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_6_1_ (
	.combout(out_din_0_sqmuxa_73_i_0_a3_5),
	.dataa(x_0[1]),
	.datab(x_0[9]),
	.datac(x_0[6]),
	.datad(x_0[7])
);
defparam out_din_iv_i_a3_i_o3_RNO_6_1_.lut_mask=16'h8000;
defparam out_din_iv_i_a3_i_o3_RNO_6_1_.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_2_1_ (
	.combout(out_din_0_sqmuxa_73_i_0_a3_0_4),
	.dataa(x_0[0]),
	.datab(x_0[3]),
	.datac(x_0[2]),
	.datad(x_0[4])
);
defparam out_din_iv_i_a3_i_o3_RNO_2_1_.lut_mask=16'h0001;
defparam out_din_iv_i_a3_i_o3_RNO_2_1_.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_5_1_ (
	.combout(out_din_0_sqmuxa_73_i_0_a3_0_5),
	.dataa(x_0[1]),
	.datab(x_0[9]),
	.datac(x_0[6]),
	.datad(x_0[7])
);
defparam out_din_iv_i_a3_i_o3_RNO_5_1_.lut_mask=16'h0001;
defparam out_din_iv_i_a3_i_o3_RNO_5_1_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c9lto8_2_cZ (
	.combout(y_c9lto8_2),
	.dataa(un1_y_c_combout[5]),
	.datab(un1_y_c_combout[7]),
	.datac(un1_y_c_combout[6]),
	.datad(un1_y_c_combout[8])
);
defparam y_c9lto8_2_cZ.lut_mask=16'hfffe;
defparam y_c9lto8_2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_8_1_ (
	.combout(out_din_iv_i_a3_i_o3_100_tz_a),
	.dataa(y[0]),
	.datab(y[9]),
	.datac(y[3]),
	.datad(y[4])
);
defparam out_din_iv_i_a3_i_o3_RNO_8_1_.lut_mask=16'h7f01;
defparam out_din_iv_i_a3_i_o3_RNO_8_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_7_1_ (
	.combout(out_din_iv_i_a3_i_o3_100_tz),
	.dataa(y[2]),
	.datab(y[1]),
	.datac(y[4]),
	.datad(out_din_iv_i_a3_i_o3_100_tz_a)
);
defparam out_din_iv_i_a3_i_o3_RNO_7_1_.lut_mask=16'h0140;
defparam out_din_iv_i_a3_i_o3_RNO_7_1_.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_1_ (
	.combout(out_din_0_sqmuxa_73_i_0_a3_0),
	.dataa(x_0[5]),
	.datab(x_0[8]),
	.datac(out_din_0_sqmuxa_73_i_0_a3_0_4),
	.datad(out_din_0_sqmuxa_73_i_0_a3_0_5)
);
defparam out_din_iv_i_a3_i_o3_RNO_1_.lut_mask=16'h1000;
defparam out_din_iv_i_a3_i_o3_RNO_1_.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_0_1_ (
	.combout(out_din_0_sqmuxa_73_i_0_a3),
	.dataa(x_0[5]),
	.datab(x_0[8]),
	.datac(out_din_0_sqmuxa_73_i_0_a3_4),
	.datad(out_din_0_sqmuxa_73_i_0_a3_5)
);
defparam out_din_iv_i_a3_i_o3_RNO_0_1_.lut_mask=16'h1000;
defparam out_din_iv_i_a3_i_o3_RNO_0_1_.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c9lto9_a_cZ (
	.combout(y_c9lto9_a),
	.dataa(y[0]),
	.datab(un1_y_c_combout[1]),
	.datac(un1_y_c_combout[2]),
	.datad(un1_y_c_combout[3])
);
defparam y_c9lto9_a_cZ.lut_mask=16'h2fff;
defparam y_c9lto9_a_cZ.sum_lutc_input="datac";
// @13:121
  cycloneive_lcell_comb y_c9lto9_cZ (
	.combout(y_c9lto9),
	.dataa(un1_y_c_combout[4]),
	.datab(y_c9lto9_0),
	.datac(y_c9lto9_a),
	.datad(y_c9lto8_2)
);
defparam y_c9lto9_cZ.lut_mask=16'hcc08;
defparam y_c9lto9_cZ.sum_lutc_input="datac";
// @13:60
  cycloneive_lcell_comb state_ns_0_i_o2_2_a_1_ (
	.combout(state_ns_0_i_o2_2_a[1]),
	.dataa(cnt[0]),
	.datab(cnt[1]),
	.datac(cnt[2]),
	.datad(cnt[3])
);
defparam state_ns_0_i_o2_2_a_1_.lut_mask=16'h0007;
defparam state_ns_0_i_o2_2_a_1_.sum_lutc_input="datac";
// @13:60
  cycloneive_lcell_comb state_ns_0_i_o2_2_1_ (
	.combout(state_ns_0_i_o2_2[1]),
	.dataa(cnt[6]),
	.datab(cnt[5]),
	.datac(cnt[4]),
	.datad(state_ns_0_i_o2_2_a[1])
);
defparam state_ns_0_i_o2_2_1_.lut_mask=16'heaee;
defparam state_ns_0_i_o2_2_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_RNO_1_1_ (
	.combout(out_din_iv_i_a3_i_o3_100),
	.dataa(y[7]),
	.datab(y[8]),
	.datac(out_din_iv_i_a3_i_o3_100_0),
	.datad(out_din_iv_i_a3_i_o3_100_tz)
);
defparam out_din_iv_i_a3_i_o3_RNO_1_1_.lut_mask=16'h1000;
defparam out_din_iv_i_a3_i_o3_RNO_1_1_.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c10lto9_2_a_cZ (
	.combout(x_c10lto9_2_a),
	.dataa(x_c10lto4_1),
	.datab(x_c10lto5_1),
	.datac(un1_x_c_0[6]),
	.datad(x_c10lt3_4)
);
defparam x_c10lto9_2_a_cZ.lut_mask=16'h1f3f;
defparam x_c10lto9_2_a_cZ.sum_lutc_input="datac";
// @13:118
  cycloneive_lcell_comb x_c10lto9_2_cZ (
	.combout(x_c10lto9_2),
	.dataa(un1_x_c_0[7]),
	.datab(x_c10lto9_1),
	.datac(x_c10lto8_1),
	.datad(x_c10lto9_2_a)
);
defparam x_c10lto9_2_cZ.lut_mask=16'hc0c8;
defparam x_c10lto9_2_cZ.sum_lutc_input="datac";
// @13:60
  cycloneive_lcell_comb state_ns_0_i_o2_1_ (
	.combout(state_ns_0_i_o2[1]),
	.dataa(cnt[7]),
	.datab(cnt[8]),
	.datac(cnt[9]),
	.datad(state_ns_0_i_o2_2[1])
);
defparam state_ns_0_i_o2_1_.lut_mask=16'hf8f0;
defparam state_ns_0_i_o2_1_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb out_din_iv_i_a3_i_o3_1_ (
	.combout(out_din_iv_i_a3_i_o3[1]),
	.dataa(N_470_i_i_o3),
	.datab(out_din_0_sqmuxa_73_i_0_a3_0),
	.datac(out_din_0_sqmuxa_73_i_0_a3),
	.datad(out_din_iv_i_a3_i_o3_100)
);
defparam out_din_iv_i_a3_i_o3_1_.lut_mask=16'hfffd;
defparam out_din_iv_i_a3_i_o3_1_.sum_lutc_input="datac";
// @13:187
  cycloneive_lcell_comb state_ns_0_i_o2_RNI9M9S_1_ (
	.combout(clken2_i_0_a2),
	.dataa(cnt[10]),
	.datab(state_0),
	.datac(state_ns_0_i_o2[1]),
	.datad(VCC)
);
defparam state_ns_0_i_o2_RNI9M9S_1_.lut_mask=16'h2020;
defparam state_ns_0_i_o2_RNI9M9S_1_.sum_lutc_input="datac";
// @13:100
  cycloneive_lcell_comb cnt_c_0_sqmuxa_i_0 (
	.combout(cnt_c_0_sqmuxa_i_0_i),
	.dataa(state_0_Z[0]),
	.datab(empty),
	.datac(cnt[10]),
	.datad(state_ns_0_i_o2[1])
);
defparam cnt_c_0_sqmuxa_i_0.lut_mask=16'h0888;
defparam cnt_c_0_sqmuxa_i_0.sum_lutc_input="datac";
  cycloneive_lcell_comb state_ns_0_i_o2_RNI1EJ61_1_ (
	.combout(state_ns_0_0_0_0_0__g0),
	.dataa(cnt[10]),
	.datab(state_0_Z[0]),
	.datac(state_0),
	.datad(state_ns_0_i_o2[1])
);
defparam state_ns_0_i_o2_RNI1EJ61_1_.lut_mask=16'h070f;
defparam state_ns_0_i_o2_RNI1EJ61_1_.sum_lutc_input="datac";
// @13:187
  cycloneive_lcell_comb state_0_RNI5GJG1_0_ (
	.combout(clken2_i_0),
	.dataa(state_0_Z[0]),
	.datab(state_0),
	.datac(empty),
	.datad(clken2_i_0_a2)
);
defparam state_0_RNI5GJG1_0_.lut_mask=16'h00e0;
defparam state_0_RNI5GJG1_0_.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb un1_out_wr_en4_1 (
	.combout(un1_out_wr_en4_1_1z),
	.dataa(state_ns_0_0_0_0_0__g0),
	.datab(full_8),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_out_wr_en4_1.lut_mask=16'heeee;
defparam un1_out_wr_en4_1.sum_lutc_input="datac";
// @13:93
  cycloneive_lcell_comb un1_out_wr_en4_2_cZ (
	.combout(un1_out_wr_en4_2),
	.dataa(x_c10lto9_2),
	.datab(state_ns_0_0_0_0_0__g0),
	.datac(full_8),
	.datad(VCC)
);
defparam un1_out_wr_en4_2_cZ.lut_mask=16'h0202;
defparam un1_out_wr_en4_2_cZ.sum_lutc_input="datac";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_0_add7_term (
	.combout(un4_out_din_temp_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_0_add7_cout)
);
defparam un4_out_din_temp_0_add7_term.lut_mask=16'hf0f0;
defparam un4_out_din_temp_0_add7_term.sum_lutc_input="cin";
// @13:135
  cycloneive_lcell_comb un4_out_din_temp_1_add7_term (
	.combout(un4_out_din_temp_1[10]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un4_out_din_temp_1_add7_cout)
);
defparam un4_out_din_temp_1_add7_term.lut_mask=16'hf0f0;
defparam un4_out_din_temp_1_add7_term.sum_lutc_input="cin";
// @13:40
  shift_register shift_reg_inst (
	.q_b_7(q_b_7),
	.q_b_6(q_b_6),
	.q_b_5(q_b_5),
	.q_b_4(q_b_4),
	.q_b_3(q_b_3),
	.q_b_2(q_b_2),
	.q_b_1(q_b_1),
	.q_b_0(q_b_0),
	.buffer_0__2__0(buffer_0__2_[0]),
	.buffer_0__2__1(buffer_0__2_[1]),
	.buffer_0__2__2(buffer_0__2_[2]),
	.buffer_0__2__3(buffer_0__2_[3]),
	.buffer_0__2__4(buffer_0__2_[4]),
	.buffer_0__2__5(buffer_0__2_[5]),
	.buffer_0__2__6(buffer_0__2_[6]),
	.buffer_0__2__7(buffer_0__2_[7]),
	.shift_reg_1441__0(shift_reg_1441_[0]),
	.shift_reg_1441__1(shift_reg_1441_[1]),
	.shift_reg_1441__2(shift_reg_1441_[2]),
	.shift_reg_1441__3(shift_reg_1441_[3]),
	.shift_reg_1441__4(shift_reg_1441_[4]),
	.shift_reg_1441__5(shift_reg_1441_[5]),
	.shift_reg_1441__6(shift_reg_1441_[6]),
	.shift_reg_1441__7(shift_reg_1441_[7]),
	.shift_reg_1442__0(shift_reg_1442_[0]),
	.shift_reg_1442__1(shift_reg_1442_[1]),
	.shift_reg_1442__2(shift_reg_1442_[2]),
	.shift_reg_1442__3(shift_reg_1442_[3]),
	.shift_reg_1442__4(shift_reg_1442_[4]),
	.shift_reg_1442__5(shift_reg_1442_[5]),
	.shift_reg_1442__6(shift_reg_1442_[6]),
	.shift_reg_1442__7(shift_reg_1442_[7]),
	.clken2_i_0(clken2_i_0),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
  assign  reset_c_i = ~ reset_c;
endmodule /* sobel */

// VQM4.1+ 
module fifo_8s_32s_6s (
  out_din_iv_i_a3_i_0,
  out_din_iv_i_a3_i_1,
  out_din_iv_i_a3_i_2,
  out_din_iv_i_a3_i_3,
  out_din_iv_i_a3_i_4,
  out_din_iv_i_a3_i_5,
  out_din_iv_i_a3_i_6,
  out_dout_c_0,
  out_dout_c_1,
  out_dout_c_2,
  out_dout_c_3,
  out_dout_c_4,
  out_dout_c_5,
  out_dout_c_6,
  out_dout_c_7,
  state_0,
  out_din_temp_0_sqmuxa_0_a3_0_a3,
  N_470_i_i_o3,
  out_rd_en_c,
  empty_RNIHGA2_1z,
  full_8_1z,
  wr_addr_ret_8_1z,
  reset_c,
  clock_c
)
;
input out_din_iv_i_a3_i_0 ;
input out_din_iv_i_a3_i_1 ;
input out_din_iv_i_a3_i_2 ;
input out_din_iv_i_a3_i_3 ;
input out_din_iv_i_a3_i_4 ;
input out_din_iv_i_a3_i_5 ;
input out_din_iv_i_a3_i_6 ;
output out_dout_c_0 ;
output out_dout_c_1 ;
output out_dout_c_2 ;
output out_dout_c_3 ;
output out_dout_c_4 ;
output out_dout_c_5 ;
output out_dout_c_6 ;
output out_dout_c_7 ;
input state_0 ;
input out_din_temp_0_sqmuxa_0_a3_0_a3 ;
input N_470_i_i_o3 ;
input out_rd_en_c ;
output empty_RNIHGA2_1z ;
output full_8_1z ;
output wr_addr_ret_8_1z ;
input reset_c ;
input clock_c ;
wire out_din_iv_i_a3_i_0 ;
wire out_din_iv_i_a3_i_1 ;
wire out_din_iv_i_a3_i_2 ;
wire out_din_iv_i_a3_i_3 ;
wire out_din_iv_i_a3_i_4 ;
wire out_din_iv_i_a3_i_5 ;
wire out_din_iv_i_a3_i_6 ;
wire out_dout_c_0 ;
wire out_dout_c_1 ;
wire out_dout_c_2 ;
wire out_dout_c_3 ;
wire out_dout_c_4 ;
wire out_dout_c_5 ;
wire out_dout_c_6 ;
wire out_dout_c_7 ;
wire state_0 ;
wire out_din_temp_0_sqmuxa_0_a3_0_a3 ;
wire N_470_i_i_o3 ;
wire out_rd_en_c ;
wire empty_RNIHGA2_1z ;
wire full_8_1z ;
wire wr_addr_ret_8_1z ;
wire reset_c ;
wire clock_c ;
wire [5:0] wr_addr_0;
wire [5:0] rd_addr_0;
wire [7:0] q_a;
wire empty ;
wire un9_empty_NE_i_0_g0 ;
wire un19_wr_addr_t_sum3_0_g0 ;
wire un23_rd_addr_t_add3 ;
wire un19_wr_addr_t_sum2_0_g0 ;
wire un23_rd_addr_t_add2 ;
wire un19_wr_addr_t_sum1_0_g0 ;
wire un23_rd_addr_t_add1 ;
wire un19_wr_addr_t_axb0_0_g0 ;
wire un23_rd_addr_t_add0 ;
wire un19_wr_addr_t_sum4_0_g0 ;
wire un23_rd_addr_t_add4 ;
wire un19_wr_addr_t_sum5_0_g0 ;
wire un23_rd_addr_t_add5 ;
wire wr_addr_ret ;
wire un18_full_t_0 ;
wire wr_addr_ret_1 ;
wire un14_full_t_8 ;
wire wr_addr_ret_3 ;
wire un14_full_t_6 ;
wire wr_addr_ret_4 ;
wire un14_full_t_7 ;
wire wr_addr_ret_6 ;
wire un14_full_t ;
wire wr_addr_ret_7 ;
wire un14_full_t_5 ;
wire un23_rd_addr_t_carry_0 ;
wire un13_rd_addr_t ;
wire un23_rd_addr_t_carry_1 ;
wire GND ;
wire un23_rd_addr_t_carry_2 ;
wire un23_rd_addr_t_carry_3 ;
wire un23_rd_addr_t_carry_4 ;
wire un19_wr_addr_t_sum5_0_g1_0 ;
wire un4_empty_t_NE_3 ;
wire un9_empty_NE_i_0_g0_0 ;
wire un9_empty_NE_i_0_g0_1 ;
wire un9_empty_NE_i_0_g0_2 ;
wire un19_wr_addr_t_anc1 ;
wire full_8_2 ;
wire N_458 ;
wire N_457 ;
wire N_456 ;
wire N_455 ;
wire N_454 ;
wire N_453 ;
wire N_452 ;
wire N_451 ;
wire N_450 ;
wire N_449 ;
wire N_448 ;
wire N_447 ;
wire N_68_0 ;
wire N_51 ;
wire VCC ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @11:63
  dffeas empty_Z (
	.q(empty),
	.d(un9_empty_NE_i_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_0_3_ (
	.q(wr_addr_0[3]),
	.d(un19_wr_addr_t_sum3_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_3_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_0_3_ (
	.q(rd_addr_0[3]),
	.d(un23_rd_addr_t_add3),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_3_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_0_2_ (
	.q(wr_addr_0[2]),
	.d(un19_wr_addr_t_sum2_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_2_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_0_2_ (
	.q(rd_addr_0[2]),
	.d(un23_rd_addr_t_add2),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_2_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_0_1_ (
	.q(wr_addr_0[1]),
	.d(un19_wr_addr_t_sum1_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_1_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_0_1_ (
	.q(rd_addr_0[1]),
	.d(un23_rd_addr_t_add1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_1_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_0_0_ (
	.q(wr_addr_0[0]),
	.d(un19_wr_addr_t_axb0_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_0_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_0_0_ (
	.q(rd_addr_0[0]),
	.d(un23_rd_addr_t_add0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_0_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_0_4_ (
	.q(wr_addr_0[4]),
	.d(un19_wr_addr_t_sum4_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_4_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_0_4_ (
	.q(rd_addr_0[4]),
	.d(un23_rd_addr_t_add4),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_4_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_0_5_ (
	.q(wr_addr_0[5]),
	.d(un19_wr_addr_t_sum5_0_g0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_5_.is_wysiwyg="TRUE";
// @11:55
  dffeas rd_addr_0_5_ (
	.q(rd_addr_0[5]),
	.d(un23_rd_addr_t_add5),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_5_.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_Z (
	.q(wr_addr_ret),
	.d(un18_full_t_0),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_1_Z (
	.q(wr_addr_ret_1),
	.d(un14_full_t_8),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_1_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_3_Z (
	.q(wr_addr_ret_3),
	.d(un14_full_t_6),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_3_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_4_Z (
	.q(wr_addr_ret_4),
	.d(un14_full_t_7),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_4_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_6_Z (
	.q(wr_addr_ret_6),
	.d(un14_full_t),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_6_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_7_Z (
	.q(wr_addr_ret_7),
	.d(un14_full_t_5),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_7_Z.is_wysiwyg="TRUE";
// @11:42
  dffeas wr_addr_ret_8 (
	.q(wr_addr_ret_8_1z),
	.d(full_8_1z),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_8.is_wysiwyg="TRUE";
  assign  empty_RNIHGA2_1z = ~ empty;
// @11:71
  cycloneive_lcell_comb un23_rd_addr_t_add0_cZ (
	.combout(un23_rd_addr_t_add0),
	.cout(un23_rd_addr_t_carry_0),
	.dataa(rd_addr_0[0]),
	.datab(un13_rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un23_rd_addr_t_add0_cZ.lut_mask=16'h6688;
defparam un23_rd_addr_t_add0_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un23_rd_addr_t_add1_cZ (
	.combout(un23_rd_addr_t_add1),
	.cout(un23_rd_addr_t_carry_1),
	.dataa(rd_addr_0[1]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un23_rd_addr_t_carry_0)
);
defparam un23_rd_addr_t_add1_cZ.lut_mask=16'h5aa0;
defparam un23_rd_addr_t_add1_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un23_rd_addr_t_add2_cZ (
	.combout(un23_rd_addr_t_add2),
	.cout(un23_rd_addr_t_carry_2),
	.dataa(rd_addr_0[2]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un23_rd_addr_t_carry_1)
);
defparam un23_rd_addr_t_add2_cZ.lut_mask=16'h5aa0;
defparam un23_rd_addr_t_add2_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un23_rd_addr_t_add3_cZ (
	.combout(un23_rd_addr_t_add3),
	.cout(un23_rd_addr_t_carry_3),
	.dataa(rd_addr_0[3]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un23_rd_addr_t_carry_2)
);
defparam un23_rd_addr_t_add3_cZ.lut_mask=16'h5aa0;
defparam un23_rd_addr_t_add3_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un23_rd_addr_t_add4_cZ (
	.combout(un23_rd_addr_t_add4),
	.cout(un23_rd_addr_t_carry_4),
	.dataa(rd_addr_0[4]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un23_rd_addr_t_carry_3)
);
defparam un23_rd_addr_t_add4_cZ.lut_mask=16'h5aa0;
defparam un23_rd_addr_t_add4_cZ.sum_lutc_input="cin";
// @11:71
  cycloneive_lcell_comb un23_rd_addr_t_add5_cZ (
	.combout(un23_rd_addr_t_add5),
	.dataa(rd_addr_0[5]),
	.datab(GND),
	.datac(VCC),
	.datad(VCC),
	.cin(un23_rd_addr_t_carry_4)
);
defparam un23_rd_addr_t_add5_cZ.lut_mask=16'h5a5a;
defparam un23_rd_addr_t_add5_cZ.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_0_RNIV8P5_4_ (
	.combout(un19_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr_0[4]),
	.datab(wr_addr_0[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_0_RNIV8P5_4_.lut_mask=16'h8888;
defparam wr_addr_0_RNIV8P5_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_0_RNO_0_ (
	.combout(un19_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr_ret_8_1z),
	.datab(state_0),
	.datac(wr_addr_0[0]),
	.datad(VCC)
);
defparam wr_addr_0_RNO_0_.lut_mask=16'hb4b4;
defparam wr_addr_0_RNO_0_.sum_lutc_input="datac";
// @11:73
  cycloneive_lcell_comb un4_empty_t_NE_3_cZ (
	.combout(un4_empty_t_NE_3),
	.dataa(wr_addr_ret_6),
	.datab(wr_addr_ret_1),
	.datac(wr_addr_ret_3),
	.datad(wr_addr_ret_7)
);
defparam un4_empty_t_NE_3_cZ.lut_mask=16'hfffe;
defparam un4_empty_t_NE_3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un9_empty_NE_i_0_g0_0),
	.dataa(wr_addr_0[1]),
	.datab(wr_addr_0[0]),
	.datac(un23_rd_addr_t_add0),
	.datad(un23_rd_addr_t_add1)
);
defparam empty_RNO_0.lut_mask=16'h8241;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un9_empty_NE_i_0_g0_1),
	.dataa(wr_addr_0[3]),
	.datab(wr_addr_0[2]),
	.datac(un23_rd_addr_t_add2),
	.datad(un23_rd_addr_t_add3)
);
defparam empty_RNO_1.lut_mask=16'h8241;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_2 (
	.combout(un9_empty_NE_i_0_g0_2),
	.dataa(wr_addr_0[5]),
	.datab(wr_addr_0[4]),
	.datac(un23_rd_addr_t_add4),
	.datad(un23_rd_addr_t_add5)
);
defparam empty_RNO_2.lut_mask=16'h8241;
defparam empty_RNO_2.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb un14_full_t_7_cZ (
	.combout(un14_full_t_7),
	.dataa(wr_addr_ret_8_1z),
	.datab(state_0),
	.datac(wr_addr_0[0]),
	.datad(un23_rd_addr_t_add0)
);
defparam un14_full_t_7_cZ.lut_mask=16'h4bb4;
defparam un14_full_t_7_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_0_RNO_1_ (
	.combout(un19_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr_ret_8_1z),
	.datab(state_0),
	.datac(wr_addr_0[0]),
	.datad(wr_addr_0[1])
);
defparam wr_addr_0_RNO_1_.lut_mask=16'hbf40;
defparam wr_addr_0_RNO_1_.sum_lutc_input="datac";
// @11:72
  cycloneive_lcell_comb un19_wr_addr_t_anc1_cZ (
	.combout(un19_wr_addr_t_anc1),
	.dataa(wr_addr_ret_8_1z),
	.datab(state_0),
	.datac(wr_addr_0[0]),
	.datad(wr_addr_0[1])
);
defparam un19_wr_addr_t_anc1_cZ.lut_mask=16'h4000;
defparam un19_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @11:71
  cycloneive_lcell_comb un13_rd_addr_t_cZ (
	.combout(un13_rd_addr_t),
	.dataa(out_rd_en_c),
	.datab(wr_addr_ret),
	.datac(wr_addr_ret_4),
	.datad(un4_empty_t_NE_3)
);
defparam un13_rd_addr_t_cZ.lut_mask=16'haaa8;
defparam un13_rd_addr_t_cZ.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb un14_full_t_6_cZ (
	.combout(un14_full_t_6),
	.dataa(wr_addr_0[0]),
	.datab(wr_addr_0[1]),
	.datac(N_470_i_i_o3),
	.datad(un23_rd_addr_t_add1)
);
defparam un14_full_t_6_cZ.lut_mask=16'h936c;
defparam un14_full_t_6_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_0_RNO_2_ (
	.combout(un19_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr_0[0]),
	.datab(wr_addr_0[1]),
	.datac(wr_addr_0[2]),
	.datad(N_470_i_i_o3)
);
defparam wr_addr_0_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_0_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un9_empty_NE_i_0_g0),
	.dataa(un9_empty_NE_i_0_g0_0),
	.datab(un9_empty_NE_i_0_g0_1),
	.datac(un9_empty_NE_i_0_g0_2),
	.datad(VCC)
);
defparam empty_RNO.lut_mask=16'h7f7f;
defparam empty_RNO.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb un14_full_t_5_cZ (
	.combout(un14_full_t_5),
	.dataa(wr_addr_0[2]),
	.datab(un19_wr_addr_t_anc1),
	.datac(un23_rd_addr_t_add2),
	.datad(VCC)
);
defparam un14_full_t_5_cZ.lut_mask=16'h9696;
defparam un14_full_t_5_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_0_RNI32RC_4_ (
	.combout(un19_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr_0[2]),
	.datab(wr_addr_0[3]),
	.datac(wr_addr_0[4]),
	.datad(un19_wr_addr_t_anc1)
);
defparam wr_addr_0_RNI32RC_4_.lut_mask=16'h78f0;
defparam wr_addr_0_RNI32RC_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb un19_wr_addr_t_anc1_RNI3DU9 (
	.combout(un19_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr_0[2]),
	.datab(wr_addr_0[3]),
	.datac(un19_wr_addr_t_anc1),
	.datad(VCC)
);
defparam un19_wr_addr_t_anc1_RNI3DU9.lut_mask=16'h6c6c;
defparam un19_wr_addr_t_anc1_RNI3DU9.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb un14_full_t_8_cZ (
	.combout(un14_full_t_8),
	.dataa(un19_wr_addr_t_sum4_0_g0),
	.datab(un23_rd_addr_t_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam un14_full_t_8_cZ.lut_mask=16'h6666;
defparam un14_full_t_8_cZ.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb un14_full_t_cZ (
	.combout(un14_full_t),
	.dataa(wr_addr_0[2]),
	.datab(wr_addr_0[3]),
	.datac(un19_wr_addr_t_anc1),
	.datad(un23_rd_addr_t_add3)
);
defparam un14_full_t_cZ.lut_mask=16'h936c;
defparam un14_full_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_0_RNI4ONF_5_ (
	.combout(un19_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr_0[2]),
	.datab(wr_addr_0[5]),
	.datac(un19_wr_addr_t_sum5_0_g1_0),
	.datad(un19_wr_addr_t_anc1)
);
defparam wr_addr_0_RNI4ONF_5_.lut_mask=16'h6ccc;
defparam wr_addr_0_RNI4ONF_5_.sum_lutc_input="datac";
// @11:75
  cycloneive_lcell_comb un18_full_t_0_cZ (
	.combout(un18_full_t_0),
	.dataa(un19_wr_addr_t_sum5_0_g0),
	.datab(un23_rd_addr_t_add5),
	.datac(VCC),
	.datad(VCC)
);
defparam un18_full_t_0_cZ.lut_mask=16'h6666;
defparam un18_full_t_0_cZ.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb full_8_2_cZ (
	.combout(full_8_2),
	.dataa(un19_wr_addr_t_sum3_0_g0),
	.datab(un23_rd_addr_t_add3),
	.datac(un14_full_t_7),
	.datad(un14_full_t_6)
);
defparam full_8_2_cZ.lut_mask=16'h0009;
defparam full_8_2_cZ.sum_lutc_input="datac";
// @11:74
  cycloneive_lcell_comb full_8 (
	.combout(full_8_1z),
	.dataa(un14_full_t_5),
	.datab(un14_full_t_8),
	.datac(un18_full_t_0),
	.datad(full_8_2)
);
defparam full_8.lut_mask=16'h1000;
defparam full_8.sum_lutc_input="datac";
// @11:35
  altsyncram fifo_buf (
	.q_b({out_dout_c_7, out_dout_c_6, out_dout_c_5, out_dout_c_4, out_dout_c_3, out_dout_c_2, out_dout_c_1, out_dout_c_0}),
	.data_a({out_din_iv_i_a3_i_6, out_din_iv_i_a3_i_5, out_din_iv_i_a3_i_4, out_din_iv_i_a3_i_3, out_din_iv_i_a3_i_2, out_din_iv_i_a3_i_1, out_din_iv_i_a3_i_0, out_din_temp_0_sqmuxa_0_a3_0_a3}),
	.address_a(wr_addr_0[4:0]),
	.wren_a(N_470_i_i_o3),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un23_rd_addr_t_add4, un23_rd_addr_t_add3, un23_rd_addr_t_add2, un23_rd_addr_t_add1, un23_rd_addr_t_add0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock_c),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  8;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  8;
  assign  reset_c_i = ~ reset_c;
endmodule /* fifo_8s_32s_6s */

// VQM4.1+ 
module edge_detect (
  clock,
  reset,
  input_full,
  input_wr_en,
  input_din,
  out_rd_en,
  out_empty,
  out_dout
)
;

/*  Synopsys
.origName=edge_detect
.langParams="WIDTH HEIGHT DATA_WIDTH FIFO_BUFFER_SIZE"
WIDTH=720
HEIGHT=540
DATA_WIDTH=24
FIFO_BUFFER_SIZE=32
 */
input clock ;
input reset ;
output input_full ;
input input_wr_en ;
input [23:0] input_din ;
input out_rd_en ;
output out_empty ;
output [7:0] out_dout ;
wire clock ;
wire reset ;
wire input_full ;
wire input_wr_en ;
wire out_rd_en ;
wire out_empty ;
wire [7:0] q_b;
wire [23:0] input_dout;
wire [7:0] grayscale_inst_out_din;
wire [1:1] sobel_inst_state;
wire [7:1] sobel_inst_out_din_iv_i_a3_i;
wire [5:4] gs_fifo_wr_addr;
wire [5:4] gs_fifo_rd_addr;
wire [7:0] out_dout_c;
wire [23:0] input_din_c;
wire [3:3] gs_fifo_SUM_1_0_i_o3;
wire [2:2] \if_generate_plus.mult1_un40_sum_m_combout ;
wire grayscale_inst_in_rd_en ;
wire GND ;
wire output_fifo_wr_addr_ret_8 ;
wire sobel_inst_out_din_temp_0_sqmuxa_0_a3_0_a3 ;
wire VCC ;
wire grayscale_inst_un2_gs_c_add7 ;
wire grayscale_inst_un2_gs_c_add8 ;
wire CO0 ;
wire input_fifo_empty ;
wire gs_fifo_empty ;
wire input_fifo_full ;
wire clock_c ;
wire reset_c ;
wire input_wr_en_c ;
wire out_rd_en_c ;
wire output_fifo_full_8 ;
wire sobel_inst_un1_out_wr_en4_1 ;
wire wr_addr_ret_1 ;
wire sobel_inst_N_470_i_i_o3 ;
wire gs_fifo_ANC2_2 ;
wire grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0 ;
wire grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0 ;
wire gs_fifo_full_2 ;
wire gs_fifo_full_3 ;
wire grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_0 ;
wire grayscale_inst_out_wr_en ;
wire sobel_inst_clken2_i_0 ;
wire empty_RNIHGA2 ;
wire wr_addr_ret_1_RNIT2T3 ;
wire reset_c_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @11:42
  dffeas wr_addr_ret_1_Z (
	.q(wr_addr_ret_1),
	.d(sobel_inst_un1_out_wr_en4_1),
	.clk(clock_c),
	.clrn(reset_c_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_ret_1_Z.is_wysiwyg="TRUE";
  assign  wr_addr_ret_1_RNIT2T3 = ~ wr_addr_ret_1;
// @12:38
  cycloneive_lcell_comb retgrayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(\if_generate_plus.mult1_un40_sum_m_combout [2]),
	.dataa(gs_fifo_SUM_1_0_i_o3[3]),
	.datab(grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_0),
	.datac(grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0),
	.datad(grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0)
);
defparam retgrayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'hd782;
defparam retgrayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @10:13
  cycloneive_io_ibuf out_rd_en_in (
	.o(out_rd_en_c),
	.i(out_rd_en),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_23_ (
	.o(input_din_c[23]),
	.i(input_din[23]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_22_ (
	.o(input_din_c[22]),
	.i(input_din[22]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_21_ (
	.o(input_din_c[21]),
	.i(input_din[21]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_20_ (
	.o(input_din_c[20]),
	.i(input_din[20]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_19_ (
	.o(input_din_c[19]),
	.i(input_din[19]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_18_ (
	.o(input_din_c[18]),
	.i(input_din[18]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_17_ (
	.o(input_din_c[17]),
	.i(input_din[17]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_16_ (
	.o(input_din_c[16]),
	.i(input_din[16]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_15_ (
	.o(input_din_c[15]),
	.i(input_din[15]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_14_ (
	.o(input_din_c[14]),
	.i(input_din[14]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_13_ (
	.o(input_din_c[13]),
	.i(input_din[13]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_12_ (
	.o(input_din_c[12]),
	.i(input_din[12]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_11_ (
	.o(input_din_c[11]),
	.i(input_din[11]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_10_ (
	.o(input_din_c[10]),
	.i(input_din[10]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_9_ (
	.o(input_din_c[9]),
	.i(input_din[9]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_8_ (
	.o(input_din_c[8]),
	.i(input_din[8]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_7_ (
	.o(input_din_c[7]),
	.i(input_din[7]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_6_ (
	.o(input_din_c[6]),
	.i(input_din[6]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_5_ (
	.o(input_din_c[5]),
	.i(input_din[5]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_4_ (
	.o(input_din_c[4]),
	.i(input_din[4]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_3_ (
	.o(input_din_c[3]),
	.i(input_din[3]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_2_ (
	.o(input_din_c[2]),
	.i(input_din[2]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_1_ (
	.o(input_din_c[1]),
	.i(input_din[1]),
	.ibar(GND)
);
// @10:12
  cycloneive_io_ibuf input_din_in_0_ (
	.o(input_din_c[0]),
	.i(input_din[0]),
	.ibar(GND)
);
// @10:11
  cycloneive_io_ibuf input_wr_en_in (
	.o(input_wr_en_c),
	.i(input_wr_en),
	.ibar(GND)
);
// @10:9
  cycloneive_io_ibuf reset_in (
	.o(reset_c),
	.i(reset),
	.ibar(GND)
);
// @10:8
  cycloneive_io_ibuf clock_in (
	.o(clock_c),
	.i(clock),
	.ibar(GND)
);
// @10:15
  cycloneive_io_obuf out_dout_out_7_ (
	.o(out_dout[7]),
	.i(out_dout_c[7]),
	.oe(VCC)
);
// @10:15
  cycloneive_io_obuf out_dout_out_6_ (
	.o(out_dout[6]),
	.i(out_dout_c[6]),
	.oe(VCC)
);
// @10:15
  cycloneive_io_obuf out_dout_out_5_ (
	.o(out_dout[5]),
	.i(out_dout_c[5]),
	.oe(VCC)
);
// @10:15
  cycloneive_io_obuf out_dout_out_4_ (
	.o(out_dout[4]),
	.i(out_dout_c[4]),
	.oe(VCC)
);
// @10:15
  cycloneive_io_obuf out_dout_out_3_ (
	.o(out_dout[3]),
	.i(out_dout_c[3]),
	.oe(VCC)
);
// @10:15
  cycloneive_io_obuf out_dout_out_2_ (
	.o(out_dout[2]),
	.i(out_dout_c[2]),
	.oe(VCC)
);
// @10:15
  cycloneive_io_obuf out_dout_out_1_ (
	.o(out_dout[1]),
	.i(out_dout_c[1]),
	.oe(VCC)
);
// @10:15
  cycloneive_io_obuf out_dout_out_0_ (
	.o(out_dout[0]),
	.i(out_dout_c[0]),
	.oe(VCC)
);
// @10:14
  cycloneive_io_obuf out_empty_out (
	.o(out_empty),
	.i(empty_RNIHGA2),
	.oe(VCC)
);
// @10:10
  cycloneive_io_obuf input_full_out (
	.o(input_full),
	.i(input_fifo_full),
	.oe(VCC)
);
// @10:23
  grayscale grayscale_inst (
	.SUM_1_0_i_o3_0(gs_fifo_SUM_1_0_i_o3[3]),
	.wr_addr_1(gs_fifo_wr_addr[5]),
	.wr_addr_0(gs_fifo_wr_addr[4]),
	.rd_addr_1(gs_fifo_rd_addr[5]),
	.rd_addr_0(gs_fifo_rd_addr[4]),
	.out_din_0(grayscale_inst_out_din[0]),
	.out_din_1(grayscale_inst_out_din[1]),
	.out_din_2(grayscale_inst_out_din[2]),
	.out_din_3(grayscale_inst_out_din[3]),
	.out_din_4(grayscale_inst_out_din[4]),
	.out_din_5(grayscale_inst_out_din[5]),
	.out_din_6(grayscale_inst_out_din[6]),
	.out_din_7(grayscale_inst_out_din[7]),
	.input_dout_0(input_dout[0]),
	.input_dout_1(input_dout[1]),
	.input_dout_2(input_dout[2]),
	.input_dout_3(input_dout[3]),
	.input_dout_4(input_dout[4]),
	.input_dout_5(input_dout[5]),
	.input_dout_6(input_dout[6]),
	.input_dout_7(input_dout[7]),
	.input_dout_8(input_dout[8]),
	.input_dout_16(input_dout[16]),
	.input_dout_9(input_dout[9]),
	.input_dout_17(input_dout[17]),
	.input_dout_10(input_dout[10]),
	.input_dout_18(input_dout[18]),
	.input_dout_11(input_dout[11]),
	.input_dout_19(input_dout[19]),
	.input_dout_12(input_dout[12]),
	.input_dout_20(input_dout[20]),
	.input_dout_13(input_dout[13]),
	.input_dout_21(input_dout[21]),
	.input_dout_14(input_dout[14]),
	.input_dout_22(input_dout[22]),
	.input_dout_15(input_dout[15]),
	.input_dout_23(input_dout[23]),
	.mult1_un40_sum_m_combout_0(\if_generate_plus.mult1_un40_sum_m_combout [2]),
	.mult1_un40_sum_0_sum2_0(grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_0),
	.mult1_un40_sum_1_c1_0(grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_1_c1_0),
	.mult1_un40_sum_0_c1_0(grayscale_inst_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_0),
	.CO0(CO0),
	.full_2(gs_fifo_full_2),
	.full_3(gs_fifo_full_3),
	.ANC2_2(gs_fifo_ANC2_2),
	.empty(input_fifo_empty),
	.out_wr_en_1z(grayscale_inst_out_wr_en),
	.un2_gs_c_add8_1z(grayscale_inst_un2_gs_c_add8),
	.un2_gs_c_add7_1z(grayscale_inst_un2_gs_c_add7),
	.in_rd_en_1z(grayscale_inst_in_rd_en),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @10:37
  fifo_24s_32s_6s_1 gs_fifo (
	.out_din_0(grayscale_inst_out_din[0]),
	.out_din_1(grayscale_inst_out_din[1]),
	.out_din_2(grayscale_inst_out_din[2]),
	.out_din_3(grayscale_inst_out_din[3]),
	.out_din_4(grayscale_inst_out_din[4]),
	.out_din_5(grayscale_inst_out_din[5]),
	.out_din_6(grayscale_inst_out_din[6]),
	.out_din_7(grayscale_inst_out_din[7]),
	.q_b_0(q_b[0]),
	.q_b_1(q_b[1]),
	.q_b_2(q_b[2]),
	.q_b_3(q_b[3]),
	.q_b_4(q_b[4]),
	.q_b_5(q_b[5]),
	.q_b_6(q_b[6]),
	.q_b_7(q_b[7]),
	.SUM_1_0_i_o3_0(gs_fifo_SUM_1_0_i_o3[3]),
	.wr_addr_1(gs_fifo_wr_addr[5]),
	.wr_addr_0(gs_fifo_wr_addr[4]),
	.rd_addr_1(gs_fifo_rd_addr[5]),
	.rd_addr_0(gs_fifo_rd_addr[4]),
	.clken2_i_0(sobel_inst_clken2_i_0),
	.full_3_1z(gs_fifo_full_3),
	.full_2_1z(gs_fifo_full_2),
	.un2_gs_c_add7(grayscale_inst_un2_gs_c_add7),
	.ANC2_2_1z(gs_fifo_ANC2_2),
	.un2_gs_c_add8(grayscale_inst_un2_gs_c_add8),
	.CO0(CO0),
	.out_wr_en(grayscale_inst_out_wr_en),
	.empty_1z(gs_fifo_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @10:55
  fifo_24s_32s_6s_0 input_fifo (
	.input_din_c_0(input_din_c[0]),
	.input_din_c_1(input_din_c[1]),
	.input_din_c_2(input_din_c[2]),
	.input_din_c_3(input_din_c[3]),
	.input_din_c_4(input_din_c[4]),
	.input_din_c_5(input_din_c[5]),
	.input_din_c_6(input_din_c[6]),
	.input_din_c_7(input_din_c[7]),
	.input_din_c_8(input_din_c[8]),
	.input_din_c_9(input_din_c[9]),
	.input_din_c_10(input_din_c[10]),
	.input_din_c_11(input_din_c[11]),
	.input_din_c_12(input_din_c[12]),
	.input_din_c_13(input_din_c[13]),
	.input_din_c_14(input_din_c[14]),
	.input_din_c_15(input_din_c[15]),
	.input_din_c_16(input_din_c[16]),
	.input_din_c_17(input_din_c[17]),
	.input_din_c_18(input_din_c[18]),
	.input_din_c_19(input_din_c[19]),
	.input_din_c_20(input_din_c[20]),
	.input_din_c_21(input_din_c[21]),
	.input_din_c_22(input_din_c[22]),
	.input_din_c_23(input_din_c[23]),
	.input_dout_0(input_dout[0]),
	.input_dout_1(input_dout[1]),
	.input_dout_2(input_dout[2]),
	.input_dout_3(input_dout[3]),
	.input_dout_4(input_dout[4]),
	.input_dout_5(input_dout[5]),
	.input_dout_6(input_dout[6]),
	.input_dout_7(input_dout[7]),
	.input_dout_8(input_dout[8]),
	.input_dout_9(input_dout[9]),
	.input_dout_10(input_dout[10]),
	.input_dout_11(input_dout[11]),
	.input_dout_12(input_dout[12]),
	.input_dout_13(input_dout[13]),
	.input_dout_14(input_dout[14]),
	.input_dout_15(input_dout[15]),
	.input_dout_16(input_dout[16]),
	.input_dout_17(input_dout[17]),
	.input_dout_18(input_dout[18]),
	.input_dout_19(input_dout[19]),
	.input_dout_20(input_dout[20]),
	.input_dout_21(input_dout[21]),
	.input_dout_22(input_dout[22]),
	.input_dout_23(input_dout[23]),
	.in_rd_en(grayscale_inst_in_rd_en),
	.input_wr_en_c(input_wr_en_c),
	.full_1z(input_fifo_full),
	.empty_1z(input_fifo_empty),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
// @10:68
  sobel sobel_inst (
	.q_b_7(q_b[7]),
	.q_b_6(q_b[6]),
	.q_b_5(q_b[5]),
	.q_b_4(q_b[4]),
	.q_b_3(q_b[3]),
	.q_b_2(q_b[2]),
	.q_b_1(q_b[1]),
	.q_b_0(q_b[0]),
	.out_din_iv_i_a3_i_6(sobel_inst_out_din_iv_i_a3_i[7]),
	.out_din_iv_i_a3_i_5(sobel_inst_out_din_iv_i_a3_i[6]),
	.out_din_iv_i_a3_i_4(sobel_inst_out_din_iv_i_a3_i[5]),
	.out_din_iv_i_a3_i_3(sobel_inst_out_din_iv_i_a3_i[4]),
	.out_din_iv_i_a3_i_2(sobel_inst_out_din_iv_i_a3_i[3]),
	.out_din_iv_i_a3_i_1(sobel_inst_out_din_iv_i_a3_i[2]),
	.out_din_iv_i_a3_i_0(sobel_inst_out_din_iv_i_a3_i[1]),
	.state_0(sobel_inst_state[1]),
	.full_8(output_fifo_full_8),
	.un1_out_wr_en4_1_1z(sobel_inst_un1_out_wr_en4_1),
	.clken2_i_0(sobel_inst_clken2_i_0),
	.empty(gs_fifo_empty),
	.out_din_temp_0_sqmuxa_0_a3_0_a3_1z(sobel_inst_out_din_temp_0_sqmuxa_0_a3_0_a3),
	.wr_addr_ret_8(output_fifo_wr_addr_ret_8),
	.N_470_i_i_o3(sobel_inst_N_470_i_i_o3),
	.reset_c(reset_c),
	.clock_c(clock_c),
	.wr_addr_ret_1_RNIT2T3(wr_addr_ret_1_RNIT2T3)
);
// @10:83
  fifo_8s_32s_6s output_fifo (
	.out_din_iv_i_a3_i_0(sobel_inst_out_din_iv_i_a3_i[1]),
	.out_din_iv_i_a3_i_1(sobel_inst_out_din_iv_i_a3_i[2]),
	.out_din_iv_i_a3_i_2(sobel_inst_out_din_iv_i_a3_i[3]),
	.out_din_iv_i_a3_i_3(sobel_inst_out_din_iv_i_a3_i[4]),
	.out_din_iv_i_a3_i_4(sobel_inst_out_din_iv_i_a3_i[5]),
	.out_din_iv_i_a3_i_5(sobel_inst_out_din_iv_i_a3_i[6]),
	.out_din_iv_i_a3_i_6(sobel_inst_out_din_iv_i_a3_i[7]),
	.out_dout_c_0(out_dout_c[0]),
	.out_dout_c_1(out_dout_c[1]),
	.out_dout_c_2(out_dout_c[2]),
	.out_dout_c_3(out_dout_c[3]),
	.out_dout_c_4(out_dout_c[4]),
	.out_dout_c_5(out_dout_c[5]),
	.out_dout_c_6(out_dout_c[6]),
	.out_dout_c_7(out_dout_c[7]),
	.state_0(sobel_inst_state[1]),
	.out_din_temp_0_sqmuxa_0_a3_0_a3(sobel_inst_out_din_temp_0_sqmuxa_0_a3_0_a3),
	.N_470_i_i_o3(sobel_inst_N_470_i_i_o3),
	.out_rd_en_c(out_rd_en_c),
	.empty_RNIHGA2_1z(empty_RNIHGA2),
	.full_8_1z(output_fifo_full_8),
	.wr_addr_ret_8_1z(output_fifo_wr_addr_ret_8),
	.reset_c(reset_c),
	.clock_c(clock_c)
);
  assign  reset_c_i = ~ reset_c;
endmodule /* edge_detect */

