ternal\fprintf;..\..\..\..\..\..\..\..\external\segger_rtt;..\config</IncludePath>
            </VariousControls>
          </Cads>
          <Aads>
            <interw>1</interw>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <thumb>0</thumb>
            <SplitLS>0</SplitLS>
            <SwStkChk>0</SwStkChk>
            <NoWarn>0</NoWarn>
            <uSurpInc>0</uSurpInc>
            <useXO>0</useXO>
            <VariousControls>
              <MiscControls> --cpreproc_opts=-DANT_STACK_SUPPORT_REQD,-DBOARD_PCA10040,-DCONFIG_GPIO_AS_PINRESET,-DFLOAT_ABI_HARD,-DNRF52,-DNRF52832_XXAA,-DNRF52_PAN_74,-DS212,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0</MiscControls>
              <Define> ANT_STACK_SUPPORT_REQD BOARD_PCA10040 CONFIG_GPIO_AS_PINRESET FLOAT_ABI_HARD NRF52 NRF52832_XXAA NRF52_PAN_74 S212 SOFTDEVICE_PRESENT SWI_DISABLE0</Define>
              <Undefine></Undefine>
              <IncludePath>..\..\..\config;..\..\..\..\..\..\..\..\components;..\..\..\..\..\..\..\..\components\ant\ant_channel_config;..\..\..\..\..\..\..\..\components\ant\ant_key_manager;..\..\..\..\..\..\..\..\components\ant\ant_key_manager\config;..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr;..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\pages;..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\simulator;..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\utils;..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_common\pages;..\..\..\..\..\..\..\..\components\ant\ant_state_indicator;..\..\..\..\..\..\..\..\components\boards;..\..\..\..\..\..\..\..\components\drivers_nrf\common;..\..\..\..\..\..\..\..\components\drivers_nrf\delay;..\..\..\..\..\..\..\..\components\drivers_nrf\gpiote;..\..\..\..\..\..\..\..\components\drivers_nrf\hal;..\..\..\..\..\..\..\..\components\drivers_nrf\uart;..\..\..\..\..\..\..\..\components\libraries\atomic;..\..\..\..\..\..\..\..\components\libraries\balloc;..\..\..\..\..\..\..\..\components\libraries\bsp;..\..\..\..\..\..\..\..\components\libraries\button;..\..\..\..\..\..\..\..\components\libraries\experimental_log;..\..\..\..\..\..\..\..\components\libraries\experimental_log\src;..\..\..\..\..\..\..\..\components\libraries\experimental_memobj;..\..\..\..\..\..\..\..\components\libraries\experimental_section_vars;..\..\..\..\..\..\..\..\components\libraries\hardfault;..\..\..\..\..\..\..\..\components\libraries\hardfault\nrf52;..\..\..\..\..\..\..\..\components\libraries\mutex;..\..\..\..\..\..\..\..\components\libraries\pwr_mgmt;..\..\..\..\..\..\..\..\components\libraries\scheduler;..\..\..\..\..\..\..\..\components\libraries\sensorsim;..\..\..\..\..\..\..\..\components\libraries\strerror;..\..\..\..\..\..\..\..\components\libraries\timer;..\..\..\..\..\..\..\..\components\libraries\util;..\..\..\..\..\..\..\..\components\softdevice\common;..\..\..\..\..\..\..\..\components\softdevice\s212\headers;..\..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52;..\..\..\..\..\..\..\..\components\toolchain;..\..\..\..\..\..\..\..\external\fprintf;..\..\..\..\..\..\..\..\external\segger_rtt;..\config</IncludePath>
            </VariousControls>
          </Aads>
          <LDads>
            <umfTarg>1</umfTarg>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <noStLib>0</noStLib>
            <RepFail>1</RepFail>
            <useFile>0</useFile>
            <TextAddressRange>0x00000000</TextAddressRange>
            <DataAddressRange>0x20000000</DataAddressRange>
            <pXoBase></pXoBase>
            <ScatterFile></ScatterFile>
            <IncludeLibs></IncludeLibs>
            <IncludeLibsPath></IncludeLibsPath>
            <Misc>--diag_suppress 6330</Misc>
            <LinkerInputFile></LinkerInputFile>
            <DisabledWarnings></DisabledWarnings>
          </LDads>
        </TargetArmAds>
      </TargetOption>
      <Groups>        <Group>
          <GroupName>Application</GroupName>
          <Files>            <File>
              <FileName>main.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\main.c</FilePath>            </File>            <File>
              <FileName>sdk_config.h</FileName>
              <FileType>5</FileType>
              <FilePath>..\config\sdk_config.h</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Board Definition</GroupName>
          <Files>            <File>
              <FileName>boards.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\boards\boards.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Board Support</GroupName>
          <Files>            <File>
              <FileName>bsp.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\bsp\bsp.c</FilePath>            </File>            <File>
              <FileName>bsp_nfc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\bsp\bsp_nfc.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_ANT</GroupName>
          <Files>            <File>
              <FileName>ant_bpwr.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\ant_bpwr.c</FilePath>            </File>            <File>
              <FileName>ant_bpwr_common_data.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\pages\ant_bpwr_common_data.c</FilePath>            </File>            <File>
              <FileName>ant_bpwr_page_1.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\pages\ant_bpwr_page_1.c</FilePath>            </File>            <File>
              <FileName>ant_bpwr_page_16.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\pages\ant_bpwr_page_16.c</FilePath>            </File>            <File>
              <FileName>ant_bpwr_page_17.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\pages\ant_bpwr_page_17.c</FilePath>            </File>            <File>
              <FileName>ant_bpwr_page_18.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\pages\ant_bpwr_page_18.c</FilePath>            </File>            <File>
              <FileName>ant_bpwr_page_torque.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\pages\ant_bpwr_page_torque.c</FilePath>            </File>            <File>
              <FileName>ant_bpwr_simulator.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_bpwr\simulator\ant_bpwr_simulator.c</FilePath>            </File>            <File>
              <FileName>ant_channel_config.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_channel_config\ant_channel_config.c</FilePath>            </File>            <File>
              <FileName>ant_common_page_80.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_common\pages\ant_common_page_80.c</FilePath>            </File>            <File>
              <FileName>ant_common_page_81.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_profiles\ant_common\pages\ant_common_page_81.c</FilePath>            </File>            <File>
              <FileName>ant_key_manager.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_key_manager\ant_key_manager.c</FilePath>            </File>            <File>
              <FileName>ant_state_indicator.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\ant\ant_state_indicator\ant_state_indicator.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Drivers</GroupName>
          <Files>            <File>
              <FileName>nrf_drv_common.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\drivers_nrf\common\nrf_drv_common.c</FilePath>            </File>            <File>
              <FileName>nrf_drv_gpiote.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</FilePath>            </File>            <File>
              <FileName>nrf_drv_uart.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\drivers_nrf\uart\nrf_drv_uart.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Libraries</GroupName>
          <Files>            <File>
              <FileName>app_button.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\button\app_button.c</FilePath>            </File>            <File>
              <FileName>app_error.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\util\app_error.c</FilePath>            </File>            <File>
              <FileName>app_error_weak.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\util\app_error_weak.c</FilePath>            </File>            <File>
              <FileName>app_scheduler.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\scheduler\app_scheduler.c</FilePath>            </File>            <File>
              <FileName>app_timer.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\timer\app_timer.c</FilePath>            </File>            <File>
              <FileName>app_util_platform.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\util\app_util_platform.c</FilePath>            </File>            <File>
              <FileName>hardfault_handler_keil.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\hardfault\nrf52\handler\hardfault_handler_keil.c</FilePath>            </File>            <File>
              <FileName>hardfault_implementation.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\hardfault\hardfault_implementation.c</FilePath>            </File>            <File>
              <FileName>nrf_assert.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\util\nrf_assert.c</FilePath>            </File>            <File>
              <FileName>nrf_balloc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\balloc\nrf_balloc.c</FilePath>            </File>            <File>
              <FileName>nrf_fprintf.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\external\fprintf\nrf_fprintf.c</FilePath>            </File>            <File>
              <FileName>nrf_fprintf_format.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\external\fprintf\nrf_fprintf_format.c</FilePath>            </File>            <File>
              <FileName>nrf_memobj.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\experimental_memobj\nrf_memobj.c</FilePath>            </File>            <File>
              <FileName>nrf_pwr_mgmt.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\pwr_mgmt\nrf_pwr_mgmt.c</FilePath>            </File>            <File>
              <FileName>nrf_section_iter.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\experimental_section_vars\nrf_section_iter.c</FilePath>            </File>            <File>
              <FileName>nrf_strerror.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\strerror\nrf_strerror.c</FilePath>            </File>            <File>
              <FileName>sensorsim.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\sensorsim\sensorsim.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Log</GroupName>
          <Files>            <File>
              <FileName>nrf_log_backend_rtt.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_backend_rtt.c</FilePath>            </File>            <File>
              <FileName>nrf_log_backend_serial.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_backend_serial.c</FilePath>            </File>            <File>
              <FileName>nrf_log_backend_uart.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_backend_uart.c</FilePath>            </File>            <File>
              <FileName>nrf_log_default_backends.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_default_backends.c</FilePath>            </File>            <File>
              <FileName>nrf_log_frontend.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_frontend.c</FilePath>            </File>            <File>
              <FileName>nrf_log_str_formatter.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_str_formatter.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Segger_RTT</GroupName>
          <Files>            <File>
              <FileName>SEGGER_RTT.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\external\segger_rtt\SEGGER_RTT.c</FilePath>            </File>            <File>
              <FileName>SEGGER_RTT_Syscalls_KEIL.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\external\segger_rtt\SEGGER_RTT_Syscalls_KEIL.c</FilePath>            </File>            <File>
              <FileName>SEGGER_RTT_printf.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\external\segger_rtt\SEGGER_RTT_printf.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_SoftDevice</GroupName>
          <Files>            <File>
              <FileName>nrf_sdh.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh.c</FilePath>            </File>            <File>
              <FileName>nrf_sdh_ant.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_ant.c</FilePath>            </File>          </Files>
        </Group>      </Groups>
    </Target>  </Targets><RTE>
  <packages>
    <filter>
      <targetInfos/>
    </filter>    <package name="CMSIS" url="http://www.keil.com/pack/" vendor="ARM" version="4.5.0">
      <targetInfos>        <targetInfo name="nrf52832_xxaa" versionMatchMode="fixed"/>      </targetInfos>
    </package>
    <package name="nRF_DeviceFamilyPack" url="http://developer.nordicsemi.com/nRF51_SDK/pieces/nRF_DeviceFamilyPack/" vendor="NordicSemiconductor" version="8.15.0">
      <targetInfos>        <targetInfo name="nrf52832_xxaa" versionMatchMode="fixed"/>      </targetInfos>
    </package>  </packages>
  <apis/>
  <components>    <component Cclass="CMSIS" Cgroup="CORE" Cvendor="ARM" Cversion="4.3.0" condition="CMSIS Core">
      <package name="CMSIS" url="http://www.keil.com/pack/" vendor="ARM" version="4.5.0"/>
      <targetInfos>        <targetInfo name="nrf52832_xxaa" versionMatchMode="fixed"/>      </targetInfos>
    </component>
    <component Cclass="Device" Cgroup="Startup" Cvendor="NordicSemiconductor" Cversion="8.15.0" condition="nRF5x Series CMSIS Device">
      <package name="nRF_DeviceFamilyPack" url="http://developer.nordicsemi.com/nRF51_SDK/pieces/nRF_DeviceFamilyPack/" vendor="NordicSemiconductor" version="8.15.0"/>
      <targetInfos>        <targetInfo name="nrf52832_xxaa" versionMatchMode="fixed"/>      </targetInfos>
    </component>  </components>
  <files>  </files>
</RTE>
</Project>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      uadd8 C__UQADD8 __uqadd8 D__UHADD8 __uhadd8 E__SSUB8 __ssub8 F__QSUB8 __qsub8 G__SHSUB8 __shsub8 H__USUB8 __usub8 I__UQSUB8 __uqsub8 J__UHSUB8 __uhsub8 K__SADD16 __sadd16 L__QADD16 __qadd16 M__SHADD16 __shadd16 N__UADD16 __uadd16 O__UQADD16 __uqadd16 P__UHADD16 __uhadd16 Q__SSUB16 __ssub16 R__QSUB16 __qsub16 S__SHSUB16 __shsub16 T__USUB16 __usub16 U__UQSUB16 __uqsub16 V__UHSUB16 __uhsub16 W__SASX __sasx X__QASX __qasx Y__SHASX __shasx Z__UASX __uasx [__UQASX __uqasx \__UHASX __uhasx ]__SSAX __ssax ^__QSAX __qsax ___SHSAX __shsax `__USAX __usax a__UQSAX __uqsax b__UHSAX __uhsax c__USAD8 __usad8 d__USADA8 __usada8 e__SSAT16 __ssat16 f__USAT16 __usat16 g__UXTB16 __uxtb16 h__UXTAB16 __uxtab16 i__SXTB16 __sxtb16 j__SXTAB16 __sxtab16 k__SMUAD __smuad l__SMUADX __smuadx m__SMLAD __smlad n__SMLADX __smladx o__SMLALD __smlald p__SMLALDX __smlaldx q__SMUSD __smusd r__SMUSDX __smusdx s__SMLSD __smlsd t__SMLSDX __smlsdx u__SMLSLD __smlsld v__SMLSLDX __smlsldx w__SEL __sel x__QADD __qadd y__QSUB __qsub {__PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) ~__PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) Å__SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + ((int64_t)(ARG3) << 32) ) >> 32))   \    R            F:\Program Files\Keil_v5\ARM\CMSIS\Include\  core_cm4_simd.h     ò        F:\Program Files\Keil_v5\ARM\CMSIS\Include\core_cm4_simd.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]                 y   z   {   |    /__CORE_CM4_H_GENERIC  G__CM4_CMSIS_VERSION_MAIN (0x03) H__CM4_CMSIS_VERSION_SUB (0x20) I__CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB ) L__CORTEX_M (0x04) P__ASM __asm Q__INLINE __inline R__STATIC_INLINE static __inline t__FPU_USED 1 ∫ªºΩƒ__CORE_CM4_H_DEPENDANT  Ì__I volatile const Ô__O volatile __IO volatile ÙNVIC_STIR_INTID_Pos 0 ıNVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) úSCB_CPUID_IMPLEMENTER_Pos 24 ùSCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) üSCB_CPUID_VARIANT_Pos 20 †SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) ¢SCB_CPUID_ARCHITECTURE_Pos 16 £SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) •SCB_CPUID_PARTNO_Pos 4 ¶SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) ®SCB_CPUID_REVISION_Pos 0 ©SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) ¨SCB_ICSR_NMIPENDSET_Pos 31 ≠SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) ØSCB_ICSR_PENDSVSET_Pos 28 ∞SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) ≤SCB_ICSR_PENDSVCLR_Pos 27 ≥SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) µSCB_ICSR_PENDSTSET_Pos 26 ∂SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) ∏SCB_ICSR_PENDSTCLR_Pos 25 πSCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) ªSCB_ICSR_ISRPREEMPT_Pos 23 ºSCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) æSCB_ICSR_ISRPENDING_Pos 22 øSCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) ¡SCB_ICSR_VECTPENDING_Pos 12 ¬SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) ƒSCB_ICSR_RETTOBASE_Pos 11 ≈SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) «SCB_ICSR_VECTACTIVE_Pos 0 »SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) ÀSCB_VTOR_TBLOFF_Pos 7 ÃSCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) œSCB_AIRCR_VECTKEY_Pos 16 –SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) “SCB_AIRCR_VECTKEYSTAT_Pos 16 ”SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) ’SCB_AIRCR_ENDIANESS_Pos 15 ÷SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) ÿSCB_AIRCR_PRIGROUP_Pos 8 ŸSCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) €SCB_AIRCR_SYSRESETREQ_Pos 2 ‹SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) ﬁSCB_AIRCR_VECTCLRACTIVE_Pos 1 ﬂSCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) ·SCB_AIRCR_VECTRESET_Pos 0 ‚SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) ÂSCB_SCR_SEVONPEND_Pos 4 ÊSCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) ËSCB_SCR_SLEEPDEEP_Pos 2 ÈSCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) ÎSCB_SCR_SLEEPONEXIT_Pos 1 ÏSCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) ÔSCB_CCR_STKALIGN_Pos 9 SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) ÚSCB_CCR_BFHFNMIGN_Pos 8 ÛSCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) ıSCB_CCR_DIV_0_TRP_Pos 4 ˆSCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) ¯SCB_CCR_UNALIGN_TRP_Pos 3 ˘SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) ˚SCB_CCR_USERSETMPEND_Pos 1 ¸SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) ˛SCB_CCR_NONBASETHRDENA_Pos 0 ˇSCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) ÇSCB_SHCSR_USGFAULTENA_Pos 18 ÉSCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) ÖSCB_SHCSR_BUSFAULTENA_Pos 17 ÜSCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) àSCB_SHCSR_MEMFAULTENA_Pos 16 âSCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) ãSCB_SHCSR_SVCALLPENDED_Pos 15 åSCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) éSCB_SHCSR_BUSFAULTPENDED_Pos 14 èSCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) ëSCB_SHCSR_MEMFAULTPENDED_Pos 13 íSCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) îSCB_SHCSR_USGFAULTPENDED_Pos 12 ïSCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) óSCB_SHCSR_SYSTICKACT_Pos 11 òSCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) öSCB_SHCSR_PENDSVACT_Pos 10 õSCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) ùSCB_SHCSR_MONITORACT_Pos 8 ûSCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) †SCB_SHCSR_SVCALLACT_Pos 7 °SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) £SCB_SHCSR_USGFAULTACT_Pos 3 §SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) ¶SCB_SHCSR_BUSFAULTACT_Pos 1 ßSCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) ©SCB_SHCSR_MEMFAULTACT_Pos 0 ™SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) ≠SCB_CFSR_USGFAULTSR_Pos 16 ÆSCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) ∞SCB_CFSR_BUSFAULTSR_Pos 8 ±SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) ≥SCB_CFSR_MEMFAULTSR_Pos 0 ¥SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) ∑SCB_HFSR_DEBUGEVT_Pos 31 ∏SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) ∫SCB_HFSR_FORCED_Pos 30 ªSCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) ΩSCB_HFSR_VECTTBL_Pos 1 æSCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) ¡SCB_DFSR_EXTERNAL_Pos 4 ¬SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) ƒSCB_DFSR_VCATCH_Pos 3 ≈SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) «SCB_DFSR_DWTTRAP_Pos 2 »SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)  SCB_DFSR_BKPT_Pos 1 ÀSCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) ÕSCB_DFSR_HALTED_Pos 0 ŒSCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) „SCnSCB_ICTR_INTLINESNUM_Pos 0 ‰SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) ÁSCnSCB_ACTLR_DISOOFP_Pos 9 ËSCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) ÍSCnSCB_ACTLR_DISFPCA_Pos 8 ÎSCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) ÌSCnSCB_ACTLR_DISFOLD_Pos 2 ÓSCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) SCnSCB_ACTLR_DISDEFWBUF_Pos 1 ÒSCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) ÛSCnSCB_ACTLR_DISMCYCINT_Pos 0 ÙSCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) äSysTick_CTRL_COUNTFLAG_Pos 16 ãSysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) çSysTick_CTRL_CLKSOURCE_Pos 2 éSysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) êSysTick_CTRL_TICKINT_Pos 1 ëSysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) ìSysTick_CTRL_ENABLE_Pos 0 îSysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) óSysTick_LOAD_RELOAD_Pos 0 òSysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) õSysTick_VAL_CURRENT_Pos 0 úSysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) üSysTick_CALIB_NOREF_Pos 31 †SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) ¢SysTick_CALIB_SKEW_Pos 30 £SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) •SysTick_CALIB_TENMS_Pos 0 ¶SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) ÿITM_TPR_PRIVMASK_Pos 0 ŸITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) ‹ITM_TCR_BUSY_Pos 23 ›ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) ﬂITM_TCR_TraceBusID_Pos 16 ‡ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) ‚ITM_TCR_GTSFREQ_Pos 10 „ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) ÂITM_TCR_TSPrescale_Pos 8 ÊITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) ËITM_TCR_SWOENA_Pos 4 ÈITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) ÎITM_TCR_DWTENA_Pos 3 ÏITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) ÓITM_TCR_SYNCENA_Pos 2 ÔITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) ÒITM_TCR_TSENA_Pos 1 ÚITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) ÙITM_TCR_ITMENA_Pos 0 ıITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) ¯ITM_IWR_ATVALIDM_Pos 0 ˘ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) ¸ITM_IRR_ATREADYM_Pos 0 ˝ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) ÄITM_IMCR_INTEGRATION_Pos 0 ÅITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) ÑITM_LSR_ByteAcc_Pos 2 ÖITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) áITM_LSR_Access_Pos 1 àITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) äITM_LSR_Present_Pos 0 ãITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) ¥DWT_CTRL_NUMCOMP_Pos 28 µDWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) ∑DWT_CTRL_NOTRCPKT_Pos 27 ∏DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) ∫DWT_CTRL_NOEXTTRIG_Pos 26 ªDWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) ΩDWT_CTRL_NOCYCCNT_Pos 25 æDWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) ¿DWT_CTRL_NOPRFCNT_Pos 24 ¡DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) √DWT_CTRL_CYCEVTENA_Pos 22 ƒDWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) ∆DWT_CTRL_FOLDEVTENA_Pos 21 «DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) …DWT_CTRL_LSUEVTENA_Pos 20  DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) ÃDWT_CTRL_SLEEPEVTENA_Pos 19 ÕDWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) œDWT_CTRL_EXCEVTENA_Pos 18 –DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) “DWT_CTRL_CPIEVTENA_Pos 17 ”DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) ’DWT_CTRL_EXCTRCENA_Pos 16 ÷DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) ÿDWT_CTRL_PCSAMPLENA_Pos 12 ŸDWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) €DWT_CTRL_SYNCTAP_Pos 10 ‹DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) ﬁDWT_CTRL_CYCTAP_Pos 9 ﬂDWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) ·DWT_CTRL_POSTINIT_Pos 5 ‚DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) ‰DWT_CTRL_POSTPRESET_Pos 1 ÂDWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) ÁDWT_CTRL_CYCCNTENA_Pos 0 ËDWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) ÎDWT_CPICNT_CPICNT_Pos 0 ÏDWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) ÔDWT_EXCCNT_EXCCNT_Pos 0 DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) ÛDWT_SLEEPCNT_SLEEPCNT_Pos 0 ÙDWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) ˜DWT_LSUCNT_LSUCNT_Pos 0 ¯DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) ˚DWT_FOLDCNT_FOLDCNT_Pos 0 ¸DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) ˇDWT_MASK_MASK_Pos 0 ÄDWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) ÉDWT_FUNCTION_MATCHED_Pos 24 ÑDWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) ÜDWT_FUNCTION_DATAVADDR1_Pos 16 áDWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) âDWT_FUNCTION_DATAVADDR0_Pos 12 äDWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) åDWT_FUNCTION_DATAVSIZE_Pos 10 çDWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) èDWT_FUNCTION_LNK1ENA_Pos 9 êDWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) íDWT_FUNCTION_DATAVMATCH_Pos 8 ìDWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) ïDWT_FUNCTION_CYCMATCH_Pos 7 ñDWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) òDWT_FUNCTION_EMITRANGE_Pos 5 ôDWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) õDWT_FUNCTION_FUNCTION_Pos 0 úDWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) ∆TPI_ACPR_PRESCALER_Pos 0 «TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)  TPI_SPPR_TXMODE_Pos 0 ÀTPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) ŒTPI_FFSR_FtNonStop_Pos 3 œTPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) —TPI_FFSR_TCPresent_Pos 2 “TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) ‘TPI_FFSR_FtStopped_Pos 1 ’TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) ◊TPI_FFSR_FlInProg_Pos 0 ÿTPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) €TPI_FFCR_TrigIn_Pos 8 ‹TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) ﬁTPI_FFCR_EnFCont_Pos 1 ﬂTPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) ‚TPI_TRIGGER_TRIGGER_Pos 0 „TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) ÊTPI_FIFO0_ITM_ATVALID_Pos 29 ÁTPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) ÈTPI_FIFO0_ITM_bytecount_Pos 27 ÍTPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) ÏTPI_FIFO0_ETM_ATVALID_Pos 26 ÌTPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) ÔTPI_FIFO0_ETM_bytecount_Pos 24 TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) ÚTPI_FIFO0_ETM2_Pos 16 ÛTPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) ıTPI_FIFO0_ETM1_Pos 8 ˆTPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) ¯TPI_FIFO0_ETM0_Pos 0 ˘TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) ¸TPI_ITATBCTR2_ATREADY_Pos 0 ˝TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) ÄTPI_FIFO1_ITM_ATVALID_Pos 29 ÅTPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) ÉTPI_FIFO1_ITM_bytecount_Pos 27 ÑTPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) ÜTPI_FIFO1_ETM_ATVALID_Pos 26 áTPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) âTPI_FIFO1_ETM_bytecount_Pos 24 äTPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) åTPI_FIFO1_ITM2_Pos 16 çTPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) èTPI_FIFO1_ITM1_Pos 8 êTPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) íTPI_FIFO1_ITM0_Pos 0 ìTPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) ñTPI_ITATBCTR0_ATREADY_Pos 0 óTPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) öTPI_ITCTRL_Mode_Pos 0 õTPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) ûTPI_DEVID_NRZVALID_Pos 11 üTPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) °TPI_DEVID_MANCVALID_Pos 10 ¢TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) §TPI_DEVID_PTINVALID_Pos 9 •TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) ßTPI_DEVID_MinBufSz_Pos 6 ®TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) ™TPI_DEVID_AsynClkIn_Pos 5 ´TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) ≠TPI_DEVID_NrTraceInput_Pos 0 ÆTPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) ±TPI_DEVTYPE_SubType_Pos 0 ≤TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) ¥TPI_DEVTYPE_MajorType_Pos 4 µTPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) ”MPU_TYPE_IREGION_Pos 16 ‘MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) ÷MPU_TYPE_DREGION_Pos 8 ◊MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) ŸMPU_TYPE_SEPARATE_Pos 0 ⁄MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) ›MPU_CTRL_PRIVDEFENA_Pos 2 ﬁMPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) ‡MPU_CTRL_HFNMIENA_Pos 1 ·MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) „MPU_CTRL_ENABLE_Pos 0 ‰MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) ÁMPU_RNR_REGION_Pos 0 ËMPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) ÎMPU_RBAR_ADDR_Pos 5 ÏMPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) ÓMPU_RBAR_VALID_Pos 4 ÔMPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) ÒMPU_RBAR_REGION_Pos 0 ÚMPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) ıMPU_RASR_ATTRS_Pos 16 ˆMPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) ¯MPU_RASR_XN_Pos 28 ˘MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) ˚MPU_RASR_AP_Pos 24 ¸MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) ˛MPU_RASR_TEX_Pos 19 ˇMPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) Å	MPU_RASR_S_Pos 18 Ç	MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) Ñ	MPU_RASR_C_Pos 17 Ö	MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) á	MPU_RASR_B_Pos 16 à	MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) ä	MPU_RASR_SRD_Pos 8 ã	MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) ç	MPU_RASR_SIZE_Pos 1 é	MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) ê	MPU_RASR_ENABLE_Pos 0 ë	MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) ´	FPU_FPCCR_ASPEN_Pos 31 ¨	FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) Æ	FPU_FPCCR_LSPEN_Pos 30 Ø	FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) ±	FPU_FPCCR_MONRDY_Pos 8 ≤	FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) ¥	FPU_FPCCR_BFRDY_Pos 6 µ	FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) ∑	FPU_FPCCR_MMRDY_Pos 5 ∏	FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) ∫	FPU_FPCCR_HFRDY_Pos 4 ª	FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) Ω	FPU_FPCCR_THREAD_Pos 3 æ	FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) ¿	FPU_FPCCR_USER_Pos 1 ¡	FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) √	FPU_FPCCR_LSPACT_Pos 0 ƒ	FPU_FPCCR_LSPACT_Msk (1UL << FPU_FPCCR_LSPACT_Pos) «	FPU_FPCAR_ADDRESS_Pos 3 »	FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) À	FPU_FPDSCR_AHP_Pos 26 Ã	FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) Œ	FPU_FPDSCR_DN_Pos 25 œ	FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) —	FPU_FPDSCR_FZ_Pos 24 “	FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) ‘	FPU_FPDSCR_RMode_Pos 22 ’	FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) ÿ	FPU_MVFR0_FP_rounding_modes_Pos 28 Ÿ	FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) €	FPU_MVFR0_Short_vectors_Pos 24 ‹	FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) ﬁ	FPU_MVFR0_Square_root_Pos 20 ﬂ	FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) ·	FPU_MVFR0_Divide_Pos 16 ‚	FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) ‰	FPU_MVFR0_FP_excep_trapping_Pos 12 Â	FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) Á	FPU_MVFR0_Double_precision_Pos 8 Ë	FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) Í	FPU_MVFR0_Single_precision_Pos 4 Î	FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) Ì	FPU_MVFR0_A_SIMD_registers_Pos 0 Ó	FPU_MVFR0_A_SIMD_registers_Msk (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos) Ò	FPU_MVFR1_FP_fused_MAC_Pos 28 Ú	FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) Ù	FPU_MVFR1_FP_HPFP_Pos 24 ı	FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) ˜	FPU_MVFR1_D_NaN_mode_Pos 4 ¯	FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) ˙	FPU_MVFR1_FtZ_mode_Pos 0 ˚	FPU_MVFR1_FtZ_mode_Msk (0xFUL << FPU_MVFR1_FtZ_mode_Pos) í
CoreDebug_DHCSR_DBGKEY_Pos 16 ì
CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) ï
CoreDebug_DHCSR_S_RESET_ST_Pos 25 ñ
CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) ò
CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 ô
CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) õ
CoreDebug_DHCSR_S_LOCKUP_Pos 19 ú
CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) û
CoreDebug_DHCSR_S_SLEEP_Pos 18 ü
CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) °
CoreDebug_DHCSR_S_HALT_Pos 17 ¢
CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) §
CoreDebug_DHCSR_S_REGRDY_Pos 16 •
CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) ß
CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 ®
CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) ™
CoreDebug_DHCSR_C_MASKINTS_Pos 3 ´
CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) ≠
CoreDebug_DHCSR_C_STEP_Pos 2 Æ
CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) ∞
CoreDebug_DHCSR_C_HALT_Pos 1 ±
CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) ≥
CoreDebug_DHCSR_C_DEBUGEN_Pos 0 ¥
CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) ∑
CoreDebug_DCRSR_REGWnR_Pos 16 ∏
CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) ∫
CoreDebug_DCRSR_REGSEL_Pos 0 ª
CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) æ
CoreDebug_DEMCR_TRCENA_Pos 24 ø
CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) ¡
CoreDebug_DEMCR_MON_REQ_Pos 19 ¬
CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) ƒ
CoreDebug_DEMCR_MON_STEP_Pos 18 ≈
CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) «
CoreDebug_DEMCR_MON_PEND_Pos 17 »
CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)  
CoreDebug_DEMCR_MON_EN_Pos 16 À
CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) Õ
CoreDebug_DEMCR_VC_HARDERR_Pos 10 Œ
CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) –
CoreDebug_DEMCR_VC_INTERR_Pos 9 —
CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) ”
CoreDebug_DEMCR_VC_BUSERR_Pos 8 ‘
CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) ÷
CoreDebug_DEMCR_VC_STATERR_Pos 7 ◊
CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) Ÿ
CoreDebug_DEMCR_VC_CHKERR_Pos 6 ⁄
CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) ‹
CoreDebug_DEMCR_VC_NOCPERR_Pos 5 ›
CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) ﬂ
CoreDebug_DEMCR_VC_MMERR_Pos 4 ‡
CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) ‚
CoreDebug_DEMCR_VC_CORERESET_Pos 0 „
CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) Ô
SCS_BASE (0xE000E000UL) 
ITM_BASE (0xE0000000UL) Ò
DWT_BASE (0xE0001000UL) Ú
TPI_BASE (0xE0040000UL) Û
CoreDebug_BASE (0xE000EDF0UL) Ù
SysTick_BASE (SCS_BASE + 0x0010UL) ı
NVIC_BASE (SCS_BASE + 0x0100UL) ˆ
SCB_BASE (SCS_BASE + 0x0D00UL) ¯
SCnSCB ((SCnSCB_Type *) SCS_BASE ) ˘
SCB ((SCB_Type *) SCB_BASE ) ˙
SysTick ((SysTick_Type *) SysTick_BASE ) ˚
NVIC ((NVIC_Type *) NVIC_BASE ) ¸
ITM ((ITM_Type *) ITM_BASE ) ˝
DWT ((DWT_Type *) DWT_BASE ) ˛
TPI ((TPI_Type *) TPI_BASE ) ˇ
CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) ÇMPU_BASE (SCS_BASE + 0x0D90UL) ÉMPU ((MPU_Type *) MPU_BASE ) áFPU_BASE (SCS_BASE + 0x0F30UL) àFPU ((FPU_Type *) FPU_BASE ) ∫ITM_RXBUFFER_EMPTY 0x5AA55AA5     Ã    ¬            F:\Program Files\Keil_v5\ARM\CMSIS\Include\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  core_cm4.h   stdint.h   core_cmInstr.h   core_cmFunc.h   core_cm4_simd.h     p       F:\Program Files\Keil_v5\ARM\CMSIS\Include\core_cm4.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]          *õ!_reserved0 g  # !GE g  # !_reserved1 g  # !Q g  # !V g  # !C g  # !Z g  # !N g  #   SÆb ì w g   PAPSR_Type ü*Ï!ISR g  # 	!_reserved0 g  #   Sˇb @w g   PIPSR_Type l¨*∆!ISR g  # 	!_reserved0 g  # !GE g  # !_reserved1 g  # !T g  # !IT g  # !Q g  # !V g  # !C g  # !Z g  # !N g  #   SŸb ëw g   PxPSR_Type F∆*º!nPRIV g  # !SPSEL g  # !FPCA g  # !_reserved0 g  #   Sœb kw g   PCONTROL_Type º’*¶ÑÚ& ISER È# âg   RESERVED0 ˛# £& ICER #Äªg   RSERVED1 0#†’& ISPR L#ÄÌg   RESERVED2 b#†à& ICPR #Ä†g   RESERVED3 ï#†ª& IABR ≤#Ä”g  7 RESERVED4 »#†Ô,Ô IP Â#ÄÜg  É RESERVED5 ˙#STIR &#Ä tg  tH  PNVIC_Type ‰Ò*˙
åCPUID Ä# ICSR &#VTOR &#AIRCR &#SCR &#CCR &#ö	, SHP ë#SHCSR &#$CFSR &#(HFSR &#,DFSR &#0MMFAR &#4BFAR &#8AFSR &#<Ñ
Ä PFR ˚#@DFR Ä#HADR Ä#LÆ
Ä MMFR %#P√
Ä ISAR :#`⁄
g   RESERVED0 O#tCPACR &#à g  tzPSCB_Type Dô*œ§g    RESERVED0 ô# ICTR Ä#ACTLR &# PSCnSCB_Type ï‡*òCTRL &# LOAD &#VAL &#CALIB Ä# PSysTick_Type „áS…u8 ,u16 Iu32 & tW  *ñÄ › PORT T# ıg  ﬂ RESERVED0 i#ÄTER &#Äûg   RESERVED1 ì#ÑTPR &#¿«g   RESERVED2 º#ƒTCR &#Äg   RESERVED3 Â#ÑIWR &#¯IRR Ä#¸IMCR &#Ä≤g  * RESERVED4 '#ÑLAR &#∞LSR Ä#¥Ág   RESERVED5 \#∏PID4 Ä#–PID5 Ä#‘PID6 Ä#ÿPID7 Ä#‹PID0 Ä#‡PID1 Ä#‰PID2 Ä#ËPID3 Ä#ÏCID0 Ä#CID1 Ä#ÙCID2 Ä#¯CID3 Ä#¸ t-PITM_Type O’*ü\CTRL &# CYCCNT &#CPICNT &#EXCCNT &#SLEEPCNT &#LSUCNT &#FOLDCNT &#PCSR Ä#COMP0 &# MASK0 &#$FUNCTION0 &#(‘g    RESERVED0 …#,COMP1 &#0MASK1 &#4FUNCTION1 &#8õg    RESERVED1 	#<COMP2 &#@MASK2 &#DFUNCTION2 &#H‚g    RESERVED2 W	#LCOMP3 &#PMASK3 &#TFUNCTION3 &#X PDWT_Type +±*˙–SSPSR &# CSPSR &#⁄g   RESERVED0 œ	#ACPR &#Çg  6 RESERVED1 ˜	#SPPR &#¨g  Ç RESERVED2  
#ÙFFSR Ä#ÄFFCR &#ÑFSCR Ä#àÒg  ˆ RESERVED3 e
#åTRIGGER Ä#ËFIFO0 Ä#ÏITATBCTR2 Ä#æg    RESERVED4 ≥
#ÙITATBCTR0 Ä#¯FIFO1 Ä#¸ITCTRL &#Ääg  & RESERVED5 ˇ
#ÑCLAIMSET &#†CLAIMCLR &#§…g   RESERVED7 >#®DEVID Ä#»DEVTYPE Ä#Ã PTPI_Type ∞	√*•,TYPE Ä# CTRL &#RNR &#RBAR &#RASR &#RBAR_A1 &#RASR_A1 &#RBAR_A2 &#RASR_A2 &# RBAR_A3 &#$RASR_A3 &#( PMPU_Type ã–*ô≈g    RESERVED0 :# FPCCR &#FPCAR &#FPDSCR &#MVFR0 Ä#MVFR1 Ä# PFPU_Type 6®	*„DHCSR &# DCRSR &#DCRDR &#DEMCR &# PCoreDebug_Type ™è
t*  qITM_RxBuffer ˙<≠NVIC_SetPriorityGrouping  $g  PriorityGroup \reg_value g  \PriorityGroupTmp g   ;ß¡NVIC_GetPriorityGrouping  g  a__result g   < ÕNVIC_EnableIRQ  $Ÿ  IRQn  <Ó⁄NVIC_DisableIRQ  $Ÿ  IRQn  ;™ÍNVIC_GetPendingIRQ  g  $Ÿ  IRQn a__result g   <—ˆNVIC_SetPendingIRQ  $Ÿ  IRQn  <˙ÇNVIC_ClearPendingIRQ  $Ÿ  IRQn  ;≤ëNVIC_GetActive  g  $Ÿ  IRQn a__result g   <Ê†NVIC_SetPriority  $Ÿ  IRQn $g  priority  ;†¥NVIC_GetPriority  g  $Ÿ  IRQn a__result g   ;’ NVIC_EncodePriority  g  $g  PriorityGroup $g  PreemptPriority $g  SubPriority a__result g  \PriorityGroupTmp g  \PreemptPriorityBits g  \SubPriorityBits g   <Ç!ÊNVIC_DecodePriority  $g  Priority $g  PriorityGroup $ÇpPreemptPriority $ÇpSubPriority \PriorityGroupTmp g  \PreemptPriorityBits g  \SubPriorityBits g   "g  <¢!¯NVIC_SystemReset   ;€!üSysTick_Config  g  $g  ticks a__result g   ;è"«ITM_SendChar  g  $g  ch a__result g   ;∆"⁄ITM_ReceiveChar  *  a__result *  \ch *   ;Ú"ÌITM_CheckChar  *  a__result *             t     ITM_RxBuffer         ~      Ä   Å     SYSTEM_NRF52_H  &  ò    å            ..\..\..\..\..\..\components\toolchain\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  system_nrf52.h   stdint.h            
..\..\..\..\..\..\components\toolchain\system_nrf52.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         qSystemCoreClock g     "          Ò   SystemCoreClock          É   Ñ   Ö    8NRF52_H  Ç__CM4_REV 0x0001 É__MPU_PRESENT 1 Ñ__NVIC_PRIO_BITS 3 Ö__Vendor_SysTickConfig 0 Ü__FPU_PRESENT 1 âäóNRF_FICR_BASE 0x10000000UL òNRF_UICR_BASE 0x10001000UL ôNRF_BPROT_BASE 0x40000000UL öNRF_POWER_BASE 0x40000000UL õNRF_CLOCK_BASE 0x40000000UL úNRF_RADIO_BASE 0x40001000UL ùNRF_UARTE0_BASE 0x40002000UL ûNRF_UART0_BASE 0x40002000UL üNRF_SPIM0_BASE 0x40003000UL †NRF_SPIS0_BASE 0x40003000UL °NRF_TWIM0_BASE 0x40003000UL ¢NRF_TWIS0_BASE 0x40003000UL £NRF_SPI0_BASE 0x40003000UL §NRF_TWI0_BASE 0x40003000UL •NRF_SPIM1_BASE 0x40004000UL ¶NRF_SPIS1_BASE 0x40004000UL ßNRF_TWIM1_BASE 0x40004000UL ®NRF_TWIS1_BASE 0x40004000UL ©NRF_SPI1_BASE 0x40004000UL ™NRF_TWI1_BASE 0x40004000UL ´NRF_NFCT_BASE 0x40005000UL ¨NRF_GPIOTE_BASE 0x40006000UL ≠NRF_SAADC_BASE 0x40007000UL ÆNRF_TIMER0_BASE 0x40008000UL ØNRF_TIMER1_BASE 0x40009000UL ∞NRF_TIMER2_BASE 0x4000A000UL ±NRF_RTC0_BASE 0x4000B000UL ≤NRF_TEMP_BASE 0x4000C000UL ≥NRF_RNG_BASE 0x4000D000UL ¥NRF_ECB_BASE 0x4000E000UL µNRF_CCM_BASE 0x4000F000UL ∂NRF_AAR_BASE 0x4000F000UL ∑NRF_WDT_BASE 0x40010000UL ∏NRF_RTC1_BASE 0x40011000UL πNRF_QDEC_BASE 0x40012000UL ∫NRF_COMP_BASE 0x40013000UL ªNRF_LPCOMP_BASE 0x40013000UL ºNRF_SWI0_BASE 0x40014000UL ΩNRF_EGU0_BASE 0x40014000UL æNRF_SWI1_BASE 0x40015000UL øNRF_EGU1_BASE 0x40015000UL ¿NRF_SWI2_BASE 0x40016000UL ¡NRF_EGU2_BASE 0x40016000UL ¬NRF_SWI3_BASE 0x40017000UL √NRF_EGU3_BASE 0x40017000UL ƒNRF_SWI4_BASE 0x40018000UL ≈NRF_EGU4_BASE 0x40018000UL ∆NRF_SWI5_BASE 0x40019000UL «NRF_EGU5_BASE 0x40019000UL »NRF_TIMER3_BASE 0x4001A000UL …NRF_TIMER4_BASE 0x4001B000UL  NRF_PWM0_BASE 0x4001C000UL ÀNRF_PDM_BASE 0x4001D000UL ÃNRF_NVMC_BASE 0x4001E000UL ÕNRF_PPI_BASE 0x4001F000UL ŒNRF_MWU_BASE 0x40020000UL œNRF_PWM1_BASE 0x40021000UL –NRF_PWM2_BASE 0x40022000UL —NRF_SPIM2_BASE 0x40023000UL “NRF_SPIS2_BASE 0x40023000UL ”NRF_SPI2_BASE 0x40023000UL ‘NRF_RTC2_BASE 0x40024000UL ’NRF_I2S_BASE 0x40025000UL ÷NRF_FPU_BASE 0x40026000UL ◊NRF_P0_BASE 0x50000000UL ﬁNRF_FICR ((NRF_FICR_Type *) NRF_FICR_BASE) ﬂNRF_UICR ((NRF_UICR_Type *) NRF_UICR_BASE) ‡NRF_BPROT ((NRF_BPROT_Type *) NRF_BPROT_BASE) ·NRF_POWER ((NRF_POWER_Type *) NRF_POWER_BASE) ‚NRF_CLOCK ((NRF_CLOCK_Type *) NRF_CLOCK_BASE) „NRF_RADIO ((NRF_RADIO_Type *) NRF_RADIO_BASE) ‰NRF_UARTE0 ((NRF_UARTE_Type *) NRF_UARTE0_BASE) ÂNRF_UART0 ((NRF_UART_Type *) NRF_UART0_BASE) ÊNRF_SPIM0 ((NRF_SPIM_Type *) NRF_SPIM0_BASE) ÁNRF_SPIS0 ((NRF_SPIS_Type *) NRF_SPIS0_BASE) ËNRF_TWIM0 ((NRF_TWIM_Type *) NRF_TWIM0_BASE) ÈNRF_TWIS0 ((NRF_TWIS_Type *) NRF_TWIS0_BASE) ÍNRF_SPI0 ((NRF_SPI_Type *) NRF_SPI0_BASE) ÎNRF_TWI0 ((NRF_TWI_Type *) NRF_TWI0_BASE) ÏNRF_SPIM1 ((NRF_SPIM_Type *) NRF_SPIM1_BASE) ÌNRF_SPIS1 ((NRF_SPIS_Type *) NRF_SPIS1_BASE) ÓNRF_TWIM1 ((NRF_TWIM_Type *) NRF_TWIM1_BASE) ÔNRF_TWIS1 ((NRF_TWIS_Type *) NRF_TWIS1_BASE) NRF_SPI1 ((NRF_SPI_Type *) NRF_SPI1_BASE) ÒNRF_TWI1 ((NRF_TWI_Type *) NRF_TWI1_BASE) ÚNRF_NFCT ((NRF_NFCT_Type *) NRF_NFCT_BASE) ÛNRF_GPIOTE ((NRF_GPIOTE_Type *) NRF_GPIOTE_BASE) ÙNRF_SAADC ((NRF_SAADC_Type *) NRF_SAADC_BASE) ıNRF_TIMER0 ((NRF_TIMER_Type *) NRF_TIMER0_BASE) ˆNRF_TIMER1 ((NRF_TIMER_Type *) NRF_TIMER1_BASE) ˜NRF_TIMER2 ((NRF_TIMER_Type *) NRF_TIMER2_BASE) ¯NRF_RTC0 ((NRF_RTC_Type *) NRF_RTC0_BASE) ˘NRF_TEMP ((NRF_TEMP_Type *) NRF_TEMP_BASE) ˙NRF_RNG ((NRF_RNG_Type *) NRF_RNG_BASE) ˚NRF_ECB ((NRF_ECB_Type *) NRF_ECB_BASE) ¸NRF_CCM ((NRF_CCM_Type *) NRF_CCM_BASE) ˝NRF_AAR ((NRF_AAR_Type *) NRF_AAR_BASE) ˛NRF_WDT ((NRF_WDT_Type *) NRF_WDT_BASE) ˇNRF_RTC1 ((NRF_RTC_Type *) NRF_RTC1_BASE) ÄNRF_QDEC ((NRF_QDEC_Type *) NRF_QDEC_BASE) ÅNRF_COMP ((NRF_COMP_Type *) NRF_COMP_BASE) ÇNRF_LPCOMP ((NRF_LPCOMP_Type *) NRF_LPCOMP_BASE) ÉNRF_SWI0 ((NRF_SWI_Type *) NRF_SWI0_BASE) ÑNRF_EGU0 ((NRF_EGU_Type *) NRF_EGU0_BASE) ÖNRF_SWI1 ((NRF_SWI_Type *) NRF_SWI1_BASE) ÜNRF_EGU1 ((NRF_EGU_Type *) NRF_EGU1_BASE) áNRF_SWI2 ((NRF_SWI_Type *) NRF_SWI2_BASE) àNRF_EGU2 ((NRF_EGU_Type *) NRF_EGU2_BASE) âNRF_SWI3 ((NRF_SWI_Type *) NRF_SWI3_BASE) äNRF_EGU3 ((NRF_EGU_Type *) NRF_EGU3_BASE) ãNRF_SWI4 ((NRF_SWI_Type *) NRF_SWI4_BASE) åNRF_EGU4 ((NRF_EGU_Type *) NRF_EGU4_BASE) çNRF_SWI5 ((NRF_SWI_Type *) NRF_SWI5_BASE) éNRF_EGU5 ((NRF_EGU_Type *) NRF_EGU5_BASE) èNRF_TIMER3 ((NRF_TIMER_Type *) NRF_TIMER3_BASE) êNRF_TIMER4 ((NRF_TIMER_Type *) NRF_TIMER4_BASE) ëNRF_PWM0 ((NRF_PWM_Type *) NRF_PWM0_BASE) íNRF_PDM ((NRF_PDM_Type *) NRF_PDM_BASE) ìNRF_NVMC ((NRF_NVMC_Type *) NRF_NVMC_BASE) îNRF_PPI ((NRF_PPI_Type *) NRF_PPI_BASE) ïNRF_MWU ((NRF_MWU_Type *) NRF_MWU_BASE) ñNRF_PWM1 ((NRF_PWM_Type *) NRF_PWM1_BASE) óNRF_PWM2 ((NRF_PWM_Type *) NRF_PWM2_BASE) òNRF_SPIM2 ((NRF_SPIM_Type *) NRF_SPIM2_BASE) ôNRF_SPIS2 ((NRF_SPIS_Type *) NRF_SPIS2_BASE) öNRF_SPI2 ((NRF_SPI_Type *) NRF_SPI2_BASE) õNRF_RTC2 ((NRF_RTC_Type *) NRF_RTC2_BASE) úNRF_I2S ((NRF_I2S_Type *) NRF_I2S_BASE) ùNRF_FPU ((NRF_FPU_Type *) NRF_FPU_BASE) ûNRF_P0 ((NRF_GPIO_Type *) NRF_P0_BASE)  ¿    ∑            ..\..\..\..\..\..\components\device\ F:\Program Files\Keil_v5\ARM\CMSIS\Include\ ..\..\..\..\..\..\components\toolchain\  nrf52.h   core_cm4.h   system_nrf52.h     ]       
..\..\..\..\..\..\components\device\nrf52.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         ŸReset_IRQn qNonMaskableInt_IRQn rHardFault_IRQn sMemoryManagement_IRQn tBusFault_IRQn uUsageFault_IRQn vSVCall_IRQn {DebugMonitor_IRQn |PendSV_IRQn ~SysTick_IRQn POWER_CLOCK_IRQn  RADIO_IRQn UARTE0_UART0_IRQn SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn NFCT_IRQn GPIOTE_IRQn SAADC_IRQn TIMER0_IRQn TIMER1_IRQn 	TIMER2_IRQn 
RTC0_IRQn TEMP_IRQn RNG_IRQn ECB_IRQn CCM_AAR_IRQn WDT_IRQn RTC1_IRQn QDEC_IRQn COMP_LPCOMP_IRQn SWI0_EGU0_IRQn SWI1_EGU1_IRQn SWI2_EGU2_IRQn SWI3_EGU3_IRQn SWI4_EGU4_IRQn SWI5_EGU5_IRQn TIMER3_IRQn TIMER4_IRQn PWM0_IRQn PDM_IRQn MWU_IRQn  PWM1_IRQn !PWM2_IRQn "SPIM2_SPIS2_SPI2_IRQn #RTC2_IRQn $I2S_IRQn %FPU_IRQn & PIRQn_Type Á u*… PART O# VARIANT O#PACKAGE O#RAM O#FLASH O#πS UNUSED0 0# g  tItg  PFICR_INFO_Type ÍØ*ü
DA0 O# A1 O#A2 O#A3 O#A4 O#A5 O#B0 O#B1 O#B2 O# B3 O#$B4 O#(B5 O#,T0 O#0T1 O#4T2 O#8T3 O#<T4 O#@ PFICR_TEMP_Type p√*ÉTAGHEADER0 O# TAGHEADER1 O#TAGHEADER2 O#TAGHEADER3 O# PFICR_NFC_Type 6Œ*‹POWER S# POWERSET S#POWERCLR S#RESERVED0 O# PPOWER_RAM_Type ô’*§RTS S# TXD S#CTS S#RXD S# PUARTE_PSEL_Type Û‹*ËPTR S# MAXCNT S#AMOUNT O# PUARTE_RXD_Type <‚*´PTR S# MAXCNT S#AMOUNT O# PUARTE_TXD_Type Ë*ÍSCK S# MOSI S#MISO S# PSPIM_PSEL_Type ¬Ó*πPTR S# MAXCNT S#AMOUNT O#LIST S# PSPIM_RXD_Type ı*áPTR S# MAXCNT S#AMOUNT O#LIST S# PSPIM_TXD_Type O¸*–SCK S# MISO S#MOSI S#CSN S# PSPIS_PSEL_Type ùÉ*ìPTR S# MAXCNT S#AMOUNT O# PSPIS_RXD_Type Áâ*’PTR S# MAXCNT S#AMOUNT O# PSPIS_TXD_Type )è*ÜSCL S# SDA S# PTWIM_PSEL_Type kî*’PTR S# MAXCNT S#AMOUNT O#LIST S# PTWIM_RXD_Type ùõ*£PTR S# MAXCNT S#AMOUNT O#LIST S# PTWIM_TXD_Type Î¢*‘SCL S# SDA S# PTWIS_PSEL_Type 9	ß*óPTR S# MAXCNT S#AMOUNT O# PTWIS_RXD_Type k	≠*ŸPTR S# MAXCNT S#AMOUNT O# PTWIS_TXD_Type ≠	≥*óSCK S# MOSI S#MISO S# PSPI_PSEL_Type Ô	π*ºRX S#  PNFCT_FRAMESTATUS_Type -
Ω*ÄFRAMECONFIG S# AMOUNT S# PNFCT_TXD_Type Z
¬*ºFRAMECONFIG S# AMOUNT O# PNFCT_RXD_Type ñ
«*ÛLIMITH S# LIMITL S# PSAADC_EVENTS_CH_Type “
Ã* PSELP S# PSELN S#CONFIG S#LIMIT S# PSAADC_CH_Type ‘*åPTR S# MAXCNT S#AMOUNT O# PSAADC_RESULT_Type `⁄*»LED S# A S#B S# PQDEC_PSEL_Type ¶‡*≥ PTR S# CNT S#REFRESH S#ENDDELAY S#°O RESERVED1 # PPWM_SEQ_Type ﬂÎ*·’S OUT L#  PPWM_PSEL_Type H*íCLK S# DIN S# PPDM_PSEL_Type wı*∆PTR S# MAXCNT S# PPDM_SAMPLE_Type ®˙*¯EN S# DIS S# PPPI_TASKS_CHG_Type ﬁˇ*ÆEEP S# TEP S# PPPI_CH_Type Ñ*“TEP S#  PPPI_FORK_Type Bà*ÅWA S# RA S# PMWU_EVENTS_REGION_Type hç*πWA S# RA S# PMWU_EVENTS_PREGION_Type †ì*ÄSUBSTATWA S# SUBSTATRA S# PMWU_PERREGION_Type Ÿú*“START S# END S#¿O RESERVED2 7# PMWU_REGION_Type ¢*§START O# END O#SUBS S#RESERVED3 O# PMWU_PREGION_Type j©*»(MODE S# RXEN S#TXEN S#MCKEN S#MCKFREQ S#RATIO S#SWIDTH S#ALIGN S#FORMAT S# CHANNELS S#$ PI2S_CONFIG_Type Ω∂*PTR S#  PI2S_RXD_Type `∫*ïPTR S#  PI2S_TXD_Type Öæ*ΩMAXCNT S#  PI2S_RXTXD_Type ™¬*î MCK S# SCK S#LRCK S#SDIN S#SDOUT S# PI2S_PSEL_Type ‘ *é#‡∏ O RESERVED0 /# CODEPAGESIZE O#CODESIZE O#ˆ O RESERVED1 m#ê!O DEVICEID á#`©!O RESERVED2 †#h√!O ER ∫#Ä◊!O IR Œ#êDEVICEADDRTYPE O#†Ç"O DEVICEADDR ˘#§û"O RESERVED3 #¨INFO Y#Ä«"O∏ RESERVED4 =#†TEMP #ÑÔ"O RESERVED5 f#»NFC É#– PNRF_FICR_Type *Á*ï%êUNUSED0 S# UNUSED1 S#UNUSED2 S#RESERVED0 O#UNUSED3 S#ˇ#S NRFFW ˆ#ï$S NRFHW #P´$S CUSTOMER "#Ä≈$O? RESERVED1 <#Ä‡$S PSELRESET W#ÄAPPROTECT S#àNFCPINS S#å PNRF_UICR_Type §Ç*≥&ò∫%Oˇ RESERVED0 ∞# CONFIG0 S#ÄCONFIG1 S#ÑDISABLEINDEBUG S#àUNUSED0 S#åCONFIG2 S#êCONFIG3 S#î PNRF_BPROT_Type ´ñ*’+Äÿ&O RESERVED0 O# TASKS_CONSTLAT S#xTASKS_LOWPWR S#|ú'O! RESERVED1 ì#ÄEVENTS_POFWARN S#àŒ'O RESERVED2 ≈#åEVENTS_SLEEPENTER S#îEVENTS_SLEEPEXIT S#òú(Oy RESERVED3 #úINTENSET S#ÑINTENCLR S#àŸ(O< RESERVED4 P#åRESETREAS S#ÄÜ)O RESERVED5 }#ÑRAMSTATUS O#®≥)O4 RESERVED6 ™#¨SYSTEMOFF S#Ä
‡)O RESERVED7 ◊#Ñ
POFCON S#ê
ä*O RESERVED8 #î
GPREGRET S#ú
GPREGRET2 S#†
RAMON S#§
÷*O
 RESERVED9 M#®
RAMONB S#‘
Ä+O RESERVED10 w#ÿ
DCDCEN S#¯
¨+O‡ RESERVED11 ¢#¸
»+‹ RAM ø#Ä PNRF_POWER_Type J¬*ﬁ0‡
TASKS_HFCLKSTART S# TASKS_HFCLKSTOP S#TASKS_LFCLKSTART S#TASKS_LFCLKSTOP S#TASKS_CAL S#TASKS_CTSTART S#TASKS_CTSTOP S#í-O8 RESERVED0 â#EVENTS_HFCLKSTARTED S#ÄEVENTS_LFCLKSTARTED S#ÑRESERVED1 O#àEVENTS_DONE S#åEVENTS_CTTO S#êû.O{ RESERVED2 #îINTENSET S#ÑINTENCLR S#à€.O> RESERVED3 R#åHFCLKRUN O#àHFCLKSTAT O#åRESERVED4 O#êLFCLKRUN O#îLFCLKSTAT O#òLFCLKSRCCOPY O#ú„/O= RESERVED5 ⁄#†LFCLKSRC S#ò
è0O RESERVED6 #ú
CTIV S#∏
∑0O RESERVED7 .#º
TRACECONFIG S#‹
 PNRF_CLOCK_Type ÏÏ*˛:Ä TASKS_TXEN S# TASKS_RXEN S#TASKS_START S#TASKS_STOP S#TASKS_DISABLE S#TASKS_RSSISTART S#TASKS_RSSISTOP S#TASKS_BCSTART S#TASKS_BCSTOP S# ∑2O6 RESERVED0 .#$EVENTS_READY S#ÄEVENTS_ADDRESS S#ÑEVENTS_PAYLOAD S#àEVENTS_END S#åEVENTS_DISABLED S#êEVENTS_DEVMATCH S#îEVENTS_DEVMISS S#òEVENTS_RSSIEND S#úÖ4O RESERVED1 ¸#†EVENTS_BCMATCH S#®RESERVED2 O#¨EVENTS_CRCOK S#∞EVENTS_CRCERROR S#¥ˆ4O1 RESERVED3 m#∏SHORTS S#Ä†5O? RESERVED4 ó#ÑINTENSET S#ÑINTENCLR S#à›5O< RESERVED5 ‘#åCRCSTATUS O#ÄRESERVED6 O#ÑRXMATCH O#àRXCRC O#åDAI O#ê∆6O; RESERVED7 =#îPACKETPTR S#Ñ
FREQUENCY S#à
TXPOWER S#å
MODE S#ê
PCNF0 S#î
PCNF1 S#ò
BASE0 S#ú
BASE1 S#†
PREFIX0 S#§
PREFIX1 S#®
TXADDRESS S#¨
RXADDRESSES S#∞
CRCCNF S#¥
CRCPOLY S#∏
CRCINIT S#º
UNUSED0 S#¿
TIFS S#ƒ
RSSISAMPLE O#»
RESERVED8 O#Ã
STATE O#–
DATAWHITEIV S#‘
≥9O RESERVED9 ™#ÿ
BCC S#‡
⁄9O& RESERVED10 —#‰
ˆ9S DAB Ì#Äã:S DAP #†DACNF S#¿Æ:O RESERVED11 %#ƒMODECNF0 S#–‹:OÈ RESERVED12 R#‘POWER S#¸ PNRF_RADIO_Type uº*ûB
TASKS_STARTRX S# TASKS_STOPRX S#TASKS_STARTTX S#TASKS_STOPTX S#ı;O RESERVED0 Ï#TASKS_FLUSHRX S#,§<O3 RESERVED1 #0EVENTS_CTS S#ÄEVENTS_NCTS S#ÑEVENTS_RXDRDY S#àRESERVED2 O#åEVENTS_ENDRX S#ê¢=O RESERVED3 ô#îEVENTS_TXDRDY S#úEVENTS_ENDTX S#†EVENTS_ERROR S#§˝=O RESERVED4 Ù#®EVENTS_RXTO S#ƒRESERVED5 O#»EVENTS_RXSTARTED S#ÃEVENTS_TXSTARTED S#–RESERVED6 O#‘EVENTS_TXSTOPPED S#ÿõ?O( RESERVED7 í#‹SHORTS S#Ä≈?O> RESERVED8 º#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#àê@O\ RESERVED9  #åERRORSRC S#Ä	º@O RESERVED10 3 #Ñ	ENABLE S#Ä
RESERVED11 O#Ñ
PSEL $#à
áAO RESERVED12 ~ #ò
BAUDRATE S#§
¥AO RESERVED13 ´ #®
RXD h#¥
RESERVED14 O#¿
TXD ´#ƒ
˚AO RESERVED15 Ú #–
CONFIG S#Ï
 PNRF_UARTE_Type ïı*êH
TASKS_STARTRX S# TASKS_STOPRX S#TASKS_STARTTX S#TASKS_STOPTX S#ïCO RESERVED0 å!#TASKS_SUSPEND S#ƒCO7 RESERVED1 ª!# EVENTS_CTS S#ÄEVENTS_NCTS S#ÑEVENTS_RXDRDY S#àõDO RESERVED2 "#åEVENTS_TXDRDY S#úRESERVED3 O#†EVENTS_ERROR S#§ÛDO RESERVED4 j"#®EVENTS_RXTO S#ƒ¢EO- RESERVED5 ô"#»SHORTS S#ÄÃEO? RESERVED6 √"#ÑINTENSET S#ÑINTENCLR S#àâFO\ RESERVED7  ##åERRORSRC S#Ä	µFO RESERVED8 ,##Ñ	ENABLE S#Ä
RESERVED9 O#Ñ
PSELRTS S#à
PSELTXD S#å
PSELCTS S#ê
PSELRXD S#î
RXD O#ò
TXD S#ú
RESERVED10 O#†
BAUDRATE S#§
ÌGO RESERVED11 ‰##®
CONFIG S#Ï
 PNRF_UART_Type 5!¶*ŒMƒ¥HO RESERVED0 +$# TASKS_START S#TASKS_STOP S#RESERVED1 O#TASKS_SUSPEND S#TASKS_RESUME S# ≠IO7 RESERVED2 §$#$EVENTS_STOPPED S#ÑﬁIO RESERVED3 ’$#àEVENTS_ENDRX S#êRESERVED4 O#îEVENTS_END S#òRESERVED5 O#úEVENTS_ENDTX S#†⁄JO	 RESERVED6 Q%#§EVENTS_STARTED S#ÃåKO+ RESERVED7 É%#–SHORTS S#Ä∂KO? RESERVED8 ≠%#ÑINTENSET S#ÑINTENCLR S#àÛKO| RESERVED9 Í%#åENABLE S#Ä
RESERVED10 O#Ñ
PSEL Í#à
ΩLO RESERVED11 4&#î
FREQUENCY S#§
ÎLO RESERVED12 b&#®
RXD 9#¥
TXD á#ƒ
CONFIG S#‘
ÆMO RESERVED13 •&#ÿ
ORC S#¿ PNRF_SPIM_Type &$’*ÛRƒÚMO RESERVED0 È&# TASKS_ACQUIRE S#$TASKS_RELEASE S#(∂NO5 RESERVED1 -'#,EVENTS_END S#Ñ„NO RESERVED2 Z'#àEVENTS_ENDRX S#êìOO RESERVED3 ä'#îEVENTS_ACQUIRED S#®∆OO4 RESERVED4 Ω'#¨SHORTS S#ÄOO? RESERVED5 Á'#ÑINTENSET S#ÑINTENCLR S#à≠PO< RESERVED6 $(#åSEMSTAT O#ÄÿPO RESERVED7 O(#ÑSTATUS S#¿ÇQO. RESERVED8 y(#ƒENABLE S#Ä
RESERVED9 O#Ñ
PSEL –#à
ÀQO RESERVED10 ¬(#ò
RXD #¥
RESERVED11 O#¿
TXD U#ƒ
RESERVED12 O#–
CONFIG S#‘
RESERVED13 O#ÿ
DEF S#‹
”RO RESERVED14 J)#‡
ORC S#¿ PNRF_SPIS_Type ‰&É*∏YåTASKS_STARTRX S# RESERVED0 O#TASKS_STARTTX S#“SO RESERVED1 …)#TASKS_STOP S#RESERVED2 O#TASKS_SUSPEND S#TASKS_RESUME S# ∏TO7 RESERVED3 /*#$EVENTS_STOPPED S#ÑÈTO RESERVED4 `*#àEVENTS_ERROR S#§ôUO RESERVED5 ê*#®EVENTS_SUSPENDED S#»EVENTS_RXSTARTED S#ÃEVENTS_TXSTARTED S#–ˇUO RESERVED6 ˆ*#‘EVENTS_LASTRX S#‹EVENTS_LASTTX S#‡∆VO& RESERVED7 =+#‰SHORTS S#ÄVO> RESERVED8 g+#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#àªWOm RESERVED9 ≤+#åERRORSRC S#ƒ	ÁWO RESERVED10 ﬁ+#»	ENABLE S#Ä
RESERVED11 O#Ñ
PSEL Ü#à
≤XO RESERVED12 ),#ê
FREQUENCY S#§
‡XO RESERVED13 W,#®
RXD ’#¥
TXD #	#ƒ
îYO RESERVED14 ã,#‘
ADDRESS S#à PNRF_TWIM_Type â)∏*¥`ƒ‹YO RESERVED0 ”,# TASKS_STOP S#RESERVED1 O#TASKS_SUSPEND S#TASKS_RESUME S# ¬ZO RESERVED2 9-#$TASKS_PREPARERX S#0TASKS_PREPARETX S#4ä[O2 RESERVED3 Å-#8EVENTS_STOPPED S#Ñª[O RESERVED4 ≤-#àEVENTS_ERROR S#§Î[O RESERVED5 ‚-#®EVENTS_RXSTARTED S#ÃEVENTS_TXSTARTED S#–∏\O RESERVED6 /.#‘EVENTS_WRITE S#‰EVENTS_READ S#Ë¸\O$ RESERVED7 s.#ÏSHORTS S#Ä¶]O> RESERVED8 ù.#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#àÒ]Op RESERVED9 Ë.#åERRORSRC S#–	MATCH O#‘	´^O	 RESERVED10 "/#ÿ	ENABLE S#Ä
RESERVED11 O#Ñ
PSEL T	#à
ˆ^O RESERVED12 m/#ê
RXD ó	#¥
RESERVED13 O#¿
TXD Ÿ	#ƒ
Ω_O RESERVED14 ¥/#–
Ÿ_S ADDRESS –/#àRESERVED15 O#êCONFIG S#îî`O	 RESERVED16 0#òORC S#¿ PNRF_TWIS_Type Œ,Ô*˝bÿ
ÿ`OA RESERVED0 O0# EVENTS_READY S#àáaO} RESERVED1 ~0#åINTENSET S#ÑINTENCLR S#àƒaO| RESERVED2 ª0#åENABLE S#Ä
RESERVED3 O#Ñ
PSEL 
#à
RESERVED4 O#î
RXD O#ò
TXD S#ú
RESERVED5 O#†
FREQUENCY S#§
€bO
 RESERVED6 R1#®
CONFIG S#‘
 PNRF_SPI_Type J0å*≥iåTASKS_STARTRX S# RESERVED0 O#TASKS_STARTTX S#€cO RESERVED1 “1#TASKS_STOP S#RESERVED2 O#TASKS_SUSPEND S#TASKS_RESUME S# ¡dO7 RESERVED3 82#$EVENTS_STOPPED S#ÑEVENTS_RXDREADY S#àäeO RESERVED4 Å2#åEVENTS_TXDSENT S#úRESERVED5 O#†EVENTS_ERROR S#§„eO RESERVED6 ⁄2#®EVENTS_BB S#∏êfO RESERVED7 3#ºEVENTS_SUSPENDED S#»ƒfO, RESERVED8 ;3#ÃSHORTS S#ÄÓfO? RESERVED9 e3#ÑINTENSET S#ÑINTENCLR S#à´gOm RESERVED10 ¢3#åERRORSRC S#ƒ	ÿgO RESERVED11 œ3#»	ENABLE S#Ä
RESERVED12 O#Ñ
PSELSCL S#à
PSELSDA S#å
∂hO RESERVED13 -4#ê
RXD O#ò
TXD S#ú
RESERVED14 O#†
FREQUENCY S#§
èiO RESERVED15 Ü4#®
ADDRESS S#à PNRF_TWI_Type í1¿*¿s®TASKS_ACTIVATE S# TASKS_DISABLE S#TASKS_SENSE S#TASKS_STARTTX S#©jO RESERVED0  5#TASKS_ENABLERXDATA S#RESERVED1 O# TASKS_GOIDLE S#$TASKS_GOSLEEP S#(ókO4 RESERVED2 é5#,EVENTS_READY S#ÄEVENTS_FIELDDETECTED S#ÑEVENTS_FIELDLOST S#àEVENTS_TXFRAMESTART S#åEVENTS_TXFRAMEEND S#êEVENTS_RXFRAMESTART S#îEVENTS_RXFRAMEEND S#òEVENTS_ERROR S#ú˝lO RESERVED3 t6#†EVENTS_RXERROR S#®EVENTS_ENDRX S#¨EVENTS_ENDTX S#∞RESERVED4 O#¥EVENTS_AUTOCOLRESSTARTED S#∏ånO RESERVED5 7#ºEVENTS_COLLISION S#»EVENTS_SELECTED S#ÃEVENTS_STARTED S#–ÔnO* RESERVED6 f7#‘SHORTS S#ÄôoO> RESERVED7 ê7#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#à‰oO= RESERVED8 €7#åERRORSTATUS S#ÑRESERVED9 O#àFRAMESTATUS <
#åπpO RESERVED10 08#êCURRENTLOADCTRL O#∞ÌpO RESERVED11 d8#¥FIELDPRESENT O#ºûqO0 RESERVED12 ï8#¿FRAMEDELAYMIN S#Ñ
FRAMEDELAYMAX S#à
FRAMEDELAYMODE S#å
PACKETPTR S#ê
MAXLEN S#î
TXD Ä
#ò
RXD º
#†
∂rO RESERVED13 -9#®
NFCID1_LAST S#êNFCID1_2ND_LAST S#îNFCID1_3RD_LAST S#òRESERVED14 O#úSENSRES S#†SELRES S#§ PNRF_NFCT_Type »4å	*¥v∞
‰sS TASKS_OUT €9# ˛sO RESERVED0 ı9# òtS TASKS_SET :#0≤tO RESERVED1 ):#PÃtS TASKS_CLR C:#`ÊtO RESERVED2 ]:#ÄÅuS EVENTS_IN x:#ÄúuO RESERVED3 ì:#†EVENTS_PORT S#¸ÀuO` RESERVED4 ¬:#ÄINTENSET S#ÑINTENCLR S#àâvOÄ RESERVED5 ˇ:#å§vS CONFIG ;#ê
 PNRF_GPIOTE_Type ÷9≠	*µ{∏TASKS_START S# TASKS_SAMPLE S#TASKS_STOP S#TASKS_CALIBRATEOFFSET S#∞wO; RESERVED0 ß;#EVENTS_STARTED S#ÄEVENTS_END S#ÑEVENTS_DONE S#àEVENTS_RESULTDONE S#åEVENTS_CALIBRATEDONE S#êEVENTS_STOPPED S#î÷xÛ
 EVENTS_CH M<#òÒxOi RESERVED1 h<#ÿINTEN S#ÄINTENSET S#ÑINTENCLR S#àºyO< RESERVED2 ≥<#åSTATUS O#ÄÊyO> RESERVED3 ›<#ÑENABLE S#Ä
êzO RESERVED4 =#Ñ
´zJ CH "=#ê
øzO RESERVED5 6=#êRESOLUTION S#OVERSAMPLE S#ÙSAMPLERATE S#¯ì{O RESERVED6 ä=#¸RESULT å#¨ PNRF_SAADC_Type L;⁄	*óÿ
TASKS_START S# TASKS_STOP S#TASKS_COUNT S#TASKS_CLEAR S#TASKS_SHUTDOWN S#ª|O
 RESERVED0 2>#’|S TASKS_CAPTURE L>#@Û|O9 RESERVED1 j>#Xç}S EVENTS_COMPARE Ñ>#¿≠}O) RESERVED2 §>#ÿSHORTS S#Ä◊}O? RESERVED3 Œ>#ÑINTENSET S#ÑINTENCLR S#àî~O} RESERVED4 ?#åMODE S#Ñ
BITMODE S#à
RESERVED5 O#å
PRESCALER S#ê
~O
 RESERVED6 g?#î
ãS CC Ç?#¿
 PNRF_TIMER_Type Ã=¸	*ÄÉ–
TASKS_START S# TASKS_STOP S#TASKS_CLEAR S#TASKS_TRIGOVRFLW S#éÄO; RESERVED0 @#EVENTS_TICK S#ÄEVENTS_OVRFLW S#Ñ”ÄO RESERVED1 I@#àÔÄS EVENTS_COMPARE e@#¿êÅOl RESERVED2 Ü@#–INTENSET S#ÑINTENCLR S#àŒÅO RESERVED3 ƒ@#åEVTEN S#¿EVTENSET S#ƒEVTENCLR S#»öÇOm RESERVED4 A#ÃCOUNTER O#Ñ
PRESCALER S#à
ÿÇO RESERVED5 NA#å
ÙÇS CC jA#¿
 PNRF_RTC_Type Æ?ü
*ÈÜÙ
TASKS_START S# TASKS_STOP S# ÉO= RESERVED0 ¿A#EVENTS_DATARDY S#Ä¸ÉO RESERVED1 ÚA#ÑINTENSET S#ÑINTENCLR S#à∫ÑO~ RESERVED2 0B#åTEMP oC#à
„ÑO RESERVED3 YB#å
A0 S#†
A1 S#§
A2 S#®
A3 S#¨
A4 S#∞
A5 S#¥
¡ÖO RESERVED4 ∑B#∏
B0 S#¿
B1 S#ƒ
B2 S#»
B3 S#Ã
B4 S#–
B5 S#‘
üÜO RESERVED5 C#ÿ
T0 S#‡
T1 S#‰
T2 S#Ë
T3 S#Ï
T4 S#
 *  tiCPNRF_TEMP_Type ïA…
*àâå
TASKS_START S# TASKS_STOP S#æáO= RESERVED0 ¥C#EVENTS_VALRDY S#ÄÔáO> RESERVED1 ÂC#ÑSHORTS S#ÄöàO? RESERVED2 D#ÑINTENSET S#ÑINTENCLR S#àÿàO} RESERVED3 ND#åCONFIG S#Ñ
VALUE O#à
 PNRF_RNG_Type âC„
*Öãà
TASKS_STARTECB S# TASKS_STOPECB S#ÿâO= RESERVED0 ŒD#EVENTS_ENDECB S#ÄEVENTS_ERRORECB S#Ñ°äO~ RESERVED1 E#àINTENSET S#ÑINTENCLR S#àﬂäO} RESERVED2 UE#åECBDATAPTR S#Ñ
 PNRF_ECB_Type ùD˚
*«éò
TASKS_KSGEN S# TASKS_CRYPT S#TASKS_STOP S#‚ãO< RESERVED0 ÿE#EVENTS_ENDKSGEN S#ÄEVENTS_ENDCRYPT S#ÑEVENTS_ERROR S#à¬åO< RESERVED1 8F#åSHORTS S#ÄÌåO? RESERVED2 cF#ÑINTENSET S#ÑINTENCLR S#à´çO< RESERVED3 °F#åMICSTATUS O#ÄŸçO> RESERVED4 œF#ÑENABLE S#Ä
MODE S#Ñ
CNFPTR S#à
INPTR S#å
OUTPTR S#ê
SCRATCHPTR S#î
 PNRF_CCM_Type öEü*ﬂëò
TASKS_START S# RESERVED0 O#TASKS_STOP S#¢èO< RESERVED1 òG#EVENTS_END S#ÄEVENTS_RESOLVED S#ÑEVENTS_NOTRESOLVED S#àÉêO} RESERVED2 ˘G#åINTENSET S#ÑINTENCLR S#à¡êO< RESERVED3 7H#åSTATUS O#ÄÏêO> RESERVED4 bH#ÑENABLE S#Ä
NIRK S#Ñ
IRKPTR S#à
RESERVED5 O#å
ADDRPTR S#ê
SCRATCHPTR S#î
 PNRF_AAR_Type \G¿*≥î†TASKS_START S# óíO> RESERVED0 I#EVENTS_TIMEOUT S#Ä…íO RESERVED1 ?I#ÑINTENSET S#ÑINTENCLR S#àáìO< RESERVED2 }I#åRUNSTATUS O#ÄREQSTATUS O#Ñ«ìO> RESERVED3 ΩI#àCRV S#Ñ
RREN S#à
CONFIG S#å
ãîO; RESERVED4 J#ê
ßîS RR J#Ä PNRF_WDT_Type ÙH‹*°ôÃ
TASKS_START S# TASKS_STOP S#TASKS_READCLRACC S#TASKS_RDCLRACC S#TASKS_RDCLRDBL S#¡ïO: RESERVED0 ∑J#EVENTS_SAMPLERDY S#ÄEVENTS_REPORTRDY S#ÑEVENTS_ACCOF S#àEVENTS_DBLRDY S#åEVENTS_STOPPED S#ê–ñO: RESERVED1 FK#îSHORTS S#Ä˚ñO? RESERVED2 qK#ÑINTENSET S#ÑINTENCLR S#àπóO| RESERVED3 ØK#åENABLE S#Ä
LEDPOL S#Ñ
SAMPLEPER S#à
SAMPLE oC#å
REPORTPER S#ê
ACC oC#î
ACCREAD oC#ò
PSEL »#ú
DBFEN S#®
›òO RESERVED4 SL#¨
LEDPRE S#¿
ACCDBL O#ƒ
ACCDBLREAD O#»
 PNRF_QDEC_Type HJã*Æù¿
TASKS_START S# TASKS_STOP S#TASKS_SAMPLE S#ÄöO< RESERVED0 ˆL#EVENTS_READY S#ÄEVENTS_DOWN S#ÑEVENTS_UP S#àEVENTS_CROSS S#åÎöO; RESERVED1 aM#êSHORTS S#ÄñõO> RESERVED2 åM#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#à‚õO< RESERVED3 ÿM#åRESULT O#ÄçúO> RESERVED4 N#ÑENABLE S#Ä
PSEL S#Ñ
REFSEL S#à
EXTREFSEL S#å
ÊúO RESERVED5 \N#ê
TH S#∞
MODE S#¥
HYST S#∏
ISOURCE S#º
 PNRF_COMP_Type ∑L≤*≥°º
TASKS_START S# TASKS_STOP S#TASKS_SAMPLE S#çûO< RESERVED0 O#EVENTS_READY S#ÄEVENTS_DOWN S#ÑEVENTS_UP S#àEVENTS_CROSS S#å¯ûO; RESERVED1 nO#êSHORTS S#Ä£üO? RESERVED2 ôO#ÑINTENSET S#ÑINTENCLR S#à·üO< RESERVED3 ◊O#åRESULT O#Äå†O> RESERVED4 P#ÑENABLE S#Ä
PSEL S#Ñ
REFSEL S#à
EXTREFSEL S#å
Â†O RESERVED5 [P#ê
ANADETECT S#†
ì°O RESERVED6 âP#§
HYST S#∏
 PNRF_LPCOMP_Type ƒN◊*ﬂ°UNUSED O#  PNRF_SWI_Type ÀPÂ*§£åÑ¢S TASKS_TRIGGER ˙P# £¢O/ RESERVED0 Q#@æ¢S EVENTS_TRIGGERED 4Q#Ä·¢Oo RESERVED1 WQ#¿INTEN S#ÄINTENSET S#ÑINTENCLR S#à PNRF_EGU_Type ÙP˚*Ùß
RESERVED0 O# TASKS_STOP S#Ï£S TASKS_SEQSTART ‚Q#TASKS_NEXTSTEP S#¢§O; RESERVED1 R#EVENTS_STOPPED S#Ñ‘§S EVENTS_SEQSTARTED JR#à¯§S EVENTS_SEQEND nR#êEVENTS_PWMPERIODEND S#òEVENTS_LOOPSDONE S#úÕ•O7 RESERVED2 √R#†SHORTS S#Ä¯•O> RESERVED3 ÓR#ÑINTEN S#ÄINTENSET S#ÑINTENCLR S#àƒ¶O| RESERVED4 :S#åENABLE S#Ä
MODE S#Ñ
COUNTERTOP S#à
PRESCALER S#å
DECODER S#ê
LOOP S#î
æßO RESERVED5 ¥S#ò
⁄ß3 SEQ –S#†
PSEL a#‡
 PNRF_PWM_Type πQ¨*¥´Ë
TASKS_START S# TASKS_STOP S#æ®O= RESERVED0 4T#EVENTS_STARTED S#ÄEVENTS_STOPPED S#ÑEVENTS_END S#àö©O| RESERVED1 êT#åINTEN S#ÄINTENSET S#ÑINTENCLR S#àÊ©O| RESERVED2 ‹T#åENABLE S#Ä
PDMCLKCTRL S#Ñ
MODE S#à
±™O RESERVED3 'U#å
GAINL S#ò
GAINR S#ú
È™O RESERVED4 _U#†
PSEL í#¿
í´O RESERVED5 àU#»
SAMPLE ∆#‡
 PNRF_PDM_Type 	T–SÎ´ERASEPCR1 SERASEPAGE S *‡≠–
¸´Oˇ RESERVED0 ÒU# READY O#Ä•¨O? RESERVED1 V#ÑCONFIG S#Ñ
 …U#à
ERASEALL S#å
ERASEPCR0 S#ê
ERASEUICR S#î
é≠O	 RESERVED2 ÑV#ò
ICACHECNF S#¿
RESERVED3 O#ƒ
IHIT S#»
IMISS S#Ã
 PNRF_NVMC_Type ÎU*ÓØêÜÆ¯ TASKS_CHG ¸V# ¢ÆO≥ RESERVED0 W#0CHEN S#Ä
CHENSET S#Ñ
CHENCLR S#à
RESERVED1 O#å
¸Æ. CH rW#ê
íØOì RESERVED2 áW#∞ÆØS CHG §W#ÄƒØO= RESERVED3 ∫W#ò‡ØR FORK ÷W#ê PNRF_PPI_Type ˆVà*í¥‡ì∞O? RESERVED0 	X# Æ∞Å EVENTS_REGION $X#ÄŒ∞O RESERVED1 DX#†Í∞π EVENTS_PREGION `X#‡ã±Oc RESERVED2 ÅX#INTEN S#ÄINTENSET S#ÑINTENCLR S#à◊±O RESERVED3 ÕX#åNMIEN S#†NMIENSET S#§NMIENCLR S#®£≤O4 RESERVED4 Y#¨ø≤  PERREGION 5Y#Ä€≤O? RESERVED5 QY#êREGIONEN S#ê
REGIONENSET S#î
REGIONENCLR S#ò
∞≥O8 RESERVED6 ¶Y#ú
Ã≥R REGION ¬Y#ÄÂ≥O RESERVED7 €Y#¿Å¥§ PREGION ˜Y#¿ PNRF_MWU_Type X´*∑Ù
TASKS_START S# TASKS_STOP S#‹¥O> RESERVED0 RZ#EVENTS_RXPTRUPD S#ÑEVENTS_STOPPED S#à¶µO RESERVED1 úZ#åEVENTS_TXPTRUPD S#î⁄µOy RESERVED2 –Z#òINTEN S#ÄINTENSET S#ÑINTENCLR S#à¶∂O| RESERVED3 [#åENABLE S#Ä
CONFIG H#Ñ
‡∂O RESERVED4 V[#¨
RXD p#∏
RESERVED5 O#º
TXD ï#¿
¶∑O RESERVED6 ú[#ƒ
RXTXD Ω#–
–∑O RESERVED7 ∆[#‘
PSEL #‡
 PNRF_I2S_Type 'Z÷*ô∏UNUSED O#  PNRF_FPU_Type \‰*á∫Äø∏O¿ RESERVED0 4\# OUT S#Ñ
OUTSET S#à
OUTCLR S#å
IN O#ê
DIR S#î
DIRSET S#ò
DIRCLR S#ú
LATCH S#†
DETECTMODE S#§
⁄πOu RESERVED1 –\#®
ˆπS PIN_CNF Ï\#Ä PNRF_GPIO_Type .\˛      á   à   â     __NRF52_BITS_H  +AAR_INTENSET_NOTRESOLVED_Pos (2UL) ,AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos) -AAR_INTENSET_NOTRESOLVED_Disabled (0UL) .AAR_INTENSET_NOTRESOLVED_Enabled (1UL) /AAR_INTENSET_NOTRESOLVED_Set (1UL) 2AAR_INTENSET_RESOLVED_Pos (1UL) 3AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos) 4AAR_INTENSET_RESOLVED_Disabled (0UL) 5AAR_INTENSET_RESOLVED_Enabled (1UL) 6AAR_INTENSET_RESOLVED_Set (1UL) 9AAR_INTENSET_END_Pos (0UL) :AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos) ;AAR_INTENSET_END_Disabled (0UL) <AAR_INTENSET_END_Enabled (1UL) =AAR_INTENSET_END_Set (1UL) CAAR_INTENCLR_NOTRESOLVED_Pos (2UL) DAAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos) EAAR_INTENCLR_NOTRESOLVED_Disabled (0UL) FAAR_INTENCLR_NOTRESOLVED_Enabled (1UL) GAAR_INTENCLR_NOTRESOLVED_Clear (1UL) JAAR_INTENCLR_RESOLVED_Pos (1UL) KAAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos) LAAR_INTENCLR_RESOLVED_Disabled (0UL) MAAR_INTENCLR_RESOLVED_Enabled (1UL) NAAR_INTENCLR_RESOLVED_Clear (1UL) QAAR_INTENCLR_END_Pos (0UL) RAAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos) SAAR_INTENCLR_END_Disabled (0UL) TAAR_INTENCLR_END_Enabled (1UL) UAAR_INTENCLR_END_Clear (1UL) [AAR_STATUS_STATUS_Pos (0UL) \AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos) bAAR_ENABLE_ENABLE_Pos (0UL) cAAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos) dAAR_ENABLE_ENABLE_Disabled (0UL) eAAR_ENABLE_ENABLE_Enabled (3UL) kAAR_NIRK_NIRK_Pos (0UL) lAAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos) rAAR_IRKPTR_IRKPTR_Pos (0UL) sAAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL << AAR_IRKPTR_IRKPTR_Pos) yAAR_ADDRPTR_ADDRPTR_Pos (0UL) zAAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL << AAR_ADDRPTR_ADDRPTR_Pos) ÄAAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL) ÅAAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << AAR_SCRATCHPTR_SCRATCHPTR_Pos) ãBPROT_CONFIG0_REGION31_Pos (31UL) åBPROT_CONFIG0_REGION31_Msk (0x1UL << BPROT_CONFIG0_REGION31_Pos) çBPROT_CONFIG0_REGION31_Disabled (0UL) éBPROT_CONFIG0_REGION31_Enabled (1UL) ëBPROT_CONFIG0_REGION30_Pos (30UL) íBPROT_CONFIG0_REGION30_Msk (0x1UL << BPROT_CONFIG0_REGION30_Pos) ìBPROT_CONFIG0_REGION30_Disabled (0UL) îBPROT_CONFIG0_REGION30_Enabled (1UL) óBPROT_CONFIG0_REGION29_Pos (29UL) òBPROT_CONFIG0_REGION29_Msk (0x1UL << BPROT_CONFIG0_REGION29_Pos) ôBPROT_CONFIG0_REGION29_Disabled (0UL) öBPROT_CONFIG0_REGION29_Enabled (1UL) ùBPROT_CONFIG0_REGION28_Pos (28UL) ûBPROT_CONFIG0_REGION28_Msk (0x1UL << BPROT_CONFIG0_REGION28_Pos) üBPROT_CONFIG0_REGION28_Disabled (0UL) †BPROT_CONFIG0_REGION28_Enabled (1UL) £BPROT_CONFIG0_REGION27_Pos (27UL) §BPROT_CONFIG0_REGION27_Msk (0x1UL << BPROT_CONFIG0_REGION27_Pos) •BPROT_CONFIG0_REGION27_Disabled (0UL) ¶BPROT_CONFIG0_REGION27_Enabled (1UL) ©BPROT_CONFIG0_REGION26_Pos (26UL) ™BPROT_CONFIG0_REGION26_Msk (0x1UL << BPROT_CONFIG0_REGION26_Pos) ´BPROT_CONFIG0_REGION26_Disabled (0UL) ¨BPROT_CONFIG0_REGION26_Enabled (1UL) ØBPROT_CONFIG0_REGION25_Pos (25UL) ∞BPROT_CONFIG0_REGION25_Msk (0x1UL << BPROT_CONFIG0_REGION25_Pos) ±BPROT_CONFIG0_REGION25_Disabled (0UL) ≤BPROT_CONFIG0_REGION25_Enabled (1UL) µBPROT_CONFIG0_REGION24_Pos (24UL) ∂BPROT_CONFIG0_REGION24_Msk (0x1UL << BPROT_CONFIG0_REGION24_Pos) ∑BPROT_CONFIG0_REGION24_Disabled (0UL) ∏BPROT_CONFIG0_REGION24_Enabled (1UL) ªBPROT_CONFIG0_REGION23_Pos (23UL) ºBPROT_CONFIG0_REGION23_Msk (0x1UL << BPROT_CONFIG0_REGION23_Pos) ΩBPROT_CONFIG0_REGION23_Disabled (0UL) æBPROT_CONFIG0_REGION23_Enabled (1UL) ¡BPROT_CONFIG0_REGION22_Pos (22UL) ¬BPROT_CONFIG0_REGION22_Msk (0x1UL << BPROT_CONFIG0_REGION22_Pos) √BPROT_CONFIG0_REGION22_Disabled (0UL) ƒBPROT_CONFIG0_REGION22_Enabled (1UL) «BPROT_CONFIG0_REGION21_Pos (21UL) »BPROT_CONFIG0_REGION21_Msk (0x1UL << BPROT_CONFIG0_REGION21_Pos) …BPROT_CONFIG0_REGION21_Disabled (0UL)  BPROT_CONFIG0_REGION21_Enabled (1UL) ÕBPROT_CONFIG0_REGION20_Pos (20UL) ŒBPROT_CONFIG0_REGION20_Msk (0x1UL << BPROT_CONFIG0_REGION20_Pos) œBPROT_CONFIG0_REGION20_Disabled (0UL) –BPROT_CONFIG0_REGION20_Enabled (1UL) ”BPROT_CONFIG0_REGION19_Pos (19UL) ‘BPROT_CONFIG0_REGION19_Msk (0x1UL << BPROT_CONFIG0_REGION19_Pos) ’BPROT_CONFIG0_REGION19_Disabled (0UL) ÷BPROT_CONFIG0_REGION19_Enabled (1UL) ŸBPROT_CONFIG0_REGION18_Pos (18UL) ⁄BPROT_CONFIG0_REGION18_Msk (0x1UL << BPROT_CONFIG0_REGION18_Pos) €BPROT_CONFIG0_REGION18_Disabled (0UL) ‹BPROT_CONFIG0_REGION18_Enabled (1UL) ﬂBPROT_CONFIG0_REGION17_Pos (17UL) ‡BPROT_CONFIG0_REGION17_Msk (0x1UL << BPROT_CONFIG0_REGION17_Pos) ·BPROT_CONFIG0_REGION17_Disabled (0UL) ‚BPROT_CONFIG0_REGION17_Enabled (1UL) ÂBPROT_CONFIG0_REGION16_Pos (16UL) ÊBPROT_CONFIG0_REGION16_Msk (0x1UL << BPROT_CONFIG0_REGION16_Pos) ÁBPROT_CONFIG0_REGION16_Disabled (0UL) ËBPROT_CONFIG0_REGION16_Enabled (1UL) ÎBPROT_CONFIG0_REGION15_Pos (15UL) ÏBPROT_CONFIG0_REGION15_Msk (0x1UL << BPROT_CONFIG0_REGION15_Pos) ÌBPROT_CONFIG0_REGION15_Disabled (0UL) ÓBPROT_CONFIG0_REGION15_Enabled (1UL) ÒBPROT_CONFIG0_REGION14_Pos (14UL) ÚBPROT_CONFIG0_REGION14_Msk (0x1UL << BPROT_CONFIG0_REGION14_Pos) ÛBPROT_CONFIG0_REGION14_Disabled (0UL) ÙBPROT_CONFIG0_REGION14_Enabled (1UL) ˜BPROT_CONFIG0_REGION13_Pos (13UL) ¯BPROT_CONFIG0_REGION13_Msk (0x1UL << BPROT_CONFIG0_REGION13_Pos) ˘BPROT_CONFIG0_REGION13_Disabled (0UL) ˙BPROT_CONFIG0_REGION13_Enabled (1UL) ˝BPROT_CONFIG0_REGION12_Pos (12UL) ˛BPROT_CONFIG0_REGION12_Msk (0x1UL << BPROT_CONFIG0_REGION12_Pos) ˇBPROT_CONFIG0_REGION12_Disabled (0UL) ÄBPROT_CONFIG0_REGION12_Enabled (1UL) ÉBPROT_CONFIG0_REGION11_Pos (11UL) ÑBPROT_CONFIG0_REGION11_Msk (0x1UL << BPROT_CONFIG0_REGION11_Pos) ÖBPROT_CONFIG0_REGION11_Disabled (0UL) ÜBPROT_CONFIG0_REGION11_Enabled (1UL) âBPROT_CONFIG0_REGION10_Pos (10UL) äBPROT_CONFIG0_REGION10_Msk (0x1UL << BPROT_CONFIG0_REGION10_Pos) ãBPROT_CONFIG0_REGION10_Disabled (0UL) åBPROT_CONFIG0_REGION10_Enabled (1UL) èBPROT_CONFIG0_REGION9_Pos (9UL) êBPROT_CONFIG0_REGION9_Msk (0x1UL << BPROT_CONFIG0_REGION9_Pos) ëBPROT_CONFIG0_REGION9_Disabled (0UL) íBPROT_CONFIG0_REGION9_Enabled (1UL) ïBPROT_CONFIG0_REGION8_Pos (8UL) ñBPROT_CONFIG0_REGION8_Msk (0x1UL << BPROT_CONFIG0_REGION8_Pos) óBPROT_CONFIG0_REGION8_Disabled (0UL) òBPROT_CONFIG0_REGION8_Enabled (1UL) õBPROT_CONFIG0_REGION7_Pos (7UL) úBPROT_CONFIG0_REGION7_Msk (0x1UL << BPROT_CONFIG0_REGION7_Pos) ùBPROT_CONFIG0_REGION7_Disabled (0UL) ûBPROT_CONFIG0_REGION7_Enabled (1UL) °BPROT_CONFIG0_REGION6_Pos (6UL) ¢BPROT_CONFIG0_REGION6_Msk (0x1UL << BPROT_CONFIG0_REGION6_Pos) £BPROT_CONFIG0_REGION6_Disabled (0UL) §BPROT_CONFIG0_REGION6_Enabled (1UL) ßBPROT_CONFIG0_REGION5_Pos (5UL) ®BPROT_CONFIG0_REGION5_Msk (0x1UL << BPROT_CONFIG0_REGION5_Pos) ©BPROT_CONFIG0_REGION5_Disabled (0UL) ™BPROT_CONFIG0_REGION5_Enabled (1UL) ≠BPROT_CONFIG0_REGION4_Pos (4UL) ÆBPROT_CONFIG0_REGION4_Msk (0x1UL << BPROT_CONFIG0_REGION4_Pos) ØBPROT_CONFIG0_REGION4_Disabled (0UL) ∞BPROT_CONFIG0_REGION4_Enabled (1UL) ≥BPROT_CONFIG0_REGION3_Pos (3UL) ¥BPROT_CONFIG0_REGION3_Msk (0x1UL << BPROT_CONFIG0_REGION3_Pos) µBPROT_CONFIG0_REGION3_Disabled (0UL) ∂BPROT_CONFIG0_REGION3_Enabled (1UL) πBPROT_CONFIG0_REGION2_Pos (2UL) ∫BPROT_CONFIG0_REGION2_Msk (0x1UL << BPROT_CONFIG0_REGION2_Pos) ªBPROT_CONFIG0_REGION2_Disabled (0UL) ºBPROT_CONFIG0_REGION2_Enabled (1UL) øBPROT_CONFIG0_REGION1_Pos (1UL) ¿BPROT_CONFIG0_REGION1_Msk (0x1UL << BPROT_CONFIG0_REGION1_Pos) ¡BPROT_CONFIG0_REGION1_Disabled (0UL) ¬BPROT_CONFIG0_REGION1_Enabled (1UL) ≈BPROT_CONFIG0_REGION0_Pos (0UL) ∆BPROT_CONFIG0_REGION0_Msk (0x1UL << BPROT_CONFIG0_REGION0_Pos) «BPROT_CONFIG0_REGION0_Disabled (0UL) »BPROT_CONFIG0_REGION0_Enabled (1UL) ŒBPROT_CONFIG1_REGION63_Pos (31UL) œBPROT_CONFIG1_REGION63_Msk (0x1UL << BPROT_CONFIG1_REGION63_Pos) –BPROT_CONFIG1_REGION63_Disabled (0UL) —BPROT_CONFIG1_REGION63_Enabled (1UL) ‘BPROT_CONFIG1_REGION62_Pos (30UL) ’BPROT_CONFIG1_REGION62_Msk (0x1UL << BPROT_CONFIG1_REGION62_Pos) ÷BPROT_CONFIG1_REGION62_Disabled (0UL) ◊BPROT_CONFIG1_REGION62_Enabled (1UL) ⁄BPROT_CONFIG1_REGION61_Pos (29UL) €BPROT_CONFIG1_REGION61_Msk (0x1UL << BPROT_CONFIG1_REGION61_Pos) ‹BPROT_CONFIG1_REGION61_Disabled (0UL) ›BPROT_CONFIG1_REGION61_Enabled (1UL) ‡BPROT_CONFIG1_REGION60_Pos (28UL) ·BPROT_CONFIG1_REGION60_Msk (0x1UL << BPROT_CONFIG1_REGION60_Pos) ‚BPROT_CONFIG1_REGION60_Disabled (0UL) „BPROT_CONFIG1_REGION60_Enabled (1UL) ÊBPROT_CONFIG1_REGION59_Pos (27UL) ÁBPROT_CONFIG1_REGION59_Msk (0x1UL << BPROT_CONFIG1_REGION59_Pos) ËBPROT_CONFIG1_REGION59_Disabled (0UL) ÈBPROT_CONFIG1_REGION59_Enabled (1UL) ÏBPROT_CONFIG1_REGION58_Pos (26UL) ÌBPROT_CONFIG1_REGION58_Msk (0x1UL << BPROT_CONFIG1_REGION58_Pos) ÓBPROT_CONFIG1_REGION58_Disabled (0UL) ÔBPROT_CONFIG1_REGION58_Enabled (1UL) ÚBPROT_CONFIG1_REGION57_Pos (25UL) ÛBPROT_CONFIG1_REGION57_Msk (0x1UL << BPROT_CONFIG1_REGION57_Pos) ÙBPROT_CONFIG1_REGION57_Disabled (0UL) ıBPROT_CONFIG1_REGION57_Enabled (1UL) ¯BPROT_CONFIG1_REGION56_Pos (24UL) ˘BPROT_CONFIG1_REGION56_Msk (0x1UL << BPROT_CONFIG1_REGION56_Pos) ˙BPROT_CONFIG1_REGION56_Disabled (0UL) ˚BPROT_CONFIG1_REGION56_Enabled (1UL) ˛BPROT_CONFIG1_REGION55_Pos (23UL) ˇBPROT_CONFIG1_REGION55_Msk (0x1UL << BPROT_CONFIG1_REGION55_Pos) ÄBPROT_CONFIG1_REGION55_Disabled (0UL) ÅBPROT_CONFIG1_REGION55_Enabled (1UL) ÑBPROT_CONFIG1_REGION54_Pos (22UL) ÖBPROT_CONFIG1_REGION54_Msk (0x1UL << BPROT_CONFIG1_REGION54_Pos) ÜBPROT_CONFIG1_REGION54_Disabled (0UL) áBPROT_CONFIG1_REGION54_Enabled (1UL) äBPROT_CONFIG1_REGION53_Pos (21UL) ãBPROT_CONFIG1_REGION53_Msk (0x1UL << BPROT_CONFIG1_REGION53_Pos) åBPROT_CONFIG1_REGION53_Disabled (0UL) çBPROT_CONFIG1_REGION53_Enabled (1UL) êBPROT_CONFIG1_REGION52_Pos (20UL) ëBPROT_CONFIG1_REGION52_Msk (0x1UL << BPROT_CONFIG1_REGION52_Pos) íBPROT_CONFIG1_REGION52_Disabled (0UL) ìBPROT_CONFIG1_REGION52_Enabled (1UL) ñBPROT_CONFIG1_REGION51_Pos (19UL) óBPROT_CONFIG1_REGION51_Msk (0x1UL << BPROT_CONFIG1_REGION51_Pos) òBPROT_CONFIG1_REGION51_Disabled (0UL) ôBPROT_CONFIG1_REGION51_Enabled (1UL) úBPROT_CONFIG1_REGION50_Pos (18UL) ùBPROT_CONFIG1_REGION50_Msk (0x1UL << BPROT_CONFIG1_REGION50_Pos) ûBPROT_CONFIG1_REGION50_Disabled (0UL) üBPROT_CONFIG1_REGION50_Enabled (1UL) ¢BPROT_CONFIG1_REGION49_Pos (17UL) £BPROT_CONFIG1_REGION49_Msk (0x1UL << BPROT_CONFIG1_REGION49_Pos) §BPROT_CONFIG1_REGION49_Disabled (0UL) •BPROT_CONFIG1_REGION49_Enabled (1UL) ®BPROT_CONFIG1_REGION48_Pos (16UL) ©BPROT_CONFIG1_REGION48_Msk (0x1UL << BPROT_CONFIG1_REGION48_Pos) ™BPROT_CONFIG1_REGION48_Disabled (0UL) ´BPROT_CONFIG1_REGION48_Enabled (1UL) ÆBPROT_CONFIG1_REGION47_Pos (15UL) ØBPROT_CONFIG1_REGION47_Msk (0x1UL << BPROT_CONFIG1_REGION47_Pos) ∞BPROT_CONFIG1_REGION47_Disabled (0UL) ±BPROT_CONFIG1_REGION47_Enabled (1UL) ¥BPROT_CONFIG1_REGION46_Pos (14UL) µBPROT_CONFIG1_REGION46_Msk (0x1UL << BPROT_CONFIG1_REGION46_Pos) ∂BPROT_CONFIG1_REGION46_Disabled (0UL) ∑BPROT_CONFIG1_REGION46_Enabled (1UL) ∫BPROT_CONFIG1_REGION45_Pos (13UL) ªBPROT_CONFIG1_REGION45_Msk (0x1UL << BPROT_CONFIG1_REGION45_Pos) ºBPROT_CONFIG1_REGION45_Disabled (0UL) ΩBPROT_CONFIG1_REGION45_Enabled (1UL) ¿BPROT_CONFIG1_REGION44_Pos (12UL) ¡BPROT_CONFIG1_REGION44_Msk (0x1UL << BPROT_CONFIG1_REGION44_Pos) ¬BPROT_CONFIG1_REGION44_Disabled (0UL) √BPROT_CONFIG1_REGION44_Enabled (1UL) ∆BPROT_CONFIG1_REGION43_Pos (11UL) «BPROT_CONFIG1_REGION43_Msk (0x1UL << BPROT_CONFIG1_REGION43_Pos) »BPROT_CONFIG1_REGION43_Disabled (0UL) …BPROT_CONFIG1_REGION43_Enabled (1UL) ÃBPROT_CONFIG1_REGION42_Pos (10UL) ÕBPROT_CONFIG1_REGION42_Msk (0x1UL << BPROT_CONFIG1_REGION42_Pos) ŒBPROT_CONFIG1_REGION42_Disabled (0UL) œBPROT_CONFIG1_REGION42_Enabled (1UL) “BPROT_CONFIG1_REGION41_Pos (9UL) ”BPROT_CONFIG1_REGION41_Msk (0x1UL << BPROT_CONFIG1_REGION41_Pos) ‘BPROT_CONFIG1_REGION41_Disabled (0UL) ’BPROT_CONFIG1_REGION41_Enabled (1UL) ÿBPROT_CONFIG1_REGION40_Pos (8UL) ŸBPROT_CONFIG1_REGION40_Msk (0x1UL << BPROT_CONFIG1_REGION40_Pos) ⁄BPROT_CONFIG1_REGION40_Disabled (0UL) €BPROT_CONFIG1_REGION40_Enabled (1UL) ﬁBPROT_CONFIG1_REGION39_Pos (7UL) ﬂBPROT_CONFIG1_REGION39_Msk (0x1UL << BPROT_CONFIG1_REGION39_Pos) ‡BPROT_CONFIG1_REGION39_Disabled (0UL) ·BPROT_CONFIG1_REGION39_Enabled (1UL) ‰BPROT_CONFIG1_REGION38_Pos (6UL) ÂBPROT_CONFIG1_REGION38_Msk (0x1UL << BPROT_CONFIG1_REGION38_Pos) ÊBPROT_CONFIG1_REGION38_Disabled (0UL) ÁBPROT_CONFIG1_REGION38_Enabled (1UL) ÍBPROT_CONFIG1_REGION37_Pos (5UL) ÎBPROT_CONFIG1_REGION37_Msk (0x1UL << BPROT_CONFIG1_REGION37_Pos) ÏBPROT_CONFIG1_REGION37_Disabled (0UL) ÌBPROT_CONFIG1_REGION37_Enabled (1UL) BPROT_CONFIG1_REGION36_Pos (4UL) ÒBPROT_CONFIG1_REGION36_Msk (0x1UL << BPROT_CONFIG1_REGION36_Pos) ÚBPROT_CONFIG1_REGION36_Disabled (0UL) ÛBPROT_CONFIG1_REGION36_Enabled (1UL) ˆBPROT_CONFIG1_REGION35_Pos (3UL) ˜BPROT_CONFIG1_REGION35_Msk (0x1UL << BPROT_CONFIG1_REGION35_Pos) ¯BPROT_CONFIG1_REGION35_Disabled (0UL) ˘BPROT_CONFIG1_REGION35_Enabled (1UL) ¸BPROT_CONFIG1_REGION34_Pos (2UL) ˝BPROT_CONFIG1_REGION34_Msk (0x1UL << BPROT_CONFIG1_REGION34_Pos) ˛BPROT_CONFIG1_REGION34_Disabled (0UL) ˇBPROT_CONFIG1_REGION34_Enabled (1UL) ÇBPROT_CONFIG1_REGION33_Pos (1UL) ÉBPROT_CONFIG1_REGION33_Msk (0x1UL << BPROT_CONFIG1_REGION33_Pos) ÑBPROT_CONFIG1_REGION33_Disabled (0UL) ÖBPROT_CONFIG1_REGION33_Enabled (1UL) àBPROT_CONFIG1_REGION32_Pos (0UL) âBPROT_CONFIG1_REGION32_Msk (0x1UL << BPROT_CONFIG1_REGION32_Pos) äBPROT_CONFIG1_REGION32_Disabled (0UL) ãBPROT_CONFIG1_REGION32_Enabled (1UL) ëBPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL) íBPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL << BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos) ìBPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL) îBPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL) öBPROT_CONFIG2_REGION95_Pos (31UL) õBPROT_CONFIG2_REGION95_Msk (0x1UL << BPROT_CONFIG2_REGION95_Pos) úBPROT_CONFIG2_REGION95_Disabled (0UL) ùBPROT_CONFIG2_REGION95_Enabled (1UL) †BPROT_CONFIG2_REGION94_Pos (30UL) °BPROT_CONFIG2_REGION94_Msk (0x1UL << BPROT_CONFIG2_REGION94_Pos) ¢BPROT_CONFIG2_REGION94_Disabled (0UL) £BPROT_CONFIG2_REGION94_Enabled (1UL) ¶BPROT_CONFIG2_REGION93_Pos (29UL) ßBPROT_CONFIG2_REGION93_Msk (0x1UL << BPROT_CONFIG2_REGION93_Pos) ®BPROT_CONFIG2_REGION93_Disabled (0UL) ©BPROT_CONFIG2_REGION93_Enabled (1UL) ¨BPROT_CONFIG2_REGION92_Pos (28UL) ≠BPROT_CONFIG2_REGION92_Msk (0x1UL << BPROT_CONFIG2_REGION92_Pos) ÆBPROT_CONFIG2_REGION92_Disabled (0UL) ØBPROT_CONFIG2_REGION92_Enabled (1UL) ≤BPROT_CONFIG2_REGION91_Pos (27UL) ≥BPROT_CONFIG2_REGION91_Msk (0x1UL << BPROT_CONFIG2_REGION91_Pos) ¥BPROT_CONFIG2_REGION91_Disabled (0UL) µBPROT_CONFIG2_REGION91_Enabled (1UL) ∏BPROT_CONFIG2_REGION90_Pos (26UL) πBPROT_CONFIG2_REGION90_Msk (0x1UL << BPROT_CONFIG2_REGION90_Pos) ∫BPROT_CONFIG2_REGION90_Disabled (0UL) ªBPROT_CONFIG2_REGION90_Enabled (1UL) æBPROT_CONFIG2_REGION89_Pos (25UL) øBPROT_CONFIG2_REGION89_Msk (0x1UL << BPROT_CONFIG2_REGION89_Pos) ¿BPROT_CONFIG2_REGION89_Disabled (0UL) ¡BPROT_CONFIG2_REGION89_Enabled (1UL) ƒBPROT_CONFIG2_REGION88_Pos (24UL) ≈BPROT_CONFIG2_REGION88_Msk (0x1UL << BPROT_CONFIG2_REGION88_Pos) ∆BPROT_CONFIG2_REGION88_Disabled (0UL) «BPROT_CONFIG2_REGION88_Enabled (1UL)  BPROT_CONFIG2_REGION87_Pos (23UL) ÀBPROT_CONFIG2_REGION87_Msk (0x1UL << BPROT_CONFIG2_REGION87_Pos) ÃBPROT_CONFIG2_REGION87_Disabled (0UL) ÕBPROT_CONFIG2_REGION87_Enabled (1UL) –BPROT_CONFIG2_REGION86_Pos (22UL) —BPROT_CONFIG2_REGION86_Msk (0x1UL << BPROT_CONFIG2_REGION86_Pos) “BPROT_CONFIG2_REGION86_Disabled (0UL) ”BPROT_CONFIG2_REGION86_Enabled (1UL) ÷BPROT_CONFIG2_REGION85_Pos (21UL) ◊BPROT_CONFIG2_REGION85_Msk (0x1UL << BPROT_CONFIG2_REGION85_Pos) ÿBPROT_CONFIG2_REGION85_Disabled (0UL) ŸBPROT_CONFIG2_REGION85_Enabled (1UL) ‹BPROT_CONFIG2_REGION84_Pos (20UL) ›BPROT_CONFIG2_REGION84_Msk (0x1UL << BPROT_CONFIG2_REGION84_Pos) ﬁBPROT_CONFIG2_REGION84_Disabled (0UL) ﬂBPROT_CONFIG2_REGION84_Enabled (1UL) ‚BPROT_CONFIG2_REGION83_Pos (19UL) „BPROT_CONFIG2_REGION83_Msk (0x1UL << BPROT_CONFIG2_REGION83_Pos) ‰BPROT_CONFIG2_REGION83_Disabled (0UL) ÂBPROT_CONFIG2_REGION83_Enabled (1UL) ËBPROT_CONFIG2_REGION82_Pos (18UL) ÈBPROT_CONFIG2_REGION82_Msk (0x1UL << BPROT_CONFIG2_REGION82_Pos) ÍBPROT_CONFIG2_REGION82_Disabled (0UL) ÎBPROT_CONFIG2_REGION82_Enabled (1UL) ÓBPROT_CONFIG2_REGION81_Pos (17UL) ÔBPROT_CONFIG2_REGION81_Msk (0x1UL << BPROT_CONFIG2_REGION81_Pos) BPROT_CONFIG2_REGION81_Disabled (0UL) ÒBPROT_CONFIG2_REGION81_Enabled (1UL) ÙBPROT_CONFIG2_REGION80_Pos (16UL) ıBPROT_CONFIG2_REGION80_Msk (0x1UL << BPROT_CONFIG2_REGION80_Pos) ˆBPROT_CONFIG2_REGION80_Disabled (0UL) ˜BPROT_CONFIG2_REGION80_Enabled (1UL) ˙BPROT_CONFIG2_REGION79_Pos (15UL) ˚BPROT_CONFIG2_REGION79_Msk (0x1UL << BPROT_CONFIG2_REGION79_Pos) ¸BPROT_CONFIG2_REGION79_Disabled (0UL) ˝BPROT_CONFIG2_REGION79_Enabled (1UL) ÄBPROT_CONFIG2_REGION78_Pos (14UL) ÅBPROT_CONFIG2_REGION78_Msk (0x1UL << BPROT_CONFIG2_REGION78_Pos) ÇBPROT_CONFIG2_REGION78_Disabled (0UL) ÉBPROT_CONFIG2_REGION78_Enabled (1UL) ÜBPROT_CONFIG2_REGION77_Pos (13UL) áBPROT_CONFIG2_REGION77_Msk (0x1UL << BPROT_CONFIG2_REGION77_Pos) àBPROT_CONFIG2_REGION77_Disabled (0UL) âBPROT_CONFIG2_REGION77_Enabled (1UL) åBPROT_CONFIG2_REGION76_Pos (12UL) çBPROT_CONFIG2_REGION76_Msk (0x1UL << BPROT_CONFIG2_REGION76_Pos) éBPROT_CONFIG2_REGION76_Disabled (0UL) èBPROT_CONFIG2_REGION76_Enabled (1UL) íBPROT_CONFIG2_REGION75_Pos (11UL) ìBPROT_CONFIG2_REGION75_Msk (0x1UL << BPROT_CONFIG2_REGION75_Pos) îBPROT_CONFIG2_REGION75_Disabled (0UL) ïBPROT_CONFIG2_REGION75_Enabled (1UL) òBPROT_CONFIG2_REGION74_Pos (10UL) ôBPROT_CONFIG2_REGION74_Msk (0x1UL << BPROT_CONFIG2_REGION74_Pos) öBPROT_CONFIG2_REGION74_Disabled (0UL) õBPROT_CONFIG2_REGION74_Enabled (1UL) ûBPROT_CONFIG2_REGION73_Pos (9UL) üBPROT_CONFIG2_REGION73_Msk (0x1UL << BPROT_CONFIG2_REGION73_Pos) †BPROT_CONFIG2_REGION73_Disabled (0UL) °BPROT_CONFIG2_REGION73_Enabled (1UL) §BPROT_CONFIG2_REGION72_Pos (8UL) •BPROT_CONFIG2_REGION72_Msk (0x1UL << BPROT_CONFIG2_REGION72_Pos) ¶BPROT_CONFIG2_REGION72_Disabled (0UL) ßBPROT_CONFIG2_REGION72_Enabled (1UL) ™BPROT_CONFIG2_REGION71_Pos (7UL) ´BPROT_CONFIG2_REGION71_Msk (0x1UL << BPROT_CONFIG2_REGION71_Pos) ¨BPROT_CONFIG2_REGION71_Disabled (0UL) ≠BPROT_CONFIG2_REGION71_Enabled (1UL) ∞BPROT_CONFIG2_REGION70_Pos (6UL) ±BPROT_CONFIG2_REGION70_Msk (0x1UL << BPROT_CONFIG2_REGION70_Pos) ≤BPROT_CONFIG2_REGION70_Disabled (0UL) ≥BPROT_CONFIG2_REGION70_Enabled (1UL) ∂BPROT_CONFIG2_REGION69_Pos (5UL) ∑BPROT_CONFIG2_REGION69_Msk (0x1UL << BPROT_CONFIG2_REGION69_Pos) ∏BPROT_CONFIG2_REGION69_Disabled (0UL) πBPROT_CONFIG2_REGION69_Enabled (1UL) ºBPROT_CONFIG2_REGION68_Pos (4UL) ΩBPROT_CONFIG2_REGION68_Msk (0x1UL << BPROT_CONFIG2_REGION68_Pos) æBPROT_CONFIG2_REGION68_Disabled (0UL) øBPROT_CONFIG2_REGION68_Enabled (1UL) ¬BPROT_CONFIG2_REGION67_Pos (3UL) √BPROT_CONFIG2_REGION67_Msk (0x1UL << BPROT_CONFIG2_REGION67_Pos) ƒBPROT_CONFIG2_REGION67_Disabled (0UL) ≈BPROT_CONFIG2_REGION67_Enabled (1UL) »BPROT_CONFIG2_REGION66_Pos (2UL) …BPROT_CONFIG2_REGION66_Msk (0x1UL << BPROT_CONFIG2_REGION66_Pos)  BPROT_CONFIG2_REGION66_Disabled (0UL) ÀBPROT_CONFIG2_REGION66_Enabled (1UL) ŒBPROT_CONFIG2_REGION65_Pos (1UL) œBPROT_CONFIG2_REGION65_Msk (0x1UL << BPROT_CONFIG2_REGION65_Pos) –BPROT_CONFIG2_REGION65_Disabled (0UL) —BPROT_CONFIG2_REGION65_Enabled (1UL) ‘BPROT_CONFIG2_REGION64_Pos (0UL) ’BPROT_CONFIG2_REGION64_Msk (0x1UL << BPROT_CONFIG2_REGION64_Pos) ÷BPROT_CONFIG2_REGION64_Disabled (0UL) ◊BPROT_CONFIG2_REGION64_Enabled (1UL) ›BPROT_CONFIG3_REGION127_Pos (31UL) ﬁBPROT_CONFIG3_REGION127_Msk (0x1UL << BPROT_CONFIG3_REGION127_Pos) ﬂBPROT_CONFIG3_REGION127_Disabled (0UL) ‡BPROT_CONFIG3_REGION127_Enabled (1UL) „BPROT_CONFIG3_REGION126_Pos (30UL) ‰BPROT_CONFIG3_REGION126_Msk (0x1UL << BPROT_CONFIG3_REGION126_Pos) ÂBPROT_CONFIG3_REGION126_Disabled (0UL) ÊBPROT_CONFIG3_REGION126_Enabled (1UL) ÈBPROT_CONFIG3_REGION125_Pos (29UL) ÍBPROT_CONFIG3_REGION125_Msk (0x1UL << BPROT_CONFIG3_REGION125_Pos) ÎBPROT_CONFIG3_REGION125_Disabled (0UL) ÏBPROT_CONFIG3_REGION125_Enabled (1UL) ÔBPROT_CONFIG3_REGION124_Pos (28UL) BPROT_CONFIG3_REGION124_Msk (0x1UL << BPROT_CONFIG3_REGION124_Pos) ÒBPROT_CONFIG3_REGION124_Disabled (0UL) ÚBPROT_CONFIG3_REGION124_Enabled (1UL) ıBPROT_CONFIG3_REGION123_Pos (27UL) ˆBPROT_CONFIG3_REGION123_Msk (0x1UL << BPROT_CONFIG3_REGION123_Pos) ˜BPROT_CONFIG3_REGION123_Disabled (0UL) ¯BPROT_CONFIG3_REGION123_Enabled (1UL) ˚BPROT_CONFIG3_REGION122_Pos (26UL) ¸BPROT_CONFIG3_REGION122_Msk (0x1UL << BPROT_CONFIG3_REGION122_Pos) ˝BPROT_CONFIG3_REGION122_Disabled (0UL) ˛BPROT_CONFIG3_REGION122_Enabled (1UL) ÅBPROT_CONFIG3_REGION121_Pos (25UL) ÇBPROT_CONFIG3_REGION121_Msk (0x1UL << BPROT_CONFIG3_REGION121_Pos) ÉBPROT_CONFIG3_REGION121_Disabled (0UL) ÑBPROT_CONFIG3_REGION121_Enabled (1UL) áBPROT_CONFIG3_REGION120_Pos (24UL) àBPROT_CONFIG3_REGION120_Msk (0x1UL << BPROT_CONFIG3_REGION120_Pos) âBPROT_CONFIG3_REGION120_Disabled (0UL) äBPROT_CONFIG3_REGION120_Enabled (1UL) çBPROT_CONFIG3_REGION119_Pos (23UL) éBPROT_CONFIG3_REGION119_Msk (0x1UL << BPROT_CONFIG3_REGION119_Pos) èBPROT_CONFIG3_REGION119_Disabled (0UL) êBPROT_CONFIG3_REGION119_Enabled (1UL) ìBPROT_CONFIG3_REGION118_Pos (22UL) îBPROT_CONFIG3_REGION118_Msk (0x1UL << BPROT_CONFIG3_REGION118_Pos) ïBPROT_CONFIG3_REGION118_Disabled (0UL) ñBPROT_CONFIG3_REGION118_Enabled (1UL) ôBPROT_CONFIG3_REGION117_Pos (21UL) öBPROT_CONFIG3_REGION117_Msk (0x1UL << BPROT_CONFIG3_REGION117_Pos) õBPROT_CONFIG3_REGION117_Disabled (0UL) úBPROT_CONFIG3_REGION117_Enabled (1UL) üBPROT_CONFIG3_REGION116_Pos (20UL) †BPROT_CONFIG3_REGION116_Msk (0x1UL << BPROT_CONFIG3_REGION116_Pos) °BPROT_CONFIG3_REGION116_Disabled (0UL) ¢BPROT_CONFIG3_REGION116_Enabled (1UL) •BPROT_CONFIG3_REGION115_Pos (19UL) ¶BPROT_CONFIG3_REGION115_Msk (0x1UL << BPROT_CONFIG3_REGION115_Pos) ßBPROT_CONFIG3_REGION115_Disabled (0UL) ®BPROT_CONFIG3_REGION115_Enabled (1UL) ´BPROT_CONFIG3_REGION114_Pos (18UL) ¨BPROT_CONFIG3_REGION114_Msk (0x1UL << BPROT_CONFIG3_REGION114_Pos) ≠BPROT_CONFIG3_REGION114_Disabled (0UL) ÆBPROT_CONFIG3_REGION114_Enabled (1UL) ±BPROT_CONFIG3_REGION113_Pos (17UL) ≤BPROT_CONFIG3_REGION113_Msk (0x1UL << BPROT_CONFIG3_REGION113_Pos) ≥BPROT_CONFIG3_REGION113_Disabled (0UL) ¥BPROT_CONFIG3_REGION113_Enabled (1UL) ∑BPROT_CONFIG3_REGION112_Pos (16UL) ∏BPROT_CONFIG3_REGION112_Msk (0x1UL << BPROT_CONFIG3_REGION112_Pos) πBPROT_CONFIG3_REGION112_Disabled (0UL) ∫BPROT_CONFIG3_REGION112_Enabled (1UL) ΩBPROT_CONFIG3_REGION111_Pos (15UL) æBPROT_CONFIG3_REGION111_Msk (0x1UL << BPROT_CONFIG3_REGION111_Pos) øBPROT_CONFIG3_REGION111_Disabled (0UL) ¿BPROT_CONFIG3_REGION111_Enabled (1UL) √BPROT_CONFIG3_REGION110_Pos (14UL) ƒBPROT_CONFIG3_REGION110_Msk (0x1UL << BPROT_CONFIG3_REGION110_Pos) ≈BPROT_CONFIG3_REGION110_Disabled (0UL) ∆BPROT_CONFIG3_REGION110_Enabled (1UL) …BPROT_CONFIG3_REGION109_Pos (13UL)  BPROT_CONFIG3_REGION109_Msk (0x1UL << BPROT_CONFIG3_REGION109_Pos) ÀBPROT_CONFIG3_REGION109_Disabled (0UL) ÃBPROT_CONFIG3_REGION109_Enabled (1UL) œBPROT_CONFIG3_REGION108_Pos (12UL) –BPROT_CONFIG3_REGION108_Msk (0x1UL << BPROT_CONFIG3_REGION108_Pos) —BPROT_CONFIG3_REGION108_Disabled (0UL) “BPROT_CONFIG3_REGION108_Enabled (1UL) ’BPROT_CONFIG3_REGION107_Pos (11UL) ÷BPROT_CONFIG3_REGION107_Msk (0x1UL << BPROT_CONFIG3_REGION107_Pos) ◊BPROT_CONFIG3_REGION107_Disabled (0UL) ÿBPROT_CONFIG3_REGION107_Enabled (1UL) €BPROT_CONFIG3_REGION106_Pos (10UL) ‹BPROT_CONFIG3_REGION106_Msk (0x1UL << BPROT_CONFIG3_REGION106_Pos) ›BPROT_CONFIG3_REGION106_Disabled (0UL) ﬁBPROT_CONFIG3_REGION106_Enabled (1UL) ·BPROT_CONFIG3_REGION105_Pos (9UL) ‚BPROT_CONFIG3_REGION105_Msk (0x1UL << BPROT_CONFIG3_REGION105_Pos) „BPROT_CONFIG3_REGION105_Disabled (0UL) ‰BPROT_CONFIG3_REGION105_Enabled (1UL) ÁBPROT_CONFIG3_REGION104_Pos (8UL) ËBPROT_CONFIG3_REGION104_Msk (0x1UL << BPROT_CONFIG3_REGION104_Pos) ÈBPROT_CONFIG3_REGION104_Disabled (0UL) ÍBPROT_CONFIG3_REGION104_Enabled (1UL) ÌBPROT_CONFIG3_REGION103_Pos (7UL) ÓBPROT_CONFIG3_REGION103_Msk (0x1UL << BPROT_CONFIG3_REGION103_Pos) ÔBPROT_CONFIG3_REGION103_Disabled (0UL) BPROT_CONFIG3_REGION103_Enabled (1UL) ÛBPROT_CONFIG3_REGION102_Pos (6UL) ÙBPROT_CONFIG3_REGION102_Msk (0x1UL << BPROT_CONFIG3_REGION102_Pos) ıBPROT_CONFIG3_REGION102_Disabled (0UL) ˆBPROT_CONFIG3_REGION102_Enabled (1UL) ˘BPROT_CONFIG3_REGION101_Pos (5UL) ˙BPROT_CONFIG3_REGION101_Msk (0x1UL << BPROT_CONFIG3_REGION101_Pos) ˚BPROT_CONFIG3_REGION101_Disabled (0UL) ¸BPROT_CONFIG3_REGION101_Enabled (1UL) ˇBPROT_CONFIG3_REGION100_Pos (4UL) ÄBPROT_CONFIG3_REGION100_Msk (0x1UL << BPROT_CONFIG3_REGION100_Pos) ÅBPROT_CONFIG3_REGION100_Disabled (0UL) ÇBPROT_CONFIG3_REGION100_Enabled (1UL) ÖBPROT_CONFIG3_REGION99_Pos (3UL) ÜBPROT_CONFIG3_REGION99_Msk (0x1UL << BPROT_CONFIG3_REGION99_Pos) áBPROT_CONFIG3_REGION99_Disabled (0UL) àBPROT_CONFIG3_REGION99_Enabled (1UL) ãBPROT_CONFIG3_REGION98_Pos (2UL) åBPROT_CONFIG3_REGION98_Msk (0x1UL << BPROT_CONFIG3_REGION98_Pos) çBPROT_CONFIG3_REGION98_Disabled (0UL) éBPROT_CONFIG3_REGION98_Enabled (1UL) ëBPROT_CONFIG3_REGION97_Pos (1UL) íBPROT_CONFIG3_REGION97_Msk (0x1UL << BPROT_CONFIG3_REGION97_Pos) ìBPROT_CONFIG3_REGION97_Disabled (0UL) îBPROT_CONFIG3_REGION97_Enabled (1UL) óBPROT_CONFIG3_REGION96_Pos (0UL) òBPROT_CONFIG3_REGION96_Msk (0x1UL << BPROT_CONFIG3_REGION96_Pos) ôBPROT_CONFIG3_REGION96_Disabled (0UL) öBPROT_CONFIG3_REGION96_Enabled (1UL) §CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL) •CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos) ¶CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL) ßCCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL) ≠CCM_INTENSET_ERROR_Pos (2UL) ÆCCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos) ØCCM_INTENSET_ERROR_Disabled (0UL) ∞CCM_INTENSET_ERROR_Enabled (1UL) ±CCM_INTENSET_ERROR_Set (1UL) ¥CCM_INTENSET_ENDCRYPT_Pos (1UL) µCCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos) ∂CCM_INTENSET_ENDCRYPT_Disabled (0UL) ∑CCM_INTENSET_ENDCRYPT_Enabled (1UL) ∏CCM_INTENSET_ENDCRYPT_Set (1UL) ªCCM_INTENSET_ENDKSGEN_Pos (0UL) ºCCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos) ΩCCM_INTENSET_ENDKSGEN_Disabled (0UL) æCCM_INTENSET_ENDKSGEN_Enabled (1UL) øCCM_INTENSET_ENDKSGEN_Set (1UL) ≈CCM_INTENCLR_ERROR_Pos (2UL) ∆CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos) «CCM_INTENCLR_ERROR_Disabled (0UL) »CCM_INTENCLR_ERROR_Enabled (1UL) …CCM_INTENCLR_ERROR_Clear (1UL) ÃCCM_INTENCLR_ENDCRYPT_Pos (1UL) ÕCCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos) ŒCCM_INTENCLR_ENDCRYPT_Disabled (0UL) œCCM_INTENCLR_ENDCRYPT_Enabled (1UL) –CCM_INTENCLR_ENDCRYPT_Clear (1UL) ”CCM_INTENCLR_ENDKSGEN_Pos (0UL) ‘CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos) ’CCM_INTENCLR_ENDKSGEN_Disabled (0UL) ÷CCM_INTENCLR_ENDKSGEN_Enabled (1UL) ◊CCM_INTENCLR_ENDKSGEN_Clear (1UL) ›CCM_MICSTATUS_MICSTATUS_Pos (0UL) ﬁCCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos) ﬂCCM_MICSTATUS_MICSTATUS_CheckFailed (0UL) ‡CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL) ÊCCM_ENABLE_ENABLE_Pos (0UL) ÁCCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos) ËCCM_ENABLE_ENABLE_Disabled (0UL) ÈCCM_ENABLE_ENABLE_Enabled (2UL) ÔCCM_MODE_LENGTH_Pos (24UL) CCM_MODE_LENGTH_Msk (0x1UL << CCM_MODE_LENGTH_Pos) ÒCCM_MODE_LENGTH_Default (0UL) ÚCCM_MODE_LENGTH_Extended (1UL) ıCCM_MODE_DATARATE_Pos (16UL) ˆCCM_MODE_DATARATE_Msk (0x1UL << CCM_MODE_DATARATE_Pos) ˜CCM_MODE_DATARATE_1Mbit (0UL) ¯CCM_MODE_DATARATE_2Mbit (1UL) ˚CCM_MODE_MODE_Pos (0UL) ¸CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos) ˝CCM_MODE_MODE_Encryption (0UL) ˛CCM_MODE_MODE_Decryption (1UL) ÑCCM_CNFPTR_CNFPTR_Pos (0UL) ÖCCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL << CCM_CNFPTR_CNFPTR_Pos) ãCCM_INPTR_INPTR_Pos (0UL) åCCM_INPTR_INPTR_Msk (0xFFFFFFFFUL << CCM_INPTR_INPTR_Pos) íCCM_OUTPTR_OUTPTR_Pos (0UL) ìCCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL << CCM_OUTPTR_OUTPTR_Pos) ôCCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL) öCCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << CCM_SCRATCHPTR_SCRATCHPTR_Pos) §CLOCK_INTENSET_CTTO_Pos (4UL) •CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos) ¶CLOCK_INTENSET_CTTO_Disabled (0UL) ßCLOCK_INTENSET_CTTO_Enabled (1UL) ®CLOCK_INTENSET_CTTO_Set (1UL) ´CLOCK_INTENSET_DONE_Pos (3UL) ¨CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos) ≠CLOCK_INTENSET_DONE_Disabled (0UL) ÆCLOCK_INTENSET_DONE_Enabled (1UL) ØCLOCK_INTENSET_DONE_Set (1UL) ≤CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL) ≥CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos) ¥CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL) µCLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL) ∂CLOCK_INTENSET_LFCLKSTARTED_Set (1UL) πCLOCK_INTENSET_HFCLKSTARTED_Pos (0UL) ∫CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos) ªCLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL) ºCLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL) ΩCLOCK_INTENSET_HFCLKSTARTED_Set (1UL) √CLOCK_INTENCLR_CTTO_Pos (4UL) ƒCLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos) ≈CLOCK_INTENCLR_CTTO_Disabled (0UL) ∆CLOCK_INTENCLR_CTTO_Enabled (1UL) «CLOCK_INTENCLR_CTTO_Clear (1UL)  CLOCK_INTENCLR_DONE_Pos (3UL) ÀCLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos) ÃCLOCK_INTENCLR_DONE_Disabled (0UL) ÕCLOCK_INTENCLR_DONE_Enabled (1UL) ŒCLOCK_INTENCLR_DONE_Clear (1UL) —CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL) “CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos) ”CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL) ‘CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL) ’CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL) ÿCLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL) ŸCLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos) ⁄CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL) €CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL) ‹CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL) ‚CLOCK_HFCLKRUN_STATUS_Pos (0UL) „CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos) ‰CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL) ÂCLOCK_HFCLKRUN_STATUS_Triggered (1UL) ÎCLOCK_HFCLKSTAT_STATE_Pos (16UL) ÏCLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos) ÌCLOCK_HFCLKSTAT_STATE_NotRunning (0UL) ÓCLOCK_HFCLKSTAT_STATE_Running (1UL) ÒCLOCK_HFCLKSTAT_SRC_Pos (0UL) ÚCLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos) ÛCLOCK_HFCLKSTAT_SRC_RC (0UL) ÙCLOCK_HFCLKSTAT_SRC_Xtal (1UL) ˙CLOCK_LFCLKRUN_STATUS_Pos (0UL) ˚CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos) ¸CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL) ˝CLOCK_LFCLKRUN_STATUS_Triggered (1UL) É	CLOCK_LFCLKSTAT_STATE_Pos (16UL) Ñ	CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos) Ö	CLOCK_LFCLKSTAT_STATE_NotRunning (0UL) Ü	CLOCK_LFCLKSTAT_STATE_Running (1UL) â	CLOCK_LFCLKSTAT_SRC_Pos (0UL) ä	CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos) ã	CLOCK_LFCLKSTAT_SRC_RC (0UL) å	CLOCK_LFCLKSTAT_SRC_Xtal (1UL) ç	CLOCK_LFCLKSTAT_SRC_Synth (2UL) ì	CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL) î	CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos) ï	CLOCK_LFCLKSRCCOPY_SRC_RC (0UL) ñ	CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL) ó	CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL) ù	CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL) û	CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL << CLOCK_LFCLKSRC_EXTERNAL_Pos) ü	CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL) †	CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL) £	CLOCK_LFCLKSRC_BYPASS_Pos (16UL) §	CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL << CLOCK_LFCLKSRC_BYPASS_Pos) •	CLOCK_LFCLKSRC_BYPASS_Disabled (0UL) ¶	CLOCK_LFCLKSRC_BYPASS_Enabled (1UL) ©	CLOCK_LFCLKSRC_SRC_Pos (0UL) ™	CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos) ´	CLOCK_LFCLKSRC_SRC_RC (0UL) ¨	CLOCK_LFCLKSRC_SRC_Xtal (1UL) ≠	CLOCK_LFCLKSRC_SRC_Synth (2UL) ≥	CLOCK_CTIV_CTIV_Pos (0UL) ¥	CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos) ∫	CLOCK_TRACECONFIG_TRACEMUX_Pos (16UL) ª	CLOCK_TRACECONFIG_TRACEMUX_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEMUX_Pos) º	CLOCK_TRACECONFIG_TRACEMUX_GPIO (0UL) Ω	CLOCK_TRACECONFIG_TRACEMUX_Serial (1UL) æ	CLOCK_TRACECONFIG_TRACEMUX_Parallel (2UL) ¡	CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos (0UL) ¬	CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos) √	CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz (0UL) ƒ	CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz (1UL) ≈	CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz (2UL) ∆	CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz (3UL) –	COMP_SHORTS_CROSS_STOP_Pos (4UL) —	COMP_SHORTS_CROSS_STOP_Msk (0x1UL << COMP_SHORTS_CROSS_STOP_Pos) “	COMP_SHORTS_CROSS_STOP_Disabled (0UL) ”	COMP_SHORTS_CROSS_STOP_Enabled (1UL) ÷	COMP_SHORTS_UP_STOP_Pos (3UL) ◊	COMP_SHORTS_UP_STOP_Msk (0x1UL << COMP_SHORTS_UP_STOP_Pos) ÿ	COMP_SHORTS_UP_STOP_Disabled (0UL) Ÿ	COMP_SHORTS_UP_STOP_Enabled (1UL) ‹	COMP_SHORTS_DOWN_STOP_Pos (2UL) ›	COMP_SHORTS_DOWN_STOP_Msk (0x1UL << COMP_SHORTS_DOWN_STOP_Pos) ﬁ	COMP_SHORTS_DOWN_STOP_Disabled (0UL) ﬂ	COMP_SHORTS_DOWN_STOP_Enabled (1UL) ‚	COMP_SHORTS_READY_STOP_Pos (1UL) „	COMP_SHORTS_READY_STOP_Msk (0x1UL << COMP_SHORTS_READY_STOP_Pos) ‰	COMP_SHORTS_READY_STOP_Disabled (0UL) Â	COMP_SHORTS_READY_STOP_Enabled (1UL) Ë	COMP_SHORTS_READY_SAMPLE_Pos (0UL) È	COMP_SHORTS_READY_SAMPLE_Msk (0x1UL << COMP_SHORTS_READY_SAMPLE_Pos) Í	COMP_SHORTS_READY_SAMPLE_Disabled (0UL) Î	COMP_SHORTS_READY_SAMPLE_Enabled (1UL) Ò	COMP_INTEN_CROSS_Pos (3UL) Ú	COMP_INTEN_CROSS_Msk (0x1UL << COMP_INTEN_CROSS_Pos) Û	COMP_INTEN_CROSS_Disabled (0UL) Ù	COMP_INTEN_CROSS_Enabled (1UL) ˜	COMP_INTEN_UP_Pos (2UL) ¯	COMP_INTEN_UP_Msk (0x1UL << COMP_INTEN_UP_Pos) ˘	COMP_INTEN_UP_Disabled (0UL) ˙	COMP_INTEN_UP_Enabled (1UL) ˝	COMP_INTEN_DOWN_Pos (1UL) ˛	COMP_INTEN_DOWN_Msk (0x1UL << COMP_INTEN_DOWN_Pos) ˇ	COMP_INTEN_DOWN_Disabled (0UL) Ä
COMP_INTEN_DOWN_Enabled (1UL) É
COMP_INTEN_READY_Pos (0UL) Ñ
COMP_INTEN_READY_Msk (0x1UL << COMP_INTEN_READY_Pos) Ö
COMP_INTEN_READY_Disabled (0UL) Ü
COMP_INTEN_READY_Enabled (1UL) å
COMP_INTENSET_CROSS_Pos (3UL) ç
COMP_INTENSET_CROSS_Msk (0x1UL << COMP_INTENSET_CROSS_Pos) é
COMP_INTENSET_CROSS_Disabled (0UL) è
COMP_INTENSET_CROSS_Enabled (1UL) ê
COMP_INTENSET_CROSS_Set (1UL) ì
COMP_INTENSET_UP_Pos (2UL) î
COMP_INTENSET_UP_Msk (0x1UL << COMP_INTENSET_UP_Pos) ï
COMP_INTENSET_UP_Disabled (0UL) ñ
COMP_INTENSET_UP_Enabled (1UL) ó
COMP_INTENSET_UP_Set (1UL) ö
COMP_INTENSET_DOWN_Pos (1UL) õ
COMP_INTENSET_DOWN_Msk (0x1UL << COMP_INTENSET_DOWN_Pos) ú
COMP_INTENSET_DOWN_Disabled (0UL) ù
COMP_INTENSET_DOWN_Enabled (1UL) û
COMP_INTENSET_DOWN_Set (1UL) °
COMP_INTENSET_READY_Pos (0UL) ¢
COMP_INTENSET_READY_Msk (0x1UL << COMP_INTENSET_READY_Pos) £
COMP_INTENSET_READY_Disabled (0UL) §
COMP_INTENSET_READY_Enabled (1UL) •
COMP_INTENSET_READY_Set (1UL) ´
COMP_INTENCLR_CROSS_Pos (3UL) ¨
COMP_INTENCLR_CROSS_Msk (0x1UL << COMP_INTENCLR_CROSS_Pos) ≠
COMP_INTENCLR_CROSS_Disabled (0UL) Æ
COMP_INTENCLR_CROSS_Enabled (1UL) Ø
COMP_INTENCLR_CROSS_Clear (1UL) ≤
COMP_INTENCLR_UP_Pos (2UL) ≥
COMP_INTENCLR_UP_Msk (0x1UL << COMP_INTENCLR_UP_Pos) ¥
COMP_INTENCLR_UP_Disabled (0UL) µ
COMP_INTENCLR_UP_Enabled (1UL) ∂
COMP_INTENCLR_UP_Clear (1UL) π
COMP_INTENCLR_DOWN_Pos (1UL) ∫
COMP_INTENCLR_DOWN_Msk (0x1UL << COMP_INTENCLR_DOWN_Pos) ª
COMP_INTENCLR_DOWN_Disabled (0UL) º
COMP_INTENCLR_DOWN_Enabled (1UL) Ω
COMP_INTENCLR_DOWN_Clear (1UL) ¿
COMP_INTENCLR_READY_Pos (0UL) ¡
COMP_INTENCLR_READY_Msk (0x1UL << COMP_INTENCLR_READY_Pos) ¬
COMP_INTENCLR_READY_Disabled (0UL) √
COMP_INTENCLR_READY_Enabled (1UL) ƒ
COMP_INTENCLR_READY_Clear (1UL)  
COMP_RESULT_RESULT_Pos (0UL) À
COMP_RESULT_RESULT_Msk (0x1UL << COMP_RESULT_RESULT_Pos) Ã
COMP_RESULT_RESULT_Below (0UL) Õ
COMP_RESULT_RESULT_Above (1UL) ”
COMP_ENABLE_ENABLE_Pos (0UL) ‘
COMP_ENABLE_ENABLE_Msk (0x3UL << COMP_ENABLE_ENABLE_Pos) ’
COMP_ENABLE_ENABLE_Disabled (0UL) ÷
COMP_ENABLE_ENABLE_Enabled (2UL) ‹
COMP_PSEL_PSEL_Pos (0UL) ›
COMP_PSEL_PSEL_Msk (0x7UL << COMP_PSEL_PSEL_Pos) ﬁ
COMP_PSEL_PSEL_AnalogInput0 (0UL) ﬂ
COMP_PSEL_PSEL_AnalogInput1 (1UL) ‡
COMP_PSEL_PSEL_AnalogInput2 (2UL) ·
COMP_PSEL_PSEL_AnalogInput3 (3UL) ‚
COMP_PSEL_PSEL_AnalogInput4 (4UL) „
COMP_PSEL_PSEL_AnalogInput5 (5UL) ‰
COMP_PSEL_PSEL_AnalogInput6 (6UL) Â
COMP_PSEL_PSEL_AnalogInput7 (7UL) Î
COMP_REFSEL_REFSEL_Pos (0UL) Ï
COMP_REFSEL_REFSEL_Msk (0x7UL << COMP_REFSEL_REFSEL_Pos) Ì
COMP_REFSEL_REFSEL_Int1V2 (0UL) Ó
COMP_REFSEL_REFSEL_Int1V8 (1UL) Ô
COMP_REFSEL_REFSEL_Int2V4 (2UL) 
COMP_REFSEL_REFSEL_VDD (4UL) Ò
COMP_REFSEL_REFSEL_ARef (7UL) ˜
COMP_EXTREFSEL_EXTREFSEL_Pos (0UL) ¯
COMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << COMP_EXTREFSEL_EXTREFSEL_Pos) ˘
COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) ˙
COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) ÄCOMP_TH_THUP_Pos (8UL) ÅCOMP_TH_THUP_Msk (0x3FUL << COMP_TH_THUP_Pos) ÑCOMP_TH_THDOWN_Pos (0UL) ÖCOMP_TH_THDOWN_Msk (0x3FUL << COMP_TH_THDOWN_Pos) ãCOMP_MODE_MAIN_Pos (8UL) åCOMP_MODE_MAIN_Msk (0x1UL << COMP_MODE_MAIN_Pos) çCOMP_MODE_MAIN_SE (0UL) éCOMP_MODE_MAIN_Diff (1UL) ëCOMP_MODE_SP_Pos (0UL) íCOMP_MODE_SP_Msk (0x3UL << COMP_MODE_SP_Pos) ìCOMP_MODE_SP_Low (0UL) îCOMP_MODE_SP_Normal (1UL) ïCOMP_MODE_SP_High (2UL) õCOMP_HYST_HYST_Pos (0UL) úCOMP_HYST_HYST_Msk (0x1UL << COMP_HYST_HYST_Pos) ùCOMP_HYST_HYST_NoHyst (0UL) ûCOMP_HYST_HYST_Hyst50mV (1UL) §COMP_ISOURCE_ISOURCE_Pos (0UL) •COMP_ISOURCE_ISOURCE_Msk (0x3UL << COMP_ISOURCE_ISOURCE_Pos) ¶COMP_ISOURCE_ISOURCE_Off (0UL) ßCOMP_ISOURCE_ISOURCE_Ien2mA5 (1UL) ®COMP_ISOURCE_ISOURCE_Ien5mA (2UL) ©COMP_ISOURCE_ISOURCE_Ien10mA (3UL) ≥ECB_INTENSET_ERRORECB_Pos (1UL) ¥ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos) µECB_INTENSET_ERRORECB_Disabled (0UL) ∂ECB_INTENSET_ERRORECB_Enabled (1UL) ∑ECB_INTENSET_ERRORECB_Set (1UL) ∫ECB_INTENSET_ENDECB_Pos (0UL) ªECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos) ºECB_INTENSET_ENDECB_Disabled (0UL) ΩECB_INTENSET_ENDECB_Enabled (1UL) æECB_INTENSET_ENDECB_Set (1UL) ƒECB_INTENCLR_ERRORECB_Pos (1UL) ≈ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos) ∆ECB_INTENCLR_ERRORECB_Disabled (0UL) «ECB_INTENCLR_ERRORECB_Enabled (1UL) »ECB_INTENCLR_ERRORECB_Clear (1UL) ÀECB_INTENCLR_ENDECB_Pos (0UL) ÃECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos) ÕECB_INTENCLR_ENDECB_Disabled (0UL) ŒECB_INTENCLR_ENDECB_Enabled (1UL) œECB_INTENCLR_ENDECB_Clear (1UL) ’ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL) ÷ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL << ECB_ECBDATAPTR_ECBDATAPTR_Pos) ‡EGU_INTEN_TRIGGERED15_Pos (15UL) ·EGU_INTEN_TRIGGERED15_Msk (0x1UL << EGU_INTEN_TRIGGERED15_Pos) ‚EGU_INTEN_TRIGGERED15_Disabled (0UL) „EGU_INTEN_TRIGGERED15_Enabled (1UL) ÊEGU_INTEN_TRIGGERED14_Pos (14UL) ÁEGU_INTEN_TRIGGERED14_Msk (0x1UL << EGU_INTEN_TRIGGERED14_Pos) ËEGU_INTEN_TRIGGERED14_Disabled (0UL) ÈEGU_INTEN_TRIGGERED14_Enabled (1UL) ÏEGU_INTEN_TRIGGERED13_Pos (13UL) ÌEGU_INTEN_TRIGGERED13_Msk (0x1UL << EGU_INTEN_TRIGGERED13_Pos) ÓEGU_INTEN_TRIGGERED13_Disabled (0UL) ÔEGU_INTEN_TRIGGERED13_Enabled (1UL) ÚEGU_INTEN_TRIGGERED12_Pos (12UL) ÛEGU_INTEN_TRIGGERED12_Msk (0x1UL << EGU_INTEN_TRIGGERED12_Pos) ÙEGU_INTEN_TRIGGERED12_Disabled (0UL) ıEGU_INTEN_TRIGGERED12_Enabled (1UL) ¯EGU_INTEN_TRIGGERED11_Pos (11UL) ˘EGU_INTEN_TRIGGERED11_Msk (0x1UL << EGU_INTEN_TRIGGERED11_Pos) ˙EGU_INTEN_TRIGGERED11_Disabled (0UL) ˚EGU_INTEN_TRIGGERED11_Enabled (1UL) ˛EGU_INTEN_TRIGGERED10_Pos (10UL) ˇEGU_INTEN_TRIGGERED10_Msk (0x1UL << EGU_INTEN_TRIGGERED10_Pos) ÄEGU_INTEN_TRIGGERED10_Disabled (0UL) ÅEGU_INTEN_TRIGGERED10_Enabled (1UL) ÑEGU_INTEN_TRIGGERED9_Pos (9UL) ÖEGU_INTEN_TRIGGERED9_Msk (0x1UL << EGU_INTEN_TRIGGERED9_Pos) ÜEGU_INTEN_TRIGGERED9_Disabled (0UL) áEGU_INTEN_TRIGGERED9_Enabled (1UL) äEGU_INTEN_TRIGGERED8_Pos (8UL) ãEGU_INTEN_TRIGGERED8_Msk (0x1UL << EGU_INTEN_TRIGGERED8_Pos) åEGU_INTEN_TRIGGERED8_Disabled (0UL) çEGU_INTEN_TRIGGERED8_Enabled (1UL) êEGU_INTEN_TRIGGERED7_Pos (7UL) ëEGU_INTEN_TRIGGERED7_Msk (0x1UL << EGU_INTEN_TRIGGERED7_Pos) íEGU_INTEN_TRIGGERED7_Disabled (0UL) ìEGU_INTEN_TRIGGERED7_Enabled (1UL) ñEGU_INTEN_TRIGGERED6_Pos (6UL) óEGU_INTEN_TRIGGERED6_Msk (0x1UL << EGU_INTEN_TRIGGERED6_Pos) òEGU_INTEN_TRIGGERED6_Disabled (0UL) ôEGU_INTEN_TRIGGERED6_Enabled (1UL) úEGU_INTEN_TRIGGERED5_Pos (5UL) ùEGU_INTEN_TRIGGERED5_Msk (0x1UL << EGU_INTEN_TRIGGERED5_Pos) ûEGU_INTEN_TRIGGERED5_Disabled (0UL) üEGU_INTEN_TRIGGERED5_Enabled (1UL) ¢EGU_INTEN_TRIGGERED4_Pos (4UL) £EGU_INTEN_TRIGGERED4_Msk (0x1UL << EGU_INTEN_TRIGGERED4_Pos) §EGU_INTEN_TRIGGERED4_Disabled (0UL) •EGU_INTEN_TRIGGERED4_Enabled (1UL) ®EGU_INTEN_TRIGGERED3_Pos (3UL) ©EGU_INTEN_TRIGGERED3_Msk (0x1UL << EGU_INTEN_TRIGGERED3_Pos) ™EGU_INTEN_TRIGGERED3_Disabled (0UL) ´EGU_INTEN_TRIGGERED3_Enabled (1UL) ÆEGU_INTEN_TRIGGERED2_Pos (2UL) ØEGU_INTEN_TRIGGERED2_Msk (0x1UL << EGU_INTEN_TRIGGERED2_Pos) ∞EGU_INTEN_TRIGGERED2_Disabled (0UL) ±EGU_INTEN_TRIGGERED2_Enabled (1UL) ¥EGU_INTEN_TRIGGERED1_Pos (1UL) µEGU_INTEN_TRIGGERED1_Msk (0x1UL << EGU_INTEN_TRIGGERED1_Pos) ∂EGU_INTEN_TRIGGERED1_Disabled (0UL) ∑EGU_INTEN_TRIGGERED1_Enabled (1UL) ∫EGU_INTEN_TRIGGERED0_Pos (0UL) ªEGU_INTEN_TRIGGERED0_Msk (0x1UL << EGU_INTEN_TRIGGERED0_Pos) ºEGU_INTEN_TRIGGERED0_Disabled (0UL) ΩEGU_INTEN_TRIGGERED0_Enabled (1UL) √EGU_INTENSET_TRIGGERED15_Pos (15UL) ƒEGU_INTENSET_TRIGGERED15_Msk (0x1UL << EGU_INTENSET_TRIGGERED15_Pos) ≈EGU_INTENSET_TRIGGERED15_Disabled (0UL) ∆EGU_INTENSET_TRIGGERED15_Enabled (1UL) «EGU_INTENSET_TRIGGERED15_Set (1UL)  EGU_INTENSET_TRIGGERED14_Pos (14UL) ÀEGU_INTENSET_TRIGGERED14_Msk (0x1UL << EGU_INTENSET_TRIGGERED14_Pos) ÃEGU_INTENSET_TRIGGERED14_Disabled (0UL) ÕEGU_INTENSET_TRIGGERED14_Enabled (1UL) ŒEGU_INTENSET_TRIGGERED14_Set (1UL) —EGU_INTENSET_TRIGGERED13_Pos (13UL) “EGU_INTENSET_TRIGGERED13_Msk (0x1UL << EGU_INTENSET_TRIGGERED13_Pos) ”EGU_INTENSET_TRIGGERED13_Disabled (0UL) ‘EGU_INTENSET_TRIGGERED13_Enabled (1UL) ’EGU_INTENSET_TRIGGERED13_Set (1UL) ÿEGU_INTENSET_TRIGGERED12_Pos (12UL) ŸEGU_INTENSET_TRIGGERED12_Msk (0x1UL << EGU_INTENSET_TRIGGERED12_Pos) ⁄EGU_INTENSET_TRIGGERED12_Disabled (0UL) €EGU_INTENSET_TRIGGERED12_Enabled (1UL) ‹EGU_INTENSET_TRIGGERED12_Set (1UL) ﬂEGU_INTENSET_TRIGGERED11_Pos (11UL) ‡EGU_INTENSET_TRIGGERED11_Msk (0x1UL << EGU_INTENSET_TRIGGERED11_Pos) ·EGU_INTENSET_TRIGGERED11_Disabled (0UL) ‚EGU_INTENSET_TRIGGERED11_Enabled (1UL) „EGU_INTENSET_TRIGGERED11_Set (1UL) ÊEGU_INTENSET_TRIGGERED10_Pos (10UL) ÁEGU_INTENSET_TRIGGERED10_Msk (0x1UL << EGU_INTENSET_TRIGGERED10_Pos) ËEGU_INTENSET_TRIGGERED10_Disabled (0UL) ÈEGU_INTENSET_TRIGGERED10_Enabled (1UL) ÍEGU_INTENSET_TRIGGERED10_Set (1UL) ÌEGU_INTENSET_TRIGGERED9_Pos (9UL) ÓEGU_INTENSET_TRIGGERED9_Msk (0x1UL << EGU_INTENSET_TRIGGERED9_Pos) ÔEGU_INTENSET_TRIGGERED9_Disabled (0UL) EGU_INTENSET_TRIGGERED9_Enabled (1UL) ÒEGU_INTENSET_TRIGGERED9_Set (1UL) ÙEGU_INTENSET_TRIGGERED8_Pos (8UL) ıEGU_INTENSET_TRIGGERED8_Msk (0x1UL << EGU_INTENSET_TRIGGERED8_Pos) ˆEGU_INTENSET_TRIGGERED8_Disabled (0UL) ˜EGU_INTENSET_TRIGGERED8_Enabled (1UL) ¯EGU_INTENSET_TRIGGERED8_Set (1UL) ˚EGU_INTENSET_TRIGGERED7_Pos (7UL) ¸EGU_INTENSET_TRIGGERED7_Msk (0x1UL << EGU_INTENSET_TRIGGERED7_Pos) ˝EGU_INTENSET_TRIGGERED7_Disabled (0UL) ˛EGU_INTENSET_TRIGGERED7_Enabled (1UL) ˇEGU_INTENSET_TRIGGERED7_Set (1UL) ÇEGU_INTENSET_TRIGGERED6_Pos (6UL) ÉEGU_INTENSET_TRIGGERED6_Msk (0x1UL << EGU_INTENSET_TRIGGERED6_Pos) ÑEGU_INTENSET_TRIGGERED6_Disabled (0UL) ÖEGU_INTENSET_TRIGGERED6_Enabled (1UL) ÜEGU_INTENSET_TRIGGERED6_Set (1UL) âEGU_INTENSET_TRIGGERED5_Pos (5UL) äEGU_INTENSET_TRIGGERED5_Msk (0x1UL << EGU_INTENSET_TRIGGERED5_Pos) ãEGU_INTENSET_TRIGGERED5_Disabled (0UL) åEGU_INTENSET_TRIGGERED5_Enabled (1UL) çEGU_INTENSET_TRIGGERED5_Set (1UL) êEGU_INTENSET_TRIGGERED4_Pos (4UL) ëEGU_INTENSET_TRIGGERED4_Msk (0x1UL << EGU_INTENSET_TRIGGERED4_Pos) íEGU_INTENSET_TRIGGERED4_Disabled (0UL) ìEGU_INTENSET_TRIGGERED4_Enabled (1UL) îEGU_INTENSET_TRIGGERED4_Set (1UL) óEGU_INTENSET_TRIGGERED3_Pos (3UL) òEGU_INTENSET_TRIGGERED3_Msk (0x1UL << EGU_INTENSET_TRIGGERED3_Pos) ôEGU_INTENSET_TRIGGERED3_Disabled (0UL) öEGU_INTENSET_TRIGGERED3_Enabled (1UL) õEGU_INTENSET_TRIGGERED3_Set (1UL) ûEGU_INTENSET_TRIGGERED2_Pos (2UL) üEGU_INTENSET_TRIGGERED2_Msk (0x1UL << EGU_INTENSET_TRIGGERED2_Pos) †EGU_INTENSET_TRIGGERED2_Disabled (0UL) °EGU_INTENSET_TRIGGERED2_Enabled (1UL) ¢EGU_INTENSET_TRIGGERED2_Set (1UL) •EGU_INTENSET_TRIGGERED1_Pos (1UL) ¶EGU_INTENSET_TRIGGERED1_Msk (0x1UL << EGU_INTENSET_TRIGGERED1_Pos) ßEGU_INTENSET_TRIGGERED1_Disabled (0UL) ®EGU_INTENSET_TRIGGERED1_Enabled (1UL) ©EGU_INTENSET_TRIGGERED1_Set (1UL) ¨EGU_INTENSET_TRIGGERED0_Pos (0UL) ≠EGU_INTENSET_TRIGGERED0_Msk (0x1UL << EGU_INTENSET_TRIGGERED0_Pos) ÆEGU_INTENSET_TRIGGERED0_Disabled (0UL) ØEGU_INTENSET_TRIGGERED0_Enabled (1UL) ∞EGU_INTENSET_TRIGGERED0_Set (1UL) ∂EGU_INTENCLR_TRIGGERED15_Pos (15UL) ∑EGU_INTENCLR_TRIGGERED15_Msk (0x1UL << EGU_INTENCLR_TRIGGERED15_Pos) ∏EGU_INTENCLR_TRIGGERED15_Disabled (0UL) πEGU_INTENCLR_TRIGGERED15_Enabled (1UL) ∫EGU_INTENCLR_TRIGGERED15_Clear (1UL) ΩEGU_INTENCLR_TRIGGERED14_Pos (14UL) æEGU_INTENCLR_TRIGGERED14_Msk (0x1UL << EGU_INTENCLR_TRIGGERED14_Pos) øEGU_INTENCLR_TRIGGERED14_Disabled (0UL) ¿EGU_INTENCLR_TRIGGERED14_Enabled (1UL) ¡EGU_INTENCLR_TRIGGERED14_Clear (1UL) ƒEGU_INTENCLR_TRIGGERED13_Pos (13UL) ≈EGU_INTENCLR_TRIGGERED13_Msk (0x1UL << EGU_INTENCLR_TRIGGERED13_Pos) ∆EGU_INTENCLR_TRIGGERED13_Disabled (0UL) «EGU_INTENCLR_TRIGGERED13_Enabled (1UL) »EGU_INTENCLR_TRIGGERED13_Clear (1UL) ÀEGU_INTENCLR_TRIGGERED12_Pos (12UL) ÃEGU_INTENCLR_TRIGGERED12_Msk (0x1UL << EGU_INTENCLR_TRIGGERED12_Pos) ÕEGU_INTENCLR_TRIGGERED12_Disabled (0UL) ŒEGU_INTENCLR_TRIGGERED12_Enabled (1UL) œEGU_INTENCLR_TRIGGERED12_Clear (1UL) “EGU_INTENCLR_TRIGGERED11_Pos (11UL) ”EGU_INTENCLR_TRIGGERED11_Msk (0x1UL << EGU_INTENCLR_TRIGGERED11_Pos) ‘EGU_INTENCLR_TRIGGERED11_Disabled (0UL) ’EGU_INTENCLR_TRIGGERED11_Enabled (1UL) ÷EGU_INTENCLR_TRIGGERED11_Clear (1UL) ŸEGU_INTENCLR_TRIGGERED10_Pos (10UL) ⁄EGU_INTENCLR_TRIGGERED10_Msk (0x1UL << EGU_INTENCLR_TRIGGERED10_Pos) €EGU_INTENCLR_TRIGGERED10_Disabled (0UL) ‹EGU_INTENCLR_TRIGGERED10_Enabled (1UL) ›EGU_INTENCLR_TRIGGERED10_Clear (1UL) ‡EGU_INTENCLR_TRIGGERED9_Pos (9UL) ·EGU_INTENCLR_TRIGGERED9_Msk (0x1UL << EGU_INTENCLR_TRIGGERED9_Pos) ‚EGU_INTENCLR_TRIGGERED9_Disabled (0UL) „EGU_INTENCLR_TRIGGERED9_Enabled (1UL) ‰EGU_INTENCLR_TRIGGERED9_Clear (1UL) ÁEGU_INTENCLR_TRIGGERED8_Pos (8UL) ËEGU_INTENCLR_TRIGGERED8_Msk (0x1UL << EGU_INTENCLR_TRIGGERED8_Pos) ÈEGU_INTENCLR_TRIGGERED8_Disabled (0UL) ÍEGU_INTENCLR_TRIGGERED8_Enabled (1UL) ÎEGU_INTENCLR_TRIGGERED8_Clear (1UL) ÓEGU_INTENCLR_TRIGGERED7_Pos (7UL) ÔEGU_INTENCLR_TRIGGERED7_Msk (0x1UL << EGU_INTENCLR_TRIGGERED7_Pos) EGU_INTENCLR_TRIGGERED7_Disabled (0UL) ÒEGU_INTENCLR_TRIGGERED7_Enabled (1UL) ÚEGU_INTENCLR_TRIGGERED7_Clear (1UL) ıEGU_INTENCLR_TRIGGERED6_Pos (6UL) ˆEGU_INTENCLR_TRIGGERED6_Msk (0x1UL << EGU_INTENCLR_TRIGGERED6_Pos) ˜EGU_INTENCLR_TRIGGERED6_Disabled (0UL) ¯EGU_INTENCLR_TRIGGERED6_Enabled (1UL) ˘EGU_INTENCLR_TRIGGERED6_Clear (1UL) ¸EGU_INTENCLR_TRIGGERED5_Pos (5UL) ˝EGU_INTENCLR_TRIGGERED5_Msk (0x1UL << EGU_INTENCLR_TRIGGERED5_Pos) ˛EGU_INTENCLR_TRIGGERED5_Disabled (0UL) ˇEGU_INTENCLR_TRIGGERED5_Enabled (1UL) ÄEGU_INTENCLR_TRIGGERED5_Clear (1UL) ÉEGU_INTENCLR_TRIGGERED4_Pos (4UL) ÑEGU_INTENCLR_TRIGGERED4_Msk (0x1UL << EGU_INTENCLR_TRIGGERED4_Pos) ÖEGU_INTENCLR_TRIGGERED4_Disabled (0UL) ÜEGU_INTENCLR_TRIGGERED4_Enabled (1UL) áEGU_INTENCLR_TRIGGERED4_Clear (1UL) äEGU_INTENCLR_TRIGGERED3_Pos (3UL) ãEGU_INTENCLR_TRIGGERED3_Msk (0x1UL << EGU_INTENCLR_TRIGGERED3_Pos) åEGU_INTENCLR_TRIGGERED3_Disabled (0UL) çEGU_INTENCLR_TRIGGERED3_Enabled (1UL) éEGU_INTENCLR_TRIGGERED3_Clear (1UL) ëEGU_INTENCLR_TRIGGERED2_Pos (2UL) íEGU_INTENCLR_TRIGGERED2_Msk (0x1UL << EGU_INTENCLR_TRIGGERED2_Pos) ìEGU_INTENCLR_TRIGGERED2_Disabled (0UL) îEGU_INTENCLR_TRIGGERED2_Enabled (1UL) ïEGU_INTENCLR_TRIGGERED2_Clear (1UL) òEGU_INTENCLR_TRIGGERED1_Pos (1UL) ôEGU_INTENCLR_TRIGGERED1_Msk (0x1UL << EGU_INTENCLR_TRIGGERED1_Pos) öEGU_INTENCLR_TRIGGERED1_Disabled (0UL) õEGU_INTENCLR_TRIGGERED1_Enabled (1UL) úEGU_INTENCLR_TRIGGERED1_Clear (1UL) üEGU_INTENCLR_TRIGGERED0_Pos (0UL) †EGU_INTENCLR_TRIGGERED0_Msk (0x1UL << EGU_INTENCLR_TRIGGERED0_Pos) °EGU_INTENCLR_TRIGGERED0_Disabled (0UL) ¢EGU_INTENCLR_TRIGGERED0_Enabled (1UL) £EGU_INTENCLR_TRIGGERED0_Clear (1UL) ≠FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL) ÆFICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL << FICR_CODEPAGESIZE_CODEPAGESIZE_Pos) ¥FICR_CODESIZE_CODESIZE_Pos (0UL) µFICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL << FICR_CODESIZE_CODESIZE_Pos) ªFICR_DEVICEID_DEVICEID_Pos (0UL) ºFICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL << FICR_DEVICEID_DEVICEID_Pos) ¬FICR_ER_ER_Pos (0UL) √FICR_ER_ER_Msk (0xFFFFFFFFUL << FICR_ER_ER_Pos) …FICR_IR_IR_Pos (0UL)  FICR_IR_IR_Msk (0xFFFFFFFFUL << FICR_IR_IR_Pos) –FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL) —FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos) “FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL) ”FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL) ŸFICR_DEVICEADDR_DEVICEADDR_Pos (0UL) ⁄FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL << FICR_DEVICEADDR_DEVICEADDR_Pos) ‡FICR_INFO_PART_PART_Pos (0UL) ·FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL << FICR_INFO_PART_PART_Pos) ‚FICR_INFO_PART_PART_N52832 (0x52832UL) „FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL) ÈFICR_INFO_VARIANT_VARIANT_Pos (0UL) ÍFICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL << FICR_INFO_VARIANT_VARIANT_Pos) ÎFICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL) ÏFICR_INFO_VARIANT_VARIANT_AAAB (0x41414142UL) ÌFICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL) ÓFICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL) ÔFICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL) ıFICR_INFO_PACKAGE_PACKAGE_Pos (0UL) ˆFICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL << FICR_INFO_PACKAGE_PACKAGE_Pos) ˜FICR_INFO_PACKAGE_PACKAGE_QF (0x2000UL) ¯FICR_INFO_PACKAGE_PACKAGE_CH (0x2001UL) ˘FICR_INFO_PACKAGE_PACKAGE_CI (0x2002UL) ˙FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL) ÄFICR_INFO_RAM_RAM_Pos (0UL) ÅFICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL << FICR_INFO_RAM_RAM_Pos) ÇFICR_INFO_RAM_RAM_K16 (0x10UL) ÉFICR_INFO_RAM_RAM_K32 (0x20UL) ÑFICR_INFO_RAM_RAM_K64 (0x40UL) ÖFICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL) ãFICR_INFO_FLASH_FLASH_Pos (0UL) åFICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL << FICR_INFO_FLASH_FLASH_Pos) çFICR_INFO_FLASH_FLASH_K128 (0x80UL) éFICR_INFO_FLASH_FLASH_K256 (0x100UL) èFICR_INFO_FLASH_FLASH_K512 (0x200UL) êFICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL) ñFICR_TEMP_A0_A_Pos (0UL) óFICR_TEMP_A0_A_Msk (0xFFFUL << FICR_TEMP_A0_A_Pos) ùFICR_TEMP_A1_A_Pos (0UL) ûFICR_TEMP_A1_A_Msk (0xFFFUL << FICR_TEMP_A1_A_Pos) §FICR_TEMP_A2_A_Pos (0UL) •FICR_TEMP_A2_A_Msk (0xFFFUL << FICR_TEMP_A2_A_Pos) ´FICR_TEMP_A3_A_Pos (0UL) ¨FICR_TEMP_A3_A_Msk (0xFFFUL << FICR_TEMP_A3_A_Pos) ≤FICR_TEMP_A4_A_Pos (0UL) ≥FICR_TEMP_A4_A_Msk (0xFFFUL << FICR_TEMP_A4_A_Pos) πFICR_TEMP_A5_A_Pos (0UL) ∫FICR_TEMP_A5_A_Msk (0xFFFUL << FICR_TEMP_A5_A_Pos) ¿FICR_TEMP_B0_B_Pos (0UL) ¡FICR_TEMP_B0_B_Msk (0x3FFFUL << FICR_TEMP_B0_B_Pos) «FICR_TEMP_B1_B_Pos (0UL) »FICR_TEMP_B1_B_Msk (0x3FFFUL << FICR_TEMP_B1_B_Pos) ŒFICR_TEMP_B2_B_Pos (0UL) œFICR_TEMP_B2_B_Msk (0x3FFFUL << FICR_TEMP_B2_B_Pos) ’FICR_TEMP_B3_B_Pos (0UL) ÷FICR_TEMP_B3_B_Msk (0x3FFFUL << FICR_TEMP_B3_B_Pos) ‹FICR_TEMP_B4_B_Pos (0UL) ›FICR_TEMP_B4_B_Msk (0x3FFFUL << FICR_TEMP_B4_B_Pos) „FICR_TEMP_B5_B_Pos (0UL) ‰FICR_TEMP_B5_B_Msk (0x3FFFUL << FICR_TEMP_B5_B_Pos) ÍFICR_TEMP_T0_T_Pos (0UL) ÎFICR_TEMP_T0_T_Msk (0xFFUL << FICR_TEMP_T0_T_Pos) ÒFICR_TEMP_T1_T_Pos (0UL) ÚFICR_TEMP_T1_T_Msk (0xFFUL << FICR_TEMP_T1_T_Pos) ¯FICR_TEMP_T2_T_Pos (0UL) ˘FICR_TEMP_T2_T_Msk (0xFFUL << FICR_TEMP_T2_T_Pos) ˇFICR_TEMP_T3_T_Pos (0UL) ÄFICR_TEMP_T3_T_Msk (0xFFUL << FICR_TEMP_T3_T_Pos) ÜFICR_TEMP_T4_T_Pos (0UL) áFICR_TEMP_T4_T_Msk (0xFFUL << FICR_TEMP_T4_T_Pos) çFICR_NFC_TAGHEADER0_UD3_Pos (24UL) éFICR_NFC_TAGHEADER0_UD3_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD3_Pos) ëFICR_NFC_TAGHEADER0_UD2_Pos (16UL) íFICR_NFC_TAGHEADER0_UD2_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD2_Pos) ïFICR_NFC_TAGHEADER0_UD1_Pos (8UL) ñFICR_NFC_TAGHEADER0_UD1_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD1_Pos) ôFICR_NFC_TAGHEADER0_MFGID_Pos (0UL) öFICR_NFC_TAGHEADER0_MFGID_Msk (0xFFUL << FICR_NFC_TAGHEADER0_MFGID_Pos) †FICR_NFC_TAGHEADER1_UD7_Pos (24UL) °FICR_NFC_TAGHEADER1_UD7_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD7_Pos) §FICR_NFC_TAGHEADER1_UD6_Pos (16UL) •FICR_NFC_TAGHEADER1_UD6_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD6_Pos) ®FICR_NFC_TAGHEADER1_UD5_Pos (8UL) ©FICR_NFC_TAGHEADER1_UD5_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD5_Pos) ¨FICR_NFC_TAGHEADER1_UD4_Pos (0UL) ≠FICR_NFC_TAGHEADER1_UD4_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD4_Pos) ≥FICR_NFC_TAGHEADER2_UD11_Pos (24UL) ¥FICR_NFC_TAGHEADER2_UD11_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD11_Pos) ∑FICR_NFC_TAGHEADER2_UD10_Pos (16UL) ∏FICR_NFC_TAGHEADER2_UD10_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD10_Pos) ªFICR_NFC_TAGHEADER2_UD9_Pos (8UL) ºFICR_NFC_TAGHEADER2_UD9_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD9_Pos) øFICR_NFC_TAGHEADER2_UD8_Pos (0UL) ¿FICR_NFC_TAGHEADER2_UD8_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD8_Pos) ∆FICR_NFC_TAGHEADER3_UD15_Pos (24UL) «FICR_NFC_TAGHEADER3_UD15_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD15_Pos)  FICR_NFC_TAGHEADER3_UD14_Pos (16UL) ÀFICR_NFC_TAGHEADER3_UD14_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD14_Pos) ŒFICR_NFC_TAGHEADER3_UD13_Pos (8UL) œFICR_NFC_TAGHEADER3_UD13_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD13_Pos) “FICR_NFC_TAGHEADER3_UD12_Pos (0UL) ”FICR_NFC_TAGHEADER3_UD12_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD12_Pos) ›GPIOTE_INTENSET_PORT_Pos (31UL) ﬁGPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos) ﬂGPIOTE_INTENSET_PORT_Disabled (0UL) ‡GPIOTE_INTENSET_PORT_Enabled (1UL) ·GPIOTE_INTENSET_PORT_Set (1UL) ‰GPIOTE_INTENSET_IN7_Pos (7UL) ÂGPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos) ÊGPIOTE_INTENSET_IN7_Disabled (0UL) ÁGPIOTE_INTENSET_IN7_Enabled (1UL) ËGPIOTE_INTENSET_IN7_Set (1UL) ÎGPIOTE_INTENSET_IN6_Pos (6UL) ÏGPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos) ÌGPIOTE_INTENSET_IN6_Disabled (0UL) ÓGPIOTE_INTENSET_IN6_Enabled (1UL) ÔGPIOTE_INTENSET_IN6_Set (1UL) ÚGPIOTE_INTENSET_IN5_Pos (5UL) ÛGPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos) ÙGPIOTE_INTENSET_IN5_Disabled (0UL) ıGPIOTE_INTENSET_IN5_Enabled (1UL) ˆGPIOTE_INTENSET_IN5_Set (1UL) ˘GPIOTE_INTENSET_IN4_Pos (4UL) ˙GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos) ˚GPIOTE_INTENSET_IN4_Disabled (0UL) ¸GPIOTE_INTENSET_IN4_Enabled (1UL) ˝GPIOTE_INTENSET_IN4_Set (1UL) ÄGPIOTE_INTENSET_IN3_Pos (3UL) ÅGPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos) ÇGPIOTE_INTENSET_IN3_Disabled (0UL) ÉGPIOTE_INTENSET_IN3_Enabled (1UL) ÑGPIOTE_INTENSET_IN3_Set (1UL) áGPIOTE_INTENSET_IN2_Pos (2UL) àGPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos) âGPIOTE_INTENSET_IN2_Disabled (0UL) äGPIOTE_INTENSET_IN2_Enabled (1UL) ãGPIOTE_INTENSET_IN2_Set (1UL) éGPIOTE_INTENSET_IN1_Pos (1UL) èGPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos) êGPIOTE_INTENSET_IN1_Disabled (0UL) ëGPIOTE_INTENSET_IN1_Enabled (1UL) íGPIOTE_INTENSET_IN1_Set (1UL) ïGPIOTE_INTENSET_IN0_Pos (0UL) ñGPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos) óGPIOTE_INTENSET_IN0_Disabled (0UL) òGPIOTE_INTENSET_IN0_Enabled (1UL) ôGPIOTE_INTENSET_IN0_Set (1UL) üGPIOTE_INTENCLR_PORT_Pos (31UL) †GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos) °GPIOTE_INTENCLR_PORT_Disabled (0UL) ¢GPIOTE_INTENCLR_PORT_Enabled (1UL) £GPIOTE_INTENCLR_PORT_Clear (1UL) ¶GPIOTE_INTENCLR_IN7_Pos (7UL) ßGPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos) ®GPIOTE_INTENCLR_IN7_Disabled (0UL) ©GPIOTE_INTENCLR_IN7_Enabled (1UL) ™GPIOTE_INTENCLR_IN7_Clear (1UL) ≠GPIOTE_INTENCLR_IN6_Pos (6UL) ÆGPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos) ØGPIOTE_INTENCLR_IN6_Disabled (0UL) ∞GPIOTE_INTENCLR_IN6_Enabled (1UL) ±GPIOTE_INTENCLR_IN6_Clear (1UL) ¥GPIOTE_INTENCLR_IN5_Pos (5UL) µGPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos) ∂GPIOTE_INTENCLR_IN5_Disabled (0UL) ∑GPIOTE_INTENCLR_IN5_Enabled (1UL) ∏GPIOTE_INTENCLR_IN5_Clear (1UL) ªGPIOTE_INTENCLR_IN4_Pos (4UL) ºGPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos) ΩGPIOTE_INTENCLR_IN4_Disabled (0UL) æGPIOTE_INTENCLR_IN4_Enabled (1UL) øGPIOTE_INTENCLR_IN4_Clear (1UL) ¬GPIOTE_INTENCLR_IN3_Pos (3UL) √GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos) ƒGPIOTE_INTENCLR_IN3_Disabled (0UL) ≈GPIOTE_INTENCLR_IN3_Enabled (1UL) ∆GPIOTE_INTENCLR_IN3_Clear (1UL) …GPIOTE_INTENCLR_IN2_Pos (2UL)  GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos) ÀGPIOTE_INTENCLR_IN2_Disabled (0UL) ÃGPIOTE_INTENCLR_IN2_Enabled (1UL) ÕGPIOTE_INTENCLR_IN2_Clear (1UL) –GPIOTE_INTENCLR_IN1_Pos (1UL) —GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos) “GPIOTE_INTENCLR_IN1_Disabled (0UL) ”GPIOTE_INTENCLR_IN1_Enabled (1UL) ‘GPIOTE_INTENCLR_IN1_Clear (1UL) ◊GPIOTE_INTENCLR_IN0_Pos (0UL) ÿGPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos) ŸGPIOTE_INTENCLR_IN0_Disabled (0UL) ⁄GPIOTE_INTENCLR_IN0_Enabled (1UL) €GPIOTE_INTENCLR_IN0_Clear (1UL) ·GPIOTE_CONFIG_OUTINIT_Pos (20UL) ‚GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos) „GPIOTE_CONFIG_OUTINIT_Low (0UL) ‰GPIOTE_CONFIG_OUTINIT_High (1UL) ÁGPIOTE_CONFIG_POLARITY_Pos (16UL) ËGPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos) ÈGPIOTE_CONFIG_POLARITY_None (0UL) ÍGPIOTE_CONFIG_POLARITY_LoToHi (1UL) ÎGPIOTE_CONFIG_POLARITY_HiToLo (2UL) ÏGPIOTE_CONFIG_POLARITY_Toggle (3UL) ÔGPIOTE_CONFIG_PSEL_Pos (8UL) GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos) ÛGPIOTE_CONFIG_MODE_Pos (0UL) ÙGPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos) ıGPIOTE_CONFIG_MODE_Disabled (0UL) ˆGPIOTE_CONFIG_MODE_Event (1UL) ˜GPIOTE_CONFIG_MODE_Task (3UL) ÅI2S_INTEN_TXPTRUPD_Pos (5UL) ÇI2S_INTEN_TXPTRUPD_Msk (0x1UL << I2S_INTEN_TXPTRUPD_Pos) ÉI2S_INTEN_TXPTRUPD_Disabled (0UL) ÑI2S_INTEN_TXPTRUPD_Enabled (1UL) áI2S_INTEN_STOPPED_Pos (2UL) àI2S_INTEN_STOPPED_Msk (0x1UL << I2S_INTEN_STOPPED_Pos) âI2S_INTEN_STOPPED_Disabled (0UL) äI2S_INTEN_STOPPED_Enabled (1UL) çI2S_INTEN_RXPTRUPD_Pos (1UL) éI2S_INTEN_RXPTRUPD_Msk (0x1UL << I2S_INTEN_RXPTRUPD_Pos) èI2S_INTEN_RXPTRUPD_Disabled (0UL) êI2S_INTEN_RXPTRUPD_Enabled (1UL) ñI2S_INTENSET_TXPTRUPD_Pos (5UL) óI2S_INTENSET_TXPTRUPD_Msk (0x1UL << I2S_INTENSET_TXPTRUPD_Pos) òI2S_INTENSET_TXPTRUPD_Disabled (0UL) ôI2S_INTENSET_TXPTRUPD_Enabled (1UL) öI2S_INTENSET_TXPTRUPD_Set (1UL) ùI2S_INTENSET_STOPPED_Pos (2UL) ûI2S_INTENSET_STOPPED_Msk (0x1UL << I2S_INTENSET_STOPPED_Pos) üI2S_INTENSET_STOPPED_Disabled (0UL) †I2S_INTENSET_STOPPED_Enabled (1UL) °I2S_INTENSET_STOPPED_Set (1UL) §I2S_INTENSET_RXPTRUPD_Pos (1UL) •I2S_INTENSET_RXPTRUPD_Msk (0x1UL << I2S_INTENSET_RXPTRUPD_Pos) ¶I2S_INTENSET_RXPTRUPD_Disabled (0UL) ßI2S_INTENSET_RXPTRUPD_Enabled (1UL) ®I2S_INTENSET_RXPTRUPD_Set (1UL) ÆI2S_INTENCLR_TXPTRUPD_Pos (5UL) ØI2S_INTENCLR_TXPTRUPD_Msk (0x1UL << I2S_INTENCLR_TXPTRUPD_Pos) ∞I2S_INTENCLR_TXPTRUPD_Disabled (0UL) ±I2S_INTENCLR_TXPTRUPD_Enabled (1UL) ≤I2S_INTENCLR_TXPTRUPD_Clear (1UL) µI2S_INTENCLR_STOPPED_Pos (2UL) ∂I2S_INTENCLR_STOPPED_Msk (0x1UL << I2S_INTENCLR_STOPPED_Pos) ∑I2S_INTENCLR_STOPPED_Disabled (0UL) ∏I2S_INTENCLR_STOPPED_Enabled (1UL) πI2S_INTENCLR_STOPPED_Clear (1UL) ºI2S_INTENCLR_RXPTRUPD_Pos (1UL) ΩI2S_INTENCLR_RXPTRUPD_Msk (0x1UL << I2S_INTENCLR_RXPTRUPD_Pos) æI2S_INTENCLR_RXPTRUPD_Disabled (0UL) øI2S_INTENCLR_RXPTRUPD_Enabled (1UL) ¿I2S_INTENCLR_RXPTRUPD_Clear (1UL) ∆I2S_ENABLE_ENABLE_Pos (0UL) «I2S_ENABLE_ENABLE_Msk (0x1UL << I2S_ENABLE_ENABLE_Pos) »I2S_ENABLE_ENABLE_Disabled (0UL) …I2S_ENABLE_ENABLE_Enabled (1UL) œI2S_CONFIG_MODE_MODE_Pos (0UL) –I2S_CONFIG_MODE_MODE_Msk (0x1UL << I2S_CONFIG_MODE_MODE_Pos) —I2S_CONFIG_MODE_MODE_Master (0UL) “I2S_CONFIG_MODE_MODE_Slave (1UL) ÿI2S_CONFIG_RXEN_RXEN_Pos (0UL) ŸI2S_CONFIG_RXEN_RXEN_Msk (0x1UL << I2S_CONFIG_RXEN_RXEN_Pos) ⁄I2S_CONFIG_RXEN_RXEN_Disabled (0UL) €I2S_CONFIG_RXEN_RXEN_Enabled (1UL) ·I2S_CONFIG_TXEN_TXEN_Pos (0UL) ‚I2S_CONFIG_TXEN_TXEN_Msk (0x1UL << I2S_CONFIG_TXEN_TXEN_Pos) „I2S_CONFIG_TXEN_TXEN_Disabled (0UL) ‰I2S_CONFIG_TXEN_TXEN_Enabled (1UL) ÍI2S_CONFIG_MCKEN_MCKEN_Pos (0UL) ÎI2S_CONFIG_MCKEN_MCKEN_Msk (0x1UL << I2S_CONFIG_MCKEN_MCKEN_Pos) ÏI2S_CONFIG_MCKEN_MCKEN_Disabled (0UL) ÌI2S_CONFIG_MCKEN_MCKEN_Enabled (1UL) ÛI2S_CONFIG_MCKFREQ_MCKFREQ_Pos (0UL) ÙI2S_CONFIG_MCKFREQ_MCKFREQ_Msk (0xFFFFFFFFUL << I2S_CONFIG_MCKFREQ_MCKFREQ_Pos) ıI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125 (0x020C0000UL) ˆI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63 (0x04100000UL) ˜I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42 (0x06000000UL) ¯I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32 (0x08000000UL) ˘I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31 (0x08400000UL) ˙I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30 (0x08800000UL) ˚I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23 (0x0B000000UL) ¸I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21 (0x0C000000UL) ˝I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16 (0x10000000UL) ˛I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15 (0x11000000UL) ˇI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11 (0x16000000UL) ÄI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10 (0x18000000UL) ÅI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8 (0x20000000UL) ÇI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6 (0x28000000UL) ÉI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5 (0x30000000UL) ÑI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4 (0x40000000UL) ÖI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3 (0x50000000UL) ÜI2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2 (0x80000000UL) åI2S_CONFIG_RATIO_RATIO_Pos (0UL) çI2S_CONFIG_RATIO_RATIO_Msk (0xFUL << I2S_CONFIG_RATIO_RATIO_Pos) éI2S_CONFIG_RATIO_RATIO_32X (0UL) èI2S_CONFIG_RATIO_RATIO_48X (1UL) êI2S_CONFIG_RATIO_RATIO_64X (2UL) ëI2S_CONFIG_RATIO_RATIO_96X (3UL) íI2S_CONFIG_RATIO_RATIO_128X (4UL) ìI2S_CONFIG_RATIO_RATIO_192X (5UL) îI2S_CONFIG_RATIO_RATIO_256X (6UL) ïI2S_CONFIG_RATIO_RATIO_384X (7UL) ñI2S_CONFIG_RATIO_RATIO_512X (8UL) úI2S_CONFIG_SWIDTH_SWIDTH_Pos (0UL) ùI2S_CONFIG_SWIDTH_SWIDTH_Msk (0x3UL << I2S_CONFIG_SWIDTH_SWIDTH_Pos) ûI2S_CONFIG_SWIDTH_SWIDTH_8Bit (0UL) üI2S_CONFIG_SWIDTH_SWIDTH_16Bit (1UL) †I2S_CONFIG_SWIDTH_SWIDTH_24Bit (2UL) ¶I2S_CONFIG_ALIGN_ALIGN_Pos (0UL) ßI2S_CONFIG_ALIGN_ALIGN_Msk (0x1UL << I2S_CONFIG_ALIGN_ALIGN_Pos) ®I2S_CONFIG_ALIGN_ALIGN_Left (0UL) ©I2S_CONFIG_ALIGN_ALIGN_Right (1UL) ØI2S_CONFIG_FORMAT_FORMAT_Pos (0UL) ∞I2S_CONFIG_FORMAT_FORMAT_Msk (0x1UL << I2S_CONFIG_FORMAT_FORMAT_Pos) ±I2S_CONFIG_FORMAT_FORMAT_I2S (0UL) ≤I2S_CONFIG_FORMAT_FORMAT_Aligned (1UL) ∏I2S_CONFIG_CHANNELS_CHANNELS_Pos (0UL) πI2S_CONFIG_CHANNELS_CHANNELS_Msk (0x3UL << I2S_CONFIG_CHANNELS_CHANNELS_Pos) ∫I2S_CONFIG_CHANNELS_CHANNELS_Stereo (0UL) ªI2S_CONFIG_CHANNELS_CHANNELS_Left (1UL) ºI2S_CONFIG_CHANNELS_CHANNELS_Right (2UL) ¬I2S_RXD_PTR_PTR_Pos (0UL) √I2S_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_RXD_PTR_PTR_Pos) …I2S_TXD_PTR_PTR_Pos (0UL)  I2S_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_TXD_PTR_PTR_Pos) –I2S_RXTXD_MAXCNT_MAXCNT_Pos (0UL) —I2S_RXTXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << I2S_RXTXD_MAXCNT_MAXCNT_Pos) ◊I2S_PSEL_MCK_CONNECT_Pos (31UL) ÿI2S_PSEL_MCK_CONNECT_Msk (0x1UL << I2S_PSEL_MCK_CONNECT_Pos) ŸI2S_PSEL_MCK_CONNECT_Connected (0UL) ⁄I2S_PSEL_MCK_CONNECT_Disconnected (1UL) ›I2S_PSEL_MCK_PIN_Pos (0UL) ﬁI2S_PSEL_MCK_PIN_Msk (0x1FUL << I2S_PSEL_MCK_PIN_Pos) ‰I2S_PSEL_SCK_CONNECT_Pos (31UL) ÂI2S_PSEL_SCK_CONNECT_Msk (0x1UL << I2S_PSEL_SCK_CONNECT_Pos) ÊI2S_PSEL_SCK_CONNECT_Connected (0UL) ÁI2S_PSEL_SCK_CONNECT_Disconnected (1UL) ÍI2S_PSEL_SCK_PIN_Pos (0UL) ÎI2S_PSEL_SCK_PIN_Msk (0x1FUL << I2S_PSEL_SCK_PIN_Pos) ÒI2S_PSEL_LRCK_CONNECT_Pos (31UL) ÚI2S_PSEL_LRCK_CONNECT_Msk (0x1UL << I2S_PSEL_LRCK_CONNECT_Pos) ÛI2S_PSEL_LRCK_CONNECT_Connected (0UL) ÙI2S_PSEL_LRCK_CONNECT_Disconnected (1UL) ˜I2S_PSEL_LRCK_PIN_Pos (0UL) ¯I2S_PSEL_LRCK_PIN_Msk (0x1FUL << I2S_PSEL_LRCK_PIN_Pos) ˛I2S_PSEL_SDIN_CONNECT_Pos (31UL) ˇI2S_PSEL_SDIN_CONNECT_Msk (0x1UL << I2S_PSEL_SDIN_CONNECT_Pos) ÄI2S_PSEL_SDIN_CONNECT_Connected (0UL) ÅI2S_PSEL_SDIN_CONNECT_Disconnected (1UL) ÑI2S_PSEL_SDIN_PIN_Pos (0UL) ÖI2S_PSEL_SDIN_PIN_Msk (0x1FUL << I2S_PSEL_SDIN_PIN_Pos) ãI2S_PSEL_SDOUT_CONNECT_Pos (31UL) åI2S_PSEL_SDOUT_CONNECT_Msk (0x1UL << I2S_PSEL_SDOUT_CONNECT_Pos) çI2S_PSEL_SDOUT_CONNECT_Connected (0UL) éI2S_PSEL_SDOUT_CONNECT_Disconnected (1UL) ëI2S_PSEL_SDOUT_PIN_Pos (0UL) íI2S_PSEL_SDOUT_PIN_Msk (0x1FUL << I2S_PSEL_SDOUT_PIN_Pos) úLPCOMP_SHORTS_CROSS_STOP_Pos (4UL) ùLPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL << LPCOMP_SHORTS_CROSS_STOP_Pos) ûLPCOMP_SHORTS_CROSS_STOP_Disabled (0UL) üLPCOMP_SHORTS_CROSS_STOP_Enabled (1UL) ¢LPCOMP_SHORTS_UP_STOP_Pos (3UL) £LPCOMP_SHORTS_UP_STOP_Msk (0x1UL << LPCOMP_SHORTS_UP_STOP_Pos) §LPCOMP_SHORTS_UP_STOP_Disabled (0UL) •LPCOMP_SHORTS_UP_STOP_Enabled (1UL) ®LPCOMP_SHORTS_DOWN_STOP_Pos (2UL) ©LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL << LPCOMP_SHORTS_DOWN_STOP_Pos) ™LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL) ´LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL) ÆLPCOMP_SHORTS_READY_STOP_Pos (1UL) ØLPCOMP_SHORTS_READY_STOP_Msk (0x1UL << LPCOMP_SHORTS_READY_STOP_Pos) ∞LPCOMP_SHORTS_READY_STOP_Disabled (0UL) ±LPCOMP_SHORTS_READY_STOP_Enabled (1UL) ¥LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL) µLPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL << LPCOMP_SHORTS_READY_SAMPLE_Pos) ∂LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL) ∑LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL) ΩLPCOMP_INTENSET_CROSS_Pos (3UL) æLPCOMP_INTENSET_CROSS_Msk (0x1UL << LPCOMP_INTENSET_CROSS_Pos) øLPCOMP_INTENSET_CROSS_Disabled (0UL) ¿LPCOMP_INTENSET_CROSS_Enabled (1UL) ¡LPCOMP_INTENSET_CROSS_Set (1UL) ƒLPCOMP_INTENSET_UP_Pos (2UL) ≈LPCOMP_INTENSET_UP_Msk (0x1UL << LPCOMP_INTENSET_UP_Pos) ∆LPCOMP_INTENSET_UP_Disabled (0UL) «LPCOMP_INTENSET_UP_Enabled (1UL) »LPCOMP_INTENSET_UP_Set (1UL) ÀLPCOMP_INTENSET_DOWN_Pos (1UL) ÃLPCOMP_INTENSET_DOWN_Msk (0x1UL << LPCOMP_INTENSET_DOWN_Pos) ÕLPCOMP_INTENSET_DOWN_Disabled (0UL) ŒLPCOMP_INTENSET_DOWN_Enabled (1UL) œLPCOMP_INTENSET_DOWN_Set (1UL) “LPCOMP_INTENSET_READY_Pos (0UL) ”LPCOMP_INTENSET_READY_Msk (0x1UL << LPCOMP_INTENSET_READY_Pos) ‘LPCOMP_INTENSET_READY_Disabled (0UL) ’LPCOMP_INTENSET_READY_Enabled (1UL) ÷LPCOMP_INTENSET_READY_Set (1UL) ‹LPCOMP_INTENCLR_CROSS_Pos (3UL) ›LPCOMP_INTENCLR_CROSS_Msk (0x1UL << LPCOMP_INTENCLR_CROSS_Pos) ﬁLPCOMP_INTENCLR_CROSS_Disabled (0UL) ﬂLPCOMP_INTENCLR_CROSS_Enabled (1UL) ‡LPCOMP_INTENCLR_CROSS_Clear (1UL) „LPCOMP_INTENCLR_UP_Pos (2UL) ‰LPCOMP_INTENCLR_UP_Msk (0x1UL << LPCOMP_INTENCLR_UP_Pos) ÂLPCOMP_INTENCLR_UP_Disabled (0UL) ÊLPCOMP_INTENCLR_UP_Enabled (1UL) ÁLPCOMP_INTENCLR_UP_Clear (1UL) ÍLPCOMP_INTENCLR_DOWN_Pos (1UL) ÎLPCOMP_INTENCLR_DOWN_Msk (0x1UL << LPCOMP_INTENCLR_DOWN_Pos) ÏLPCOMP_INTENCLR_DOWN_Disabled (0UL) ÌLPCOMP_INTENCLR_DOWN_Enabled (1UL) ÓLPCOMP_INTENCLR_DOWN_Clear (1UL) ÒLPCOMP_INTENCLR_READY_Pos (0UL) ÚLPCOMP_INTENCLR_READY_Msk (0x1UL << LPCOMP_INTENCLR_READY_Pos) ÛLPCOMP_INTENCLR_READY_Disabled (0UL) ÙLPCOMP_INTENCLR_READY_Enabled (1UL) ıLPCOMP_INTENCLR_READY_Clear (1UL) ˚LPCOMP_RESULT_RESULT_Pos (0UL) ¸LPCOMP_RESULT_RESULT_Msk (0x1UL << LPCOMP_RESULT_RESULT_Pos) ˝LPCOMP_RESULT_RESULT_Below (0UL) ˛LPCOMP_RESULT_RESULT_Above (1UL) ÑLPCOMP_ENABLE_ENABLE_Pos (0UL) ÖLPCOMP_ENABLE_ENABLE_Msk (0x3UL << LPCOMP_ENABLE_ENABLE_Pos) ÜLPCOMP_ENABLE_ENABLE_Disabled (0UL) áLPCOMP_ENABLE_ENABLE_Enabled (1UL) çLPCOMP_PSEL_PSEL_Pos (0UL) éLPCOMP_PSEL_PSEL_Msk (0x7UL << LPCOMP_PSEL_PSEL_Pos) èLPCOMP_PSEL_PSEL_AnalogInput0 (0UL) êLPCOMP_PSEL_PSEL_AnalogInput1 (1UL) ëLPCOMP_PSEL_PSEL_AnalogInput2 (2UL) íLPCOMP_PSEL_PSEL_AnalogInput3 (3UL) ìLPCOMP_PSEL_PSEL_AnalogInput4 (4UL) îLPCOMP_PSEL_PSEL_AnalogInput5 (5UL) ïLPCOMP_PSEL_PSEL_AnalogInput6 (6UL) ñLPCOMP_PSEL_PSEL_AnalogInput7 (7UL) úLPCOMP_REFSEL_REFSEL_Pos (0UL) ùLPCOMP_REFSEL_REFSEL_Msk (0xFUL << LPCOMP_REFSEL_REFSEL_Pos) ûLPCOMP_REFSEL_REFSEL_Ref1_8Vdd (0UL) üLPCOMP_REFSEL_REFSEL_Ref2_8Vdd (1UL) †LPCOMP_REFSEL_REFSEL_Ref3_8Vdd (2UL) °LPCOMP_REFSEL_REFSEL_Ref4_8Vdd (3UL) ¢LPCOMP_REFSEL_REFSEL_Ref5_8Vdd (4UL) £LPCOMP_REFSEL_REFSEL_Ref6_8Vdd (5UL) §LPCOMP_REFSEL_REFSEL_Ref7_8Vdd (6UL) •LPCOMP_REFSEL_REFSEL_ARef (7UL) ¶LPCOMP_REFSEL_REFSEL_Ref1_16Vdd (8UL) ßLPCOMP_REFSEL_REFSEL_Ref3_16Vdd (9UL) ®LPCOMP_REFSEL_REFSEL_Ref5_16Vdd (10UL) ©LPCOMP_REFSEL_REFSEL_Ref7_16Vdd (11UL) ™LPCOMP_REFSEL_REFSEL_Ref9_16Vdd (12UL) ´LPCOMP_REFSEL_REFSEL_Ref11_16Vdd (13UL) ¨LPCOMP_REFSEL_REFSEL_Ref13_16Vdd (14UL) ≠LPCOMP_REFSEL_REFSEL_Ref15_16Vdd (15UL) ≥LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL) ¥LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << LPCOMP_EXTREFSEL_EXTREFSEL_Pos) µLPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) ∂LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) ºLPCOMP_ANADETECT_ANADETECT_Pos (0UL) ΩLPCOMP_ANADETECT_ANADETECT_Msk (0x3UL << LPCOMP_ANADETECT_ANADETECT_Pos) æLPCOMP_ANADETECT_ANADETECT_Cross (0UL) øLPCOMP_ANADETECT_ANADETECT_Up (1UL) ¿LPCOMP_ANADETECT_ANADETECT_Down (2UL) ∆LPCOMP_HYST_HYST_Pos (0UL) «LPCOMP_HYST_HYST_Msk (0x1UL << LPCOMP_HYST_HYST_Pos) »LPCOMP_HYST_HYST_NoHyst (0UL) …LPCOMP_HYST_HYST_Hyst50mV (1UL) ”MWU_INTEN_PREGION1RA_Pos (27UL) ‘MWU_INTEN_PREGION1RA_Msk (0x1UL << MWU_INTEN_PREGION1RA_Pos) ’MWU_INTEN_PREGION1RA_Disabled (0UL) ÷MWU_INTEN_PREGION1RA_Enabled (1UL) ŸMWU_INTEN_PREGION1WA_Pos (26UL) ⁄MWU_INTEN_PREGION1WA_Msk (0x1UL << MWU_INTEN_PREGION1WA_Pos) €MWU_INTEN_PREGION1WA_Disabled (0UL) ‹MWU_INTEN_PREGION1WA_Enabled (1UL) ﬂMWU_INTEN_PREGION0RA_Pos (25UL) ‡MWU_INTEN_PREGION0RA_Msk (0x1UL << MWU_INTEN_PREGION0RA_Pos) ·MWU_INTEN_PREGION0RA_Disabled (0UL) ‚MWU_INTEN_PREGION0RA_Enabled (1UL) ÂMWU_INTEN_PREGION0WA_Pos (24UL) ÊMWU_INTEN_PREGION0WA_Msk (0x1UL << MWU_INTEN_PREGION0WA_Pos) ÁMWU_INTEN_PREGION0WA_Disabled (0UL) ËMWU_INTEN_PREGION0WA_Enabled (1UL) ÎMWU_INTEN_REGION3RA_Pos (7UL) ÏMWU_INTEN_REGION3RA_Msk (0x1UL << MWU_INTEN_REGION3RA_Pos) ÌMWU_INTEN_REGION3RA_Disabled (0UL) ÓMWU_INTEN_REGION3RA_Enabled (1UL) ÒMWU_INTEN_REGION3WA_Pos (6UL) ÚMWU_INTEN_REGION3WA_Msk (0x1UL << MWU_INTEN_REGION3WA_Pos) ÛMWU_INTEN_REGION3WA_Disabled (0UL) ÙMWU_INTEN_REGION3WA_Enabled (1UL) ˜MWU_INTEN_REGION2RA_Pos (5UL) ¯MWU_INTEN_REGION2RA_Msk (0x1UL << MWU_INTEN_REGION2RA_Pos) ˘MWU_INTEN_REGION2RA_Disabled (0UL) ˙MWU_INTEN_REGION2RA_Enabled (1UL) ˝MWU_INTEN_REGION2WA_Pos (4UL) ˛MWU_INTEN_REGION2WA_Msk (0x1UL << MWU_INTEN_REGION2WA_Pos) ˇMWU_INTEN_REGION2WA_Disabled (0UL) ÄMWU_INTEN_REGION2WA_Enabled (1UL) ÉMWU_INTEN_REGION1RA_Pos (3UL) ÑMWU_INTEN_REGION1RA_Msk (0x1UL << MWU_INTEN_REGION1RA_Pos) ÖMWU_INTEN_REGION1RA_Disabled (0UL) ÜMWU_INTEN_REGION1RA_Enabled (1UL) âMWU_INTEN_REGION1WA_Pos (2UL) äMWU_INTEN_REGION1WA_Msk (0x1UL << MWU_INTEN_REGION1WA_Pos) ãMWU_INTEN_REGION1WA_Disabled (0UL) åMWU_INTEN_REGION1WA_Enabled (1UL) èMWU_INTEN_REGION0RA_Pos (1UL) êMWU_INTEN_REGION0RA_Msk (0x1UL << MWU_INTEN_REGION0RA_Pos) ëMWU_INTEN_REGION0RA_Disabled (0UL) íMWU_INTEN_REGION0RA_Enabled (1UL) ïMWU_INTEN_REGION0WA_Pos (0UL) ñMWU_INTEN_REGION0WA_Msk (0x1UL << MWU_INTEN_REGION0WA_Pos) óMWU_INTEN_REGION0WA_Disabled (0UL) òMWU_INTEN_REGION0WA_Enabled (1UL) ûMWU_INTENSET_PREGION1RA_Pos (27UL) üMWU_INTENSET_PREGION1RA_Msk (0x1UL << MWU_INTENSET_PREGION1RA_Pos) †MWU_INTENSET_PREGION1RA_Disabled (0UL) °MWU_INTENSET_PREGION1RA_Enabled (1UL) ¢MWU_INTENSET_PREGION1RA_Set (1UL) •MWU_INTENSET_PREGION1WA_Pos (26UL) ¶MWU_INTENSET_PREGION1WA_Msk (0x1UL << MWU_INTENSET_PREGION1WA_Pos) ßMWU_INTENSET_PREGION1WA_Disabled (0UL) ®MWU_INTENSET_PREGION1WA_Enabled (1UL) ©MWU_INTENSET_PREGION1WA_Set (1UL) ¨MWU_INTENSET_PREGION0RA_Pos (25UL) ≠MWU_INTENSET_PREGION0RA_Msk (0x1UL << MWU_INTENSET_PREGION0RA_Pos) ÆMWU_INTENSET_PREGION0RA_Disabled (0UL) ØMWU_INTENSET_PREGION0RA_Enabled (1UL) ∞MWU_INTENSET_PREGION0RA_Set (1UL) ≥MWU_INTENSET_PREGION0WA_Pos (24UL) ¥MWU_INTENSET_PREGION0WA_Msk (0x1UL << MWU_INTENSET_PREGION0WA_Pos) µMWU_INTENSET_PREGION0WA_Disabled (0UL) ∂MWU_INTENSET_PREGION0WA_Enabled (1UL) ∑MWU_INTENSET_PREGION0WA_Set (1UL) ∫MWU_INTENSET_REGION3RA_Pos (7UL) ªMWU_INTENSET_REGION3RA_Msk (0x1UL << MWU_INTENSET_REGION3RA_Pos) ºMWU_INTENSET_REGION3RA_Disabled (0UL) ΩMWU_INTENSET_REGION3RA_Enabled (1UL) æMWU_INTENSET_REGION3RA_Set (1UL) ¡MWU_INTENSET_REGION3WA_Pos (6UL) ¬MWU_INTENSET_REGION3WA_Msk (0x1UL << MWU_INTENSET_REGION3WA_Pos) √MWU_INTENSET_REGION3WA_Disabled (0UL) ƒMWU_INTENSET_REGION3WA_Enabled (1UL) ≈MWU_INTENSET_REGION3WA_Set (1UL) »MWU_INTENSET_REGION2RA_Pos (5UL) …MWU_INTENSET_REGION2RA_Msk (0x1UL << MWU_INTENSET_REGION2RA_Pos)  MWU_INTENSET_REGION2RA_Disabled (0UL) ÀMWU_INTENSET_REGION2RA_Enabled (1UL) ÃMWU_INTENSET_REGION2RA_Set (1UL) œMWU_INTENSET_REGION2WA_Pos (4UL) –MWU_INTENSET_REGION2WA_Msk (0x1UL << MWU_INTENSET_REGION2WA_Pos) —MWU_INTENSET_REGION2WA_Disabled (0UL) “MWU_INTENSET_REGION2WA_Enabled (1UL) ”MWU_INTENSET_REGION2WA_Set (1UL) ÷MWU_INTENSET_REGION1RA_Pos (3UL) ◊MWU_INTENSET_REGION1RA_Msk (0x1UL << MWU_INTENSET_REGION1RA_Pos) ÿMWU_INTENSET_REGION1RA_Disabled (0UL) ŸMWU_INTENSET_REGION1RA_Enabled (1UL) ⁄MWU_INTENSET_REGION1RA_Set (1UL) ›MWU_INTENSET_REGION1WA_Pos (2UL) ﬁMWU_INTENSET_REGION1WA_Msk (0x1UL << MWU_INTENSET_REGION1WA_Pos) ﬂMWU_INTENSET_REGION1WA_Disabled (0UL) ‡MWU_INTENSET_REGION1WA_Enabled (1UL) ·MWU_INTENSET_REGION1WA_Set (1UL) ‰MWU_INTENSET_REGION0RA_Pos (1UL) ÂMWU_INTENSET_REGION0RA_Msk (0x1UL << MWU_INTENSET_REGION0RA_Pos) ÊMWU_INTENSET_REGION0RA_Disabled (0UL) ÁMWU_INTENSET_REGION0RA_Enabled (1UL) ËMWU_INTENSET_REGION0RA_Set (1UL) ÎMWU_INTENSET_REGION0WA_Pos (0UL) ÏMWU_INTENSET_REGION0WA_Msk (0x1UL << MWU_INTENSET_REGION0WA_Pos) ÌMWU_INTENSET_REGION0WA_Disabled (0UL) ÓMWU_INTENSET_REGION0WA_Enabled (1UL) ÔMWU_INTENSET_REGION0WA_Set (1UL) ıMWU_INTENCLR_PREGION1RA_Pos (27UL) ˆMWU_INTENCLR_PREGION1RA_Msk (0x1UL << MWU_INTENCLR_PREGION1RA_Pos) ˜MWU_INTENCLR_PREGION1RA_Disabled (0UL) ¯MWU_INTENCLR_PREGION1RA_Enabled (1UL) ˘MWU_INTENCLR_PREGION1RA_Clear (1UL) ¸MWU_INTENCLR_PREGION1WA_Pos (26UL) ˝MWU_INTENCLR_PREGION1WA_Msk (0x1UL << MWU_INTENCLR_PREGION1WA_Pos) ˛MWU_INTENCLR_PREGION1WA_Disabled (0UL) ˇMWU_INTENCLR_PREGION1WA_Enabled (1UL) ÄMWU_INTENCLR_PREGION1WA_Clear (1UL) ÉMWU_INTENCLR_PREGION0RA_Pos (25UL) ÑMWU_INTENCLR_PREGION0RA_Msk (0x1UL << MWU_INTENCLR_PREGION0RA_Pos) ÖMWU_INTENCLR_PREGION0RA_Disabled (0UL) ÜMWU_INTENCLR_PREGION0RA_Enabled (1UL) áMWU_INTENCLR_PREGION0RA_Clear (1UL) äMWU_INTENCLR_PREGION0WA_Pos (24UL) ãMWU_INTENCLR_PREGION0WA_Msk (0x1UL << MWU_INTENCLR_PREGION0WA_Pos) åMWU_INTENCLR_PREGION0WA_Disabled (0UL) çMWU_INTENCLR_PREGION0WA_Enabled (1UL) éMWU_INTENCLR_PREGION0WA_Clear (1UL) ëMWU_INTENCLR_REGION3RA_Pos (7UL) íMWU_INTENCLR_REGION3RA_Msk (0x1UL << MWU_INTENCLR_REGION3RA_Pos) ìMWU_INTENCLR_REGION3RA_Disabled (0UL) îMWU_INTENCLR_REGION3RA_Enabled (1UL) ïMWU_INTENCLR_REGION3RA_Clear (1UL) òMWU_INTENCLR_REGION3WA_Pos (6UL) ôMWU_INTENCLR_REGION3WA_Msk (0x1UL << MWU_INTENCLR_REGION3WA_Pos) öMWU_INTENCLR_REGION3WA_Disabled (0UL) õMWU_INTENCLR_REGION3WA_Enabled (1UL) úMWU_INTENCLR_REGION3WA_Clear (1UL) üMWU_INTENCLR_REGION2RA_Pos (5UL) †MWU_INTENCLR_REGION2RA_Msk (0x1UL << MWU_INTENCLR_REGION2RA_Pos) °MWU_INTENCLR_REGION2RA_Disabled (0UL) ¢MWU_INTENCLR_REGION2RA_Enabled (1UL) £MWU_INTENCLR_REGION2RA_Clear (1UL) ¶MWU_INTENCLR_REGION2WA_Pos (4UL) ßMWU_INTENCLR_REGION2WA_Msk (0x1UL << MWU_INTENCLR_REGION2WA_Pos) ®MWU_INTENCLR_REGION2WA_Disabled (0UL) ©MWU_INTENCLR_REGION2WA_Enabled (1UL) ™MWU_INTENCLR_REGION2WA_Clear (1UL) ≠MWU_INTENCLR_REGION1RA_Pos (3UL) ÆMWU_INTENCLR_REGION1RA_Msk (0x1UL << MWU_INTENCLR_REGION1RA_Pos) ØMWU_INTENCLR_REGION1RA_Disabled (0UL) ∞MWU_INTENCLR_REGION1RA_Enabled (1UL) ±MWU_INTENCLR_REGION1RA_Clear (1UL) ¥MWU_INTENCLR_REGION1WA_Pos (2UL) µMWU_INTENCLR_REGION1WA_Msk (0x1UL << MWU_INTENCLR_REGION1WA_Pos) ∂MWU_INTENCLR_REGION1WA_Disabled (0UL) ∑MWU_INTENCLR_REGION1WA_Enabled (1UL) ∏MWU_INTENCLR_REGION1WA_Clear (1UL) ªMWU_INTENCLR_REGION0RA_Pos (1UL) ºMWU_INTENCLR_REGION0RA_Msk (0x1UL << MWU_INTENCLR_REGION0RA_Pos) ΩMWU_INTENCLR_REGION0RA_Disabled (0UL) æMWU_INTENCLR_REGION0RA_Enabled (1UL) øMWU_INTENCLR_REGION0RA_Clear (1UL) ¬MWU_INTENCLR_REGION0WA_Pos (0UL) √MWU_INTENCLR_REGION0WA_Msk (0x1UL << MWU_INTENCLR_REGION0WA_Pos) ƒMWU_INTENCLR_REGION0WA_Disabled (0UL) ≈MWU_INTENCLR_REGION0WA_Enabled (1UL) ∆MWU_INTENCLR_REGION0WA_Clear (1UL) ÃMWU_NMIEN_PREGION1RA_Pos (27UL) ÕMWU_NMIEN_PREGION1RA_Msk (0x1UL << MWU_NMIEN_PREGION1RA_Pos) ŒMWU_NMIEN_PREGION1RA_Disabled (0UL) œMWU_NMIEN_PREGION1RA_Enabled (1UL) “MWU_NMIEN_PREGION1WA_Pos (26UL) ”MWU_NMIEN_PREGION1WA_Msk (0x1UL << MWU_NMIEN_PREGION1WA_Pos) ‘MWU_NMIEN_PREGION1WA_Disabled (0UL) ’MWU_NMIEN_PREGION1WA_Enabled (1UL) ÿMWU_NMIEN_PREGION0RA_Pos (25UL) ŸMWU_NMIEN_PREGION0RA_Msk (0x1UL << MWU_NMIEN_PREGION0RA_Pos) ⁄MWU_NMIEN_PREGION0RA_Disabled (0UL) €MWU_NMIEN_PREGION0RA_Enabled (1UL) ﬁMWU_NMIEN_PREGION0WA_Pos (24UL) ﬂMWU_NMIEN_PREGION0WA_Msk (0x1UL << MWU_NMIEN_PREGION0WA_Pos) ‡MWU_NMIEN_PREGION0WA_Disabled (0UL) ·MWU_NMIEN_PREGION0WA_Enabled (1UL) ‰MWU_NMIEN_REGION3RA_Pos (7UL) ÂMWU_NMIEN_REGION3RA_Msk (0x1UL << MWU_NMIEN_REGION3RA_Pos) ÊMWU_NMIEN_REGION3RA_Disabled (0UL) ÁMWU_NMIEN_REGION3RA_Enabled (1UL) ÍMWU_NMIEN_REGION3WA_Pos (6UL) ÎMWU_NMIEN_REGION3WA_Msk (0x1UL << MWU_NMIEN_REGION3WA_Pos) ÏMWU_NMIEN_REGION3WA_Disabled (0UL) ÌMWU_NMIEN_REGION3WA_Enabled (1UL) MWU_NMIEN_REGION2RA_Pos (5UL) ÒMWU_NMIEN_REGION2RA_Msk (0x1UL << MWU_NMIEN_REGION2RA_Pos) ÚMWU_NMIEN_REGION2RA_Disabled (0UL) ÛMWU_NMIEN_REGION2RA_Enabled (1UL) ˆMWU_NMIEN_REGION2WA_Pos (4UL) ˜MWU_NMIEN_REGION2WA_Msk (0x1UL << MWU_NMIEN_REGION2WA_Pos) ¯MWU_NMIEN_REGION2WA_Disabled (0UL) ˘MWU_NMIEN_REGION2WA_Enabled (1UL) ¸MWU_NMIEN_REGION1RA_Pos (3UL) ˝MWU_NMIEN_REGION1RA_Msk (0x1UL << MWU_NMIEN_REGION1RA_Pos) ˛MWU_NMIEN_REGION1RA_Disabled (0UL) ˇMWU_NMIEN_REGION1RA_Enabled (1UL) ÇMWU_NMIEN_REGION1WA_Pos (2UL) ÉMWU_NMIEN_REGION1WA_Msk (0x1UL << MWU_NMIEN_REGION1WA_Pos) ÑMWU_NMIEN_REGION1WA_Disabled (0UL) ÖMWU_NMIEN_REGION1WA_Enabled (1UL) àMWU_NMIEN_REGION0RA_Pos (1UL) âMWU_NMIEN_REGION0RA_Msk (0x1UL << MWU_NMIEN_REGION0RA_Pos) äMWU_NMIEN_REGION0RA_Disabled (0UL) ãMWU_NMIEN_REGION0RA_Enabled (1UL) éMWU_NMIEN_REGION0WA_Pos (0UL) èMWU_NMIEN_REGION0WA_Msk (0x1UL << MWU_NMIEN_REGION0WA_Pos) êMWU_NMIEN_REGION0WA_Disabled (0UL) ëMWU_NMIEN_REGION0WA_Enabled (1UL) óMWU_NMIENSET_PREGION1RA_Pos (27UL) òMWU_NMIENSET_PREGION1RA_Msk (0x1UL << MWU_NMIENSET_PREGION1RA_Pos) ôMWU_NMIENSET_PREGION1RA_Disabled (0UL) öMWU_NMIENSET_PREGION1RA_Enabled (1UL) õMWU_NMIENSET_PREGION1RA_Set (1UL) ûMWU_NMIENSET_PREGION1WA_Pos (26UL) üMWU_NMIENSET_PREGION1WA_Msk (0x1UL << MWU_NMIENSET_PREGION1WA_Pos) †MWU_NMIENSET_PREGION1WA_Disabled (0UL) °MWU_NMIENSET_PREGION1WA_Enabled (1UL) ¢MWU_NMIENSET_PREGION1WA_Set (1UL) •MWU_NMIENSET_PREGION0RA_Pos (25UL) ¶MWU_NMIENSET_PREGION0RA_Msk (0x1UL << MWU_NMIENSET_PREGION0RA_Pos) ßMWU_NMIENSET_PREGION0RA_Disabled (0UL) ®MWU_NMIENSET_PREGION0RA_Enabled (1UL) ©MWU_NMIENSET_PREGION0RA_Set (1UL) ¨MWU_NMIENSET_PREGION0WA_Pos (24UL) ≠MWU_NMIENSET_PREGION0WA_Msk (0x1UL << MWU_NMIENSET_PREGION0WA_Pos) ÆMWU_NMIENSET_PREGION0WA_Disabled (0UL) ØMWU_NMIENSET_PREGION0WA_Enabled (1UL) ∞MWU_NMIENSET_PREGION0WA_Set (1UL) ≥MWU_NMIENSET_REGION3RA_Pos (7UL) ¥MWU_NMIENSET_REGION3RA_Msk (0x1UL << MWU_NMIENSET_REGION3RA_Pos) µMWU_NMIENSET_REGION3RA_Disabled (0UL) ∂MWU_NMIENSET_REGION3RA_Enabled (1UL) ∑MWU_NMIENSET_REGION3RA_Set (1UL) ∫MWU_NMIENSET_REGION3WA_Pos (6UL) ªMWU_NMIENSET_REGION3WA_Msk (0x1UL << MWU_NMIENSET_REGION3WA_Pos) ºMWU_NMIENSET_REGION3WA_Disabled (0UL) ΩMWU_NMIENSET_REGION3WA_Enabled (1UL) æMWU_NMIENSET_REGION3WA_Set (1UL) ¡MWU_NMIENSET_REGION2RA_Pos (5UL) ¬MWU_NMIENSET_REGION2RA_Msk (0x1UL << MWU_NMIENSET_REGION2RA_Pos) √MWU_NMIENSET_REGION2RA_Disabled (0UL) ƒMWU_NMIENSET_REGION2RA_Enabled (1UL) ≈MWU_NMIENSET_REGION2RA_Set (1UL) »MWU_NMIENSET_REGION2WA_Pos (4UL) …MWU_NMIENSET_REGION2WA_Msk (0x1UL << MWU_NMIENSET_REGION2WA_Pos)  MWU_NMIENSET_REGION2WA_Disabled (0UL) ÀMWU_NMIENSET_REGION2WA_Enabled (1UL) ÃMWU_NMIENSET_REGION2WA_Set (1UL) œMWU_NMIENSET_REGION1RA_Pos (3UL) –MWU_NMIENSET_REGION1RA_Msk (0x1UL << MWU_NMIENSET_REGION1RA_Pos) —MWU_NMIENSET_REGION1RA_Disabled (0UL) “MWU_NMIENSET_REGION1RA_Enabled (1UL) ”MWU_NMIENSET_REGION1RA_Set (1UL) ÷MWU_NMIENSET_REGION1WA_Pos (2UL) ◊MWU_NMIENSET_REGION1WA_Msk (0x1UL << MWU_NMIENSET_REGION1WA_Pos) ÿMWU_NMIENSET_REGION1WA_Disabled (0UL) ŸMWU_NMIENSET_REGION1WA_Enabled (1UL) ⁄MWU_NMIENSET_REGION1WA_Set (1UL) ›MWU_NMIENSET_REGION0RA_Pos (1UL) ﬁMWU_NMIENSET_REGION0RA_Msk (0x1UL << MWU_NMIENSET_REGION0RA_Pos) ﬂMWU_NMIENSET_REGION0RA_Disabled (0UL) ‡MWU_NMIENSET_REGION0RA_Enabled (1UL) ·MWU_NMIENSET_REGION0RA_Set (1UL) ‰MWU_NMIENSET_REGION0WA_Pos (0UL) ÂMWU_NMIENSET_REGION0WA_Msk (0x1UL << MWU_NMIENSET_REGION0WA_Pos) ÊMWU_NMIENSET_REGION0WA_Disabled (0UL) ÁMWU_NMIENSET_REGION0WA_Enabled (1UL) ËMWU_NMIENSET_REGION0WA_Set (1UL) ÓMWU_NMIENCLR_PREGION1RA_Pos (27UL) ÔMWU_NMIENCLR_PREGION1RA_Msk (0x1UL << MWU_NMIENCLR_PREGION1RA_Pos) MWU_NMIENCLR_PREGION1RA_Disabled (0UL) ÒMWU_NMIENCLR_PREGION1RA_Enabled (1UL) ÚMWU_NMIENCLR_PREGION1RA_Clear (1UL) ıMWU_NMIENCLR_PREGION1WA_Pos (26UL) ˆMWU_NMIENCLR_PREGION1WA_Msk (0x1UL << MWU_NMIENCLR_PREGION1WA_Pos) ˜MWU_NMIENCLR_PREGION1WA_Disabled (0UL) ¯MWU_NMIENCLR_PREGION1WA_Enabled (1UL) ˘MWU_NMIENCLR_PREGION1WA_Clear (1UL) ¸MWU_NMIENCLR_PREGION0RA_Pos (25UL) ˝MWU_NMIENCLR_PREGION0RA_Msk (0x1UL << MWU_NMIENCLR_PREGION0RA_Pos) ˛MWU_NMIENCLR_PREGION0RA_Disabled (0UL) ˇMWU_NMIENCLR_PREGION0RA_Enabled (1UL) ÄMWU_NMIENCLR_PREGION0RA_Clear (1UL) ÉMWU_NMIENCLR_PREGION0WA_Pos (24UL) ÑMWU_NMIENCLR_PREGION0WA_Msk (0x1UL << MWU_NMIENCLR_PREGION0WA_Pos) ÖMWU_NMIENCLR_PREGION0WA_Disabled (0UL) ÜMWU_NMIENCLR_PREGION0WA_Enabled (1UL) áMWU_NMIENCLR_PREGION0WA_Clear (1UL) äMWU_NMIENCLR_REGION3RA_Pos (7UL) ãMWU_NMIENCLR_REGION3RA_Msk (0x1UL << MWU_NMIENCLR_REGION3RA_Pos) åMWU_NMIENCLR_REGION3RA_Disabled (0UL) çMWU_NMIENCLR_REGION3RA_Enabled (1UL) éMWU_NMIENCLR_REGION3RA_Clear (1UL) ëMWU_NMIENCLR_REGION3WA_Pos (6UL) íMWU_NMIENCLR_REGION3WA_Msk (0x1UL << MWU_NMIENCLR_REGION3WA_Pos) ìMWU_NMIENCLR_REGION3WA_Disabled (0UL) îMWU_NMIENCLR_REGION3WA_Enabled (1UL) ïMWU_NMIENCLR_REGION3WA_Clear (1UL) òMWU_NMIENCLR_REGION2RA_Pos (5UL) ôMWU_NMIENCLR_REGION2RA_Msk (0x1UL << MWU_NMIENCLR_REGION2RA_Pos) öMWU_NMIENCLR_REGION2RA_Disabled (0UL) õMWU_NMIENCLR_REGION2RA_Enabled (1UL) úMWU_NMIENCLR_REGION2RA_Clear (1UL) üMWU_NMIENCLR_REGION2WA_Pos (4UL) †MWU_NMIENCLR_REGION2WA_Msk (0x1UL << MWU_NMIENCLR_REGION2WA_Pos) °MWU_NMIENCLR_REGION2WA_Disabled (0UL) ¢MWU_NMIENCLR_REGION2WA_Enabled (1UL) £MWU_NMIENCLR_REGION2WA_Clear (1UL) ¶MWU_NMIENCLR_REGION1RA_Pos (3UL) ßMWU_NMIENCLR_REGION1RA_Msk (0x1UL << MWU_NMIENCLR_REGION1RA_Pos) ®MWU_NMIENCLR_REGION1RA_Disabled (0UL) ©MWU_NMIENCLR_REGION1RA_Enabled (1UL) ™MWU_NMIENCLR_REGION1RA_Clear (1UL) ≠MWU_NMIENCLR_REGION1WA_Pos (2UL) ÆMWU_NMIENCLR_REGION1WA_Msk (0x1UL << MWU_NMIENCLR_REGION1WA_Pos) ØMWU_NMIENCLR_REGION1WA_Disabled (0UL) ∞MWU_NMIENCLR_REGION1WA_Enabled (1UL) ±MWU_NMIENCLR_REGION1WA_Clear (1UL) ¥MWU_NMIENCLR_REGION0RA_Pos (1UL) µMWU_NMIENCLR_REGION0RA_Msk (0x1UL << MWU_NMIENCLR_REGION0RA_Pos) ∂MWU_NMIENCLR_REGION0RA_Disabled (0UL) ∑MWU_NMIENCLR_REGION0RA_Enabled (1UL) ∏MWU_NMIENCLR_REGION0RA_Clear (1UL) ªMWU_NMIENCLR_REGION0WA_Pos (0UL) ºMWU_NMIENCLR_REGION0WA_Msk (0x1UL << MWU_NMIENCLR_REGION0WA_Pos) ΩMWU_NMIENCLR_REGION0WA_Disabled (0UL) æMWU_NMIENCLR_REGION0WA_Enabled (1UL) øMWU_NMIENCLR_REGION0WA_Clear (1UL) ≈MWU_PERREGION_SUBSTATWA_SR31_Pos (31UL) ∆MWU_PERREGION_SUBSTATWA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR31_Pos) «MWU_PERREGION_SUBSTATWA_SR31_NoAccess (0UL) »MWU_PERREGION_SUBSTATWA_SR31_Access (1UL) ÀMWU_PERREGION_SUBSTATWA_SR30_Pos (30UL) ÃMWU_PERREGION_SUBSTATWA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR30_Pos) ÕMWU_PERREGION_SUBSTATWA_SR30_NoAccess (0UL) ŒMWU_PERREGION_SUBSTATWA_SR30_Access (1UL) —MWU_PERREGION_SUBSTATWA_SR29_Pos (29UL) “MWU_PERREGION_SUBSTATWA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR29_Pos) ”MWU_PERREGION_SUBSTATWA_SR29_NoAccess (0UL) ‘MWU_PERREGION_SUBSTATWA_SR29_Access (1UL) ◊MWU_PERREGION_SUBSTATWA_SR28_Pos (28UL) ÿMWU_PERREGION_SUBSTATWA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR28_Pos) ŸMWU_PERREGION_SUBSTATWA_SR28_NoAccess (0UL) ⁄MWU_PERREGION_SUBSTATWA_SR28_Access (1UL) ›MWU_PERREGION_SUBSTATWA_SR27_Pos (27UL) ﬁMWU_PERREGION_SUBSTATWA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR27_Pos) ﬂMWU_PERREGION_SUBSTATWA_SR27_NoAccess (0UL) ‡MWU_PERREGION_SUBSTATWA_SR27_Access (1UL) „MWU_PERREGION_SUBSTATWA_SR26_Pos (26UL) ‰MWU_PERREGION_SUBSTATWA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR26_Pos) ÂMWU_PERREGION_SUBSTATWA_SR26_NoAccess (0UL) ÊMWU_PERREGION_SUBSTATWA_SR26_Access (1UL) ÈMWU_PERREGION_SUBSTATWA_SR25_Pos (25UL) ÍMWU_PERREGION_SUBSTATWA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR25_Pos) ÎMWU_PERREGION_SUBSTATWA_SR25_NoAccess (0UL) ÏMWU_PERREGION_SUBSTATWA_SR25_Access (1UL) ÔMWU_PERREGION_SUBSTATWA_SR24_Pos (24UL) MWU_PERREGION_SUBSTATWA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR24_Pos) ÒMWU_PERREGION_SUBSTATWA_SR24_NoAccess (0UL) ÚMWU_PERREGION_SUBSTATWA_SR24_Access (1UL) ıMWU_PERREGION_SUBSTATWA_SR23_Pos (23UL) ˆMWU_PERREGION_SUBSTATWA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR23_Pos) ˜MWU_PERREGION_SUBSTATWA_SR23_NoAccess (0UL) ¯MWU_PERREGION_SUBSTATWA_SR23_Access (1UL) ˚MWU_PERREGION_SUBSTATWA_SR22_Pos (22UL) ¸MWU_PERREGION_SUBSTATWA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR22_Pos) ˝MWU_PERREGION_SUBSTATWA_SR22_NoAccess (0UL) ˛MWU_PERREGION_SUBSTATWA_SR22_Access (1UL) ÅMWU_PERREGION_SUBSTATWA_SR21_Pos (21UL) ÇMWU_PERREGION_SUBSTATWA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR21_Pos) ÉMWU_PERREGION_SUBSTATWA_SR21_NoAccess (0UL) ÑMWU_PERREGION_SUBSTATWA_SR21_Access (1UL) áMWU_PERREGION_SUBSTATWA_SR20_Pos (20UL) àMWU_PERREGION_SUBSTATWA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR20_Pos) âMWU_PERREGION_SUBSTATWA_SR20_NoAccess (0UL) äMWU_PERREGION_SUBSTATWA_SR20_Access (1UL) çMWU_PERREGION_SUBSTATWA_SR19_Pos (19UL) éMWU_PERREGION_SUBSTATWA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR19_Pos) èMWU_PERREGION_SUBSTATWA_SR19_NoAccess (0UL) êMWU_PERREGION_SUBSTATWA_SR19_Access (1UL) ìMWU_PERREGION_SUBSTATWA_SR18_Pos (18UL) îMWU_PERREGION_SUBSTATWA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR18_Pos) ïMWU_PERREGION_SUBSTATWA_SR18_NoAccess (0UL) ñMWU_PERREGION_SUBSTATWA_SR18_Access (1UL) ôMWU_PERREGION_SUBSTATWA_SR17_Pos (17UL) öMWU_PERREGION_SUBSTATWA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR17_Pos) õMWU_PERREGION_SUBSTATWA_SR17_NoAccess (0UL) úMWU_PERREGION_SUBSTATWA_SR17_Access (1UL) üMWU_PERREGION_SUBSTATWA_SR16_Pos (16UL) †MWU_PERREGION_SUBSTATWA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR16_Pos) °MWU_PERREGION_SUBSTATWA_SR16_NoAccess (0UL) ¢MWU_PERREGION_SUBSTATWA_SR16_Access (1UL) •MWU_PERREGION_SUBSTATWA_SR15_Pos (15UL) ¶MWU_PERREGION_SUBSTATWA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR15_Pos) ßMWU_PERREGION_SUBSTATWA_SR15_NoAccess (0UL) ®MWU_PERREGION_SUBSTATWA_SR15_Access (1UL) ´MWU_PERREGION_SUBSTATWA_SR14_Pos (14UL) ¨MWU_PERREGION_SUBSTATWA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR14_Pos) ≠MWU_PERREGION_SUBSTATWA_SR14_NoAccess (0UL) ÆMWU_PERREGION_SUBSTATWA_SR14_Access (1UL) ±MWU_PERREGION_SUBSTATWA_SR13_Pos (13UL) ≤MWU_PERREGION_SUBSTATWA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR13_Pos) ≥MWU_PERREGION_SUBSTATWA_SR13_NoAccess (0UL) ¥MWU_PERREGION_SUBSTATWA_SR13_Access (1UL) ∑MWU_PERREGION_SUBSTATWA_SR12_Pos (12UL) ∏MWU_PERREGION_SUBSTATWA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR12_Pos) πMWU_PERREGION_SUBSTATWA_SR12_NoAccess (0UL) ∫MWU_PERREGION_SUBSTATWA_SR12_Access (1UL) ΩMWU_PERREGION_SUBSTATWA_SR11_Pos (11UL) æMWU_PERREGION_SUBSTATWA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR11_Pos) øMWU_PERREGION_SUBSTATWA_SR11_NoAccess (0UL) ¿MWU_PERREGION_SUBSTATWA_SR11_Access (1UL) √MWU_PERREGION_SUBSTATWA_SR10_Pos (10UL) ƒMWU_PERREGION_SUBSTATWA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR10_Pos) ≈MWU_PERREGION_SUBSTATWA_SR10_NoAccess (0UL) ∆MWU_PERREGION_SUBSTATWA_SR10_Access (1UL) …MWU_PERREGION_SUBSTATWA_SR9_Pos (9UL)  MWU_PERREGION_SUBSTATWA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR9_Pos) ÀMWU_PERREGION_SUBSTATWA_SR9_NoAccess (0UL) ÃMWU_PERREGION_SUBSTATWA_SR9_Access (1UL) œMWU_PERREGION_SUBSTATWA_SR8_Pos (8UL) –MWU_PERREGION_SUBSTATWA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR8_Pos) —MWU_PERREGION_SUBSTATWA_SR8_NoAccess (0UL) “MWU_PERREGION_SUBSTATWA_SR8_Access (1UL) ’MWU_PERREGION_SUBSTATWA_SR7_Pos (7UL) ÷MWU_PERREGION_SUBSTATWA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR7_Pos) ◊MWU_PERREGION_SUBSTATWA_SR7_NoAccess (0UL) ÿMWU_PERREGION_SUBSTATWA_SR7_Access (1UL) €MWU_PERREGION_SUBSTATWA_SR6_Pos (6UL) ‹MWU_PERREGION_SUBSTATWA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR6_Pos) ›MWU_PERREGION_SUBSTATWA_SR6_NoAccess (0UL) ﬁMWU_PERREGION_SUBSTATWA_SR6_Access (1UL) ·MWU_PERREGION_SUBSTATWA_SR5_Pos (5UL) ‚MWU_PERREGION_SUBSTATWA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR5_Pos) „MWU_PERREGION_SUBSTATWA_SR5_NoAccess (0UL) ‰MWU_PERREGION_SUBSTATWA_SR5_Access (1UL) ÁMWU_PERREGION_SUBSTATWA_SR4_Pos (4UL) ËMWU_PERREGION_SUBSTATWA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR4_Pos) ÈMWU_PERREGION_SUBSTATWA_SR4_NoAccess (0UL) ÍMWU_PERREGION_SUBSTATWA_SR4_Access (1UL) ÌMWU_PERREGION_SUBSTATWA_SR3_Pos (3UL) ÓMWU_PERREGION_SUBSTATWA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR3_Pos) ÔMWU_PERREGION_SUBSTATWA_SR3_NoAccess (0UL) MWU_PERREGION_SUBSTATWA_SR3_Access (1UL) ÛMWU_PERREGION_SUBSTATWA_SR2_Pos (2UL) ÙMWU_PERREGION_SUBSTATWA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR2_Pos) ıMWU_PERREGION_SUBSTATWA_SR2_NoAccess (0UL) ˆMWU_PERREGION_SUBSTATWA_SR2_Access (1UL) ˘MWU_PERREGION_SUBSTATWA_SR1_Pos (1UL) ˙MWU_PERREGION_SUBSTATWA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR1_Pos) ˚MWU_PERREGION_SUBSTATWA_SR1_NoAccess (0UL) ¸MWU_PERREGION_SUBSTATWA_SR1_Access (1UL) ˇMWU_PERREGION_SUBSTATWA_SR0_Pos (0UL) ÄMWU_PERREGION_SUBSTATWA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR0_Pos) ÅMWU_PERREGION_SUBSTATWA_SR0_NoAccess (0UL) ÇMWU_PERREGION_SUBSTATWA_SR0_Access (1UL) àMWU_PERREGION_SUBSTATRA_SR31_Pos (31UL) âMWU_PERREGION_SUBSTATRA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR31_Pos) äMWU_PERREGION_SUBSTATRA_SR31_NoAccess (0UL) ãMWU_PERREGION_SUBSTATRA_SR31_Access (1UL) éMWU_PERREGION_SUBSTATRA_SR30_Pos (30UL) èMWU_PERREGION_SUBSTATRA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR30_Pos) êMWU_PERREGION_SUBSTATRA_SR30_NoAccess (0UL) ëMWU_PERREGION_SUBSTATRA_SR30_Access (1UL) îMWU_PERREGION_SUBSTATRA_SR29_Pos (29UL) ïMWU_PERREGION_SUBSTATRA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR29_Pos) ñMWU_PERREGION_SUBSTATRA_SR29_NoAccess (0UL) óMWU_PERREGION_SUBSTATRA_SR29_Access (1UL) öMWU_PERREGION_SUBSTATRA_SR28_Pos (28UL) õMWU_PERREGION_SUBSTATRA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR28_Pos) úMWU_PERREGION_SUBSTATRA_SR28_NoAccess (0UL) ùMWU_PERREGION_SUBSTATRA_SR28_Access (1UL) †MWU_PERREGION_SUBSTATRA_SR27_Pos (27UL) °MWU_PERREGION_SUBSTATRA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR27_Pos) ¢MWU_PERREGION_SUBSTATRA_SR27_NoAccess (0UL) £MWU_PERREGION_SUBSTATRA_SR27_Access (1UL) ¶MWU_PERREGION_SUBSTATRA_SR26_Pos (26UL) ßMWU_PERREGION_SUBSTATRA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR26_Pos) ®MWU_PERREGION_SUBSTATRA_SR26_NoAccess (0UL) ©MWU_PERREGION_SUBSTATRA_SR26_Access (1UL) ¨MWU_PERREGION_SUBSTATRA_SR25_Pos (25UL) ≠MWU_PERREGION_SUBSTATRA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR25_Pos) ÆMWU_PERREGION_SUBSTATRA_SR25_NoAccess (0UL) ØMWU_PERREGION_SUBSTATRA_SR25_Access (1UL) ≤MWU_PERREGION_SUBSTATRA_SR24_Pos (24UL) ≥MWU_PERREGION_SUBSTATRA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR24_Pos) ¥MWU_PERREGION_SUBSTATRA_SR24_NoAccess (0UL) µMWU_PERREGION_SUBSTATRA_SR24_Access (1UL) ∏MWU_PERREGION_SUBSTATRA_SR23_Pos (23UL) πMWU_PERREGION_SUBSTATRA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR23_Pos) ∫MWU_PERREGION_SUBSTATRA_SR23_NoAccess (0UL) ªMWU_PERREGION_SUBSTATRA_SR23_Access (1UL) æMWU_PERREGION_SUBSTATRA_SR22_Pos (22UL) øMWU_PERREGION_SUBSTATRA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR22_Pos) ¿MWU_PERREGION_SUBSTATRA_SR22_NoAccess (0UL) ¡MWU_PERREGION_SUBSTATRA_SR22_Access (1UL) ƒMWU_PERREGION_SUBSTATRA_SR21_Pos (21UL) ≈MWU_PERREGION_SUBSTATRA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR21_Pos) ∆MWU_PERREGION_SUBSTATRA_SR21_NoAccess (0UL) «MWU_PERREGION_SUBSTATRA_SR21_Access (1UL)  MWU_PERREGION_SUBSTATRA_SR20_Pos (20UL) ÀMWU_PERREGION_SUBSTATRA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR20_Pos) ÃMWU_PERREGION_SUBSTATRA_SR20_NoAccess (0UL) ÕMWU_PERREGION_SUBSTATRA_SR20_Access (1UL) –MWU_PERREGION_SUBSTATRA_SR19_Pos (19UL) —MWU_PERREGION_SUBSTATRA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR19_Pos) “MWU_PERREGION_SUBSTATRA_SR19_NoAccess (0UL) ”MWU_PERREGION_SUBSTATRA_SR19_Access (1UL) ÷MWU_PERREGION_SUBSTATRA_SR18_Pos (18UL) ◊MWU_PERREGION_SUBSTATRA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR18_Pos) ÿMWU_PERREGION_SUBSTATRA_SR18_NoAccess (0UL) ŸMWU_PERREGION_SUBSTATRA_SR18_Access (1UL) ‹MWU_PERREGION_SUBSTATRA_SR17_Pos (17UL) ›MWU_PERREGION_SUBSTATRA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR17_Pos) ﬁMWU_PERREGION_SUBSTATRA_SR17_NoAccess (0UL) ﬂMWU_PERREGION_SUBSTATRA_SR17_Access (1UL) ‚MWU_PERREGION_SUBSTATRA_SR16_Pos (16UL) „MWU_PERREGION_SUBSTATRA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR16_Pos) ‰MWU_PERREGION_SUBSTATRA_SR16_NoAccess (0UL) ÂMWU_PERREGION_SUBSTATRA_SR16_Access (1UL) ËMWU_PERREGION_SUBSTATRA_SR15_Pos (15UL) ÈMWU_PERREGION_SUBSTATRA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR15_Pos) ÍMWU_PERREGION_SUBSTATRA_SR15_NoAccess (0UL) ÎMWU_PERREGION_SUBSTATRA_SR15_Access (1UL) ÓMWU_PERREGION_SUBSTATRA_SR14_Pos (14UL) ÔMWU_PERREGION_SUBSTATRA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR14_Pos) MWU_PERREGION_SUBSTATRA_SR14_NoAccess (0UL) ÒMWU_PERREGION_SUBSTATRA_SR14_Access (1UL) ÙMWU_PERREGION_SUBSTATRA_SR13_Pos (13UL) ıMWU_PERREGION_SUBSTATRA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR13_Pos) ˆMWU_PERREGION_SUBSTATRA_SR13_NoAccess (0UL) ˜MWU_PERREGION_SUBSTATRA_SR13_Access (1UL) ˙MWU_PERREGION_SUBSTATRA_SR12_Pos (12UL) ˚MWU_PERREGION_SUBSTATRA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR12_Pos) ¸MWU_PERREGION_SUBSTATRA_SR12_NoAccess (0UL) ˝MWU_PERREGION_SUBSTATRA_SR12_Access (1UL) ÄMWU_PERREGION_SUBSTATRA_SR11_Pos (11UL) ÅMWU_PERREGION_SUBSTATRA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR11_Pos) ÇMWU_PERREGION_SUBSTATRA_SR11_NoAccess (0UL) ÉMWU_PERREGION_SUBSTATRA_SR11_Access (1UL) ÜMWU_PERREGION_SUBSTATRA_SR10_Pos (10UL) áMWU_PERREGION_SUBSTATRA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR10_Pos) àMWU_PERREGION_SUBSTATRA_SR10_NoAccess (0UL) âMWU_PERREGION_SUBSTATRA_SR10_Access (1UL) åMWU_PERREGION_SUBSTATRA_SR9_Pos (9UL) çMWU_PERREGION_SUBSTATRA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR9_Pos) éMWU_PERREGION_SUBSTATRA_SR9_NoAccess (0UL) èMWU_PERREGION_SUBSTATRA_SR9_Access (1UL) íMWU_PERREGION_SUBSTATRA_SR8_Pos (8UL) ìMWU_PERREGION_SUBSTATRA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR8_Pos) îMWU_PERREGION_SUBSTATRA_SR8_NoAccess (0UL) ïMWU_PERREGION_SUBSTATRA_SR8_Access (1UL) òMWU_PERREGION_SUBSTATRA_SR7_Pos (7UL) ôMWU_PERREGION_SUBSTATRA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR7_Pos) öMWU_PERREGION_SUBSTATRA_SR7_NoAccess (0UL) õMWU_PERREGION_SUBSTATRA_SR7_Access (1UL) ûMWU_PERREGION_SUBSTATRA_SR6_Pos (6UL) üMWU_PERREGION_SUBSTATRA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR6_Pos) †MWU_PERREGION_SUBSTATRA_SR6_NoAccess (0UL) °MWU_PERREGION_SUBSTATRA_SR6_Access (1UL) §MWU_PERREGION_SUBSTATRA_SR5_Pos (5UL) •MWU_PERREGION_SUBSTATRA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR5_Pos) ¶MWU_PERREGION_SUBSTATRA_SR5_NoAccess (0UL) ßMWU_PERREGION_SUBSTATRA_SR5_Access (1UL) ™MWU_PERREGION_SUBSTATRA_SR4_Pos (4UL) ´MWU_PERREGION_SUBSTATRA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR4_Pos) ¨MWU_PERREGION_SUBSTATRA_SR4_NoAccess (0UL) ≠MWU_PERREGION_SUBSTATRA_SR4_Access (1UL) ∞MWU_PERREGION_SUBSTATRA_SR3_Pos (3UL) ±MWU_PERREGION_SUBSTATRA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR3_Pos) ≤MWU_PERREGION_SUBSTATRA_SR3_NoAccess (0UL) ≥MWU_PERREGION_SUBSTATRA_SR3_Access (1UL) ∂MWU_PERREGION_SUBSTATRA_SR2_Pos (2UL) ∑MWU_PERREGION_SUBSTATRA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR2_Pos) ∏MWU_PERREGION_SUBSTATRA_SR2_NoAccess (0UL) πMWU_PERREGION_SUBSTATRA_SR2_Access (1UL) ºMWU_PERREGION_SUBSTATRA_SR1_Pos (1UL) ΩMWU_PERREGION_SUBSTATRA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR1_Pos) æMWU_PERREGION_SUBSTATRA_SR1_NoAccess (0UL) øMWU_PERREGION_SUBSTATRA_SR1_Access (1UL) ¬MWU_PERREGION_SUBSTATRA_SR0_Pos (0UL) √MWU_PERREGION_SUBSTATRA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR0_Pos) ƒMWU_PERREGION_SUBSTATRA_SR0_NoAccess (0UL) ≈MWU_PERREGION_SUBSTATRA_SR0_Access (1UL) ÀMWU_REGIONEN_PRGN1RA_Pos (27UL) ÃMWU_REGIONEN_PRGN1RA_Msk (0x1UL << MWU_REGIONEN_PRGN1RA_Pos) ÕMWU_REGIONEN_PRGN1RA_Disable (0UL) ŒMWU_REGIONEN_PRGN1RA_Enable (1UL) —MWU_REGIONEN_PRGN1WA_Pos (26UL) “MWU_REGIONEN_PRGN1WA_Msk (0x1UL << MWU_REGIONEN_PRGN1WA_Pos) ”MWU_REGIONEN_PRGN1WA_Disable (0UL) ‘MWU_REGIONEN_PRGN1WA_Enable (1UL) ◊MWU_REGIONEN_PRGN0RA_Pos (25UL) ÿMWU_REGIONEN_PRGN0RA_Msk (0x1UL << MWU_REGIONEN_PRGN0RA_Pos) ŸMWU_REGIONEN_PRGN0RA_Disable (0UL) ⁄MWU_REGIONEN_PRGN0RA_Enable (1UL) ›MWU_REGIONEN_PRGN0WA_Pos (24UL) ﬁMWU_REGIONEN_PRGN0WA_Msk (0x1UL << MWU_REGIONEN_PRGN0WA_Pos) ﬂMWU_REGIONEN_PRGN0WA_Disable (0UL) ‡MWU_REGIONEN_PRGN0WA_Enable (1UL) „MWU_REGIONEN_RGN3RA_Pos (7UL) ‰MWU_REGIONEN_RGN3RA_Msk (0x1UL << MWU_REGIONEN_RGN3RA_Pos) ÂMWU_REGIONEN_RGN3RA_Disable (0UL) ÊMWU_REGIONEN_RGN3RA_Enable (1UL) ÈMWU_REGIONEN_RGN3WA_Pos (6UL) ÍMWU_REGIONEN_RGN3WA_Msk (0x1UL << MWU_REGIONEN_RGN3WA_Pos) ÎMWU_REGIONEN_RGN3WA_Disable (0UL) ÏMWU_REGIONEN_RGN3WA_Enable (1UL) ÔMWU_REGIONEN_RGN2RA_Pos (5UL) MWU_REGIONEN_RGN2RA_Msk (0x1UL << MWU_REGIONEN_RGN2RA_Pos) ÒMWU_REGIONEN_RGN2RA_Disable (0UL) ÚMWU_REGIONEN_RGN2RA_Enable (1UL) ıMWU_REGIONEN_RGN2WA_Pos (4UL) ˆMWU_REGIONEN_RGN2WA_Msk (0x1UL << MWU_REGIONEN_RGN2WA_Pos) ˜MWU_REGIONEN_RGN2WA_Disable (0UL) ¯MWU_REGIONEN_RGN2WA_Enable (1UL) ˚MWU_REGIONEN_RGN1RA_Pos (3UL) ¸MWU_REGIONEN_RGN1RA_Msk (0x1UL << MWU_REGIONEN_RGN1RA_Pos) ˝MWU_REGIONEN_RGN1RA_Disable (0UL) ˛MWU_REGIONEN_RGN1RA_Enable (1UL) ÅMWU_REGIONEN_RGN1WA_Pos (2UL) ÇMWU_REGIONEN_RGN1WA_Msk (0x1UL << MWU_REGIONEN_RGN1WA_Pos) ÉMWU_REGIONEN_RGN1WA_Disable (0UL) ÑMWU_REGIONEN_RGN1WA_Enable (1UL) áMWU_REGIONEN_RGN0RA_Pos (1UL) àMWU_REGIONEN_RGN0RA_Msk (0x1UL << MWU_REGIONEN_RGN0RA_Pos) âMWU_REGIONEN_RGN0RA_Disable (0UL) äMWU_REGIONEN_RGN0RA_Enable (1UL) çMWU_REGIONEN_RGN0WA_Pos (0UL) éMWU_REGIONEN_RGN0WA_Msk (0x1UL << MWU_REGIONEN_RGN0WA_Pos) èMWU_REGIONEN_RGN0WA_Disable (0UL) êMWU_REGIONEN_RGN0WA_Enable (1UL) ñMWU_REGIONENSET_PRGN1RA_Pos (27UL) óMWU_REGIONENSET_PRGN1RA_Msk (0x1UL << MWU_REGIONENSET_PRGN1RA_Pos) òMWU_REGIONENSET_PRGN1RA_Disabled (0UL) ôMWU_REGIONENSET_PRGN1RA_Enabled (1UL) öMWU_REGIONENSET_PRGN1RA_Set (1UL) ùMWU_REGIONENSET_PRGN1WA_Pos (26UL) ûMWU_REGIONENSET_PRGN1WA_Msk (0x1UL << MWU_REGIONENSET_PRGN1WA_Pos) üMWU_REGIONENSET_PRGN1WA_Disabled (0UL) †MWU_REGIONENSET_PRGN1WA_Enabled (1UL) °MWU_REGIONENSET_PRGN1WA_Set (1UL) §MWU_REGIONENSET_PRGN0RA_Pos (25UL) •MWU_REGIONENSET_PRGN0RA_Msk (0x1UL << MWU_REGIONENSET_PRGN0RA_Pos) ¶MWU_REGIONENSET_PRGN0RA_Disabled (0UL) ßMWU_REGIONENSET_PRGN0RA_Enabled (1UL) ®MWU_REGIONENSET_PRGN0RA_Set (1UL) ´MWU_REGIONENSET_PRGN0WA_Pos (24UL) ¨MWU_REGIONENSET_PRGN0WA_Msk (0x1UL << MWU_REGIONENSET_PRGN0WA_Pos) ≠MWU_REGIONENSET_PRGN0WA_Disabled (0UL) ÆMWU_REGIONENSET_PRGN0WA_Enabled (1UL) ØMWU_REGIONENSET_PRGN0WA_Set (1UL) ≤MWU_REGIONENSET_RGN3RA_Pos (7UL) ≥MWU_REGIONENSET_RGN3RA_Msk (0x1UL << MWU_REGIONENSET_RGN3RA_Pos) ¥MWU_REGIONENSET_RGN3RA_Disabled (0UL) µMWU_REGIONENSET_RGN3RA_Enabled (1UL) ∂MWU_REGIONENSET_RGN3RA_Set (1UL) πMWU_REGIONENSET_RGN3WA_Pos (6UL) ∫MWU_REGIONENSET_RGN3WA_Msk (0x1UL << MWU_REGIONENSET_RGN3WA_Pos) ªMWU_REGIONENSET_RGN3WA_Disabled (0UL) ºMWU_REGIONENSET_RGN3WA_Enabled (1UL) ΩMWU_REGIONENSET_RGN3WA_Set (1UL) ¿MWU_REGIONENSET_RGN2RA_Pos (5UL) ¡MWU_REGIONENSET_RGN2RA_Msk (0x1UL << MWU_REGIONENSET_RGN2RA_Pos) ¬MWU_REGIONENSET_RGN2RA_Disabled (0UL) √MWU_REGIONENSET_RGN2RA_Enabled (1UL) ƒMWU_REGIONENSET_RGN2RA_Set (1UL) «MWU_REGIONENSET_RGN2WA_Pos (4UL) »MWU_REGIONENSET_RGN2WA_Msk (0x1UL << MWU_REGIONENSET_RGN2WA_Pos) …MWU_REGIONENSET_RGN2WA_Disabled (0UL)  MWU_REGIONENSET_RGN2WA_Enabled (1UL) ÀMWU_REGIONENSET_RGN2WA_Set (1UL) ŒMWU_REGIONENSET_RGN1RA_Pos (3UL) œMWU_REGIONENSET_RGN1RA_Msk (0x1UL << MWU_REGIONENSET_RGN1RA_Pos) –MWU_REGIONENSET_RGN1RA_Disabled (0UL) —MWU_REGIONENSET_RGN1RA_Enabled (1UL) “MWU_REGIONENSET_RGN1RA_Set (1UL) ’MWU_REGIONENSET_RGN1WA_Pos (2UL) ÷MWU_REGIONENSET_RGN1WA_Msk (0x1UL << MWU_REGIONENSET_RGN1WA_Pos) ◊MWU_REGIONENSET_RGN1WA_Disabled (0UL) ÿMWU_REGIONENSET_RGN1WA_Enabled (1UL) ŸMWU_REGIONENSET_RGN1WA_Set (1UL) ‹MWU_REGIONENSET_RGN0RA_Pos (1UL) ›MWU_REGIONENSET_RGN0RA_Msk (0x1UL << MWU_REGIONENSET_RGN0RA_Pos) ﬁMWU_REGIONENSET_RGN0RA_Disabled (0UL) ﬂMWU_REGIONENSET_RGN0RA_Enabled (1UL) ‡MWU_REGIONENSET_RGN0RA_Set (1UL) „MWU_REGIONENSET_RGN0WA_Pos (0UL) ‰MWU_REGIONENSET_RGN0WA_Msk (0x1UL << MWU_REGIONENSET_RGN0WA_Pos) ÂMWU_REGIONENSET_RGN0WA_Disabled (0UL) ÊMWU_REGIONENSET_RGN0WA_Enabled (1UL) ÁMWU_REGIONENSET_RGN0WA_Set (1UL) ÌMWU_REGIONENCLR_PRGN1RA_Pos (27UL) ÓMWU_REGIONENCLR_PRGN1RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1RA_Pos) ÔMWU_REGIONENCLR_PRGN1RA_Disabled (0UL) MWU_REGIONENCLR_PRGN1RA_Enabled (1UL) ÒMWU_REGIONENCLR_PRGN1RA_Clear (1UL) ÙMWU_REGIONENCLR_PRGN1WA_Pos (26UL) ıMWU_REGIONENCLR_PRGN1WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1WA_Pos) ˆMWU_REGIONENCLR_PRGN1WA_Disabled (0UL) ˜MWU_REGIONENCLR_PRGN1WA_Enabled (1UL) ¯MWU_REGIONENCLR_PRGN1WA_Clear (1UL) ˚MWU_REGIONENCLR_PRGN0RA_Pos (25UL) ¸MWU_REGIONENCLR_PRGN0RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0RA_Pos) ˝MWU_REGIONENCLR_PRGN0RA_Disabled (0UL) ˛MWU_REGIONENCLR_PRGN0RA_Enabled (1UL) ˇMWU_REGIONENCLR_PRGN0RA_Clear (1UL) ÇMWU_REGIONENCLR_PRGN0WA_Pos (24UL) ÉMWU_REGIONENCLR_PRGN0WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0WA_Pos) ÑMWU_REGIONENCLR_PRGN0WA_Disabled (0UL) ÖMWU_REGIONENCLR_PRGN0WA_Enabled (1UL) ÜMWU_REGIONENCLR_PRGN0WA_Clear (1UL) âMWU_REGIONENCLR_RGN3RA_Pos (7UL) äMWU_REGIONENCLR_RGN3RA_Msk (0x1UL << MWU_REGIONENCLR_RGN3RA_Pos) ãMWU_REGIONENCLR_RGN3RA_Disabled (0UL) åMWU_REGIONENCLR_RGN3RA_Enabled (1UL) çMWU_REGIONENCLR_RGN3RA_Clear (1UL) êMWU_REGIONENCLR_RGN3WA_Pos (6UL) ëMWU_REGIONENCLR_RGN3WA_Msk (0x1UL << MWU_REGIONENCLR_RGN3WA_Pos) íMWU_REGIONENCLR_RGN3WA_Disabled (0UL) ìMWU_REGIONENCLR_RGN3WA_Enabled (1UL) îMWU_REGIONENCLR_RGN3WA_Clear (1UL) óMWU_REGIONENCLR_RGN2RA_Pos (5UL) òMWU_REGIONENCLR_RGN2RA_Msk (0x1UL << MWU_REGIONENCLR_RGN2RA_Pos) ôMWU_REGIONENCLR_RGN2RA_Disabled (0UL) öMWU_REGIONENCLR_RGN2RA_Enabled (1UL) õMWU_REGIONENCLR_RGN2RA_Clear (1UL) ûMWU_REGIONENCLR_RGN2WA_Pos (4UL) üMWU_REGIONENCLR_RGN2WA_Msk (0x1UL << MWU_REGIONENCLR_RGN2WA_Pos) †MWU_REGIONENCLR_RGN2WA_Disabled (0UL) °MWU_REGIONENCLR_RGN2WA_Enabled (1UL) ¢MWU_REGIONENCLR_RGN2WA_Clear (1UL) •MWU_REGIONENCLR_RGN1RA_Pos (3UL) ¶MWU_REGIONENCLR_RGN1RA_Msk (0x1UL << MWU_REGIONENCLR_RGN1RA_Pos) ßMWU_REGIONENCLR_RGN1RA_Disabled (0UL) ®MWU_REGIONENCLR_RGN1RA_Enabled (1UL) ©MWU_REGIONENCLR_RGN1RA_Clear (1UL) ¨MWU_REGIONENCLR_RGN1WA_Pos (2UL) ≠MWU_REGIONENCLR_RGN1WA_Msk (0x1UL << MWU_REGIONENCLR_RGN1WA_Pos) ÆMWU_REGIONENCLR_RGN1WA_Disabled (0UL) ØMWU_REGIONENCLR_RGN1WA_Enabled (1UL) ∞MWU_REGIONENCLR_RGN1WA_Clear (1UL) ≥MWU_REGIONENCLR_RGN0RA_Pos (1UL) ¥MWU_REGIONENCLR_RGN0RA_Msk (0x1UL << MWU_REGIONENCLR_RGN0RA_Pos) µMWU_REGIONENCLR_RGN0RA_Disabled (0UL) ∂MWU_REGIONENCLR_RGN0RA_Enabled (1UL) ∑MWU_REGIONENCLR_RGN0RA_Clear (1UL) ∫MWU_REGIONENCLR_RGN0WA_Pos (0UL) ªMWU_REGIONENCLR_RGN0WA_Msk (0x1UL << MWU_REGIONENCLR_RGN0WA_Pos) ºMWU_REGIONENCLR_RGN0WA_Disabled (0UL) ΩMWU_REGIONENCLR_RGN0WA_Enabled (1UL) æMWU_REGIONENCLR_RGN0WA_Clear (1UL) ƒMWU_REGION_START_START_Pos (0UL) ≈MWU_REGION_START_START_Msk (0xFFFFFFFFUL << MWU_REGION_START_START_Pos) ÀMWU_REGION_END_END_Pos (0UL) ÃMWU_REGION_END_END_Msk (0xFFFFFFFFUL << MWU_REGION_END_END_Pos) “MWU_PREGION_START_START_Pos (0UL) ”MWU_PREGION_START_START_Msk (0xFFFFFFFFUL << MWU_PREGION_START_START_Pos) ŸMWU_PREGION_END_END_Pos (0UL) ⁄MWU_PREGION_END_END_Msk (0xFFFFFFFFUL << MWU_PREGION_END_END_Pos) ‡MWU_PREGION_SUBS_SR31_Pos (31UL) ·MWU_PREGION_SUBS_SR31_Msk (0x1UL << MWU_PREGION_SUBS_SR31_Pos) ‚MWU_PREGION_SUBS_SR31_Exclude (0UL) „MWU_PREGION_SUBS_SR31_Include (1UL) ÊMWU_PREGION_SUBS_SR30_Pos (30UL) ÁMWU_PREGION_SUBS_SR30_Msk (0x1UL << MWU_PREGION_SUBS_SR30_Pos) ËMWU_PREGION_SUBS_SR30_Exclude (0UL) ÈMWU_PREGION_SUBS_SR30_Include (1UL) ÏMWU_PREGION_SUBS_SR29_Pos (29UL) ÌMWU_PREGION_SUBS_SR29_Msk (0x1UL << MWU_PREGION_SUBS_SR29_Pos) ÓMWU_PREGION_SUBS_SR29_Exclude (0UL) ÔMWU_PREGION_SUBS_SR29_Include (1UL) ÚMWU_PREGION_SUBS_SR28_Pos (28UL) ÛMWU_PREGION_SUBS_SR28_Msk (0x1UL << MWU_PREGION_SUBS_SR28_Pos) ÙMWU_PREGION_SUBS_SR28_Exclude (0UL) ıMWU_PREGION_SUBS_SR28_Include (1UL) ¯MWU_PREGION_SUBS_SR27_Pos (27UL) ˘MWU_PREGION_SUBS_SR27_Msk (0x1UL << MWU_PREGION_SUBS_SR27_Pos) ˙MWU_PREGION_SUBS_SR27_Exclude (0UL) ˚MWU_PREGION_SUBS_SR27_Include (1UL) ˛MWU_PREGION_SUBS_SR26_Pos (26UL) ˇMWU_PREGION_SUBS_SR26_Msk (0x1UL << MWU_PREGION_SUBS_SR26_Pos) ÄMWU_PREGION_SUBS_SR26_Exclude (0UL) ÅMWU_PREGION_SUBS_SR26_Include (1UL) ÑMWU_PREGION_SUBS_SR25_Pos (25UL) ÖMWU_PREGION_SUBS_SR25_Msk (0x1UL << MWU_PREGION_SUBS_SR25_Pos) ÜMWU_PREGION_SUBS_SR25_Exclude (0UL) áMWU_PREGION_SUBS_SR25_Include (1UL) äMWU_PREGION_SUBS_SR24_Pos (24UL) ãMWU_PREGION_SUBS_SR24_Msk (0x1UL << MWU_PREGION_SUBS_SR24_Pos) åMWU_PREGION_SUBS_SR24_Exclude (0UL) çMWU_PREGION_SUBS_SR24_Include (1UL) êMWU_PREGION_SUBS_SR23_Pos (23UL) ëMWU_PREGION_SUBS_SR23_Msk (0x1UL << MWU_PREGION_SUBS_SR23_Pos) íMWU_PREGION_SUBS_SR23_Exclude (0UL) ìMWU_PREGION_SUBS_SR23_Include (1UL) ñMWU_PREGION_SUBS_SR22_Pos (22UL) óMWU_PREGION_SUBS_SR22_Msk (0x1UL << MWU_PREGION_SUBS_SR22_Pos) òMWU_PREGION_SUBS_SR22_Exclude (0UL) ôMWU_PREGION_SUBS_SR22_Include (1UL) úMWU_PREGION_SUBS_SR21_Pos (21UL) ùMWU_PREGION_SUBS_SR21_Msk (0x1UL << MWU_PREGION_SUBS_SR21_Pos) ûMWU_PREGION_SUBS_SR21_Exclude (0UL) üMWU_PREGION_SUBS_SR21_Include (1UL) ¢MWU_PREGION_SUBS_SR20_Pos (20UL) £MWU_PREGION_SUBS_SR20_Msk (0x1UL << MWU_PREGION_SUBS_SR20_Pos) §MWU_PREGION_SUBS_SR20_Exclude (0UL) •MWU_PREGION_SUBS_SR20_Include (1UL) ®MWU_PREGION_SUBS_SR19_Pos (19UL) ©MWU_PREGION_SUBS_SR19_Msk (0x1UL << MWU_PREGION_SUBS_SR19_Pos) ™MWU_PREGION_SUBS_SR19_Exclude (0UL) ´MWU_PREGION_SUBS_SR19_Include (1UL) ÆMWU_PREGION_SUBS_SR18_Pos (18UL) ØMWU_PREGION_SUBS_SR18_Msk (0x1UL << MWU_PREGION_SUBS_SR18_Pos) ∞MWU_PREGION_SUBS_SR18_Exclude (0UL) ±MWU_PREGION_SUBS_SR18_Include (1UL) ¥MWU_PREGION_SUBS_SR17_Pos (17UL) µMWU_PREGION_SUBS_SR17_Msk (0x1UL << MWU_PREGION_SUBS_SR17_Pos) ∂MWU_PREGION_SUBS_SR17_Exclude (0UL) ∑MWU_PREGION_SUBS_SR17_Include (1UL) ∫MWU_PREGION_SUBS_SR16_Pos (16UL) ªMWU_PREGION_SUBS_SR16_Msk (0x1UL << MWU_PREGION_SUBS_SR16_Pos) ºMWU_PREGION_SUBS_SR16_Exclude (0UL) ΩMWU_PREGION_SUBS_SR16_Include (1UL) ¿MWU_PREGION_SUBS_SR15_Pos (15UL) ¡MWU_PREGION_SUBS_SR15_Msk (0x1UL << MWU_PREGION_SUBS_SR15_Pos) ¬MWU_PREGION_SUBS_SR15_Exclude (0UL) √MWU_PREGION_SUBS_SR15_Include (1UL) ∆MWU_PREGION_SUBS_SR14_Pos (14UL) «MWU_PREGION_SUBS_SR14_Msk (0x1UL << MWU_PREGION_SUBS_SR14_Pos) »MWU_PREGION_SUBS_SR14_Exclude (0UL) …MWU_PREGION_SUBS_SR14_Include (1UL) ÃMWU_PREGION_SUBS_SR13_Pos (13UL) ÕMWU_PREGION_SUBS_SR13_Msk (0x1UL << MWU_PREGION_SUBS_SR13_Pos) ŒMWU_PREGION_SUBS_SR13_Exclude (0UL) œMWU_PREGION_SUBS_SR13_Include (1UL) “MWU_PREGION_SUBS_SR12_Pos (12UL) ”MWU_PREGION_SUBS_SR12_Msk (0x1UL << MWU_PREGION_SUBS_SR12_Pos) ‘MWU_PREGION_SUBS_SR12_Exclude (0UL) ’MWU_PREGION_SUBS_SR12_Include (1UL) ÿMWU_PREGION_SUBS_SR11_Pos (11UL) ŸMWU_PREGION_SUBS_SR11_Msk (0x1UL << MWU_PREGION_SUBS_SR11_Pos) ⁄MWU_PREGION_SUBS_SR11_Exclude (0UL) €MWU_PREGION_SUBS_SR11_Include (1UL) ﬁMWU_PREGION_SUBS_SR10_Pos (10UL) ﬂMWU_PREGION_SUBS_SR10_Msk (0x1UL << MWU_PREGION_SUBS_SR10_Pos) ‡MWU_PREGION_SUBS_SR10_Exclude (0UL) ·MWU_PREGION_SUBS_SR10_Include (1UL) ‰MWU_PREGION_SUBS_SR9_Pos (9UL) ÂMWU_PREGION_SUBS_SR9_Msk (0x1UL << MWU_PREGION_SUBS_SR9_Pos) ÊMWU_PREGION_SUBS_SR9_Exclude (0UL) ÁMWU_PREGION_SUBS_SR9_Include (1UL) ÍMWU_PREGION_SUBS_SR8_Pos (8UL) ÎMWU_PREGION_SUBS_SR8_Msk (0x1UL << MWU_PREGION_SUBS_SR8_Pos) ÏMWU_PREGION_SUBS_SR8_Exclude (0UL) ÌMWU_PREGION_SUBS_SR8_Include (1UL) MWU_PREGION_SUBS_SR7_Pos (7UL) ÒMWU_PREGION_SUBS_SR7_Msk (0x1UL << MWU_PREGION_SUBS_SR7_Pos) ÚMWU_PREGION_SUBS_SR7_Exclude (0UL) ÛMWU_PREGION_SUBS_SR7_Include (1UL) ˆMWU_PREGION_SUBS_SR6_Pos (6UL) ˜MWU_PREGION_SUBS_SR6_Msk (0x1UL << MWU_PREGION_SUBS_SR6_Pos) ¯MWU_PREGION_SUBS_SR6_Exclude (0UL) ˘MWU_PREGION_SUBS_SR6_Include (1UL) ¸MWU_PREGION_SUBS_SR5_Pos (5UL) ˝MWU_PREGION_SUBS_SR5_Msk (0x1UL << MWU_PREGION_SUBS_SR5_Pos) ˛MWU_PREGION_SUBS_SR5_Exclude (0UL) ˇMWU_PREGION_SUBS_SR5_Include (1UL) Ç MWU_PREGION_SUBS_SR4_Pos (4UL) É MWU_PREGION_SUBS_SR4_Msk (0x1UL << MWU_PREGION_SUBS_SR4_Pos) Ñ MWU_PREGION_SUBS_SR4_Exclude (0UL) Ö MWU_PREGION_SUBS_SR4_Include (1UL) à MWU_PREGION_SUBS_SR3_Pos (3UL) â MWU_PREGION_SUBS_SR3_Msk (0x1UL << MWU_PREGION_SUBS_SR3_Pos) ä MWU_PREGION_SUBS_SR3_Exclude (0UL) ã MWU_PREGION_SUBS_SR3_Include (1UL) é MWU_PREGION_SUBS_SR2_Pos (2UL) è MWU_PREGION_SUBS_SR2_Msk (0x1UL << MWU_PREGION_SUBS_SR2_Pos) ê MWU_PREGION_SUBS_SR2_Exclude (0UL) ë MWU_PREGION_SUBS_SR2_Include (1UL) î MWU_PREGION_SUBS_SR1_Pos (1UL) ï MWU_PREGION_SUBS_SR1_Msk (0x1UL << MWU_PREGION_SUBS_SR1_Pos) ñ MWU_PREGION_SUBS_SR1_Exclude (0UL) ó MWU_PREGION_SUBS_SR1_Include (1UL) ö MWU_PREGION_SUBS_SR0_Pos (0UL) õ MWU_PREGION_SUBS_SR0_Msk (0x1UL << MWU_PREGION_SUBS_SR0_Pos) ú MWU_PREGION_SUBS_SR0_Exclude (0UL) ù MWU_PREGION_SUBS_SR0_Include (1UL) ß NFCT_SHORTS_FIELDLOST_SENSE_Pos (1UL) ® NFCT_SHORTS_FIELDLOST_SENSE_Msk (0x1UL << NFCT_SHORTS_FIELDLOST_SENSE_Pos) © NFCT_SHORTS_FIELDLOST_SENSE_Disabled (0UL) ™ NFCT_SHORTS_FIELDLOST_SENSE_Enabled (1UL) ≠ NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos (0UL) Æ NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk (0x1UL << NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos) Ø NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled (0UL) ∞ NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled (1UL) ∂ NFCT_INTEN_STARTED_Pos (20UL) ∑ NFCT_INTEN_STARTED_Msk (0x1UL << NFCT_INTEN_STARTED_Pos) ∏ NFCT_INTEN_STARTED_Disabled (0UL) π NFCT_INTEN_STARTED_Enabled (1UL) º NFCT_INTEN_SELECTED_Pos (19UL) Ω NFCT_INTEN_SELECTED_Msk (0x1UL << NFCT_INTEN_SELECTED_Pos) æ NFCT_INTEN_SELECTED_Disabled (0UL) ø NFCT_INTEN_SELECTED_Enabled (1UL) ¬ NFCT_INTEN_COLLISION_Pos (18UL) √ NFCT_INTEN_COLLISION_Msk (0x1UL << NFCT_INTEN_COLLISION_Pos) ƒ NFCT_INTEN_COLLISION_Disabled (0UL) ≈ NFCT_INTEN_COLLISION_Enabled (1UL) » NFCT_INTEN_AUTOCOLRESSTARTED_Pos (14UL) … NFCT_INTEN_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTEN_AUTOCOLRESSTARTED_Pos)   NFCT_INTEN_AUTOCOLRESSTARTED_Disabled (0UL) À NFCT_INTEN_AUTOCOLRESSTARTED_Enabled (1UL) Œ NFCT_INTEN_ENDTX_Pos (12UL) œ NFCT_INTEN_ENDTX_Msk (0x1UL << NFCT_INTEN_ENDTX_Pos) – NFCT_INTEN_ENDTX_Disabled (0UL) — NFCT_INTEN_ENDTX_Enabled (1UL) ‘ NFCT_INTEN_ENDRX_Pos (11UL) ’ NFCT_INTEN_ENDRX_Msk (0x1UL << NFCT_INTEN_ENDRX_Pos) ÷ NFCT_INTEN_ENDRX_Disabled (0UL) ◊ NFCT_INTEN_ENDRX_Enabled (1UL) ⁄ NFCT_INTEN_RXERROR_Pos (10UL) € NFCT_INTEN_RXERROR_Msk (0x1UL << NFCT_INTEN_RXERROR_Pos) ‹ NFCT_INTEN_RXERROR_Disabled (0UL) › NFCT_INTEN_RXERROR_Enabled (1UL) ‡ NFCT_INTEN_ERROR_Pos (7UL) · NFCT_INTEN_ERROR_Msk (0x1UL << NFCT_INTEN_ERROR_Pos) ‚ NFCT_INTEN_ERROR_Disabled (0UL) „ NFCT_INTEN_ERROR_Enabled (1UL) Ê NFCT_INTEN_RXFRAMEEND_Pos (6UL) Á NFCT_INTEN_RXFRAMEEND_Msk (0x1UL << NFCT_INTEN_RXFRAMEEND_Pos) Ë NFCT_INTEN_RXFRAMEEND_Disabled (0UL) È NFCT_INTEN_RXFRAMEEND_Enabled (1UL) Ï NFCT_INTEN_RXFRAMESTART_Pos (5UL) Ì NFCT_INTEN_RXFRAMESTART_Msk (0x1UL << NFCT_INTEN_RXFRAMESTART_Pos) Ó NFCT_INTEN_RXFRAMESTART_Disabled (0UL) Ô NFCT_INTEN_RXFRAMESTART_Enabled (1UL) Ú NFCT_INTEN_TXFRAMEEND_Pos (4UL) Û NFCT_INTEN_TXFRAMEEND_Msk (0x1UL << NFCT_INTEN_TXFRAMEEND_Pos) Ù NFCT_INTEN_TXFRAMEEND_Disabled (0UL) ı NFCT_INTEN_TXFRAMEEND_Enabled (1UL) ¯ NFCT_INTEN_TXFRAMESTART_Pos (3UL) ˘ NFCT_INTEN_TXFRAMESTART_Msk (0x1UL << NFCT_INTEN_TXFRAMESTART_Pos) ˙ NFCT_INTEN_TXFRAMESTART_Disabled (0UL) ˚ NFCT_INTEN_TXFRAMESTART_Enabled (1UL) ˛ NFCT_INTEN_FIELDLOST_Pos (2UL) ˇ NFCT_INTEN_FIELDLOST_Msk (0x1UL << NFCT_INTEN_FIELDLOST_Pos) Ä!NFCT_INTEN_FIELDLOST_Disabled (0UL) Å!NFCT_INTEN_FIELDLOST_Enabled (1UL) Ñ!NFCT_INTEN_FIELDDETECTED_Pos (1UL) Ö!NFCT_INTEN_FIELDDETECTED_Msk (0x1UL << NFCT_INTEN_FIELDDETECTED_Pos) Ü!NFCT_INTEN_FIELDDETECTED_Disabled (0UL) á!NFCT_INTEN_FIELDDETECTED_Enabled (1UL) ä!NFCT_INTEN_READY_Pos (0UL) ã!NFCT_INTEN_READY_Msk (0x1UL << NFCT_INTEN_READY_Pos) å!NFCT_INTEN_READY_Disabled (0UL) ç!NFCT_INTEN_READY_Enabled (1UL) ì!NFCT_INTENSET_STARTED_Pos (20UL) î!NFCT_INTENSET_STARTED_Msk (0x1UL << NFCT_INTENSET_STARTED_Pos) ï!NFCT_INTENSET_STARTED_Disabled (0UL) ñ!NFCT_INTENSET_STARTED_Enabled (1UL) ó!NFCT_INTENSET_STARTED_Set (1UL) ö!NFCT_INTENSET_SELECTED_Pos (19UL) õ!NFCT_INTENSET_SELECTED_Msk (0x1UL << NFCT_INTENSET_SELECTED_Pos) ú!NFCT_INTENSET_SELECTED_Disabled (0UL) ù!NFCT_INTENSET_SELECTED_Enabled (1UL) û!NFCT_INTENSET_SELECTED_Set (1UL) °!NFCT_INTENSET_COLLISION_Pos (18UL) ¢!NFCT_INTENSET_COLLISION_Msk (0x1UL << NFCT_INTENSET_COLLISION_Pos) £!NFCT_INTENSET_COLLISION_Disabled (0UL) §!NFCT_INTENSET_COLLISION_Enabled (1UL) •!NFCT_INTENSET_COLLISION_Set (1UL) ®!NFCT_INTENSET_AUTOCOLRESSTARTED_Pos (14UL) ©!NFCT_INTENSET_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENSET_AUTOCOLRESSTARTED_Pos) ™!NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled (0UL) ´!NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled (1UL) ¨!NFCT_INTENSET_AUTOCOLRESSTARTED_Set (1UL) Ø!NFCT_INTENSET_ENDTX_Pos (12UL) ∞!NFCT_INTENSET_ENDTX_Msk (0x1UL << NFCT_INTENSET_ENDTX_Pos) ±!NFCT_INTENSET_ENDTX_Disabled (0UL) ≤!NFCT_INTENSET_ENDTX_Enabled (1UL) ≥!NFCT_INTENSET_ENDTX_Set (1UL) ∂!NFCT_INTENSET_ENDRX_Pos (11UL) ∑!NFCT_INTENSET_ENDRX_Msk (0x1UL << NFCT_INTENSET_ENDRX_Pos) ∏!NFCT_INTENSET_ENDRX_Disabled (0UL) π!NFCT_INTENSET_ENDRX_Enabled (1UL) ∫!NFCT_INTENSET_ENDRX_Set (1UL) Ω!NFCT_INTENSET_RXERROR_Pos (10UL) æ!NFCT_INTENSET_RXERROR_Msk (0x1UL << NFCT_INTENSET_RXERROR_Pos) ø!NFCT_INTENSET_RXERROR_Disabled (0UL) ¿!NFCT_INTENSET_RXERROR_Enabled (1UL) ¡!NFCT_INTENSET_RXERROR_Set (1UL) ƒ!NFCT_INTENSET_ERROR_Pos (7UL) ≈!NFCT_INTENSET_ERROR_Msk (0x1UL << NFCT_INTENSET_ERROR_Pos) ∆!NFCT_INTENSET_ERROR_Disabled (0UL) «!NFCT_INTENSET_ERROR_Enabled (1UL) »!NFCT_INTENSET_ERROR_Set (1UL) À!NFCT_INTENSET_RXFRAMEEND_Pos (6UL) Ã!NFCT_INTENSET_RXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_RXFRAMEEND_Pos) Õ!NFCT_INTENSET_RXFRAMEEND_Disabled (0UL) Œ!NFCT_INTENSET_RXFRAMEEND_Enabled (1UL) œ!NFCT_INTENSET_RXFRAMEEND_Set (1UL) “!NFCT_INTENSET_RXFRAMESTART_Pos (5UL) ”!NFCT_INTENSET_RXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_RXFRAMESTART_Pos) ‘!NFCT_INTENSET_RXFRAMESTART_Disabled (0UL) ’!NFCT_INTENSET_RXFRAMESTART_Enabled (1UL) ÷!NFCT_INTENSET_RXFRAMESTART_Set (1UL) Ÿ!NFCT_INTENSET_TXFRAMEEND_Pos (4UL) ⁄!NFCT_INTENSET_TXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_TXFRAMEEND_Pos) €!NFCT_INTENSET_TXFRAMEEND_Disabled (0UL) ‹!NFCT_INTENSET_TXFRAMEEND_Enabled (1UL) ›!NFCT_INTENSET_TXFRAMEEND_Set (1UL) ‡!NFCT_INTENSET_TXFRAMESTART_Pos (3UL) ·!NFCT_INTENSET_TXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_TXFRAMESTART_Pos) ‚!NFCT_INTENSET_TXFRAMESTART_Disabled (0UL) „!NFCT_INTENSET_TXFRAMESTART_Enabled (1UL) ‰!NFCT_INTENSET_TXFRAMESTART_Set (1UL) Á!NFCT_INTENSET_FIELDLOST_Pos (2UL) Ë!NFCT_INTENSET_FIELDLOST_Msk (0x1UL << NFCT_INTENSET_FIELDLOST_Pos) È!NFCT_INTENSET_FIELDLOST_Disabled (0UL) Í!NFCT_INTENSET_FIELDLOST_Enabled (1UL) Î!NFCT_INTENSET_FIELDLOST_Set (1UL) Ó!NFCT_INTENSET_FIELDDETECTED_Pos (1UL) Ô!NFCT_INTENSET_FIELDDETECTED_Msk (0x1UL << NFCT_INTENSET_FIELDDETECTED_Pos) !NFCT_INTENSET_FIELDDETECTED_Disabled (0UL) Ò!NFCT_INTENSET_FIELDDETECTED_Enabled (1UL) Ú!NFCT_INTENSET_FIELDDETECTED_Set (1UL) ı!NFCT_INTENSET_READY_Pos (0UL) ˆ!NFCT_INTENSET_READY_Msk (0x1UL << NFCT_INTENSET_READY_Pos) ˜!NFCT_INTENSET_READY_Disabled (0UL) ¯!NFCT_INTENSET_READY_Enabled (1UL) ˘!NFCT_INTENSET_READY_Set (1UL) ˇ!NFCT_INTENCLR_STARTED_Pos (20UL) Ä"NFCT_INTENCLR_STARTED_Msk (0x1UL << NFCT_INTENCLR_STARTED_Pos) Å"NFCT_INTENCLR_STARTED_Disabled (0UL) Ç"NFCT_INTENCLR_STARTED_Enabled (1UL) É"NFCT_INTENCLR_STARTED_Clear (1UL) Ü"NFCT_INTENCLR_SELECTED_Pos (19UL) á"NFCT_INTENCLR_SELECTED_Msk (0x1UL << NFCT_INTENCLR_SELECTED_Pos) à"NFCT_INTENCLR_SELECTED_Disabled (0UL) â"NFCT_INTENCLR_SELECTED_Enabled (1UL) ä"NFCT_INTENCLR_SELECTED_Clear (1UL) ç"NFCT_INTENCLR_COLLISION_Pos (18UL) é"NFCT_INTENCLR_COLLISION_Msk (0x1UL << NFCT_INTENCLR_COLLISION_Pos) è"NFCT_INTENCLR_COLLISION_Disabled (0UL) ê"NFCT_INTENCLR_COLLISION_Enabled (1UL) ë"NFCT_INTENCLR_COLLISION_Clear (1UL) î"NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos (14UL) ï"NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos) ñ"NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled (0UL) ó"NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled (1UL) ò"NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear (1UL) õ"NFCT_INTENCLR_ENDTX_Pos (12UL) ú"NFCT_INTENCLR_ENDTX_Msk (0x1UL << NFCT_INTENCLR_ENDTX_Pos) ù"NFCT_INTENCLR_ENDTX_Disabled (0UL) û"NFCT_INTENCLR_ENDTX_Enabled (1UL) ü"NFCT_INTENCLR_ENDTX_Clear (1UL) ¢"NFCT_INTENCLR_ENDRX_Pos (11UL) £"NFCT_INTENCLR_ENDRX_Msk (0x1UL << NFCT_INTENCLR_ENDRX_Pos) §"NFCT_INTENCLR_ENDRX_Disabled (0UL) •"NFCT_INTENCLR_ENDRX_Enabled (1UL) ¶"NFCT_INTENCLR_ENDRX_Clear (1UL) ©"NFCT_INTENCLR_RXERROR_Pos (10UL) ™"NFCT_INTENCLR_RXERROR_Msk (0x1UL << NFCT_INTENCLR_RXERROR_Pos) ´"NFCT_INTENCLR_RXERROR_Disabled (0UL) ¨"NFCT_INTENCLR_RXERROR_Enabled (1UL) ≠"NFCT_INTENCLR_RXERROR_Clear (1UL) ∞"NFCT_INTENCLR_ERROR_Pos (7UL) ±"NFCT_INTENCLR_ERROR_Msk (0x1UL << NFCT_INTENCLR_ERROR_Pos) ≤"NFCT_INTENCLR_ERROR_Disabled (0UL) ≥"NFCT_INTENCLR_ERROR_Enabled (1UL) ¥"NFCT_INTENCLR_ERROR_Clear (1UL) ∑"NFCT_INTENCLR_RXFRAMEEND_Pos (6UL) ∏"NFCT_INTENCLR_RXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_RXFRAMEEND_Pos) π"NFCT_INTENCLR_RXFRAMEEND_Disabled (0UL) ∫"NFCT_INTENCLR_RXFRAMEEND_Enabled (1UL) ª"NFCT_INTENCLR_RXFRAMEEND_Clear (1UL) æ"NFCT_INTENCLR_RXFRAMESTART_Pos (5UL) ø"NFCT_INTENCLR_RXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_RXFRAMESTART_Pos) ¿"NFCT_INTENCLR_RXFRAMESTART_Disabled (0UL) ¡"NFCT_INTENCLR_RXFRAMESTART_Enabled (1UL) ¬"NFCT_INTENCLR_RXFRAMESTART_Clear (1UL) ≈"NFCT_INTENCLR_TXFRAMEEND_Pos (4UL) ∆"NFCT_INTENCLR_TXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_TXFRAMEEND_Pos) «"NFCT_INTENCLR_TXFRAMEEND_Disabled (0UL) »"NFCT_INTENCLR_TXFRAMEEND_Enabled (1UL) …"NFCT_INTENCLR_TXFRAMEEND_Clear (1UL) Ã"NFCT_INTENCLR_TXFRAMESTART_Pos (3UL) Õ"NFCT_INTENCLR_TXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_TXFRAMESTART_Pos) Œ"NFCT_INTENCLR_TXFRAMESTART_Disabled (0UL) œ"NFCT_INTENCLR_TXFRAMESTART_Enabled (1UL) –"NFCT_INTENCLR_TXFRAMESTART_Clear (1UL) ”"NFCT_INTENCLR_FIELDLOST_Pos (2UL) ‘"NFCT_INTENCLR_FIELDLOST_Msk (0x1UL << NFCT_INTENCLR_FIELDLOST_Pos) ’"NFCT_INTENCLR_FIELDLOST_Disabled (0UL) ÷"NFCT_INTENCLR_FIELDLOST_Enabled (1UL) ◊"NFCT_INTENCLR_FIELDLOST_Clear (1UL) ⁄"NFCT_INTENCLR_FIELDDETECTED_Pos (1UL) €"NFCT_INTENCLR_FIELDDETECTED_Msk (0x1UL << NFCT_INTENCLR_FIELDDETECTED_Pos) ‹"NFCT_INTENCLR_FIELDDETECTED_Disabled (0UL) ›"NFCT_INTENCLR_FIELDDETECTED_Enabled (1UL) ﬁ"NFCT_INTENCLR_FIELDDETECTED_Clear (1UL) ·"NFCT_INTENCLR_READY_Pos (0UL) ‚"NFCT_INTENCLR_READY_Msk (0x1UL << NFCT_INTENCLR_READY_Pos) „"NFCT_INTENCLR_READY_Disabled (0UL) ‰"NFCT_INTENCLR_READY_Enabled (1UL) Â"NFCT_INTENCLR_READY_Clear (1UL) Î"NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos (3UL) Ï"NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos) Ô"NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos (2UL) "NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos) Û"NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos (0UL) Ù"NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk (0x1UL << NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos) ˙"NFCT_FRAMESTATUS_RX_OVERRUN_Pos (3UL) ˚"NFCT_FRAMESTATUS_RX_OVERRUN_Msk (0x1UL << NFCT_FRAMESTATUS_RX_OVERRUN_Pos) ¸"NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun (0UL) ˝"NFCT_FRAMESTATUS_RX_OVERRUN_Overrun (1UL) Ä#NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos (2UL) Å#NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk (0x1UL << NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos) Ç#NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK (0UL) É#NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError (1UL) Ü#NFCT_FRAMESTATUS_RX_CRCERROR_Pos (0UL) á#NFCT_FRAMESTATUS_RX_CRCERROR_Msk (0x1UL << NFCT_FRAMESTATUS_RX_CRCERROR_Pos) à#NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect (0UL) â#NFCT_FRAMESTATUS_RX_CRCERROR_CRCError (1UL) è#NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos (0UL) ê#NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Msk (0x3FUL << NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos) ñ#NFCT_FIELDPRESENT_LOCKDETECT_Pos (1UL) ó#NFCT_FIELDPRESENT_LOCKDETECT_Msk (0x1UL << NFCT_FIELDPRESENT_LOCKDETECT_Pos) ò#NFCT_FIELDPRESENT_LOCKDETECT_NotLocked (0UL) ô#NFCT_FIELDPRESENT_LOCKDETECT_Locked (1UL) ú#NFCT_FIELDPRESENT_FIELDPRESENT_Pos (0UL) ù#NFCT_FIELDPRESENT_FIELDPRESENT_Msk (0x1UL << NFCT_FIELDPRESENT_FIELDPRESENT_Pos) û#NFCT_FIELDPRESENT_FIELDPRESENT_NoField (0UL) ü#NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent (1UL) •#NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos (0UL) ¶#NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk (0xFFFFUL << NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos) ¨#NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos (0UL) ≠#NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk (0xFFFFUL << NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos) ≥#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos (0UL) ¥#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk (0x3UL << NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos) µ#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun (0UL) ∂#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window (1UL) ∑#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal (2UL) ∏#NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid (3UL) æ#NFCT_PACKETPTR_PTR_Pos (0UL) ø#NFCT_PACKETPTR_PTR_Msk (0xFFFFFFFFUL << NFCT_PACKETPTR_PTR_Pos) ≈#NFCT_MAXLEN_MAXLEN_Pos (0UL) ∆#NFCT_MAXLEN_MAXLEN_Msk (0x1FFUL << NFCT_MAXLEN_MAXLEN_Pos) Ã#NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos (4UL) Õ#NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos) Œ#NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX (0UL) œ#NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX (1UL) “#NFCT_TXD_FRAMECONFIG_SOF_Pos (2UL) ”#NFCT_TXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_SOF_Pos) ‘#NFCT_TXD_FRAMECONFIG_SOF_NoSoF (0UL) ’#NFCT_TXD_FRAMECONFIG_SOF_SoF (1UL) ÿ#NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos (1UL) Ÿ#NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos) ⁄#NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd (0UL) €#NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart (1UL) ﬁ#NFCT_TXD_FRAMECONFIG_PARITY_Pos (0UL) ﬂ#NFCT_TXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_PARITY_Pos) ‡#NFCT_TXD_FRAMECONFIG_PARITY_NoParity (0UL) ·#NFCT_TXD_FRAMECONFIG_PARITY_Parity (1UL) Á#NFCT_TXD_AMOUNT_TXDATABYTES_Pos (3UL) Ë#NFCT_TXD_AMOUNT_TXDATABYTES_Msk (0x1FFUL << NFCT_TXD_AMOUNT_TXDATABYTES_Pos) Î#NFCT_TXD_AMOUNT_TXDATABITS_Pos (0UL) Ï#NFCT_TXD_AMOUNT_TXDATABITS_Msk (0x7UL << NFCT_TXD_AMOUNT_TXDATABITS_Pos) Ú#NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos (4UL) Û#NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos) Ù#NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX (0UL) ı#NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX (1UL) ¯#NFCT_RXD_FRAMECONFIG_SOF_Pos (2UL) ˘#NFCT_RXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_SOF_Pos) ˙#NFCT_RXD_FRAMECONFIG_SOF_NoSoF (0UL) ˚#NFCT_RXD_FRAMECONFIG_SOF_SoF (1UL) ˛#NFCT_RXD_FRAMECONFIG_PARITY_Pos (0UL) ˇ#NFCT_RXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_PARITY_Pos) Ä$NFCT_RXD_FRAMECONFIG_PARITY_NoParity (0UL) Å$NFCT_RXD_FRAMECONFIG_PARITY_Parity (1UL) á$NFCT_RXD_AMOUNT_RXDATABYTES_Pos (3UL) à$NFCT_RXD_AMOUNT_RXDATABYTES_Msk (0x1FFUL << NFCT_RXD_AMOUNT_RXDATABYTES_Pos) ã$NFCT_RXD_AMOUNT_RXDATABITS_Pos (0UL) å$NFCT_RXD_AMOUNT_RXDATABITS_Msk (0x7UL << NFCT_RXD_AMOUNT_RXDATABITS_Pos) í$NFCT_NFCID1_LAST_NFCID1_W_Pos (24UL) ì$NFCT_NFCID1_LAST_NFCID1_W_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_W_Pos) ñ$NFCT_NFCID1_LAST_NFCID1_X_Pos (16UL) ó$NFCT_NFCID1_LAST_NFCID1_X_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_X_Pos) ö$NFCT_NFCID1_LAST_NFCID1_Y_Pos (8UL) õ$NFCT_NFCID1_LAST_NFCID1_Y_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Y_Pos) û$NFCT_NFCID1_LAST_NFCID1_Z_Pos (0UL) ü$NFCT_NFCID1_LAST_NFCID1_Z_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Z_Pos) •$NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos (16UL) ¶$NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos) ©$NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos (8UL) ™$NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos) ≠$NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos (0UL) Æ$NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos) ¥$NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos (16UL) µ$NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos) ∏$NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos (8UL) π$NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos) º$NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos (0UL) Ω$NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos) √$NFCT_SENSRES_RFU74_Pos (12UL) ƒ$NFCT_SENSRES_RFU74_Msk (0xFUL << NFCT_SENSRES_RFU74_Pos) «$NFCT_SENSRES_PLATFCONFIG_Pos (8UL) »$NFCT_SENSRES_PLATFCONFIG_Msk (0xFUL << NFCT_SENSRES_PLATFCONFIG_Pos) À$NFCT_SENSRES_NFCIDSIZE_Pos (6UL) Ã$NFCT_SENSRES_NFCIDSIZE_Msk (0x3UL << NFCT_SENSRES_NFCIDSIZE_Pos) Õ$NFCT_SENSRES_NFCIDSIZE_NFCID1Single (0UL) Œ$NFCT_SENSRES_NFCIDSIZE_NFCID1Double (1UL) œ$NFCT_SENSRES_NFCIDSIZE_NFCID1Triple (2UL) “$NFCT_SENSRES_RFU5_Pos (5UL) ”$NFCT_SENSRES_RFU5_Msk (0x1UL << NFCT_SENSRES_RFU5_Pos) ÷$NFCT_SENSRES_BITFRAMESDD_Pos (0UL) ◊$NFCT_SENSRES_BITFRAMESDD_Msk (0x1FUL << NFCT_SENSRES_BITFRAMESDD_Pos) ÿ$NFCT_SENSRES_BITFRAMESDD_SDD00000 (0UL) Ÿ$NFCT_SENSRES_BITFRAMESDD_SDD00001 (1UL) ⁄$NFCT_SENSRES_BITFRAMESDD_SDD00010 (2UL) €$NFCT_SENSRES_BITFRAMESDD_SDD00100 (4UL) ‹$NFCT_SENSRES_BITFRAMESDD_SDD01000 (8UL) ›$NFCT_SENSRES_BITFRAMESDD_SDD10000 (16UL) „$NFCT_SELRES_RFU7_Pos (7UL) ‰$NFCT_SELRES_RFU7_Msk (0x1UL << NFCT_SELRES_RFU7_Pos) Á$NFCT_SELRES_PROTOCOL_Pos (5UL) Ë$NFCT_SELRES_PROTOCOL_Msk (0x3UL << NFCT_SELRES_PROTOCOL_Pos) Î$NFCT_SELRES_RFU43_Pos (3UL) Ï$NFCT_SELRES_RFU43_Msk (0x3UL << NFCT_SELRES_RFU43_Pos) Ô$NFCT_SELRES_CASCADE_Pos (2UL) $NFCT_SELRES_CASCADE_Msk (0x1UL << NFCT_SELRES_CASCADE_Pos) Ò$NFCT_SELRES_CASCADE_Complete (0UL) Ú$NFCT_SELRES_CASCADE_NotComplete (1UL) ı$NFCT_SELRES_RFU10_Pos (0UL) ˆ$NFCT_SELRES_RFU10_Msk (0x3UL << NFCT_SELRES_RFU10_Pos) Ä%NVMC_READY_READY_Pos (0UL) Å%NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos) Ç%NVMC_READY_READY_Busy (0UL) É%NVMC_READY_READY_Ready (1UL) â%NVMC_CONFIG_WEN_Pos (0UL) ä%NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos) ã%NVMC_CONFIG_WEN_Ren (0UL) å%NVMC_CONFIG_WEN_Wen (1UL) ç%NVMC_CONFIG_WEN_Een (2UL) ì%NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL) î%NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGE_ERASEPAGE_Pos) ö%NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL) õ%NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR1_ERASEPCR1_Pos) °%NVMC_ERASEALL_ERASEALL_Pos (0UL) ¢%NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos) £%NVMC_ERASEALL_ERASEALL_NoOperation (0UL) §%NVMC_ERASEALL_ERASEALL_Erase (1UL) ™%NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL) ´%NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR0_ERASEPCR0_Pos) ±%NVMC_ERASEUICR_ERASEUICR_Pos (0UL) ≤%NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos) ≥%NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL) ¥%NVMC_ERASEUICR_ERASEUICR_Erase (1UL) ∫%NVMC_ICACHECNF_CACHEPROFEN_Pos (8UL) ª%NVMC_ICACHECNF_CACHEPROFEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEPROFEN_Pos) º%NVMC_ICACHECNF_CACHEPROFEN_Disabled (0UL) Ω%NVMC_ICACHECNF_CACHEPROFEN_Enabled (1UL) ¿%NVMC_ICACHECNF_CACHEEN_Pos (0UL) ¡%NVMC_ICACHECNF_CACHEEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEEN_Pos) ¬%NVMC_ICACHECNF_CACHEEN_Disabled (0UL) √%NVMC_ICACHECNF_CACHEEN_Enabled (1UL) …%NVMC_IHIT_HITS_Pos (0UL)  %NVMC_IHIT_HITS_Msk (0xFFFFFFFFUL << NVMC_IHIT_HITS_Pos) –%NVMC_IMISS_MISSES_Pos (0UL) —%NVMC_IMISS_MISSES_Msk (0xFFFFFFFFUL << NVMC_IMISS_MISSES_Pos) €%GPIO_OUT_PIN31_Pos (31UL) ‹%GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos) ›%GPIO_OUT_PIN31_Low (0UL) ﬁ%GPIO_OUT_PIN31_High (1UL) ·%GPIO_OUT_PIN30_Pos (30UL) ‚%GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos) „%GPIO_OUT_PIN30_Low (0UL) ‰%GPIO_OUT_PIN30_High (1UL) Á%GPIO_OUT_PIN29_Pos (29UL) Ë%GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos) È%GPIO_OUT_PIN29_Low (0UL) Í%GPIO_OUT_PIN29_High (1UL) Ì%GPIO_OUT_PIN28_Pos (28UL) Ó%GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos) Ô%GPIO_OUT_PIN28_Low (0UL) %GPIO_OUT_PIN28_High (1UL) Û%GPIO_OUT_PIN27_Pos (27UL) Ù%GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos) ı%GPIO_OUT_PIN27_Low (0UL) ˆ%GPIO_OUT_PIN27_High (1UL) ˘%GPIO_OUT_PIN26_Pos (26UL) ˙%GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos) ˚%GPIO_OUT_PIN26_Low (0UL) ¸%GPIO_OUT_PIN26_High (1UL) ˇ%GPIO_OUT_PIN25_Pos (25UL) Ä&GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos) Å&GPIO_OUT_PIN25_Low (0UL) Ç&GPIO_OUT_PIN25_High (1UL) Ö&GPIO_OUT_PIN24_Pos (24UL) Ü&GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos) á&GPIO_OUT_PIN24_Low (0UL) à&GPIO_OUT_PIN24_High (1UL) ã&GPIO_OUT_PIN23_Pos (23UL) å&GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos) ç&GPIO_OUT_PIN23_Low (0UL) é&GPIO_OUT_PIN23_High (1UL) ë&GPIO_OUT_PIN22_Pos (22UL) í&GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos) ì&GPIO_OUT_PIN22_Low (0UL) î&GPIO_OUT_PIN22_High (1UL) ó&GPIO_OUT_PIN21_Pos (21UL) ò&GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos) ô&GPIO_OUT_PIN21_Low (0UL) ö&GPIO_OUT_PIN21_High (1UL) ù&GPIO_OUT_PIN20_Pos (20UL) û&GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos) ü&GPIO_OUT_PIN20_Low (0UL) †&GPIO_OUT_PIN20_High (1UL) £&GPIO_OUT_PIN19_Pos (19UL) §&GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos) •&GPIO_OUT_PIN19_Low (0UL) ¶&GPIO_OUT_PIN19_High (1UL) ©&GPIO_OUT_PIN18_Pos (18UL) ™&GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos) ´&GPIO_OUT_PIN18_Low (0UL) ¨&GPIO_OUT_PIN18_High (1UL) Ø&GPIO_OUT_PIN17_Pos (17UL) ∞&GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos) ±&GPIO_OUT_PIN17_Low (0UL) ≤&GPIO_OUT_PIN17_High (1UL) µ&GPIO_OUT_PIN16_Pos (16UL) ∂&GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos) ∑&GPIO_OUT_PIN16_Low (0UL) ∏&GPIO_OUT_PIN16_High (1UL) ª&GPIO_OUT_PIN15_Pos (15UL) º&GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos) Ω&GPIO_OUT_PIN15_Low (0UL) æ&GPIO_OUT_PIN15_High (1UL) ¡&GPIO_OUT_PIN14_Pos (14UL) ¬&GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos) √&GPIO_OUT_PIN14_Low (0UL) ƒ&GPIO_OUT_PIN14_High (1UL) «&GPIO_OUT_PIN13_Pos (13UL) »&GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos) …&GPIO_OUT_PIN13_Low (0UL)  &GPIO_OUT_PIN13_High (1UL) Õ&GPIO_OUT_PIN12_Pos (12UL) Œ&GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos) œ&GPIO_OUT_PIN12_Low (0UL) –&GPIO_OUT_PIN12_High (1UL) ”&GPIO_OUT_PIN11_Pos (11UL) ‘&GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos) ’&GPIO_OUT_PIN11_Low (0UL) ÷&GPIO_OUT_PIN11_High (1UL) Ÿ&GPIO_OUT_PIN10_Pos (10UL) ⁄&GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos) €&GPIO_OUT_PIN10_Low (0UL) ‹&GPIO_OUT_PIN10_High (1UL) ﬂ&GPIO_OUT_PIN9_Pos (9UL) ‡&GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos) ·&GPIO_OUT_PIN9_Low (0UL) ‚&GPIO_OUT_PIN9_High (1UL) Â&GPIO_OUT_PIN8_Pos (8UL) Ê&GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos) Á&GPIO_OUT_PIN8_Low (0UL) Ë&GPIO_OUT_PIN8_High (1UL) Î&GPIO_OUT_PIN7_Pos (7UL) Ï&GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos) Ì&GPIO_OUT_PIN7_Low (0UL) Ó&GPIO_OUT_PIN7_High (1UL) Ò&GPIO_OUT_PIN6_Pos (6UL) Ú&GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos) Û&GPIO_OUT_PIN6_Low (0UL) Ù&GPIO_OUT_PIN6_High (1UL) ˜&GPIO_OUT_PIN5_Pos (5UL) ¯&GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos) ˘&GPIO_OUT_PIN5_Low (0UL) ˙&GPIO_OUT_PIN5_High (1UL) ˝&GPIO_OUT_PIN4_Pos (4UL) ˛&GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos) ˇ&GPIO_OUT_PIN4_Low (0UL) Ä'GPIO_OUT_PIN4_High (1UL) É'GPIO_OUT_PIN3_Pos (3UL) Ñ'GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos) Ö'GPIO_OUT_PIN3_Low (0UL) Ü'GPIO_OUT_PIN3_High (1UL) â'GPIO_OUT_PIN2_Pos (2UL) ä'GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos) ã'GPIO_OUT_PIN2_Low (0UL) å'GPIO_OUT_PIN2_High (1UL) è'GPIO_OUT_PIN1_Pos (1UL) ê'GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos) ë'GPIO_OUT_PIN1_Low (0UL) í'GPIO_OUT_PIN1_High (1UL) ï'GPIO_OUT_PIN0_Pos (0UL) ñ'GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos) ó'GPIO_OUT_PIN0_Low (0UL) ò'GPIO_OUT_PIN0_High (1UL) û'GPIO_OUTSET_PIN31_Pos (31UL) ü'GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos) †'GPIO_OUTSET_PIN31_Low (0UL) °'GPIO_OUTSET_PIN31_High (1UL) ¢'GPIO_OUTSET_PIN31_Set (1UL) •'GPIO_OUTSET_PIN30_Pos (30UL) ¶'GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos) ß'GPIO_OUTSET_PIN30_Low (0UL) ®'GPIO_OUTSET_PIN30_High (1UL) ©'GPIO_OUTSET_PIN30_Set (1UL) ¨'GPIO_OUTSET_PIN29_Pos (29UL) ≠'GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos) Æ'GPIO_OUTSET_PIN29_Low (0UL) Ø'GPIO_OUTSET_PIN29_High (1UL) ∞'GPIO_OUTSET_PIN29_Set (1UL) ≥'GPIO_OUTSET_PIN28_Pos (28UL) ¥'GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos) µ'GPIO_OUTSET_PIN28_Low (0UL) ∂'GPIO_OUTSET_PIN28_High (1UL) ∑'GPIO_OUTSET_PIN28_Set (1UL) ∫'GPIO_OUTSET_PIN27_Pos (27UL) ª'GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos) º'GPIO_OUTSET_PIN27_Low (0UL) Ω'GPIO_OUTSET_PIN27_High (1UL) æ'GPIO_OUTSET_PIN27_Set (1UL) ¡'GPIO_OUTSET_PIN26_Pos (26UL) ¬'GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos) √'GPIO_OUTSET_PIN26_Low (0UL) ƒ'GPIO_OUTSET_PIN26_High (1UL) ≈'GPIO_OUTSET_PIN26_Set (1UL) »'GPIO_OUTSET_PIN25_Pos (25UL) …'GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos)  'GPIO_OUTSET_PIN25_Low (0UL) À'GPIO_OUTSET_PIN25_High (1UL) Ã'GPIO_OUTSET_PIN25_Set (1UL) œ'GPIO_OUTSET_PIN24_Pos (24UL) –'GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos) —'GPIO_OUTSET_PIN24_Low (0UL) “'GPIO_OUTSET_PIN24_High (1UL) ”'GPIO_OUTSET_PIN24_Set (1UL) ÷'GPIO_OUTSET_PIN23_Pos (23UL) ◊'GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos) ÿ'GPIO_OUTSET_PIN23_Low (0UL) Ÿ'GPIO_OUTSET_PIN23_High (1UL) ⁄'GPIO_OUTSET_PIN23_Set (1UL) ›'GPIO_OUTSET_PIN22_Pos (22UL) ﬁ'GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos) ﬂ'GPIO_OUTSET_PIN22_Low (0UL) ‡'GPIO_OUTSET_PIN22_High (1UL) ·'GPIO_OUTSET_PIN22_Set (1UL) ‰'GPIO_OUTSET_PIN21_Pos (21UL) Â'GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos) Ê'GPIO_OUTSET_PIN21_Low (0UL) Á'GPIO_OUTSET_PIN21_High (1UL) Ë'GPIO_OUTSET_PIN21_Set (1UL) Î'GPIO_OUTSET_PIN20_Pos (20UL) Ï'GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos) Ì'GPIO_OUTSET_PIN20_Low (0UL) Ó'GPIO_OUTSET_PIN20_High (1UL) Ô'GPIO_OUTSET_PIN20_Set (1UL) Ú'GPIO_OUTSET_PIN19_Pos (19UL) Û'GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos) Ù'GPIO_OUTSET_PIN19_Low (0UL) ı'GPIO_OUTSET_PIN19_High (1UL) ˆ'GPIO_OUTSET_PIN19_Set (1UL) ˘'GPIO_OUTSET_PIN18_Pos (18UL) ˙'GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos) ˚'GPIO_OUTSET_PIN18_Low (0UL) ¸'GPIO_OUTSET_PIN18_High (1UL) ˝'GPIO_OUTSET_PIN18_Set (1UL) Ä(GPIO_OUTSET_PIN17_Pos (17UL) Å(GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos) Ç(GPIO_OUTSET_PIN17_Low (0UL) É(GPIO_OUTSET_PIN17_High (1UL) Ñ(GPIO_OUTSET_PIN17_Set (1UL) á(GPIO_OUTSET_PIN16_Pos (16UL) à(GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos) â(GPIO_OUTSET_PIN16_Low (0UL) ä(GPIO_OUTSET_PIN16_High (1UL) ã(GPIO_OUTSET_PIN16_Set (1UL) é(GPIO_OUTSET_PIN15_Pos (15UL) è(GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos) ê(GPIO_OUTSET_PIN15_Low (0UL) ë(GPIO_OUTSET_PIN15_High (1UL) í(GPIO_OUTSET_PIN15_Set (1UL) ï(GPIO_OUTSET_PIN14_Pos (14UL) ñ(GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos) ó(GPIO_OUTSET_PIN14_Low (0UL) ò(GPIO_OUTSET_PIN14_High (1UL) ô(GPIO_OUTSET_PIN14_Set (1UL) ú(GPIO_OUTSET_PIN13_Pos (13UL) ù(GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos) û(GPIO_OUTSET_PIN13_Low (0UL) ü(GPIO_OUTSET_PIN13_High (1UL) †(GPIO_OUTSET_PIN13_Set (1UL) £(GPIO_OUTSET_PIN12_Pos (12UL) §(GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos) •(GPIO_OUTSET_PIN12_Low (0UL) ¶(GPIO_OUTSET_PIN12_High (1UL) ß(GPIO_OUTSET_PIN12_Set (1UL) ™(GPIO_OUTSET_PIN11_Pos (11UL) ´(GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos) ¨(GPIO_OUTSET_PIN11_Low (0UL) ≠(GPIO_OUTSET_PIN11_High (1UL) Æ(GPIO_OUTSET_PIN11_Set (1UL) ±(GPIO_OUTSET_PIN10_Pos (10UL) ≤(GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos) ≥(GPIO_OUTSET_PIN10_Low (0UL) ¥(GPIO_OUTSET_PIN10_High (1UL) µ(GPIO_OUTSET_PIN10_Set (1UL) ∏(GPIO_OUTSET_PIN9_Pos (9UL) π(GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos) ∫(GPIO_OUTSET_PIN9_Low (0UL) ª(GPIO_OUTSET_PIN9_High (1UL) º(GPIO_OUTSET_PIN9_Set (1UL) ø(GPIO_OUTSET_PIN8_Pos (8UL) ¿(GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos) ¡(GPIO_OUTSET_PIN8_Low (0UL) ¬(GPIO_OUTSET_PIN8_High (1UL) √(GPIO_OUTSET_PIN8_Set (1UL) ∆(GPIO_OUTSET_PIN7_Pos (7UL) «(GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos) »(GPIO_OUTSET_PIN7_Low (0UL) …(GPIO_OUTSET_PIN7_High (1UL)  (GPIO_OUTSET_PIN7_Set (1UL) Õ(GPIO_OUTSET_PIN6_Pos (6UL) Œ(GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos) œ(GPIO_OUTSET_PIN6_Low (0UL) –(GPIO_OUTSET_PIN6_High (1UL) —(GPIO_OUTSET_PIN6_Set (1UL) ‘(GPIO_OUTSET_PIN5_Pos (5UL) ’(GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos) ÷(GPIO_OUTSET_PIN5_Low (0UL) ◊(GPIO_OUTSET_PIN5_High (1UL) ÿ(GPIO_OUTSET_PIN5_Set (1UL) €(GPIO_OUTSET_PIN4_Pos (4UL) ‹(GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos) ›(GPIO_OUTSET_PIN4_Low (0UL) ﬁ(GPIO_OUTSET_PIN4_High (1UL) ﬂ(GPIO_OUTSET_PIN4_Set (1UL) ‚(GPIO_OUTSET_PIN3_Pos (3UL) „(GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos) ‰(GPIO_OUTSET_PIN3_Low (0UL) Â(GPIO_OUTSET_PIN3_High (1UL) Ê(GPIO_OUTSET_PIN3_Set (1UL) È(GPIO_OUTSET_PIN2_Pos (2UL) Í(GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos) Î(GPIO_OUTSET_PIN2_Low (0UL) Ï(GPIO_OUTSET_PIN2_High (1UL) Ì(GPIO_OUTSET_PIN2_Set (1UL) (GPIO_OUTSET_PIN1_Pos (1UL) Ò(GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos) Ú(GPIO_OUTSET_PIN1_Low (0UL) Û(GPIO_OUTSET_PIN1_High (1UL) Ù(GPIO_OUTSET_PIN1_Set (1UL) ˜(GPIO_OUTSET_PIN0_Pos (0UL) ¯(GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos) ˘(GPIO_OUTSET_PIN0_Low (0UL) ˙(GPIO_OUTSET_PIN0_High (1UL) ˚(GPIO_OUTSET_PIN0_Set (1UL) Å)GPIO_OUTCLR_PIN31_Pos (31UL) Ç)GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos) É)GPIO_OUTCLR_PIN31_Low (0UL) Ñ)GPIO_OUTCLR_PIN31_High (1UL) Ö)GPIO_OUTCLR_PIN31_Clear (1UL) à)GPIO_OUTCLR_PIN30_Pos (30UL) â)GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos) ä)GPIO_OUTCLR_PIN30_Low (0UL) ã)GPIO_OUTCLR_PIN30_High (1UL) å)GPIO_OUTCLR_PIN30_Clear (1UL) è)GPIO_OUTCLR_PIN29_Pos (29UL) ê)GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos) ë)GPIO_OUTCLR_PIN29_Low (0UL) í)GPIO_OUTCLR_PIN29_High (1UL) ì)GPIO_OUTCLR_PIN29_Clear (1UL) ñ)GPIO_OUTCLR_PIN28_Pos (28UL) ó)GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos) ò)GPIO_OUTCLR_PIN28_Low (0UL) ô)GPIO_OUTCLR_PIN28_High (1UL) ö)GPIO_OUTCLR_PIN28_Clear (1UL) ù)GPIO_OUTCLR_PIN27_Pos (27UL) û)GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos) ü)GPIO_OUTCLR_PIN27_Low (0UL) †)GPIO_OUTCLR_PIN27_High (1UL) °)GPIO_OUTCLR_PIN27_Clear (1UL) §)GPIO_OUTCLR_PIN26_Pos (26UL) •)GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos) ¶)GPIO_OUTCLR_PIN26_Low (0UL) ß)GPIO_OUTCLR_PIN26_High (1UL) ®)GPIO_OUTCLR_PIN26_Clear (1UL) ´)GPIO_OUTCLR_PIN25_Pos (25UL) ¨)GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos) ≠)GPIO_OUTCLR_PIN25_Low (0UL) Æ)GPIO_OUTCLR_PIN25_High (1UL) Ø)GPIO_OUTCLR_PIN25_Clear (1UL) ≤)GPIO_OUTCLR_PIN24_Pos (24UL) ≥)GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos) ¥)GPIO_OUTCLR_PIN24_Low (0UL) µ)GPIO_OUTCLR_PIN24_High (1UL) ∂)GPIO_OUTCLR_PIN24_Clear (1UL) π)GPIO_OUTCLR_PIN23_Pos (23UL) ∫)GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos) ª)GPIO_OUTCLR_PIN23_Low (0UL) º)GPIO_OUTCLR_PIN23_High (1UL) Ω)GPIO_OUTCLR_PIN23_Clear (1UL) ¿)GPIO_OUTCLR_PIN22_Pos (22UL) ¡)GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos) ¬)GPIO_OUTCLR_PIN22_Low (0UL) √)GPIO_OUTCLR_PIN22_High (1UL) ƒ)GPIO_OUTCLR_PIN22_Clear (1UL) «)GPIO_OUTCLR_PIN21_Pos (21UL) »)GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos) …)GPIO_OUTCLR_PIN21_Low (0UL)  )GPIO_OUTCLR_PIN21_High (1UL) À)GPIO_OUTCLR_PIN21_Clear (1UL) Œ)GPIO_OUTCLR_PIN20_Pos (20UL) œ)GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos) –)GPIO_OUTCLR_PIN20_Low (0UL) —)GPIO_OUTCLR_PIN20_High (1UL) “)GPIO_OUTCLR_PIN20_Clear (1UL) ’)GPIO_OUTCLR_PIN19_Pos (19UL) ÷)GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos) ◊)GPIO_OUTCLR_PIN19_Low (0UL) ÿ)GPIO_OUTCLR_PIN19_High (1UL) Ÿ)GPIO_OUTCLR_PIN19_Clear (1UL) ‹)GPIO_OUTCLR_PIN18_Pos (18UL) ›)GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos) ﬁ)GPIO_OUTCLR_PIN18_Low (0UL) ﬂ)GPIO_OUTCLR_PIN18_High (1UL) ‡)GPIO_OUTCLR_PIN18_Clear (1UL) „)GPIO_OUTCLR_PIN17_Pos (17UL) ‰)GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos) Â)GPIO_OUTCLR_PIN17_Low (0UL) Ê)GPIO_OUTCLR_PIN17_High (1UL) Á)GPIO_OUTCLR_PIN17_Clear (1UL) Í)GPIO_OUTCLR_PIN16_Pos (16UL) Î)GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos) Ï)GPIO_OUTCLR_PIN16_Low (0UL) Ì)GPIO_OUTCLR_PIN16_High (1UL) Ó)GPIO_OUTCLR_PIN16_Clear (1UL) Ò)GPIO_OUTCLR_PIN15_Pos (15UL) Ú)GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos) Û)GPIO_OUTCLR_PIN15_Low (0UL) Ù)GPIO_OUTCLR_PIN15_High (1UL) ı)GPIO_OUTCLR_PIN15_Clear (1UL) ¯)GPIO_OUTCLR_PIN14_Pos (14UL) ˘)GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos) ˙)GPIO_OUTCLR_PIN14_Low (0UL) ˚)GPIO_OUTCLR_PIN14_High (1UL) ¸)GPIO_OUTCLR_PIN14_Clear (1UL) ˇ)GPIO_OUTCLR_PIN13_Pos (13UL) Ä*GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos) Å*GPIO_OUTCLR_PIN13_Low (0UL) Ç*GPIO_OUTCLR_PIN13_High (1UL) É*GPIO_OUTCLR_PIN13_Clear (1UL) Ü*GPIO_OUTCLR_PIN12_Pos (12UL) á*GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos) à*GPIO_OUTCLR_PIN12_Low (0UL) â*GPIO_OUTCLR_PIN12_High (1UL) ä*GPIO_OUTCLR_PIN12_Clear (1UL) ç*GPIO_OUTCLR_PIN11_Pos (11UL) é*GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos) è*GPIO_OUTCLR_PIN11_Low (0UL) ê*GPIO_OUTCLR_PIN11_High (1UL) ë*GPIO_OUTCLR_PIN11_Clear (1UL) î*GPIO_OUTCLR_PIN10_Pos (10UL) ï*GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos) ñ*GPIO_OUTCLR_PIN10_Low (0UL) ó*GPIO_OUTCLR_PIN10_High (1UL) ò*GPIO_OUTCLR_PIN10_Clear (1UL) õ*GPIO_OUTCLR_PIN9_Pos (9UL) ú*GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos) ù*GPIO_OUTCLR_PIN9_Low (0UL) û*GPIO_OUTCLR_PIN9_High (1UL) ü*GPIO_OUTCLR_PIN9_Clear (1UL) ¢*GPIO_OUTCLR_PIN8_Pos (8UL) £*GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos) §*GPIO_OUTCLR_PIN8_Low (0UL) •*GPIO_OUTCLR_PIN8_High (1UL) ¶*GPIO_OUTCLR_PIN8_Clear (1UL) ©*GPIO_OUTCLR_PIN7_Pos (7UL) ™*GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos) ´*GPIO_OUTCLR_PIN7_Low (0UL) ¨*GPIO_OUTCLR_PIN7_High (1UL) ≠*GPIO_OUTCLR_PIN7_Clear (1UL) ∞*GPIO_OUTCLR_PIN6_Pos (6UL) ±*GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos) ≤*GPIO_OUTCLR_PIN6_Low (0UL) ≥*GPIO_OUTCLR_PIN6_High (1UL) ¥*GPIO_OUTCLR_PIN6_Clear (1UL) ∑*GPIO_OUTCLR_PIN5_Pos (5UL) ∏*GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos) π*GPIO_OUTCLR_PIN5_Low (0UL) ∫*GPIO_OUTCLR_PIN5_High (1UL) ª*GPIO_OUTCLR_PIN5_Clear (1UL) æ*GPIO_OUTCLR_PIN4_Pos (4UL) ø*GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos) ¿*GPIO_OUTCLR_PIN4_Low (0UL) ¡*GPIO_OUTCLR_PIN4_High (1UL) ¬*GPIO_OUTCLR_PIN4_Clear (1UL) ≈*GPIO_OUTCLR_PIN3_Pos (3UL) ∆*GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos) «*GPIO_OUTCLR_PIN3_Low (0UL) »*GPIO_OUTCLR_PIN3_High (1UL) …*GPIO_OUTCLR_PIN3_Clear (1UL) Ã*GPIO_OUTCLR_PIN2_Pos (2UL) Õ*GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos) Œ*GPIO_OUTCLR_PIN2_Low (0UL) œ*GPIO_OUTCLR_PIN2_High (1UL) –*GPIO_OUTCLR_PIN2_Clear (1UL) ”*GPIO_OUTCLR_PIN1_Pos (1UL) ‘*GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos) ’*GPIO_OUTCLR_PIN1_Low (0UL) ÷*GPIO_OUTCLR_PIN1_High (1UL) ◊*GPIO_OUTCLR_PIN1_Clear (1UL) ⁄*GPIO_OUTCLR_PIN0_Pos (0UL) €*GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos) ‹*GPIO_OUTCLR_PIN0_Low (0UL) ›*GPIO_OUTCLR_PIN0_High (1UL) ﬁ*GPIO_OUTCLR_PIN0_Clear (1UL) ‰*GPIO_IN_PIN31_Pos (31UL) Â*GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos) Ê*GPIO_IN_PIN31_Low (0UL) Á*GPIO_IN_PIN31_High (1UL) Í*GPIO_IN_PIN30_Pos (30UL) Î*GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos) Ï*GPIO_IN_PIN30_Low (0UL) Ì*GPIO_IN_PIN30_High (1UL) *GPIO_IN_PIN29_Pos (29UL) Ò*GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos) Ú*GPIO_IN_PIN29_Low (0UL) Û*GPIO_IN_PIN29_High (1UL) ˆ*GPIO_IN_PIN28_Pos (28UL) ˜*GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos) ¯*GPIO_IN_PIN28_Low (0UL) ˘*GPIO_IN_PIN28_High (1UL) ¸*GPIO_IN_PIN27_Pos (27UL) ˝*GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos) ˛*GPIO_IN_PIN27_Low (0UL) ˇ*GPIO_IN_PIN27_High (1UL) Ç+GPIO_IN_PIN26_Pos (26UL) É+GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos) Ñ+GPIO_IN_PIN26_Low (0UL) Ö+GPIO_IN_PIN26_High (1UL) à+GPIO_IN_PIN25_Pos (25UL) â+GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos) ä+GPIO_IN_PIN25_Low (0UL) ã+GPIO_IN_PIN25_High (1UL) é+GPIO_IN_PIN24_Pos (24UL) è+GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos) ê+GPIO_IN_PIN24_Low (0UL) ë+GPIO_IN_PIN24_High (1UL) î+GPIO_IN_PIN23_Pos (23UL) ï+GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos) ñ+GPIO_IN_PIN23_Low (0UL) ó+GPIO_IN_PIN23_High (1UL) ö+GPIO_IN_PIN22_Pos (22UL) õ+GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos) ú+GPIO_IN_PIN22_Low (0UL) ù+GPIO_IN_PIN22_High (1UL) †+GPIO_IN_PIN21_Pos (21UL) °+GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos) ¢+GPIO_IN_PIN21_Low (0UL) £+GPIO_IN_PIN21_High (1UL) ¶+GPIO_IN_PIN20_Pos (20UL) ß+GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos) ®+GPIO_IN_PIN20_Low (0UL) ©+GPIO_IN_PIN20_High (1UL) ¨+GPIO_IN_PIN19_Pos (19UL) ≠+GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos) Æ+GPIO_IN_PIN19_Low (0UL) Ø+GPIO_IN_PIN19_High (1UL) ≤+GPIO_IN_PIN18_Pos (18UL) ≥+GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos) ¥+GPIO_IN_PIN18_Low (0UL) µ+GPIO_IN_PIN18_High (1UL) ∏+GPIO_IN_PIN17_Pos (17UL) π+GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos) ∫+GPIO_IN_PIN17_Low (0UL) ª+GPIO_IN_PIN17_High (1UL) æ+GPIO_IN_PIN16_Pos (16UL) ø+GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos) ¿+GPIO_IN_PIN16_Low (0UL) ¡+GPIO_IN_PIN16_High (1UL) ƒ+GPIO_IN_PIN15_Pos (15UL) ≈+GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos) ∆+GPIO_IN_PIN15_Low (0UL) «+GPIO_IN_PIN15_High (1UL)  +GPIO_IN_PIN14_Pos (14UL) À+GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos) Ã+GPIO_IN_PIN14_Low (0UL) Õ+GPIO_IN_PIN14_High (1UL) –+GPIO_IN_PIN13_Pos (13UL) —+GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos) “+GPIO_IN_PIN13_Low (0UL) ”+GPIO_IN_PIN13_High (1UL) ÷+GPIO_IN_PIN12_Pos (12UL) ◊+GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos) ÿ+GPIO_IN_PIN12_Low (0UL) Ÿ+GPIO_IN_PIN12_High (1UL) ‹+GPIO_IN_PIN11_Pos (11UL) ›+GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos) ﬁ+GPIO_IN_PIN11_Low (0UL) ﬂ+GPIO_IN_PIN11_High (1UL) ‚+GPIO_IN_PIN10_Pos (10UL) „+GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos) ‰+GPIO_IN_PIN10_Low (0UL) Â+GPIO_IN_PIN10_High (1UL) Ë+GPIO_IN_PIN9_Pos (9UL) È+GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos) Í+GPIO_IN_PIN9_Low (0UL) Î+GPIO_IN_PIN9_High (1UL) Ó+GPIO_IN_PIN8_Pos (8UL) Ô+GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos) +GPIO_IN_PIN8_Low (0UL) Ò+GPIO_IN_PIN8_High (1UL) Ù+GPIO_IN_PIN7_Pos (7UL) ı+GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos) ˆ+GPIO_IN_PIN7_Low (0UL) ˜+GPIO_IN_PIN7_High (1UL) ˙+GPIO_IN_PIN6_Pos (6UL) ˚+GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos) ¸+GPIO_IN_PIN6_Low (0UL) ˝+GPIO_IN_PIN6_High (1UL) Ä,GPIO_IN_PIN5_Pos (5UL) Å,GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos) Ç,GPIO_IN_PIN5_Low (0UL) É,GPIO_IN_PIN5_High (1UL) Ü,GPIO_IN_PIN4_Pos (4UL) á,GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos) à,GPIO_IN_PIN4_Low (0UL) â,GPIO_IN_PIN4_High (1UL) å,GPIO_IN_PIN3_Pos (3UL) ç,GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos) é,GPIO_IN_PIN3_Low (0UL) è,GPIO_IN_PIN3_High (1UL) í,GPIO_IN_PIN2_Pos (2UL) ì,GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos) î,GPIO_IN_PIN2_Low (0UL) ï,GPIO_IN_PIN2_High (1UL) ò,GPIO_IN_PIN1_Pos (1UL) ô,GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos) ö,GPIO_IN_PIN1_Low (0UL) õ,GPIO_IN_PIN1_High (1UL) û,GPIO_IN_PIN0_Pos (0UL) ü,GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos) †,GPIO_IN_PIN0_Low (0UL) °,GPIO_IN_PIN0_High (1UL) ß,GPIO_DIR_PIN31_Pos (31UL) ®,GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos) ©,GPIO_DIR_PIN31_Input (0UL) ™,GPIO_DIR_PIN31_Output (1UL) ≠,GPIO_DIR_PIN30_Pos (30UL) Æ,GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos) Ø,GPIO_DIR_PIN30_Input (0UL) ∞,GPIO_DIR_PIN30_Output (1UL) ≥,GPIO_DIR_PIN29_Pos (29UL) ¥,GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos) µ,GPIO_DIR_PIN29_Input (0UL) ∂,GPIO_DIR_PIN29_Output (1UL) π,GPIO_DIR_PIN28_Pos (28UL) ∫,GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos) ª,GPIO_DIR_PIN28_Input (0UL) º,GPIO_DIR_PIN28_Output (1UL) ø,GPIO_DIR_PIN27_Pos (27UL) ¿,GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos) ¡,GPIO_DIR_PIN27_Input (0UL) ¬,GPIO_DIR_PIN27_Output (1UL) ≈,GPIO_DIR_PIN26_Pos (26UL) ∆,GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos) «,GPIO_DIR_PIN26_Input (0UL) »,GPIO_DIR_PIN26_Output (1UL) À,GPIO_DIR_PIN25_Pos (25UL) Ã,GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos) Õ,GPIO_DIR_PIN25_Input (0UL) Œ,GPIO_DIR_PIN25_Output (1UL) —,GPIO_DIR_PIN24_Pos (24UL) “,GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos) ”,GPIO_DIR_PIN24_Input (0UL) ‘,GPIO_DIR_PIN24_Output (1UL) ◊,GPIO_DIR_PIN23_Pos (23UL) ÿ,GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos) Ÿ,GPIO_DIR_PIN23_Input (0UL) ⁄,GPIO_DIR_PIN23_Output (1UL) ›,GPIO_DIR_PIN22_Pos (22UL) ﬁ,GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos) ﬂ,GPIO_DIR_PIN22_Input (0UL) ‡,GPIO_DIR_PIN22_Output (1UL) „,GPIO_DIR_PIN21_Pos (21UL) ‰,GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos) Â,GPIO_DIR_PIN21_Input (0UL) Ê,GPIO_DIR_PIN21_Output (1UL) È,GPIO_DIR_PIN20_Pos (20UL) Í,GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos) Î,GPIO_DIR_PIN20_Input (0UL) Ï,GPIO_DIR_PIN20_Output (1UL) Ô,GPIO_DIR_PIN19_Pos (19UL) ,GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos) Ò,GPIO_DIR_PIN19_Input (0UL) Ú,GPIO_DIR_PIN19_Output (1UL) ı,GPIO_DIR_PIN18_Pos (18UL) ˆ,GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos) ˜,GPIO_DIR_PIN18_Input (0UL) ¯,GPIO_DIR_PIN18_Output (1UL) ˚,GPIO_DIR_PIN17_Pos (17UL) ¸,GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos) ˝,GPIO_DIR_PIN17_Input (0UL) ˛,GPIO_DIR_PIN17_Output (1UL) Å-GPIO_DIR_PIN16_Pos (16UL) Ç-GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos) É-GPIO_DIR_PIN16_Input (0UL) Ñ-GPIO_DIR_PIN16_Output (1UL) á-GPIO_DIR_PIN15_Pos (15UL) à-GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos) â-GPIO_DIR_PIN15_Input (0UL) ä-GPIO_DIR_PIN15_Output (1UL) ç-GPIO_DIR_PIN14_Pos (14UL) é-GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos) è-GPIO_DIR_PIN14_Input (0UL) ê-GPIO_DIR_PIN14_Output (1UL) ì-GPIO_DIR_PIN13_Pos (13UL) î-GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos) ï-GPIO_DIR_PIN13_Input (0UL) ñ-GPIO_DIR_PIN13_Output (1UL) ô-GPIO_DIR_PIN12_Pos (12UL) ö-GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos) õ-GPIO_DIR_PIN12_Input (0UL) ú-GPIO_DIR_PIN12_Output (1UL) ü-GPIO_DIR_PIN11_Pos (11UL) †-GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos) °-GPIO_DIR_PIN11_Input (0UL) ¢-GPIO_DIR_PIN11_Output (1UL) •-GPIO_DIR_PIN10_Pos (10UL) ¶-GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos) ß-GPIO_DIR_PIN10_Input (0UL) ®-GPIO_DIR_PIN10_Output (1UL) ´-GPIO_DIR_PIN9_Pos (9UL) ¨-GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos) ≠-GPIO_DIR_PIN9_Input (0UL) Æ-GPIO_DIR_PIN9_Output (1UL) ±-GPIO_DIR_PIN8_Pos (8UL) ≤-GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos) ≥-GPIO_DIR_PIN8_Input (0UL) ¥-GPIO_DIR_PIN8_Output (1UL) ∑-GPIO_DIR_PIN7_Pos (7UL) ∏-GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos) π-GPIO_DIR_PIN7_Input (0UL) ∫-GPIO_DIR_PIN7_Output (1UL) Ω-GPIO_DIR_PIN6_Pos (6UL) æ-GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos) ø-GPIO_DIR_PIN6_Input (0UL) ¿-GPIO_DIR_PIN6_Output (1UL) √-GPIO_DIR_PIN5_Pos (5UL) ƒ-GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos) ≈-GPIO_DIR_PIN5_Input (0UL) ∆-GPIO_DIR_PIN5_Output (1UL) …-GPIO_DIR_PIN4_Pos (4UL)  -GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos) À-GPIO_DIR_PIN4_Input (0UL) Ã-GPIO_DIR_PIN4_Output (1UL) œ-GPIO_DIR_PIN3_Pos (3UL) –-GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos) —-GPIO_DIR_PIN3_Input (0UL) “-GPIO_DIR_PIN3_Output (1UL) ’-GPIO_DIR_PIN2_Pos (2UL) ÷-GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos) ◊-GPIO_DIR_PIN2_Input (0UL) ÿ-GPIO_DIR_PIN2_Output (1UL) €-GPIO_DIR_PIN1_Pos (1UL) ‹-GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos) ›-GPIO_DIR_PIN1_Input (0UL) ﬁ-GPIO_DIR_PIN1_Output (1UL) ·-GPIO_DIR_PIN0_Pos (0UL) ‚-GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos) „-GPIO_DIR_PIN0_Input (0UL) ‰-GPIO_DIR_PIN0_Output (1UL) Í-GPIO_DIRSET_PIN31_Pos (31UL) Î-GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos) Ï-GPIO_DIRSET_PIN31_Input (0UL) Ì-GPIO_DIRSET_PIN31_Output (1UL) Ó-GPIO_DIRSET_PIN31_Set (1UL) Ò-GPIO_DIRSET_PIN30_Pos (30UL) Ú-GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos) Û-GPIO_DIRSET_PIN30_Input (0UL) Ù-GPIO_DIRSET_PIN30_Output (1UL) ı-GPIO_DIRSET_PIN30_Set (1UL) ¯-GPIO_DIRSET_PIN29_Pos (29UL) ˘-GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos) ˙-GPIO_DIRSET_PIN29_Input (0UL) ˚-GPIO_DIRSET_PIN29_Output (1UL) ¸-GPIO_DIRSET_PIN29_Set (1UL) ˇ-GPIO_DIRSET_PIN28_Pos (28UL) Ä.GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos) Å.GPIO_DIRSET_PIN28_Input (0UL) Ç.GPIO_DIRSET_PIN28_Output (1UL) É.GPIO_DIRSET_PIN28_Set (1UL) Ü.GPIO_DIRSET_PIN27_Pos (27UL) á.GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos) à.GPIO_DIRSET_PIN27_Input (0UL) â.GPIO_DIRSET_PIN27_Output (1UL) ä.GPIO_DIRSET_PIN27_Set (1UL) ç.GPIO_DIRSET_PIN26_Pos (26UL) é.GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos) è.GPIO_DIRSET_PIN26_Input (0UL) ê.GPIO_DIRSET_PIN26_Output (1UL) ë.GPIO_DIRSET_PIN26_Set (1UL) î.GPIO_DIRSET_PIN25_Pos (25UL) ï.GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos) ñ.GPIO_DIRSET_PIN25_Input (0UL) ó.GPIO_DIRSET_PIN25_Output (1UL) ò.GPIO_DIRSET_PIN25_Set (1UL) õ.GPIO_DIRSET_PIN24_Pos (24UL) ú.GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos) ù.GPIO_DIRSET_PIN24_Input (0UL) û.GPIO_DIRSET_PIN24_Output (1UL) ü.GPIO_DIRSET_PIN24_Set (1UL) ¢.GPIO_DIRSET_PIN23_Pos (23UL) £.GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos) §.GPIO_DIRSET_PIN23_Input (0UL) •.GPIO_DIRSET_PIN23_Output (1UL) ¶.GPIO_DIRSET_PIN23_Set (1UL) ©.GPIO_DIRSET_PIN22_Pos (22UL) ™.GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos) ´.GPIO_DIRSET_PIN22_Input (0UL) ¨.GPIO_DIRSET_PIN22_Output (1UL) ≠.GPIO_DIRSET_PIN22_Set (1UL) ∞.GPIO_DIRSET_PIN21_Pos (21UL) ±.GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos) ≤.GPIO_DIRSET_PIN21_Input (0UL) ≥.GPIO_DIRSET_PIN21_Output (1UL) ¥.GPIO_DIRSET_PIN21_Set (1UL) ∑.GPIO_DIRSET_PIN20_Pos (20UL) ∏.GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos) π.GPIO_DIRSET_PIN20_Input (0UL) ∫.GPIO_DIRSET_PIN20_Output (1UL) ª.GPIO_DIRSET_PIN20_Set (1UL) æ.GPIO_DIRSET_PIN19_Pos (19UL) ø.GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos) ¿.GPIO_DIRSET_PIN19_Input (0UL) ¡.GPIO_DIRSET_PIN19_Output (1UL) ¬.GPIO_DIRSET_PIN19_Set (1UL) ≈.GPIO_DIRSET_PIN18_Pos (18UL) ∆.GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos) «.GPIO_DIRSET_PIN18_Input (0UL) ».GPIO_DIRSET_PIN18_Output (1UL) ….GPIO_DIRSET_PIN18_Set (1UL) Ã.GPIO_DIRSET_PIN17_Pos (17UL) Õ.GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos) Œ.GPIO_DIRSET_PIN17_Input (0UL) œ.GPIO_DIRSET_PIN17_Output (1UL) –.GPIO_DIRSET_PIN17_Set (1UL) ”.GPIO_DIRSET_PIN16_Pos (16UL) ‘.GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos) ’.GPIO_DIRSET_PIN16_Input (0UL) ÷.GPIO_DIRSET_PIN16_Output (1UL) ◊.GPIO_DIRSET_PIN16_Set (1UL) ⁄.GPIO_DIRSET_PIN15_Pos (15UL) €.GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos) ‹.GPIO_DIRSET_PIN15_Input (0UL) ›.GPIO_DIRSET_PIN15_Output (1UL) ﬁ.GPIO_DIRSET_PIN15_Set (1UL) ·.GPIO_DIRSET_PIN14_Pos (14UL) ‚.GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos) „.GPIO_DIRSET_PIN14_Input (0UL) ‰.GPIO_DIRSET_PIN14_Output (1UL) Â.GPIO_DIRSET_PIN14_Set (1UL) Ë.GPIO_DIRSET_PIN13_Pos (13UL) È.GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos) Í.GPIO_DIRSET_PIN13_Input (0UL) Î.GPIO_DIRSET_PIN13_Output (1UL) Ï.GPIO_DIRSET_PIN13_Set (1UL) Ô.GPIO_DIRSET_PIN12_Pos (12UL) .GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos) Ò.GPIO_DIRSET_PIN12_Input (0UL) Ú.GPIO_DIRSET_PIN12_Output (1UL) Û.GPIO_DIRSET_PIN12_Set (1UL) ˆ.GPIO_DIRSET_PIN11_Pos (11UL) ˜.GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos) ¯.GPIO_DIRSET_PIN11_Input (0UL) ˘.GPIO_DIRSET_PIN11_Output (1UL) ˙.GPIO_DIRSET_PIN11_Set (1UL) ˝.GPIO_DIRSET_PIN10_Pos (10UL) ˛.GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos) ˇ.GPIO_DIRSET_PIN10_Input (0UL) Ä/GPIO_DIRSET_PIN10_Output (1UL) Å/GPIO_DIRSET_PIN10_Set (1UL) Ñ/GPIO_DIRSET_PIN9_Pos (9UL) Ö/GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos) Ü/GPIO_DIRSET_PIN9_Input (0UL) á/GPIO_DIRSET_PIN9_Output (1UL) à/GPIO_DIRSET_PIN9_Set (1UL) ã/GPIO_DIRSET_PIN8_Pos (8UL) å/GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos) ç/GPIO_DIRSET_PIN8_Input (0UL) é/GPIO_DIRSET_PIN8_Output (1UL) è/GPIO_DIRSET_PIN8_Set (1UL) í/GPIO_DIRSET_PIN7_Pos (7UL) ì/GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos) î/GPIO_DIRSET_PIN7_Input (0UL) ï/GPIO_DIRSET_PIN7_Output (1UL) ñ/GPIO_DIRSET_PIN7_Set (1UL) ô/GPIO_DIRSET_PIN6_Pos (6UL) ö/GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos) õ/GPIO_DIRSET_PIN6_Input (0UL) ú/GPIO_DIRSET_PIN6_Output (1UL) ù/GPIO_DIRSET_PIN6_Set (1UL) †/GPIO_DIRSET_PIN5_Pos (5UL) °/GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos) ¢/GPIO_DIRSET_PIN5_Input (0UL) £/GPIO_DIRSET_PIN5_Output (1UL) §/GPIO_DIRSET_PIN5_Set (1UL) ß/GPIO_DIRSET_PIN4_Pos (4UL) ®/GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos) ©/GPIO_DIRSET_PIN4_Input (0UL) ™/GPIO_DIRSET_PIN4_Output (1UL) ´/GPIO_DIRSET_PIN4_Set (1UL) Æ/GPIO_DIRSET_PIN3_Pos (3UL) Ø/GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos) ∞/GPIO_DIRSET_PIN3_Input (0UL) ±/GPIO_DIRSET_PIN3_Output (1UL) ≤/GPIO_DIRSET_PIN3_Set (1UL) µ/GPIO_DIRSET_PIN2_Pos (2UL) ∂/GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos) ∑/GPIO_DIRSET_PIN2_Input (0UL) ∏/GPIO_DIRSET_PIN2_Output (1UL) π/GPIO_DIRSET_PIN2_Set (1UL) º/GPIO_DIRSET_PIN1_Pos (1UL) Ω/GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos) æ/GPIO_DIRSET_PIN1_Input (0UL) ø/GPIO_DIRSET_PIN1_Output (1UL) ¿/GPIO_DIRSET_PIN1_Set (1UL) √/GPIO_DIRSET_PIN0_Pos (0UL) ƒ/GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos) ≈/GPIO_DIRSET_PIN0_Input (0UL) ∆/GPIO_DIRSET_PIN0_Output (1UL) «/GPIO_DIRSET_PIN0_Set (1UL) Õ/GPIO_DIRCLR_PIN31_Pos (31UL) Œ/GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos) œ/GPIO_DIRCLR_PIN31_Input (0UL) –/GPIO_DIRCLR_PIN31_Output (1UL) —/GPIO_DIRCLR_PIN31_Clear (1UL) ‘/GPIO_DIRCLR_PIN30_Pos (30UL) ’/GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos) ÷/GPIO_DIRCLR_PIN30_Input (0UL) ◊/GPIO_DIRCLR_PIN30_Output (1UL) ÿ/GPIO_DIRCLR_PIN30_Clear (1UL) €/GPIO_DIRCLR_PIN29_Pos (29UL) ‹/GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos) ›/GPIO_DIRCLR_PIN29_Input (0UL) ﬁ/GPIO_DIRCLR_PIN29_Output (1UL) ﬂ/GPIO_DIRCLR_PIN29_Clear (1UL) ‚/GPIO_DIRCLR_PIN28_Pos (28UL) „/GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos) ‰/GPIO_DIRCLR_PIN28_Input (0UL) Â/GPIO_DIRCLR_PIN28_Output (1UL) Ê/GPIO_DIRCLR_PIN28_Clear (1UL) È/GPIO_DIRCLR_PIN27_Pos (27UL) Í/GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos) Î/GPIO_DIRCLR_PIN27_Input (0UL) Ï/GPIO_DIRCLR_PIN27_Output (1UL) Ì/GPIO_DIRCLR_PIN27_Clear (1UL) /GPIO_DIRCLR_PIN26_Pos (26UL) Ò/GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos) Ú/GPIO_DIRCLR_PIN26_Input (0UL) Û/GPIO_DIRCLR_PIN26_Output (1UL) Ù/GPIO_DIRCLR_PIN26_Clear (1UL) ˜/GPIO_DIRCLR_PIN25_Pos (25UL) ¯/GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos) ˘/GPIO_DIRCLR_PIN25_Input (0UL) ˙/GPIO_DIRCLR_PIN25_Output (1UL) ˚/GPIO_DIRCLR_PIN25_Clear (1UL) ˛/GPIO_DIRCLR_PIN24_Pos (24UL) ˇ/GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos) Ä0GPIO_DIRCLR_PIN24_Input (0UL) Å0GPIO_DIRCLR_PIN24_Output (1UL) Ç0GPIO_DIRCLR_PIN24_Clear (1UL) Ö0GPIO_DIRCLR_PIN23_Pos (23UL) Ü0GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos) á0GPIO_DIRCLR_PIN23_Input (0UL) à0GPIO_DIRCLR_PIN23_Output (1UL) â0GPIO_DIRCLR_PIN23_Clear (1UL) å0GPIO_DIRCLR_PIN22_Pos (22UL) ç0GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos) é0GPIO_DIRCLR_PIN22_Input (0UL) è0GPIO_DIRCLR_PIN22_Output (1UL) ê0GPIO_DIRCLR_PIN22_Clear (1UL) ì0GPIO_DIRCLR_PIN21_Pos (21UL) î0GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos) ï0GPIO_DIRCLR_PIN21_Input (0UL) ñ0GPIO_DIRCLR_PIN21_Output (1UL) ó0GPIO_DIRCLR_PIN21_Clear (1UL) ö0GPIO_DIRCLR_PIN20_Pos (20UL) õ0GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos) ú0GPIO_DIRCLR_PIN20_Input (0UL) ù0GPIO_DIRCLR_PIN20_Output (1UL) û0GPIO_DIRCLR_PIN20_Clear (1UL) °0GPIO_DIRCLR_PIN19_Pos (19UL) ¢0GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos) £0GPIO_DIRCLR_PIN19_Input (0UL) §0GPIO_DIRCLR_PIN19_Output (1UL) •0GPIO_DIRCLR_PIN19_Clear (1UL) ®0GPIO_DIRCLR_PIN18_Pos (18UL) ©0GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos) ™0GPIO_DIRCLR_PIN18_Input (0UL) ´0GPIO_DIRCLR_PIN18_Output (1UL) ¨0GPIO_DIRCLR_PIN18_Clear (1UL) Ø0GPIO_DIRCLR_PIN17_Pos (17UL) ∞0GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos) ±0GPIO_DIRCLR_PIN17_Input (0UL) ≤0GPIO_DIRCLR_PIN17_Output (1UL) ≥0GPIO_DIRCLR_PIN17_Clear (1UL) ∂0GPIO_DIRCLR_PIN16_Pos (16UL) ∑0GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos) ∏0GPIO_DIRCLR_PIN16_Input (0UL) π0GPIO_DIRCLR_PIN16_Output (1UL) ∫0GPIO_DIRCLR_PIN16_Clear (1UL) Ω0GPIO_DIRCLR_PIN15_Pos (15UL) æ0GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos) ø0GPIO_DIRCLR_PIN15_Input (0UL) ¿0GPIO_DIRCLR_PIN15_Output (1UL) ¡0GPIO_DIRCLR_PIN15_Clear (1UL) ƒ0GPIO_DIRCLR_PIN14_Pos (14UL) ≈0GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos) ∆0GPIO_DIRCLR_PIN14_Input (0UL) «0GPIO_DIRCLR_PIN14_Output (1UL) »0GPIO_DIRCLR_PIN14_Clear (1UL) À0GPIO_DIRCLR_PIN13_Pos (13UL) Ã0GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos) Õ0GPIO_DIRCLR_PIN13_Input (0UL) Œ0GPIO_DIRCLR_PIN13_Output (1UL) œ0GPIO_DIRCLR_PIN13_Clear (1UL) “0GPIO_DIRCLR_PIN12_Pos (12UL) ”0GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos) ‘0GPIO_DIRCLR_PIN12_Input (0UL) ’0GPIO_DIRCLR_PIN12_Output (1UL) ÷0GPIO_DIRCLR_PIN12_Clear (1UL) Ÿ0GPIO_DIRCLR_PIN11_Pos (11UL) ⁄0GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos) €0GPIO_DIRCLR_PIN11_Input (0UL) ‹0GPIO_DIRCLR_PIN11_Output (1UL) ›0GPIO_DIRCLR_PIN11_Clear (1UL) ‡0GPIO_DIRCLR_PIN10_Pos (10UL) ·0GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos) ‚0GPIO_DIRCLR_PIN10_Input (0UL) „0GPIO_DIRCLR_PIN10_Output (1UL) ‰0GPIO_DIRCLR_PIN10_Clear (1UL) Á0GPIO_DIRCLR_PIN9_Pos (9UL) Ë0GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos) È0GPIO_DIRCLR_PIN9_Input (0UL) Í0GPIO_DIRCLR_PIN9_Output (1UL) Î0GPIO_DIRCLR_PIN9_Clear (1UL) Ó0GPIO_DIRCLR_PIN8_Pos (8UL) Ô0GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos) 0GPIO_DIRCLR_PIN8_Input (0UL) Ò0GPIO_DIRCLR_PIN8_Output (1UL) Ú0GPIO_DIRCLR_PIN8_Clear (1UL) ı0GPIO_DIRCLR_PIN7_Pos (7UL) ˆ0GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos) ˜0GPIO_DIRCLR_PIN7_Input (0UL) ¯0GPIO_DIRCLR_PIN7_Output (1UL) ˘0GPIO_DIRCLR_PIN7_Clear (1UL) ¸0GPIO_DIRCLR_PIN6_Pos (6UL) ˝0GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos) ˛0GPIO_DIRCLR_PIN6_Input (0UL) ˇ0GPIO_DIRCLR_PIN6_Output (1UL) Ä1GPIO_DIRCLR_PIN6_Clear (1UL) É1GPIO_DIRCLR_PIN5_Pos (5UL) Ñ1GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos) Ö1GPIO_DIRCLR_PIN5_Input (0UL) Ü1GPIO_DIRCLR_PIN5_Output (1UL) á1GPIO_DIRCLR_PIN5_Clear (1UL) ä1GPIO_DIRCLR_PIN4_Pos (4UL) ã1GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos) å1GPIO_DIRCLR_PIN4_Input (0UL) ç1GPIO_DIRCLR_PIN4_Output (1UL) é1GPIO_DIRCLR_PIN4_Clear (1UL) ë1GPIO_DIRCLR_PIN3_Pos (3UL) í1GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos) ì1GPIO_DIRCLR_PIN3_Input (0UL) î1GPIO_DIRCLR_PIN3_Output (1UL) ï1GPIO_DIRCLR_PIN3_Clear (1UL) ò1GPIO_DIRCLR_PIN2_Pos (2UL) ô1GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos) ö1GPIO_DIRCLR_PIN2_Input (0UL) õ1GPIO_DIRCLR_PIN2_Output (1UL) ú1GPIO_DIRCLR_PIN2_Clear (1UL) ü1GPIO_DIRCLR_PIN1_Pos (1UL) †1GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos) °1GPIO_DIRCLR_PIN1_Input (0UL) ¢1GPIO_DIRCLR_PIN1_Output (1UL) £1GPIO_DIRCLR_PIN1_Clear (1UL) ¶1GPIO_DIRCLR_PIN0_Pos (0UL) ß1GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos) ®1GPIO_DIRCLR_PIN0_Input (0UL) ©1GPIO_DIRCLR_PIN0_Output (1UL) ™1GPIO_DIRCLR_PIN0_Clear (1UL) ∞1GPIO_LATCH_PIN31_Pos (31UL) ±1GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos) ≤1GPIO_LATCH_PIN31_NotLatched (0UL) ≥1GPIO_LATCH_PIN31_Latched (1UL) ∂1GPIO_LATCH_PIN30_Pos (30UL) ∑1GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos) ∏1GPIO_LATCH_PIN30_NotLatched (0UL) π1GPIO_LATCH_PIN30_Latched (1UL) º1GPIO_LATCH_PIN29_Pos (29UL) Ω1GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos) æ1GPIO_LATCH_PIN29_NotLatched (0UL) ø1GPIO_LATCH_PIN29_Latched (1UL) ¬1GPIO_LATCH_PIN28_Pos (28UL) √1GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos) ƒ1GPIO_LATCH_PIN28_NotLatched (0UL) ≈1GPIO_LATCH_PIN28_Latched (1UL) »1GPIO_LATCH_PIN27_Pos (27UL) …1GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos)  1GPIO_LATCH_PIN27_NotLatched (0UL) À1GPIO_LATCH_PIN27_Latched (1UL) Œ1GPIO_LATCH_PIN26_Pos (26UL) œ1GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos) –1GPIO_LATCH_PIN26_NotLatched (0UL) —1GPIO_LATCH_PIN26_Latched (1UL) ‘1GPIO_LATCH_PIN25_Pos (25UL) ’1GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos) ÷1GPIO_LATCH_PIN25_NotLatched (0UL) ◊1GPIO_LATCH_PIN25_Latched (1UL) ⁄1GPIO_LATCH_PIN24_Pos (24UL) €1GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos) ‹1GPIO_LATCH_PIN24_NotLatched (0UL) ›1GPIO_LATCH_PIN24_Latched (1UL) ‡1GPIO_LATCH_PIN23_Pos (23UL) ·1GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos) ‚1GPIO_LATCH_PIN23_NotLatched (0UL) „1GPIO_LATCH_PIN23_Latched (1UL) Ê1GPIO_LATCH_PIN22_Pos (22UL) Á1GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos) Ë1GPIO_LATCH_PIN22_NotLatched (0UL) È1GPIO_LATCH_PIN22_Latched (1UL) Ï1GPIO_LATCH_PIN21_Pos (21UL) Ì1GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos) Ó1GPIO_LATCH_PIN21_NotLatched (0UL) Ô1GPIO_LATCH_PIN21_Latched (1UL) Ú1GPIO_LATCH_PIN20_Pos (20UL) Û1GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos) Ù1GPIO_LATCH_PIN20_NotLatched (0UL) ı1GPIO_LATCH_PIN20_Latched (1UL) ¯1GPIO_LATCH_PIN19_Pos (19UL) ˘1GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos) ˙1GPIO_LATCH_PIN19_NotLatched (0UL) ˚1GPIO_LATCH_PIN19_Latched (1UL) ˛1GPIO_LATCH_PIN18_Pos (18UL) ˇ1GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos) Ä2GPIO_LATCH_PIN18_NotLatched (0UL) Å2GPIO_LATCH_PIN18_Latched (1UL) Ñ2GPIO_LATCH_PIN17_Pos (17UL) Ö2GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos) Ü2GPIO_LATCH_PIN17_NotLatched (0UL) á2GPIO_LATCH_PIN17_Latched (1UL) ä2GPIO_LATCH_PIN16_Pos (16UL) ã2GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos) å2GPIO_LATCH_PIN16_NotLatched (0UL) ç2GPIO_LATCH_PIN16_Latched (1UL) ê2GPIO_LATCH_PIN15_Pos (15UL) ë2GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos) í2GPIO_LATCH_PIN15_NotLatched (0UL) ì2GPIO_LATCH_PIN15_Latched (1UL) ñ2GPIO_LATCH_PIN14_Pos (14UL) ó2GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos) ò2GPIO_LATCH_PIN14_NotLatched (0UL) ô2GPIO_LATCH_PIN14_Latched (1UL) ú2GPIO_LATCH_PIN13_Pos (13UL) ù2GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos) û2GPIO_LATCH_PIN13_NotLatched (0UL) ü2GPIO_LATCH_PIN13_Latched (1UL) ¢2GPIO_LATCH_PIN12_Pos (12UL) £2GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos) §2GPIO_LATCH_PIN12_NotLatched (0UL) •2GPIO_LATCH_PIN12_Latched (1UL) ®2GPIO_LATCH_PIN11_Pos (11UL) ©2GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos) ™2GPIO_LATCH_PIN11_NotLatched (0UL) ´2GPIO_LATCH_PIN11_Latched (1UL) Æ2GPIO_LATCH_PIN10_Pos (10UL) Ø2GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos) ∞2GPIO_LATCH_PIN10_NotLatched (0UL) ±2GPIO_LATCH_PIN10_Latched (1UL) ¥2GPIO_LATCH_PIN9_Pos (9UL) µ2GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos) ∂2GPIO_LATCH_PIN9_NotLatched (0UL) ∑2GPIO_LATCH_PIN9_Latched (1UL) ∫2GPIO_LATCH_PIN8_Pos (8UL) ª2GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos) º2GPIO_LATCH_PIN8_NotLatched (0UL) Ω2GPIO_LATCH_PIN8_Latched (1UL) ¿2GPIO_LATCH_PIN7_Pos (7UL) ¡2GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos) ¬2GPIO_LATCH_PIN7_NotLatched (0UL) √2GPIO_LATCH_PIN7_Latched (1UL) ∆2GPIO_LATCH_PIN6_Pos (6UL) «2GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos) »2GPIO_LATCH_PIN6_NotLatched (0UL) …2GPIO_LATCH_PIN6_Latched (1UL) Ã2GPIO_LATCH_PIN5_Pos (5UL) Õ2GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos) Œ2GPIO_LATCH_PIN5_NotLatched (0UL) œ2GPIO_LATCH_PIN5_Latched (1UL) “2GPIO_LATCH_PIN4_Pos (4UL) ”2GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos) ‘2GPIO_LATCH_PIN4_NotLatched (0UL) ’2GPIO_LATCH_PIN4_Latched (1UL) ÿ2GPIO_LATCH_PIN3_Pos (3UL) Ÿ2GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos) ⁄2GPIO_LATCH_PIN3_NotLatched (0UL) €2GPIO_LATCH_PIN3_Latched (1UL) ﬁ2GPIO_LATCH_PIN2_Pos (2UL) ﬂ2GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos) ‡2GPIO_LATCH_PIN2_NotLatched (0UL) ·2GPIO_LATCH_PIN2_Latched (1UL) ‰2GPIO_LATCH_PIN1_Pos (1UL) Â2GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos) Ê2GPIO_LATCH_PIN1_NotLatched (0UL) Á2GPIO_LATCH_PIN1_Latched (1UL) Í2GPIO_LATCH_PIN0_Pos (0UL) Î2GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos) Ï2GPIO_LATCH_PIN0_NotLatched (0UL) Ì2GPIO_LATCH_PIN0_Latched (1UL) Û2GPIO_DETECTMODE_DETECTMODE_Pos (0UL) Ù2GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos) ı2GPIO_DETECTMODE_DETECTMODE_Default (0UL) ˆ2GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL) ¸2GPIO_PIN_CNF_SENSE_Pos (16UL) ˝2GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos) ˛2GPIO_PIN_CNF_SENSE_Disabled (0UL) ˇ2GPIO_PIN_CNF_SENSE_High (2UL) Ä3GPIO_PIN_CNF_SENSE_Low (3UL) É3GPIO_PIN_CNF_DRIVE_Pos (8UL) Ñ3GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos) Ö3GPIO_PIN_CNF_DRIVE_S0S1 (0UL) Ü3GPIO_PIN_CNF_DRIVE_H0S1 (1UL) á3GPIO_PIN_CNF_DRIVE_S0H1 (2UL) à3GPIO_PIN_CNF_DRIVE_H0H1 (3UL) â3GPIO_PIN_CNF_DRIVE_D0S1 (4UL) ä3GPIO_PIN_CNF_DRIVE_D0H1 (5UL) ã3GPIO_PIN_CNF_DRIVE_S0D1 (6UL) å3GPIO_PIN_CNF_DRIVE_H0D1 (7UL) è3GPIO_PIN_CNF_PULL_Pos (2UL) ê3GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos) ë3GPIO_PIN_CNF_PULL_Disabled (0UL) í3GPIO_PIN_CNF_PULL_Pulldown (1UL) ì3GPIO_PIN_CNF_PULL_Pullup (3UL) ñ3GPIO_PIN_CNF_INPUT_Pos (1UL) ó3GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos) ò3GPIO_PIN_CNF_INPUT_Connect (0UL) ô3GPIO_PIN_CNF_INPUT_Disconnect (1UL) ú3GPIO_PIN_CNF_DIR_Pos (0UL) ù3GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos) û3GPIO_PIN_CNF_DIR_Input (0UL) ü3GPIO_PIN_CNF_DIR_Output (1UL) ©3PDM_INTEN_END_Pos (2UL) ™3PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos) ´3PDM_INTEN_END_Disabled (0UL) ¨3PDM_INTEN_END_Enabled (1UL) Ø3PDM_INTEN_STOPPED_Pos (1UL) ∞3PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos) ±3PDM_INTEN_STOPPED_Disabled (0UL) ≤3PDM_INTEN_STOPPED_Enabled (1UL) µ3PDM_INTEN_STARTED_Pos (0UL) ∂3PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos) ∑3PDM_INTEN_STARTED_Disabled (0UL) ∏3PDM_INTEN_STARTED_Enabled (1UL) æ3PDM_INTENSET_END_Pos (2UL) ø3PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos) ¿3PDM_INTENSET_END_Disabled (0UL) ¡3PDM_INTENSET_END_Enabled (1UL) ¬3PDM_INTENSET_END_Set (1UL) ≈3PDM_INTENSET_STOPPED_Pos (1UL) ∆3PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos) «3PDM_INTENSET_STOPPED_Disabled (0UL) »3PDM_INTENSET_STOPPED_Enabled (1UL) …3PDM_INTENSET_STOPPED_Set (1UL) Ã3PDM_INTENSET_STARTED_Pos (0UL) Õ3PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos) Œ3PDM_INTENSET_STARTED_Disabled (0UL) œ3PDM_INTENSET_STARTED_Enabled (1UL) –3PDM_INTENSET_STARTED_Set (1UL) ÷3PDM_INTENCLR_END_Pos (2UL) ◊3PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos) ÿ3PDM_INTENCLR_END_Disabled (0UL) Ÿ3PDM_INTENCLR_END_Enabled (1UL) ⁄3PDM_INTENCLR_END_Clear (1UL) ›3PDM_INTENCLR_STOPPED_Pos (1UL) ﬁ3PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos) ﬂ3PDM_INTENCLR_STOPPED_Disabled (0UL) ‡3PDM_INTENCLR_STOPPED_Enabled (1UL) ·3PDM_INTENCLR_STOPPED_Clear (1UL) ‰3PDM_INTENCLR_STARTED_Pos (0UL) Â3PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos) Ê3PDM_INTENCLR_STARTED_Disabled (0UL) Á3PDM_INTENCLR_STARTED_Enabled (1UL) Ë3PDM_INTENCLR_STARTED_Clear (1UL) Ó3PDM_ENABLE_ENABLE_Pos (0UL) Ô3PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos) 3PDM_ENABLE_ENABLE_Disabled (0UL) Ò3PDM_ENABLE_ENABLE_Enabled (1UL) ˜3PDM_PDMCLKCTRL_FREQ_Pos (0UL) ¯3PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos) ˘3PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL) ˙3PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL) ˚3PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL) Å4PDM_MODE_EDGE_Pos (1UL) Ç4PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos) É4PDM_MODE_EDGE_LeftFalling (0UL) Ñ4PDM_MODE_EDGE_LeftRising (1UL) á4PDM_MODE_OPERATION_Pos (0UL) à4PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos) â4PDM_MODE_OPERATION_Stereo (0UL) ä4PDM_MODE_OPERATION_Mono (1UL) ê4PDM_GAINL_GAINL_Pos (0UL) ë4PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos) í4PDM_GAINL_GAINL_MinGain (0x00UL) ì4PDM_GAINL_GAINL_DefaultGain (0x28UL) î4PDM_GAINL_GAINL_MaxGain (0x50UL) ö4PDM_GAINR_GAINR_Pos (0UL) õ4PDM_GAINR_GAINR_Msk (0xFFUL << PDM_GAINR_GAINR_Pos) ú4PDM_GAINR_GAINR_MinGain (0x00UL) ù4PDM_GAINR_GAINR_DefaultGain (0x28UL) û4PDM_GAINR_GAINR_MaxGain (0x50UL) §4PDM_PSEL_CLK_CONNECT_Pos (31UL) •4PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos) ¶4PDM_PSEL_CLK_CONNECT_Connected (0UL) ß4PDM_PSEL_CLK_CONNECT_Disconnected (1UL) ™4PDM_PSEL_CLK_PIN_Pos (0UL) ´4PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos) ±4PDM_PSEL_DIN_CONNECT_Pos (31UL) ≤4PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos) ≥4PDM_PSEL_DIN_CONNECT_Connected (0UL) ¥4PDM_PSEL_DIN_CONNECT_Disconnected (1UL) ∑4PDM_PSEL_DIN_PIN_Pos (0UL) ∏4PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos) æ4PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL) ø4PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos) ≈4PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL) ∆4PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos) –4POWER_INTENSET_SLEEPEXIT_Pos (6UL) —4POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos) “4POWER_INTENSET_SLEEPEXIT_Disabled (0UL) ”4POWER_INTENSET_SLEEPEXIT_Enabled (1UL) ‘4POWER_INTENSET_SLEEPEXIT_Set (1UL) ◊4POWER_INTENSET_SLEEPENTER_Pos (5UL) ÿ4POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos) Ÿ4POWER_INTENSET_SLEEPENTER_Disabled (0UL) ⁄4POWER_INTENSET_SLEEPENTER_Enabled (1UL) €4POWER_INTENSET_SLEEPENTER_Set (1UL) ﬁ4POWER_INTENSET_POFWARN_Pos (2UL) ﬂ4POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos) ‡4POWER_INTENSET_POFWARN_Disabled (0UL) ·4POWER_INTENSET_POFWARN_Enabled (1UL) ‚4POWER_INTENSET_POFWARN_Set (1UL) Ë4POWER_INTENCLR_SLEEPEXIT_Pos (6UL) È4POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos) Í4POWER_INTENCLR_SLEEPEXIT_Disabled (0UL) Î4POWER_INTENCLR_SLEEPEXIT_Enabled (1UL) Ï4POWER_INTENCLR_SLEEPEXIT_Clear (1UL) Ô4POWER_INTENCLR_SLEEPENTER_Pos (5UL) 4POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos) Ò4POWER_INTENCLR_SLEEPENTER_Disabled (0UL) Ú4POWER_INTENCLR_SLEEPENTER_Enabled (1UL) Û4POWER_INTENCLR_SLEEPENTER_Clear (1UL) ˆ4POWER_INTENCLR_POFWARN_Pos (2UL) ˜4POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos) ¯4POWER_INTENCLR_POFWARN_Disabled (0UL) ˘4POWER_INTENCLR_POFWARN_Enabled (1UL) ˙4POWER_INTENCLR_POFWARN_Clear (1UL) Ä5POWER_RESETREAS_NFC_Pos (19UL) Å5POWER_RESETREAS_NFC_Msk (0x1UL << POWER_RESETREAS_NFC_Pos) Ç5POWER_RESETREAS_NFC_NotDetected (0UL) É5POWER_RESETREAS_NFC_Detected (1UL) Ü5POWER_RESETREAS_DIF_Pos (18UL) á5POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos) à5POWER_RESETREAS_DIF_NotDetected (0UL) â5POWER_RESETREAS_DIF_Detected (1UL) å5POWER_RESETREAS_LPCOMP_Pos (17UL) ç5POWER_RESETREAS_LPCOMP_Msk (0x1UL << POWER_RESETREAS_LPCOMP_Pos) é5POWER_RESETREAS_LPCOMP_NotDetected (0UL) è5POWER_RESETREAS_LPCOMP_Detected (1UL) í5POWER_RESETREAS_OFF_Pos (16UL) ì5POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos) î5POWER_RESETREAS_OFF_NotDetected (0UL) ï5POWER_RESETREAS_OFF_Detected (1UL) ò5POWER_RESETREAS_LOCKUP_Pos (3UL) ô5POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos) ö5POWER_RESETREAS_LOCKUP_NotDetected (0UL) õ5POWER_RESETREAS_LOCKUP_Detected (1UL) û5POWER_RESETREAS_SREQ_Pos (2UL) ü5POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos) †5POWER_RESETREAS_SREQ_NotDetected (0UL) °5POWER_RESETREAS_SREQ_Detected (1UL) §5POWER_RESETREAS_DOG_Pos (1UL) •5POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos) ¶5POWER_RESETREAS_DOG_NotDetected (0UL) ß5POWER_RESETREAS_DOG_Detected (1UL) ™5POWER_RESETREAS_RESETPIN_Pos (0UL) ´5POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos) ¨5POWER_RESETREAS_RESETPIN_NotDetected (0UL) ≠5POWER_RESETREAS_RESETPIN_Detected (1UL) ≥5POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL) ¥5POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK3_Pos) µ5POWER_RAMSTATUS_RAMBLOCK3_Off (0UL) ∂5POWER_RAMSTATUS_RAMBLOCK3_On (1UL) π5POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL) ∫5POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK2_Pos) ª5POWER_RAMSTATUS_RAMBLOCK2_Off (0UL) º5POWER_RAMSTATUS_RAMBLOCK2_On (1UL) ø5POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL) ¿5POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK1_Pos) ¡5POWER_RAMSTATUS_RAMBLOCK1_Off (0UL) ¬5POWER_RAMSTATUS_RAMBLOCK1_On (1UL) ≈5POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL) ∆5POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK0_Pos) «5POWER_RAMSTATUS_RAMBLOCK0_Off (0UL) »5POWER_RAMSTATUS_RAMBLOCK0_On (1UL) Œ5POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL) œ5POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos) –5POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL) ÷5POWER_POFCON_THRESHOLD_Pos (1UL) ◊5POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos) ÿ5POWER_POFCON_THRESHOLD_V17 (4UL) Ÿ5POWER_POFCON_THRESHOLD_V18 (5UL) ⁄5POWER_POFCON_THRESHOLD_V19 (6UL) €5POWER_POFCON_THRESHOLD_V20 (7UL) ‹5POWER_POFCON_THRESHOLD_V21 (8UL) ›5POWER_POFCON_THRESHOLD_V22 (9UL) ﬁ5POWER_POFCON_THRESHOLD_V23 (10UL) ﬂ5POWER_POFCON_THRESHOLD_V24 (11UL) ‡5POWER_POFCON_THRESHOLD_V25 (12UL) ·5POWER_POFCON_THRESHOLD_V26 (13UL) ‚5POWER_POFCON_THRESHOLD_V27 (14UL) „5POWER_POFCON_THRESHOLD_V28 (15UL) Ê5POWER_POFCON_POF_Pos (0UL) Á5POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos) Ë5POWER_POFCON_POF_Disabled (0UL) È5POWER_POFCON_POF_Enabled (1UL) Ô5POWER_GPREGRET_GPREGRET_Pos (0UL) 5POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos) ˆ5POWER_GPREGRET2_GPREGRET_Pos (0UL) ˜5POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos) ˝5POWER_RAMON_OFFRAM1_Pos (17UL) ˛5POWER_RAMON_OFFRAM1_Msk (0x1UL << POWER_RAMON_OFFRAM1_Pos) ˇ5POWER_RAMON_OFFRAM1_RAM1Off (0UL) Ä6POWER_RAMON_OFFRAM1_RAM1On (1UL) É6POWER_RAMON_OFFRAM0_Pos (16UL) Ñ6POWER_RAMON_OFFRAM0_Msk (0x1UL << POWER_RAMON_OFFRAM0_Pos) Ö6POWER_RAMON_OFFRAM0_RAM0Off (0UL) Ü6POWER_RAMON_OFFRAM0_RAM0On (1UL) â6POWER_RAMON_ONRAM1_Pos (1UL) ä6POWER_RAMON_ONRAM1_Msk (0x1UL << POWER_RAMON_ONRAM1_Pos) ã6POWER_RAMON_ONRAM1_RAM1Off (0UL) å6POWER_RAMON_ONRAM1_RAM1On (1UL) è6POWER_RAMON_ONRAM0_Pos (0UL) ê6POWER_RAMON_ONRAM0_Msk (0x1UL << POWER_RAMON_ONRAM0_Pos) ë6POWER_RAMON_ONRAM0_RAM0Off (0UL) í6POWER_RAMON_ONRAM0_RAM0On (1UL) ò6POWER_RAMONB_OFFRAM3_Pos (17UL) ô6POWER_RAMONB_OFFRAM3_Msk (0x1UL << POWER_RAMONB_OFFRAM3_Pos) ö6POWER_RAMONB_OFFRAM3_RAM3Off (0UL) õ6POWER_RAMONB_OFFRAM3_RAM3On (1UL) û6POWER_RAMONB_OFFRAM2_Pos (16UL) ü6POWER_RAMONB_OFFRAM2_Msk (0x1UL << POWER_RAMONB_OFFRAM2_Pos) †6POWER_RAMONB_OFFRAM2_RAM2Off (0UL) °6POWER_RAMONB_OFFRAM2_RAM2On (1UL) §6POWER_RAMONB_ONRAM3_Pos (1UL) •6POWER_RAMONB_ONRAM3_Msk (0x1UL << POWER_RAMONB_ONRAM3_Pos) ¶6POWER_RAMONB_ONRAM3_RAM3Off (0UL) ß6POWER_RAMONB_ONRAM3_RAM3On (1UL) ™6POWER_RAMONB_ONRAM2_Pos (0UL) ´6POWER_RAMONB_ONRAM2_Msk (0x1UL << POWER_RAMONB_ONRAM2_Pos) ¨6POWER_RAMONB_ONRAM2_RAM2Off (0UL) ≠6POWER_RAMONB_ONRAM2_RAM2On (1UL) ≥6POWER_DCDCEN_DCDCEN_Pos (0UL) ¥6POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos) µ6POWER_DCDCEN_DCDCEN_Disabled (0UL) ∂6POWER_DCDCEN_DCDCEN_Enabled (1UL) º6POWER_RAM_POWER_S1RETENTION_Pos (17UL) Ω6POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos) æ6POWER_RAM_POWER_S1RETENTION_Off (0UL) ø6POWER_RAM_POWER_S1RETENTION_On (1UL) ¬6POWER_RAM_POWER_S0RETENTION_Pos (16UL) √6POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos) ƒ6POWER_RAM_POWER_S0RETENTION_Off (0UL) ≈6POWER_RAM_POWER_S0RETENTION_On (1UL) »6POWER_RAM_POWER_S1POWER_Pos (1UL) …6POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos)  6POWER_RAM_POWER_S1POWER_Off (0UL) À6POWER_RAM_POWER_S1POWER_On (1UL) Œ6POWER_RAM_POWER_S0POWER_Pos (0UL) œ6POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos) –6POWER_RAM_POWER_S0POWER_Off (0UL) —6POWER_RAM_POWER_S0POWER_On (1UL) ◊6POWER_RAM_POWERSET_S1RETENTION_Pos (17UL) ÿ6POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos) Ÿ6POWER_RAM_POWERSET_S1RETENTION_On (1UL) ‹6POWER_RAM_POWERSET_S0RETENTION_Pos (16UL) ›6POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos) ﬁ6POWER_RAM_POWERSET_S0RETENTION_On (1UL) ·6POWER_RAM_POWERSET_S1POWER_Pos (1UL) ‚6POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos) „6POWER_RAM_POWERSET_S1POWER_On (1UL) Ê6POWER_RAM_POWERSET_S0POWER_Pos (0UL) Á6POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos) Ë6POWER_RAM_POWERSET_S0POWER_On (1UL) Ó6POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL) Ô6POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos) 6POWER_RAM_POWERCLR_S1RETENTION_Off (1UL) Û6POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL) Ù6POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos) ı6POWER_RAM_POWERCLR_S0RETENTION_Off (1UL) ¯6POWER_RAM_POWERCLR_S1POWER_Pos (1UL) ˘6POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos) ˙6POWER_RAM_POWERCLR_S1POWER_Off (1UL) ˝6POWER_RAM_POWERCLR_S0POWER_Pos (0UL) ˛6POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos) ˇ6POWER_RAM_POWERCLR_S0POWER_Off (1UL) â7PPI_CHEN_CH31_Pos (31UL) ä7PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos) ã7PPI_CHEN_CH31_Disabled (0UL) å7PPI_CHEN_CH31_Enabled (1UL) è7PPI_CHEN_CH30_Pos (30UL) ê7PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos) ë7PPI_CHEN_CH30_Disabled (0UL) í7PPI_CHEN_CH30_Enabled (1UL) ï7PPI_CHEN_CH29_Pos (29UL) ñ7PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos) ó7PPI_CHEN_CH29_Disabled (0UL) ò7PPI_CHEN_CH29_Enabled (1UL) õ7PPI_CHEN_CH28_Pos (28UL) ú7PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos) ù7PPI_CHEN_CH28_Disabled (0UL) û7PPI_CHEN_CH28_Enabled (1UL) °7PPI_CHEN_CH27_Pos (27UL) ¢7PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos) £7PPI_CHEN_CH27_Disabled (0UL) §7PPI_CHEN_CH27_Enabled (1UL) ß7PPI_CHEN_CH26_Pos (26UL) ®7PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos) ©7PPI_CHEN_CH26_Disabled (0UL) ™7PPI_CHEN_CH26_Enabled (1UL) ≠7PPI_CHEN_CH25_Pos (25UL) Æ7PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos) Ø7PPI_CHEN_CH25_Disabled (0UL) ∞7PPI_CHEN_CH25_Enabled (1UL) ≥7PPI_CHEN_CH24_Pos (24UL) ¥7PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos) µ7PPI_CHEN_CH24_Disabled (0UL) ∂7PPI_CHEN_CH24_Enabled (1UL) π7PPI_CHEN_CH23_Pos (23UL) ∫7PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos) ª7PPI_CHEN_CH23_Disabled (0UL) º7PPI_CHEN_CH23_Enabled (1UL) ø7PPI_CHEN_CH22_Pos (22UL) ¿7PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos) ¡7PPI_CHEN_CH22_Disabled (0UL) ¬7PPI_CHEN_CH22_Enabled (1UL) ≈7PPI_CHEN_CH21_Pos (21UL) ∆7PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos) «7PPI_CHEN_CH21_Disabled (0UL) »7PPI_CHEN_CH21_Enabled (1UL) À7PPI_CHEN_CH20_Pos (20UL) Ã7PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos) Õ7PPI_CHEN_CH20_Disabled (0UL) Œ7PPI_CHEN_CH20_Enabled (1UL) —7PPI_CHEN_CH19_Pos (19UL) “7PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos) ”7PPI_CHEN_CH19_Disabled (0UL) ‘7PPI_CHEN_CH19_Enabled (1UL) ◊7PPI_CHEN_CH18_Pos (18UL) ÿ7PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos) Ÿ7PPI_CHEN_CH18_Disabled (0UL) ⁄7PPI_CHEN_CH18_Enabled (1UL) ›7PPI_CHEN_CH17_Pos (17UL) ﬁ7PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos) ﬂ7PPI_CHEN_CH17_Disabled (0UL) ‡7PPI_CHEN_CH17_Enabled (1UL) „7PPI_CHEN_CH16_Pos (16UL) ‰7PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos) Â7PPI_CHEN_CH16_Disabled (0UL) Ê7PPI_CHEN_CH16_Enabled (1UL) È7PPI_CHEN_CH15_Pos (15UL) Í7PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos) Î7PPI_CHEN_CH15_Disabled (0UL) Ï7PPI_CHEN_CH15_Enabled (1UL) Ô7PPI_CHEN_CH14_Pos (14UL) 7PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos) Ò7PPI_CHEN_CH14_Disabled (0UL) Ú7PPI_CHEN_CH14_Enabled (1UL) ı7PPI_CHEN_CH13_Pos (13UL) ˆ7PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos) ˜7PPI_CHEN_CH13_Disabled (0UL) ¯7PPI_CHEN_CH13_Enabled (1UL) ˚7PPI_CHEN_CH12_Pos (12UL) ¸7PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos) ˝7PPI_CHEN_CH12_Disabled (0UL) ˛7PPI_CHEN_CH12_Enabled (1UL) Å8PPI_CHEN_CH11_Pos (11UL) Ç8PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos) É8PPI_CHEN_CH11_Disabled (0UL) Ñ8PPI_CHEN_CH11_Enabled (1UL) á8PPI_CHEN_CH10_Pos (10UL) à8PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos) â8PPI_CHEN_CH10_Disabled (0UL) ä8PPI_CHEN_CH10_Enabled (1UL) ç8PPI_CHEN_CH9_Pos (9UL) é8PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos) è8PPI_CHEN_CH9_Disabled (0UL) ê8PPI_CHEN_CH9_Enabled (1UL) ì8PPI_CHEN_CH8_Pos (8UL) î8PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos) ï8PPI_CHEN_CH8_Disabled (0UL) ñ8PPI_CHEN_CH8_Enabled (1UL) ô8PPI_CHEN_CH7_Pos (7UL) ö8PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos) õ8PPI_CHEN_CH7_Disabled (0UL) ú8PPI_CHEN_CH7_Enabled (1UL) ü8PPI_CHEN_CH6_Pos (6UL) †8PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos) °8PPI_CHEN_CH6_Disabled (0UL) ¢8PPI_CHEN_CH6_Enabled (1UL) •8PPI_CHEN_CH5_Pos (5UL) ¶8PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos) ß8PPI_CHEN_CH5_Disabled (0UL) ®8PPI_CHEN_CH5_Enabled (1UL) ´8PPI_CHEN_CH4_Pos (4UL) ¨8PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos) ≠8PPI_CHEN_CH4_Disabled (0UL) Æ8PPI_CHEN_CH4_Enabled (1UL) ±8PPI_CHEN_CH3_Pos (3UL) ≤8PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos) ≥8PPI_CHEN_CH3_Disabled (0UL) ¥8PPI_CHEN_CH3_Enabled (1UL) ∑8PPI_CHEN_CH2_Pos (2UL) ∏8PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos) π8PPI_CHEN_CH2_Disabled (0UL) ∫8PPI_CHEN_CH2_Enabled (1UL) Ω8PPI_CHEN_CH1_Pos (1UL) æ8PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos) ø8PPI_CHEN_CH1_Disabled (0UL) ¿8PPI_CHEN_CH1_Enabled (1UL) √8PPI_CHEN_CH0_Pos (0UL) ƒ8PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos) ≈8PPI_CHEN_CH0_Disabled (0UL) ∆8PPI_CHEN_CH0_Enabled (1UL) Ã8PPI_CHENSET_CH31_Pos (31UL) Õ8PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos) Œ8PPI_CHENSET_CH31_Disabled (0UL) œ8PPI_CHENSET_CH31_Enabled (1UL) –8PPI_CHENSET_CH31_Set (1UL) ”8PPI_CHENSET_CH30_Pos (30UL) ‘8PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos) ’8PPI_CHENSET_CH30_Disabled (0UL) ÷8PPI_CHENSET_CH30_Enabled (1UL) ◊8PPI_CHENSET_CH30_Set (1UL) ⁄8PPI_CHENSET_CH29_Pos (29UL) €8PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos) ‹8PPI_CHENSET_CH29_Disabled (0UL) ›8PPI_CHENSET_CH29_Enabled (1UL) ﬁ8PPI_CHENSET_CH29_Set (1UL) ·8PPI_CHENSET_CH28_Pos (28UL) ‚8PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos) „8PPI_CHENSET_CH28_Disabled (0UL) ‰8PPI_CHENSET_CH28_Enabled (1UL) Â8PPI_CHENSET_CH28_Set (1UL) Ë8PPI_CHENSET_CH27_Pos (27UL) È8PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos) Í8PPI_CHENSET_CH27_Disabled (0UL) Î8PPI_CHENSET_CH27_Enabled (1UL) Ï8PPI_CHENSET_CH27_Set (1UL) Ô8PPI_CHENSET_CH26_Pos (26UL) 8PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos) Ò8PPI_CHENSET_CH26_Disabled (0UL) Ú8PPI_CHENSET_CH26_Enabled (1UL) Û8PPI_CHENSET_CH26_Set (1UL) ˆ8PPI_CHENSET_CH25_Pos (25UL) ˜8PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos) ¯8PPI_CHENSET_CH25_Disabled (0UL) ˘8PPI_CHENSET_CH25_Enabled (1UL) ˙8PPI_CHENSET_CH25_Set (1UL) ˝8PPI_CHENSET_CH24_Pos (24UL) ˛8PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos) ˇ8PPI_CHENSET_CH24_Disabled (0UL) Ä9PPI_CHENSET_CH24_Enabled (1UL) Å9PPI_CHENSET_CH24_Set (1UL) Ñ9PPI_CHENSET_CH23_Pos (23UL) Ö9PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos) Ü9PPI_CHENSET_CH23_Disabled (0UL) á9PPI_CHENSET_CH23_Enabled (1UL) à9PPI_CHENSET_CH23_Set (1UL) ã9PPI_CHENSET_CH22_Pos (22UL) å9PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos) ç9PPI_CHENSET_CH22_Disabled (0UL) é9PPI_CHENSET_CH22_Enabled (1UL) è9PPI_CHENSET_CH22_Set (1UL) í9PPI_CHENSET_CH21_Pos (21UL) ì9PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos) î9PPI_CHENSET_CH21_Disabled (0UL) ï9PPI_CHENSET_CH21_Enabled (1UL) ñ9PPI_CHENSET_CH21_Set (1UL) ô9PPI_CHENSET_CH20_Pos (20UL) ö9PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos) õ9PPI_CHENSET_CH20_Disabled (0UL) ú9PPI_CHENSET_CH20_Enabled (1UL) ù9PPI_CHENSET_CH20_Set (1UL) †9PPI_CHENSET_CH19_Pos (19UL) °9PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos) ¢9PPI_CHENSET_CH19_Disabled (0UL) £9PPI_CHENSET_CH19_Enabled (1UL) §9PPI_CHENSET_CH19_Set (1UL) ß9PPI_CHENSET_CH18_Pos (18UL) ®9PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos) ©9PPI_CHENSET_CH18_Disabled (0UL) ™9PPI_CHENSET_CH18_Enabled (1UL) ´9PPI_CHENSET_CH18_Set (1UL) Æ9PPI_CHENSET_CH17_Pos (17UL) Ø9PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos) ∞9PPI_CHENSET_CH17_Disabled (0UL) ±9PPI_CHENSET_CH17_Enabled (1UL) ≤9PPI_CHENSET_CH17_Set (1UL) µ9PPI_CHENSET_CH16_Pos (16UL) ∂9PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos) ∑9PPI_CHENSET_CH16_Disabled (0UL) ∏9PPI_CHENSET_CH16_Enabled (1UL) π9PPI_CHENSET_CH16_Set (1UL) º9PPI_CHENSET_CH15_Pos (15UL) Ω9PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos) æ9PPI_CHENSET_CH15_Disabled (0UL) ø9PPI_CHENSET_CH15_Enabled (1UL) ¿9PPI_CHENSET_CH15_Set (1UL) √9PPI_CHENSET_CH14_Pos (14UL) ƒ9PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos) ≈9PPI_CHENSET_CH14_Disabled (0UL) ∆9PPI_CHENSET_CH14_Enabled (1UL) «9PPI_CHENSET_CH14_Set (1UL)  9PPI_CHENSET_CH13_Pos (13UL) À9PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos) Ã9PPI_CHENSET_CH13_Disabled (0UL) Õ9PPI_CHENSET_CH13_Enabled (1UL) Œ9PPI_CHENSET_CH13_Set (1UL) —9PPI_CHENSET_CH12_Pos (12UL) “9PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos) ”9PPI_CHENSET_CH12_Disabled (0UL) ‘9PPI_CHENSET_CH12_Enabled (1UL) ’9PPI_CHENSET_CH12_Set (1UL) ÿ9PPI_CHENSET_CH11_Pos (11UL) Ÿ9PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos) ⁄9PPI_CHENSET_CH11_Disabled (0UL) €9PPI_CHENSET_CH11_Enabled (1UL) ‹9PPI_CHENSET_CH11_Set (1UL) ﬂ9PPI_CHENSET_CH10_Pos (10UL) ‡9PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos) ·9PPI_CHENSET_CH10_Disabled (0UL) ‚9PPI_CHENSET_CH10_Enabled (1UL) „9PPI_CHENSET_CH10_Set (1UL) Ê9PPI_CHENSET_CH9_Pos (9UL) Á9PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos) Ë9PPI_CHENSET_CH9_Disabled (0UL) È9PPI_CHENSET_CH9_Enabled (1UL) Í9PPI_CHENSET_CH9_Set (1UL) Ì9PPI_CHENSET_CH8_Pos (8UL) Ó9PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos) Ô9PPI_CHENSET_CH8_Disabled (0UL) 9PPI_CHENSET_CH8_Enabled (1UL) Ò9PPI_CHENSET_CH8_Set (1UL) Ù9PPI_CHENSET_CH7_Pos (7UL) ı9PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos) ˆ9PPI_CHENSET_CH7_Disabled (0UL) ˜9PPI_CHENSET_CH7_Enabled (1UL) ¯9PPI_CHENSET_CH7_Set (1UL) ˚9PPI_CHENSET_CH6_Pos (6UL) ¸9PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos) ˝9PPI_CHENSET_CH6_Disabled (0UL) ˛9PPI_CHENSET_CH6_Enabled (1UL) ˇ9PPI_CHENSET_CH6_Set (1UL) Ç:PPI_CHENSET_CH5_Pos (5UL) É:PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos) Ñ:PPI_CHENSET_CH5_Disabled (0UL) Ö:PPI_CHENSET_CH5_Enabled (1UL) Ü:PPI_CHENSET_CH5_Set (1UL) â:PPI_CHENSET_CH4_Pos (4UL) ä:PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos) ã:PPI_CHENSET_CH4_Disabled (0UL) å:PPI_CHENSET_CH4_Enabled (1UL) ç:PPI_CHENSET_CH4_Set (1UL) ê:PPI_CHENSET_CH3_Pos (3UL) ë:PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos) í:PPI_CHENSET_CH3_Disabled (0UL) ì:PPI_CHENSET_CH3_Enabled (1UL) î:PPI_CHENSET_CH3_Set (1UL) ó:PPI_CHENSET_CH2_Pos (2UL) ò:PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos) ô:PPI_CHENSET_CH2_Disabled (0UL) ö:PPI_CHENSET_CH2_Enabled (1UL) õ:PPI_CHENSET_CH2_Set (1UL) û:PPI_CHENSET_CH1_Pos (1UL) ü:PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos) †:PPI_CHENSET_CH1_Disabled (0UL) °:PPI_CHENSET_CH1_Enabled (1UL) ¢:PPI_CHENSET_CH1_Set (1UL) •:PPI_CHENSET_CH0_Pos (0UL) ¶:PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos) ß:PPI_CHENSET_CH0_Disabled (0UL) ®:PPI_CHENSET_CH0_Enabled (1UL) ©:PPI_CHENSET_CH0_Set (1UL) Ø:PPI_CHENCLR_CH31_Pos (31UL) ∞:PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos) ±:PPI_CHENCLR_CH31_Disabled (0UL) ≤:PPI_CHENCLR_CH31_Enabled (1UL) ≥:PPI_CHENCLR_CH31_Clear (1UL) ∂:PPI_CHENCLR_CH30_Pos (30UL) ∑:PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos) ∏:PPI_CHENCLR_CH30_Disabled (0UL) π:PPI_CHENCLR_CH30_Enabled (1UL) ∫:PPI_CHENCLR_CH30_Clear (1UL) Ω:PPI_CHENCLR_CH29_Pos (29UL) æ:PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos) ø:PPI_CHENCLR_CH29_Disabled (0UL) ¿:PPI_CHENCLR_CH29_Enabled (1UL) ¡:PPI_CHENCLR_CH29_Clear (1UL) ƒ:PPI_CHENCLR_CH28_Pos (28UL) ≈:PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos) ∆:PPI_CHENCLR_CH28_Disabled (0UL) «:PPI_CHENCLR_CH28_Enabled (1UL) »:PPI_CHENCLR_CH28_Clear (1UL) À:PPI_CHENCLR_CH27_Pos (27UL) Ã:PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos) Õ:PPI_CHENCLR_CH27_Disabled (0UL) Œ:PPI_CHENCLR_CH27_Enabled (1UL) œ:PPI_CHENCLR_CH27_Clear (1UL) “:PPI_CHENCLR_CH26_Pos (26UL) ”:PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos) ‘:PPI_CHENCLR_CH26_Disabled (0UL) ’:PPI_CHENCLR_CH26_Enabled (1UL) ÷:PPI_CHENCLR_CH26_Clear (1UL) Ÿ:PPI_CHENCLR_CH25_Pos (25UL) ⁄:PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos) €:PPI_CHENCLR_CH25_Disabled (0UL) ‹:PPI_CHENCLR_CH25_Enabled (1UL) ›:PPI_CHENCLR_CH25_Clear (1UL) ‡:PPI_CHENCLR_CH24_Pos (24UL) ·:PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos) ‚:PPI_CHENCLR_CH24_Disabled (0UL) „:PPI_CHENCLR_CH24_Enabled (1UL) ‰:PPI_CHENCLR_CH24_Clear (1UL) Á:PPI_CHENCLR_CH23_Pos (23UL) Ë:PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos) È:PPI_CHENCLR_CH23_Disabled (0UL) Í:PPI_CHENCLR_CH23_Enabled (1UL) Î:PPI_CHENCLR_CH23_Clear (1UL) Ó:PPI_CHENCLR_CH22_Pos (22UL) Ô:PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos) :PPI_CHENCLR_CH22_Disabled (0UL) Ò:PPI_CHENCLR_CH22_Enabled (1UL) Ú:PPI_CHENCLR_CH22_Clear (1UL) ı:PPI_CHENCLR_CH21_Pos (21UL) ˆ:PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos) ˜:PPI_CHENCLR_CH21_Disabled (0UL) ¯:PPI_CHENCLR_CH21_Enabled (1UL) ˘:PPI_CHENCLR_CH21_Clear (1UL) ¸:PPI_CHENCLR_CH20_Pos (20UL) ˝:PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos) ˛:PPI_CHENCLR_CH20_Disabled (0UL) ˇ:PPI_CHENCLR_CH20_Enabled (1UL) Ä;PPI_CHENCLR_CH20_Clear (1UL) É;PPI_CHENCLR_CH19_Pos (19UL) Ñ;PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos) Ö;PPI_CHENCLR_CH19_Disabled (0UL) Ü;PPI_CHENCLR_CH19_Enabled (1UL) á;PPI_CHENCLR_CH19_Clear (1UL) ä;PPI_CHENCLR_CH18_Pos (18UL) ã;PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos) å;PPI_CHENCLR_CH18_Disabled (0UL) ç;PPI_CHENCLR_CH18_Enabled (1UL) é;PPI_CHENCLR_CH18_Clear (1UL) ë;PPI_CHENCLR_CH17_Pos (17UL) í;PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos) ì;PPI_CHENCLR_CH17_Disabled (0UL) î;PPI_CHENCLR_CH17_Enabled (1UL) ï;PPI_CHENCLR_CH17_Clear (1UL) ò;PPI_CHENCLR_CH16_Pos (16UL) ô;PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos) ö;PPI_CHENCLR_CH16_Disabled (0UL) õ;PPI_CHENCLR_CH16_Enabled (1UL) ú;PPI_CHENCLR_CH16_Clear (1UL) ü;PPI_CHENCLR_CH15_Pos (15UL) †;PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos) °;PPI_CHENCLR_CH15_Disabled (0UL) ¢;PPI_CHENCLR_CH15_Enabled (1UL) £;PPI_CHENCLR_CH15_Clear (1UL) ¶;PPI_CHENCLR_CH14_Pos (14UL) ß;PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos) ®;PPI_CHENCLR_CH14_Disabled (0UL) ©;PPI_CHENCLR_CH14_Enabled (1UL) ™;PPI_CHENCLR_CH14_Clear (1UL) ≠;PPI_CHENCLR_CH13_Pos (13UL) Æ;PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos) Ø;PPI_CHENCLR_CH13_Disabled (0UL) ∞;PPI_CHENCLR_CH13_Enabled (1UL) ±;PPI_CHENCLR_CH13_Clear (1UL) ¥;PPI_CHENCLR_CH12_Pos (12UL) µ;PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos) ∂;PPI_CHENCLR_CH12_Disabled (0UL) ∑;PPI_CHENCLR_CH12_Enabled (1UL) ∏;PPI_CHENCLR_CH12_Clear (1UL) ª;PPI_CHENCLR_CH11_Pos (11UL) º;PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos) Ω;PPI_CHENCLR_CH11_Disabled (0UL) æ;PPI_CHENCLR_CH11_Enabled (1UL) ø;PPI_CHENCLR_CH11_Clear (1UL) ¬;PPI_CHENCLR_CH10_Pos (10UL) √;PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos) ƒ;PPI_CHENCLR_CH10_Disabled (0UL) ≈;PPI_CHENCLR_CH10_Enabled (1UL) ∆;PPI_CHENCLR_CH10_Clear (1UL) …;PPI_CHENCLR_CH9_Pos (9UL)  ;PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos) À;PPI_CHENCLR_CH9_Disabled (0UL) Ã;PPI_CHENCLR_CH9_Enabled (1UL) Õ;PPI_CHENCLR_CH9_Clear (1UL) –;PPI_CHENCLR_CH8_Pos (8UL) —;PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos) “;PPI_CHENCLR_CH8_Disabled (0UL) ”;PPI_CHENCLR_CH8_Enabled (1UL) ‘;PPI_CHENCLR_CH8_Clear (1UL) ◊;PPI_CHENCLR_CH7_Pos (7UL) ÿ;PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos) Ÿ;PPI_CHENCLR_CH7_Disabled (0UL) ⁄;PPI_CHENCLR_CH7_Enabled (1UL) €;PPI_CHENCLR_CH7_Clear (1UL) ﬁ;PPI_CHENCLR_CH6_Pos (6UL) ﬂ;PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos) ‡;PPI_CHENCLR_CH6_Disabled (0UL) ·;PPI_CHENCLR_CH6_Enabled (1UL) ‚;PPI_CHENCLR_CH6_Clear (1UL) Â;PPI_CHENCLR_CH5_Pos (5UL) Ê;PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos) Á;PPI_CHENCLR_CH5_Disabled (0UL) Ë;PPI_CHENCLR_CH5_Enabled (1UL) È;PPI_CHENCLR_CH5_Clear (1UL) Ï;PPI_CHENCLR_CH4_Pos (4UL) Ì;PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos) Ó;PPI_CHENCLR_CH4_Disabled (0UL) Ô;PPI_CHENCLR_CH4_Enabled (1UL) ;PPI_CHENCLR_CH4_Clear (1UL) Û;PPI_CHENCLR_CH3_Pos (3UL) Ù;PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos) ı;PPI_CHENCLR_CH3_Disabled (0UL) ˆ;PPI_CHENCLR_CH3_Enabled (1UL) ˜;PPI_CHENCLR_CH3_Clear (1UL) ˙;PPI_CHENCLR_CH2_Pos (2UL) ˚;PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos) ¸;PPI_CHENCLR_CH2_Disabled (0UL) ˝;PPI_CHENCLR_CH2_Enabled (1UL) ˛;PPI_CHENCLR_CH2_Clear (1UL) Å<PPI_CHENCLR_CH1_Pos (1UL) Ç<PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos) É<PPI_CHENCLR_CH1_Disabled (0UL) Ñ<PPI_CHENCLR_CH1_Enabled (1UL) Ö<PPI_CHENCLR_CH1_Clear (1UL) à<PPI_CHENCLR_CH0_Pos (0UL) â<PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos) ä<PPI_CHENCLR_CH0_Disabled (0UL) ã<PPI_CHENCLR_CH0_Enabled (1UL) å<PPI_CHENCLR_CH0_Clear (1UL) í<PPI_CH_EEP_EEP_Pos (0UL) ì<PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos) ô<PPI_CH_TEP_TEP_Pos (0UL) ö<PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos) †<PPI_CHG_CH31_Pos (31UL) °<PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos) ¢<PPI_CHG_CH31_Excluded (0UL) £<PPI_CHG_CH31_Included (1UL) ¶<PPI_CHG_CH30_Pos (30UL) ß<PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos) ®<PPI_CHG_CH30_Excluded (0UL) ©<PPI_CHG_CH30_Included (1UL) ¨<PPI_CHG_CH29_Pos (29UL) ≠<PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos) Æ<PPI_CHG_CH29_Excluded (0UL) Ø<PPI_CHG_CH29_Included (1UL) ≤<PPI_CHG_CH28_Pos (28UL) ≥<PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos) ¥<PPI_CHG_CH28_Excluded (0UL) µ<PPI_CHG_CH28_Included (1UL) ∏<PPI_CHG_CH27_Pos (27UL) π<PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos) ∫<PPI_CHG_CH27_Excluded (0UL) ª<PPI_CHG_CH27_Included (1UL) æ<PPI_CHG_CH26_Pos (26UL) ø<PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos) ¿<PPI_CHG_CH26_Excluded (0UL) ¡<PPI_CHG_CH26_Included (1UL) ƒ<PPI_CHG_CH25_Pos (25UL) ≈<PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos) ∆<PPI_CHG_CH25_Excluded (0UL) «<PPI_CHG_CH25_Included (1UL)  <PPI_CHG_CH24_Pos (24UL) À<PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos) Ã<PPI_CHG_CH24_Excluded (0UL) Õ<PPI_CHG_CH24_Included (1UL) –<PPI_CHG_CH23_Pos (23UL) —<PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos) “<PPI_CHG_CH23_Excluded (0UL) ”<PPI_CHG_CH23_Included (1UL) ÷<PPI_CHG_CH22_Pos (22UL) ◊<PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos) ÿ<PPI_CHG_CH22_Excluded (0UL) Ÿ<PPI_CHG_CH22_Included (1UL) ‹<PPI_CHG_CH21_Pos (21UL) ›<PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos) ﬁ<PPI_CHG_CH21_Excluded (0UL) ﬂ<PPI_CHG_CH21_Included (1UL) ‚<PPI_CHG_CH20_Pos (20UL) „<PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos) ‰<PPI_CHG_CH20_Excluded (0UL) Â<PPI_CHG_CH20_Included (1UL) Ë<PPI_CHG_CH19_Pos (19UL) È<PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos) Í<PPI_CHG_CH19_Excluded (0UL) Î<PPI_CHG_CH19_Included (1UL) Ó<PPI_CHG_CH18_Pos (18UL) Ô<PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos) <PPI_CHG_CH18_Excluded (0UL) Ò<PPI_CHG_CH18_Included (1UL) Ù<PPI_CHG_CH17_Pos (17UL) ı<PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos) ˆ<PPI_CHG_CH17_Excluded (0UL) ˜<PPI_CHG_CH17_Included (1UL) ˙<PPI_CHG_CH16_Pos (16UL) ˚<PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos) ¸<PPI_CHG_CH16_Excluded (0UL) ˝<PPI_CHG_CH16_Included (1UL) Ä=PPI_CHG_CH15_Pos (15UL) Å=PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos) Ç=PPI_CHG_CH15_Excluded (0UL) É=PPI_CHG_CH15_Included (1UL) Ü=PPI_CHG_CH14_Pos (14UL) á=PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos) à=PPI_CHG_CH14_Excluded (0UL) â=PPI_CHG_CH14_Included (1UL) å=PPI_CHG_CH13_Pos (13UL) ç=PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos) é=PPI_CHG_CH13_Excluded (0UL) è=PPI_CHG_CH13_Included (1UL) í=PPI_CHG_CH12_Pos (12UL) ì=PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos) î=PPI_CHG_CH12_Excluded (0UL) ï=PPI_CHG_CH12_Included (1UL) ò=PPI_CHG_CH11_Pos (11UL) ô=PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos) ö=PPI_CHG_CH11_Excluded (0UL) õ=PPI_CHG_CH11_Included (1UL) û=PPI_CHG_CH10_Pos (10UL) ü=PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos) †=PPI_CHG_CH10_Excluded (0UL) °=PPI_CHG_CH10_Included (1UL) §=PPI_CHG_CH9_Pos (9UL) •=PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos) ¶=PPI_CHG_CH9_Excluded (0UL) ß=PPI_CHG_CH9_Included (1UL) ™=PPI_CHG_CH8_Pos (8UL) ´=PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos) ¨=PPI_CHG_CH8_Excluded (0UL) ≠=PPI_CHG_CH8_Included (1UL) ∞=PPI_CHG_CH7_Pos (7UL) ±=PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos) ≤=PPI_CHG_CH7_Excluded (0UL) ≥=PPI_CHG_CH7_Included (1UL) ∂=PPI_CHG_CH6_Pos (6UL) ∑=PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos) ∏=PPI_CHG_CH6_Excluded (0UL) π=PPI_CHG_CH6_Included (1UL) º=PPI_CHG_CH5_Pos (5UL) Ω=PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos) æ=PPI_CHG_CH5_Excluded (0UL) ø=PPI_CHG_CH5_Included (1UL) ¬=PPI_CHG_CH4_Pos (4UL) √=PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos) ƒ=PPI_CHG_CH4_Excluded (0UL) ≈=PPI_CHG_CH4_Included (1UL) »=PPI_CHG_CH3_Pos (3UL) …=PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos)  =PPI_CHG_CH3_Excluded (0UL) À=PPI_CHG_CH3_Included (1UL) Œ=PPI_CHG_CH2_Pos (2UL) œ=PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos) –=PPI_CHG_CH2_Excluded (0UL) —=PPI_CHG_CH2_Included (1UL) ‘=PPI_CHG_CH1_Pos (1UL) ’=PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos) ÷=PPI_CHG_CH1_Excluded (0UL) ◊=PPI_CHG_CH1_Included (1UL) ⁄=PPI_CHG_CH0_Pos (0UL) €=PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos) ‹=PPI_CHG_CH0_Excluded (0UL) ›=PPI_CHG_CH0_Included (1UL) „=PPI_FORK_TEP_TEP_Pos (0UL) ‰=PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos) Ó=PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL) Ô=PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos) =PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL) Ò=PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL) Ù=PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL) ı=PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos) ˆ=PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL) ˜=PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL) ˙=PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL) ˚=PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos) ¸=PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL) ˝=PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL) Ä>PWM_SHORTS_SEQEND1_STOP_Pos (1UL) Å>PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos) Ç>PWM_SHORTS_SEQEND1_STOP_Disabled (0UL) É>PWM_SHORTS_SEQEND1_STOP_Enabled (1UL) Ü>PWM_SHORTS_SEQEND0_STOP_Pos (0UL) á>PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos) à>PWM_SHORTS_SEQEND0_STOP_Disabled (0UL) â>PWM_SHORTS_SEQEND0_STOP_Enabled (1UL) è>PWM_INTEN_LOOPSDONE_Pos (7UL) ê>PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos) ë>PWM_INTEN_LOOPSDONE_Disabled (0UL) í>PWM_INTEN_LOOPSDONE_Enabled (1UL) ï>PWM_INTEN_PWMPERIODEND_Pos (6UL) ñ>PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos) ó>PWM_INTEN_PWMPERIODEND_Disabled (0UL) ò>PWM_INTEN_PWMPERIODEND_Enabled (1UL) õ>PWM_INTEN_SEQEND1_Pos (5UL) ú>PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos) ù>PWM_INTEN_SEQEND1_Disabled (0UL) û>PWM_INTEN_SEQEND1_Enabled (1UL) °>PWM_INTEN_SEQEND0_Pos (4UL) ¢>PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos) £>PWM_INTEN_SEQEND0_Disabled (0UL) §>PWM_INTEN_SEQEND0_Enabled (1UL) ß>PWM_INTEN_SEQSTARTED1_Pos (3UL) ®>PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos) ©>PWM_INTEN_SEQSTARTED1_Disabled (0UL) ™>PWM_INTEN_SEQSTARTED1_Enabled (1UL) ≠>PWM_INTEN_SEQSTARTED0_Pos (2UL) Æ>PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos) Ø>PWM_INTEN_SEQSTARTED0_Disabled (0UL) ∞>PWM_INTEN_SEQSTARTED0_Enabled (1UL) ≥>PWM_INTEN_STOPPED_Pos (1UL) ¥>PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos) µ>PWM_INTEN_STOPPED_Disabled (0UL) ∂>PWM_INTEN_STOPPED_Enabled (1UL) º>PWM_INTENSET_LOOPSDONE_Pos (7UL) Ω>PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos) æ>PWM_INTENSET_LOOPSDONE_Disabled (0UL) ø>PWM_INTENSET_LOOPSDONE_Enabled (1UL) ¿>PWM_INTENSET_LOOPSDONE_Set (1UL) √>PWM_INTENSET_PWMPERIODEND_Pos (6UL) ƒ>PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos) ≈>PWM_INTENSET_PWMPERIODEND_Disabled (0UL) ∆>PWM_INTENSET_PWMPERIODEND_Enabled (1UL) «>PWM_INTENSET_PWMPERIODEND_Set (1UL)  >PWM_INTENSET_SEQEND1_Pos (5UL) À>PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos) Ã>PWM_INTENSET_SEQEND1_Disabled (0UL) Õ>PWM_INTENSET_SEQEND1_Enabled (1UL) Œ>PWM_INTENSET_SEQEND1_Set (1UL) —>PWM_INTENSET_SEQEND0_Pos (4UL) “>PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos) ”>PWM_INTENSET_SEQEND0_Disabled (0UL) ‘>PWM_INTENSET_SEQEND0_Enabled (1UL) ’>PWM_INTENSET_SEQEND0_Set (1UL) ÿ>PWM_INTENSET_SEQSTARTED1_Pos (3UL) Ÿ>PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos) ⁄>PWM_INTENSET_SEQSTARTED1_Disabled (0UL) €>PWM_INTENSET_SEQSTARTED1_Enabled (1UL) ‹>PWM_INTENSET_SEQSTARTED1_Set (1UL) ﬂ>PWM_INTENSET_SEQSTARTED0_Pos (2UL) ‡>PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos) ·>PWM_INTENSET_SEQSTARTED0_Disabled (0UL) ‚>PWM_INTENSET_SEQSTARTED0_Enabled (1UL) „>PWM_INTENSET_SEQSTARTED0_Set (1UL) Ê>PWM_INTENSET_STOPPED_Pos (1UL) Á>PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos) Ë>PWM_INTENSET_STOPPED_Disabled (0UL) È>PWM_INTENSET_STOPPED_Enabled (1UL) Í>PWM_INTENSET_STOPPED_Set (1UL) >PWM_INTENCLR_LOOPSDONE_Pos (7UL) Ò>PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos) Ú>PWM_INTENCLR_LOOPSDONE_Disabled (0UL) Û>PWM_INTENCLR_LOOPSDONE_Enabled (1UL) Ù>PWM_INTENCLR_LOOPSDONE_Clear (1UL) ˜>PWM_INTENCLR_PWMPERIODEND_Pos (6UL) ¯>PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos) ˘>PWM_INTENCLR_PWMPERIODEND_Disabled (0UL) ˙>PWM_INTENCLR_PWMPERIODEND_Enabled (1UL) ˚>PWM_INTENCLR_PWMPERIODEND_Clear (1UL) ˛>PWM_INTENCLR_SEQEND1_Pos (5UL) ˇ>PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos) Ä?PWM_INTENCLR_SEQEND1_Disabled (0UL) Å?PWM_INTENCLR_SEQEND1_Enabled (1UL) Ç?PWM_INTENCLR_SEQEND1_Clear (1UL) Ö?PWM_INTENCLR_SEQEND0_Pos (4UL) Ü?PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos) á?PWM_INTENCLR_SEQEND0_Disabled (0UL) à?PWM_INTENCLR_SEQEND0_Enabled (1UL) â?PWM_INTENCLR_SEQEND0_Clear (1UL) å?PWM_INTENCLR_SEQSTARTED1_Pos (3UL) ç?PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos) é?PWM_INTENCLR_SEQSTARTED1_Disabled (0UL) è?PWM_INTENCLR_SEQSTARTED1_Enabled (1UL) ê?PWM_INTENCLR_SEQSTARTED1_Clear (1UL) ì?PWM_INTENCLR_SEQSTARTED0_Pos (2UL) î?PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos) ï?PWM_INTENCLR_SEQSTARTED0_Disabled (0UL) ñ?PWM_INTENCLR_SEQSTARTED0_Enabled (1UL) ó?PWM_INTENCLR_SEQSTARTED0_Clear (1UL) ö?PWM_INTENCLR_STOPPED_Pos (1UL) õ?PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos) ú?PWM_INTENCLR_STOPPED_Disabled (0UL) ù?PWM_INTENCLR_STOPPED_Enabled (1UL) û?PWM_INTENCLR_STOPPED_Clear (1UL) §?PWM_ENABLE_ENABLE_Pos (0UL) •?PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos) ¶?PWM_ENABLE_ENABLE_Disabled (0UL) ß?PWM_ENABLE_ENABLE_Enabled (1UL) ≠?PWM_MODE_UPDOWN_Pos (0UL) Æ?PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos) Ø?PWM_MODE_UPDOWN_Up (0UL) ∞?PWM_MODE_UPDOWN_UpAndDown (1UL) ∂?PWM_COUNTERTOP_COUNTERTOP_Pos (0UL) ∑?PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos) Ω?PWM_PRESCALER_PRESCALER_Pos (0UL) æ?PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos) ø?PWM_PRESCALER_PRESCALER_DIV_1 (0UL) ¿?PWM_PRESCALER_PRESCALER_DIV_2 (1UL) ¡?PWM_PRESCALER_PRESCALER_DIV_4 (2UL) ¬?PWM_PRESCALER_PRESCALER_DIV_8 (3UL) √?PWM_PRESCALER_PRESCALER_DIV_16 (4UL) ƒ?PWM_PRESCALER_PRESCALER_DIV_32 (5UL) ≈?PWM_PRESCALER_PRESCALER_DIV_64 (6UL) ∆?PWM_PRESCALER_PRESCALER_DIV_128 (7UL) Ã?PWM_DECODER_MODE_Pos (8UL) Õ?PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos) Œ?PWM_DECODER_MODE_RefreshCount (0UL) œ?PWM_DECODER_MODE_NextStep (1UL) “?PWM_DECODER_LOAD_Pos (0UL) ”?PWM_DECODER_LOAD_Msk (0x7UL << PWM_DECODER_LOAD_Pos) ‘?PWM_DECODER_LOAD_Common (0UL) ’?PWM_DECODER_LOAD_Grouped (1UL) ÷?PWM_DECODER_LOAD_Individual (2UL) ◊?PWM_DECODER_LOAD_WaveForm (3UL) ›?PWM_LOOP_CNT_Pos (0UL) ﬁ?PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos) ﬂ?PWM_LOOP_CNT_Disabled (0UL) Â?PWM_SEQ_PTR_PTR_Pos (0UL) Ê?PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos) Ï?PWM_SEQ_CNT_CNT_Pos (0UL) Ì?PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos) Ó?PWM_SEQ_CNT_CNT_Disabled (0UL) Ù?PWM_SEQ_REFRESH_CNT_Pos (0UL) ı?PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos) ˆ?PWM_SEQ_REFRESH_CNT_Continuous (0UL) ¸?PWM_SEQ_ENDDELAY_CNT_Pos (0UL) ˝?PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos) É@PWM_PSEL_OUT_CONNECT_Pos (31UL) Ñ@PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos) Ö@PWM_PSEL_OUT_CONNECT_Connected (0UL) Ü@PWM_PSEL_OUT_CONNECT_Disconnected (1UL) â@PWM_PSEL_OUT_PIN_Pos (0UL) ä@PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos) î@QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL) ï@QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos) ñ@QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL) ó@QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL) ö@QDEC_SHORTS_DBLRDY_STOP_Pos (5UL) õ@QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos) ú@QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL) ù@QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL) †@QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL) °@QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos) ¢@QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL) £@QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL) ¶@QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL) ß@QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos) ®@QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL) ©@QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL) ¨@QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL) ≠@QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos) Æ@QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL) Ø@QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL) ≤@QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL) ≥@QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos) ¥@QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL) µ@QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL) ∏@QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL) π@QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos) ∫@QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL) ª@QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL) ¡@QDEC_INTENSET_STOPPED_Pos (4UL) ¬@QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos) √@QDEC_INTENSET_STOPPED_Disabled (0UL) ƒ@QDEC_INTENSET_STOPPED_Enabled (1UL) ≈@QDEC_INTENSET_STOPPED_Set (1UL) »@QDEC_INTENSET_DBLRDY_Pos (3UL) …@QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos)  @QDEC_INTENSET_DBLRDY_Disabled (0UL) À@QDEC_INTENSET_DBLRDY_Enabled (1UL) Ã@QDEC_INTENSET_DBLRDY_Set (1UL) œ@QDEC_INTENSET_ACCOF_Pos (2UL) –@QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos) —@QDEC_INTENSET_ACCOF_Disabled (0UL) “@QDEC_INTENSET_ACCOF_Enabled (1UL) ”@QDEC_INTENSET_ACCOF_Set (1UL) ÷@QDEC_INTENSET_REPORTRDY_Pos (1UL) ◊@QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos) ÿ@QDEC_INTENSET_REPORTRDY_Disabled (0UL) Ÿ@QDEC_INTENSET_REPORTRDY_Enabled (1UL) ⁄@QDEC_INTENSET_REPORTRDY_Set (1UL) ›@QDEC_INTENSET_SAMPLERDY_Pos (0UL) ﬁ@QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos) ﬂ@QDEC_INTENSET_SAMPLERDY_Disabled (0UL) ‡@QDEC_INTENSET_SAMPLERDY_Enabled (1UL) ·@QDEC_INTENSET_SAMPLERDY_Set (1UL) Á@QDEC_INTENCLR_STOPPED_Pos (4UL) Ë@QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos) È@QDEC_INTENCLR_STOPPED_Disabled (0UL) Í@QDEC_INTENCLR_STOPPED_Enabled (1UL) Î@QDEC_INTENCLR_STOPPED_Clear (1UL) Ó@QDEC_INTENCLR_DBLRDY_Pos (3UL) Ô@QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos) @QDEC_INTENCLR_DBLRDY_Disabled (0UL) Ò@QDEC_INTENCLR_DBLRDY_Enabled (1UL) Ú@QDEC_INTENCLR_DBLRDY_Clear (1UL) ı@QDEC_INTENCLR_ACCOF_Pos (2UL) ˆ@QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos) ˜@QDEC_INTENCLR_ACCOF_Disabled (0UL) ¯@QDEC_INTENCLR_ACCOF_Enabled (1UL) ˘@QDEC_INTENCLR_ACCOF_Clear (1UL) ¸@QDEC_INTENCLR_REPORTRDY_Pos (1UL) ˝@QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos) ˛@QDEC_INTENCLR_REPORTRDY_Disabled (0UL) ˇ@QDEC_INTENCLR_REPORTRDY_Enabled (1UL) ÄAQDEC_INTENCLR_REPORTRDY_Clear (1UL) ÉAQDEC_INTENCLR_SAMPLERDY_Pos (0UL) ÑAQDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos) ÖAQDEC_INTENCLR_SAMPLERDY_Disabled (0UL) ÜAQDEC_INTENCLR_SAMPLERDY_Enabled (1UL) áAQDEC_INTENCLR_SAMPLERDY_Clear (1UL) çAQDEC_ENABLE_ENABLE_Pos (0UL) éAQDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos) èAQDEC_ENABLE_ENABLE_Disabled (0UL) êAQDEC_ENABLE_ENABLE_Enabled (1UL) ñAQDEC_LEDPOL_LEDPOL_Pos (0UL) óAQDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos) òAQDEC_LEDPOL_LEDPOL_ActiveLow (0UL) ôAQDEC_LEDPOL_LEDPOL_ActiveHigh (1UL) üAQDEC_SAMPLEPER_SAMPLEPER_Pos (0UL) †AQDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos) °AQDEC_SAMPLEPER_SAMPLEPER_128us (0UL) ¢AQDEC_SAMPLEPER_SAMPLEPER_256us (1UL) £AQDEC_SAMPLEPER_SAMPLEPER_512us (2UL) §AQDEC_SAMPLEPER_SAMPLEPER_1024us (3UL) •AQDEC_SAMPLEPER_SAMPLEPER_2048us (4UL) ¶AQDEC_SAMPLEPER_SAMPLEPER_4096us (5UL) ßAQDEC_SAMPLEPER_SAMPLEPER_8192us (6UL) ®AQDEC_SAMPLEPER_SAMPLEPER_16384us (7UL) ©AQDEC_SAMPLEPER_SAMPLEPER_32ms (8UL) ™AQDEC_SAMPLEPER_SAMPLEPER_65ms (9UL) ´AQDEC_SAMPLEPER_SAMPLEPER_131ms (10UL) ±AQDEC_SAMPLE_SAMPLE_Pos (0UL) ≤AQDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos) ∏AQDEC_REPORTPER_REPORTPER_Pos (0UL) πAQDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos) ∫AQDEC_REPORTPER_REPORTPER_10Smpl (0UL) ªAQDEC_REPORTPER_REPORTPER_40Smpl (1UL) ºAQDEC_REPORTPER_REPORTPER_80Smpl (2UL) ΩAQDEC_REPORTPER_REPORTPER_120Smpl (3UL) æAQDEC_REPORTPER_REPORTPER_160Smpl (4UL) øAQDEC_REPORTPER_REPORTPER_200Smpl (5UL) ¿AQDEC_REPORTPER_REPORTPER_240Smpl (6UL) ¡AQDEC_REPORTPER_REPORTPER_280Smpl (7UL) ¬AQDEC_REPORTPER_REPORTPER_1Smpl (8UL) »AQDEC_ACC_ACC_Pos (0UL) …AQDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos) œAQDEC_ACCREAD_ACCREAD_Pos (0UL) –AQDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos) ÷AQDEC_PSEL_LED_CONNECT_Pos (31UL) ◊AQDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos) ÿAQDEC_PSEL_LED_CONNECT_Connected (0UL) ŸAQDEC_PSEL_LED_CONNECT_Disconnected (1UL) ‹AQDEC_PSEL_LED_PIN_Pos (0UL) ›AQDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos) „AQDEC_PSEL_A_CONNECT_Pos (31UL) ‰AQDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos) ÂAQDEC_PSEL_A_CONNECT_Connected (0UL) ÊAQDEC_PSEL_A_CONNECT_Disconnected (1UL) ÈAQDEC_PSEL_A_PIN_Pos (0UL) ÍAQDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos) AQDEC_PSEL_B_CONNECT_Pos (31UL) ÒAQDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos) ÚAQDEC_PSEL_B_CONNECT_Connected (0UL) ÛAQDEC_PSEL_B_CONNECT_Disconnected (1UL) ˆAQDEC_PSEL_B_PIN_Pos (0UL) ˜AQDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos) ˝AQDEC_DBFEN_DBFEN_Pos (0UL) ˛AQDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos) ˇAQDEC_DBFEN_DBFEN_Disabled (0UL) ÄBQDEC_DBFEN_DBFEN_Enabled (1UL) ÜBQDEC_LEDPRE_LEDPRE_Pos (0UL) áBQDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos) çBQDEC_ACCDBL_ACCDBL_Pos (0UL) éBQDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos) îBQDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL) ïBQDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos) üBRADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL) †BRADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos) °BRADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL) ¢BRADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL) •BRADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL) ¶BRADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos) ßBRADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL) ®BRADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL) ´BRADIO_SHORTS_END_START_Pos (5UL) ¨BRADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos) ≠BRADIO_SHORTS_END_START_Disabled (0UL) ÆBRADIO_SHORTS_END_START_Enabled (1UL) ±BRADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL) ≤BRADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos) ≥BRADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL) ¥BRADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL) ∑BRADIO_SHORTS_DISABLED_RXEN_Pos (3UL) ∏BRADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos) πBRADIO_SHORTS_DISABLED_RXEN_Disabled (0UL) ∫BRADIO_SHORTS_DISABLED_RXEN_Enabled (1UL) ΩBRADIO_SHORTS_DISABLED_TXEN_Pos (2UL) æBRADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos) øBRADIO_SHORTS_DISABLED_TXEN_Disabled (0UL) ¿BRADIO_SHORTS_DISABLED_TXEN_Enabled (1UL) √BRADIO_SHORTS_END_DISABLE_Pos (1UL) ƒBRADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos) ≈BRADIO_SHORTS_END_DISABLE_Disabled (0UL) ∆BRADIO_SHORTS_END_DISABLE_Enabled (1UL) …BRADIO_SHORTS_READY_START_Pos (0UL)  BRADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos) ÀBRADIO_SHORTS_READY_START_Disabled (0UL) ÃBRADIO_SHORTS_READY_START_Enabled (1UL) “BRADIO_INTENSET_CRCERROR_Pos (13UL) ”BRADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos) ‘BRADIO_INTENSET_CRCERROR_Disabled (0UL) ’BRADIO_INTENSET_CRCERROR_Enabled (1UL) ÷BRADIO_INTENSET_CRCERROR_Set (1UL) ŸBRADIO_INTENSET_CRCOK_Pos (12UL) ⁄BRADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos) €BRADIO_INTENSET_CRCOK_Disabled (0UL) ‹BRADIO_INTENSET_CRCOK_Enabled (1UL) ›BRADIO_INTENSET_CRCOK_Set (1UL) ‡BRADIO_INTENSET_BCMATCH_Pos (10UL) ·BRADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos) ‚BRADIO_INTENSET_BCMATCH_Disabled (0UL) „BRADIO_INTENSET_BCMATCH_Enabled (1UL) ‰BRADIO_INTENSET_BCMATCH_Set (1UL) ÁBRADIO_INTENSET_RSSIEND_Pos (7UL) ËBRADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos) ÈBRADIO_INTENSET_RSSIEND_Disabled (0UL) ÍBRADIO_INTENSET_RSSIEND_Enabled (1UL) ÎBRADIO_INTENSET_RSSIEND_Set (1UL) ÓBRADIO_INTENSET_DEVMISS_Pos (6UL) ÔBRADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos) BRADIO_INTENSET_DEVMISS_Disabled (0UL) ÒBRADIO_INTENSET_DEVMISS_Enabled (1UL) ÚBRADIO_INTENSET_DEVMISS_Set (1UL) ıBRADIO_INTENSET_DEVMATCH_Pos (5UL) ˆBRADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos) ˜BRADIO_INTENSET_DEVMATCH_Disabled (0UL) ¯BRADIO_INTENSET_DEVMATCH_Enabled (1UL) ˘BRADIO_INTENSET_DEVMATCH_Set (1UL) ¸BRADIO_INTENSET_DISABLED_Pos (4UL) ˝BRADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos) ˛BRADIO_INTENSET_DISABLED_Disabled (0UL) ˇBRADIO_INTENSET_DISABLED_Enabled (1UL) ÄCRADIO_INTENSET_DISABLED_Set (1UL) ÉCRADIO_INTENSET_END_Pos (3UL) ÑCRADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos) ÖCRADIO_INTENSET_END_Disabled (0UL) ÜCRADIO_INTENSET_END_Enabled (1UL) áCRADIO_INTENSET_END_Set (1UL) äCRADIO_INTENSET_PAYLOAD_Pos (2UL) ãCRADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos) åCRADIO_INTENSET_PAYLOAD_Disabled (0UL) çCRADIO_INTENSET_PAYLOAD_Enabled (1UL) éCRADIO_INTENSET_PAYLOAD_Set (1UL) ëCRADIO_INTENSET_ADDRESS_Pos (1UL) íCRADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos) ìCRADIO_INTENSET_ADDRESS_Disabled (0UL) îCRADIO_INTENSET_ADDRESS_Enabled (1UL) ïCRADIO_INTENSET_ADDRESS_Set (1UL) òCRADIO_INTENSET_READY_Pos (0UL) ôCRADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos) öCRADIO_INTENSET_READY_Disabled (0UL) õCRADIO_INTENSET_READY_Enabled (1UL) úCRADIO_INTENSET_READY_Set (1UL) ¢CRADIO_INTENCLR_CRCERROR_Pos (13UL) £CRADIO_INTENCLR_CRCERROR_Msk (0x1UL << RADIO_INTENCLR_CRCERROR_Pos) §CRADIO_INTENCLR_CRCERROR_Disabled (0UL) •CRADIO_INTENCLR_CRCERROR_Enabled (1UL) ¶CRADIO_INTENCLR_CRCERROR_Clear (1UL) ©CRADIO_INTENCLR_CRCOK_Pos (12UL) ™CRADIO_INTENCLR_CRCOK_Msk (0x1UL << RADIO_INTENCLR_CRCOK_Pos) ´CRADIO_INTENCLR_CRCOK_Disabled (0UL) ¨CRADIO_INTENCLR_CRCOK_Enabled (1UL) ≠CRADIO_INTENCLR_CRCOK_Clear (1UL) ∞CRADIO_INTENCLR_BCMATCH_Pos (10UL) ±CRADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos) ≤CRADIO_INTENCLR_BCMATCH_Disabled (0UL) ≥CRADIO_INTENCLR_BCMATCH_Enabled (1UL) ¥CRADIO_INTENCLR_BCMATCH_Clear (1UL) ∑CRADIO_INTENCLR_RSSIEND_Pos (7UL) ∏CRADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos) πCRADIO_INTENCLR_RSSIEND_Disabled (0UL) ∫CRADIO_INTENCLR_RSSIEND_Enabled (1UL) ªCRADIO_INTENCLR_RSSIEND_Clear (1UL) æCRADIO_INTENCLR_DEVMISS_Pos (6UL) øCRADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos) ¿CRADIO_INTENCLR_DEVMISS_Disabled (0UL) ¡CRADIO_INTENCLR_DEVMISS_Enabled (1UL) ¬CRADIO_INTENCLR_DEVMISS_Clear (1UL) ≈CRADIO_INTENCLR_DEVMATCH_Pos (5UL) ∆CRADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos) «CRADIO_INTENCLR_DEVMATCH_Disabled (0UL) »CRADIO_INTENCLR_DEVMATCH_Enabled (1UL) …CRADIO_INTENCLR_DEVMATCH_Clear (1UL) ÃCRADIO_INTENCLR_DISABLED_Pos (4UL) ÕCRADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos) ŒCRADIO_INTENCLR_DISABLED_Disabled (0UL) œCRADIO_INTENCLR_DISABLED_Enabled (1UL) –CRADIO_INTENCLR_DISABLED_Clear (1UL) ”CRADIO_INTENCLR_END_Pos (3UL) ‘CRADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos) ’CRADIO_INTENCLR_END_Disabled (0UL) ÷CRADIO_INTENCLR_END_Enabled (1UL) ◊CRADIO_INTENCLR_END_Clear (1UL) ⁄CRADIO_INTENCLR_PAYLOAD_Pos (2UL) €CRADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos) ‹CRADIO_INTENCLR_PAYLOAD_Disabled (0UL) ›CRADIO_INTENCLR_PAYLOAD_Enabled (1UL) ﬁCRADIO_INTENCLR_PAYLOAD_Clear (1UL) ·CRADIO_INTENCLR_ADDRESS_Pos (1UL) ‚CRADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos) „CRADIO_INTENCLR_ADDRESS_Disabled (0UL) ‰CRADIO_INTENCLR_ADDRESS_Enabled (1UL) ÂCRADIO_INTENCLR_ADDRESS_Clear (1UL) ËCRADIO_INTENCLR_READY_Pos (0UL) ÈCRADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos) ÍCRADIO_INTENCLR_READY_Disabled (0UL) ÎCRADIO_INTENCLR_READY_Enabled (1UL) ÏCRADIO_INTENCLR_READY_Clear (1UL) ÚCRADIO_CRCSTATUS_CRCSTATUS_Pos (0UL) ÛCRADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos) ÙCRADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL) ıCRADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL) ˚CRADIO_RXMATCH_RXMATCH_Pos (0UL) ¸CRADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos) ÇDRADIO_RXCRC_RXCRC_Pos (0UL) ÉDRADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos) âDRADIO_DAI_DAI_Pos (0UL) äDRADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos) êDRADIO_PACKETPTR_PACKETPTR_Pos (0UL) ëDRADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL << RADIO_PACKETPTR_PACKETPTR_Pos) óDRADIO_FREQUENCY_MAP_Pos (8UL) òDRADIO_FREQUENCY_MAP_Msk (0x1UL << RADIO_FREQUENCY_MAP_Pos) ôDRADIO_FREQUENCY_MAP_Default (0UL) öDRADIO_FREQUENCY_MAP_Low (1UL) ùDRADIO_FREQUENCY_FREQUENCY_Pos (0UL) ûDRADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos) §DRADIO_TXPOWER_TXPOWER_Pos (0UL) •DRADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos) ¶DRADIO_TXPOWER_TXPOWER_0dBm (0x00UL) ßDRADIO_TXPOWER_TXPOWER_Pos3dBm (0x03UL) ®DRADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL) ©DRADIO_TXPOWER_TXPOWER_Neg30dBm (0xD8UL) ™DRADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL) ´DRADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL) ¨DRADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL) ≠DRADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL) ÆDRADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL) ØDRADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL) µDRADIO_MODE_MODE_Pos (0UL) ∂DRADIO_MODE_MODE_Msk (0xFUL << RADIO_MODE_MODE_Pos) ∑DRADIO_MODE_MODE_Nrf_1Mbit (0UL) ∏DRADIO_MODE_MODE_Nrf_2Mbit (1UL) πDRADIO_MODE_MODE_Nrf_250Kbit (2UL) ∫DRADIO_MODE_MODE_Ble_1Mbit (3UL) ¿DRADIO_PCNF0_PLEN_Pos (24UL) ¡DRADIO_PCNF0_PLEN_Msk (0x1UL << RADIO_PCNF0_PLEN_Pos) ¬DRADIO_PCNF0_PLEN_8bit (0UL) √DRADIO_PCNF0_PLEN_16bit (1UL) ∆DRADIO_PCNF0_S1INCL_Pos (20UL) «DRADIO_PCNF0_S1INCL_Msk (0x1UL << RADIO_PCNF0_S1INCL_Pos) »DRADIO_PCNF0_S1INCL_Automatic (0UL) …DRADIO_PCNF0_S1INCL_Include (1UL) ÃDRADIO_PCNF0_S1LEN_Pos (16UL) ÕDRADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos) –DRADIO_PCNF0_S0LEN_Pos (8UL) —DRADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos) ‘DRADIO_PCNF0_LFLEN_Pos (0UL) ’DRADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos) €DRADIO_PCNF1_WHITEEN_Pos (25UL) ‹DRADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos) ›DRADIO_PCNF1_WHITEEN_Disabled (0UL) ﬁDRADIO_PCNF1_WHITEEN_Enabled (1UL) ·DRADIO_PCNF1_ENDIAN_Pos (24UL) ‚DRADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos) „DRADIO_PCNF1_ENDIAN_Little (0UL) ‰DRADIO_PCNF1_ENDIAN_Big (1UL) ÁDRADIO_PCNF1_BALEN_Pos (16UL) ËDRADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos) ÎDRADIO_PCNF1_STATLEN_Pos (8UL) ÏDRADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos) ÔDRADIO_PCNF1_MAXLEN_Pos (0UL) DRADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos) ˆDRADIO_BASE0_BASE0_Pos (0UL) ˜DRADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL << RADIO_BASE0_BASE0_Pos) ˝DRADIO_BASE1_BASE1_Pos (0UL) ˛DRADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL << RADIO_BASE1_BASE1_Pos) ÑERADIO_PREFIX0_AP3_Pos (24UL) ÖERADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos) àERADIO_PREFIX0_AP2_Pos (16UL) âERADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos) åERADIO_PREFIX0_AP1_Pos (8UL) çERADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos) êERADIO_PREFIX0_AP0_Pos (0UL) ëERADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos) óERADIO_PREFIX1_AP7_Pos (24UL) òERADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos) õERADIO_PREFIX1_AP6_Pos (16UL) úERADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos) üERADIO_PREFIX1_AP5_Pos (8UL) †ERADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos) £ERADIO_PREFIX1_AP4_Pos (0UL) §ERADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos) ™ERADIO_TXADDRESS_TXADDRESS_Pos (0UL) ´ERADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos) ±ERADIO_RXADDRESSES_ADDR7_Pos (7UL) ≤ERADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos) ≥ERADIO_RXADDRESSES_ADDR7_Disabled (0UL) ¥ERADIO_RXADDRESSES_ADDR7_Enabled (1UL) ∑ERADIO_RXADDRESSES_ADDR6_Pos (6UL) ∏ERADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos) πERADIO_RXADDRESSES_ADDR6_Disabled (0UL) ∫ERADIO_RXADDRESSES_ADDR6_Enabled (1UL) ΩERADIO_RXADDRESSES_ADDR5_Pos (5UL) æERADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos) øERADIO_RXADDRESSES_ADDR5_Disabled (0UL) ¿ERADIO_RXADDRESSES_ADDR5_Enabled (1UL) √ERADIO_RXADDRESSES_ADDR4_Pos (4UL) ƒERADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos) ≈ERADIO_RXADDRESSES_ADDR4_Disabled (0UL) ∆ERADIO_RXADDRESSES_ADDR4_Enabled (1UL) …ERADIO_RXADDRESSES_ADDR3_Pos (3UL)  ERADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos) ÀERADIO_RXADDRESSES_ADDR3_Disabled (0UL) ÃERADIO_RXADDRESSES_ADDR3_Enabled (1UL) œERADIO_RXADDRESSES_ADDR2_Pos (2UL) –ERADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos) —ERADIO_RXADDRESSES_ADDR2_Disabled (0UL) “ERADIO_RXADDRESSES_ADDR2_Enabled (1UL) ’ERADIO_RXADDRESSES_ADDR1_Pos (1UL) ÷ERADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos) ◊ERADIO_RXADDRESSES_ADDR1_Disabled (0UL) ÿERADIO_RXADDRESSES_ADDR1_Enabled (1UL) €ERADIO_RXADDRESSES_ADDR0_Pos (0UL) ‹ERADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos) ›ERADIO_RXADDRESSES_ADDR0_Disabled (0UL) ﬁERADIO_RXADDRESSES_ADDR0_Enabled (1UL) ‰ERADIO_CRCCNF_SKIPADDR_Pos (8UL) ÂERADIO_CRCCNF_SKIPADDR_Msk (0x1UL << RADIO_CRCCNF_SKIPADDR_Pos) ÊERADIO_CRCCNF_SKIPADDR_Include (0UL) ÁERADIO_CRCCNF_SKIPADDR_Skip (1UL) ÍERADIO_CRCCNF_LEN_Pos (0UL) ÎERADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos) ÏERADIO_CRCCNF_LEN_Disabled (0UL) ÌERADIO_CRCCNF_LEN_One (1UL) ÓERADIO_CRCCNF_LEN_Two (2UL) ÔERADIO_CRCCNF_LEN_Three (3UL) ıERADIO_CRCPOLY_CRCPOLY_Pos (0UL) ˆERADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos) ¸ERADIO_CRCINIT_CRCINIT_Pos (0UL) ˝ERADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos) ÉFRADIO_TIFS_TIFS_Pos (0UL) ÑFRADIO_TIFS_TIFS_Msk (0xFFUL << RADIO_TIFS_TIFS_Pos) äFRADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL) ãFRADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos) ëFRADIO_STATE_STATE_Pos (0UL) íFRADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos) ìFRADIO_STATE_STATE_Disabled (0UL) îFRADIO_STATE_STATE_RxRu (1UL) ïFRADIO_STATE_STATE_RxIdle (2UL) ñFRADIO_STATE_STATE_Rx (3UL) óFRADIO_STATE_STATE_RxDisable (4UL) òFRADIO_STATE_STATE_TxRu (9UL) ôFRADIO_STATE_STATE_TxIdle (10UL) öFRADIO_STATE_STATE_Tx (11UL) õFRADIO_STATE_STATE_TxDisable (12UL) °FRADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL) ¢FRADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos) ®FRADIO_BCC_BCC_Pos (0UL) ©FRADIO_BCC_BCC_Msk (0xFFFFFFFFUL << RADIO_BCC_BCC_Pos) ØFRADIO_DAB_DAB_Pos (0UL) ∞FRADIO_DAB_DAB_Msk (0xFFFFFFFFUL << RADIO_DAB_DAB_Pos) ∂FRADIO_DAP_DAP_Pos (0UL) ∑FRADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos) ΩFRADIO_DACNF_TXADD7_Pos (15UL) æFRADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos) ¡FRADIO_DACNF_TXADD6_Pos (14UL) ¬FRADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos) ≈FRADIO_DACNF_TXADD5_Pos (13UL) ∆FRADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos) …FRADIO_DACNF_TXADD4_Pos (12UL)  FRADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos) ÕFRADIO_DACNF_TXADD3_Pos (11UL) ŒFRADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos) —FRADIO_DACNF_TXADD2_Pos (10UL) “FRADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos) ’FRADIO_DACNF_TXADD1_Pos (9UL) ÷FRADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos) ŸFRADIO_DACNF_TXADD0_Pos (8UL) ⁄FRADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos) ›FRADIO_DACNF_ENA7_Pos (7UL) ﬁFRADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos) ﬂFRADIO_DACNF_ENA7_Disabled (0UL) ‡FRADIO_DACNF_ENA7_Enabled (1UL) „FRADIO_DACNF_ENA6_Pos (6UL) ‰FRADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos) ÂFRADIO_DACNF_ENA6_Disabled (0UL) ÊFRADIO_DACNF_ENA6_Enabled (1UL) ÈFRADIO_DACNF_ENA5_Pos (5UL) ÍFRADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos) ÎFRADIO_DACNF_ENA5_Disabled (0UL) ÏFRADIO_DACNF_ENA5_Enabled (1UL) ÔFRADIO_DACNF_ENA4_Pos (4UL) FRADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos) ÒFRADIO_DACNF_ENA4_Disabled (0UL) ÚFRADIO_DACNF_ENA4_Enabled (1UL) ıFRADIO_DACNF_ENA3_Pos (3UL) ˆFRADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos) ˜FRADIO_DACNF_ENA3_Disabled (0UL) ¯FRADIO_DACNF_ENA3_Enabled (1UL) ˚FRADIO_DACNF_ENA2_Pos (2UL) ¸FRADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos) ˝FRADIO_DACNF_ENA2_Disabled (0UL) ˛FRADIO_DACNF_ENA2_Enabled (1UL) ÅGRADIO_DACNF_ENA1_Pos (1UL) ÇGRADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos) ÉGRADIO_DACNF_ENA1_Disabled (0UL) ÑGRADIO_DACNF_ENA1_Enabled (1UL) áGRADIO_DACNF_ENA0_Pos (0UL) àGRADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos) âGRADIO_DACNF_ENA0_Disabled (0UL) äGRADIO_DACNF_ENA0_Enabled (1UL) êGRADIO_MODECNF0_DTX_Pos (8UL) ëGRADIO_MODECNF0_DTX_Msk (0x3UL << RADIO_MODECNF0_DTX_Pos) íGRADIO_MODECNF0_DTX_B1 (0UL) ìGRADIO_MODECNF0_DTX_B0 (1UL) îGRADIO_MODECNF0_DTX_Center (2UL) óGRADIO_MODECNF0_RU_Pos (0UL) òGRADIO_MODECNF0_RU_Msk (0x1UL << RADIO_MODECNF0_RU_Pos) ôGRADIO_MODECNF0_RU_Default (0UL) öGRADIO_MODECNF0_RU_Fast (1UL) †GRADIO_POWER_POWER_Pos (0UL) °GRADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos) ¢GRADIO_POWER_POWER_Disabled (0UL) £GRADIO_POWER_POWER_Enabled (1UL) ≠GRNG_SHORTS_VALRDY_STOP_Pos (0UL) ÆGRNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos) ØGRNG_SHORTS_VALRDY_STOP_Disabled (0UL) ∞GRNG_SHORTS_VALRDY_STOP_Enabled (1UL) ∂GRNG_INTENSET_VALRDY_Pos (0UL) ∑GRNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos) ∏GRNG_INTENSET_VALRDY_Disabled (0UL) πGRNG_INTENSET_VALRDY_Enabled (1UL) ∫GRNG_INTENSET_VALRDY_Set (1UL) ¿GRNG_INTENCLR_VALRDY_Pos (0UL) ¡GRNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos) ¬GRNG_INTENCLR_VALRDY_Disabled (0UL) √GRNG_INTENCLR_VALRDY_Enabled (1UL) ƒGRNG_INTENCLR_VALRDY_Clear (1UL)  GRNG_CONFIG_DERCEN_Pos (0UL) ÀGRNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos) ÃGRNG_CONFIG_DERCEN_Disabled (0UL) ÕGRNG_CONFIG_DERCEN_Enabled (1UL) ”GRNG_VALUE_VALUE_Pos (0UL) ‘GRNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos) ﬁGRTC_INTENSET_COMPARE3_Pos (19UL) ﬂGRTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos) ‡GRTC_INTENSET_COMPARE3_Disabled (0UL) ·GRTC_INTENSET_COMPARE3_Enabled (1UL) ‚GRTC_INTENSET_COMPARE3_Set (1UL) ÂGRTC_INTENSET_COMPARE2_Pos (18UL) ÊGRTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos) ÁGRTC_INTENSET_COMPARE2_Disabled (0UL) ËGRTC_INTENSET_COMPARE2_Enabled (1UL) ÈGRTC_INTENSET_COMPARE2_Set (1UL) ÏGRTC_INTENSET_COMPARE1_Pos (17UL) ÌGRTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos) ÓGRTC_INTENSET_COMPARE1_Disabled (0UL) ÔGRTC_INTENSET_COMPARE1_Enabled (1UL) GRTC_INTENSET_COMPARE1_Set (1UL) ÛGRTC_INTENSET_COMPARE0_Pos (16UL) ÙGRTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos) ıGRTC_INTENSET_COMPARE0_Disabled (0UL) ˆGRTC_INTENSET_COMPARE0_Enabled (1UL) ˜GRTC_INTENSET_COMPARE0_Set (1UL) ˙GRTC_INTENSET_OVRFLW_Pos (1UL) ˚GRTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos) ¸GRTC_INTENSET_OVRFLW_Disabled (0UL) ˝GRTC_INTENSET_OVRFLW_Enabled (1UL) ˛GRTC_INTENSET_OVRFLW_Set (1UL) ÅHRTC_INTENSET_TICK_Pos (0UL) ÇHRTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos) ÉHRTC_INTENSET_TICK_Disabled (0UL) ÑHRTC_INTENSET_TICK_Enabled (1UL) ÖHRTC_INTENSET_TICK_Set (1UL) ãHRTC_INTENCLR_COMPARE3_Pos (19UL) åHRTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos) çHRTC_INTENCLR_COMPARE3_Disabled (0UL) éHRTC_INTENCLR_COMPARE3_Enabled (1UL) èHRTC_INTENCLR_COMPARE3_Clear (1UL) íHRTC_INTENCLR_COMPARE2_Pos (18UL) ìHRTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos) îHRTC_INTENCLR_COMPARE2_Disabled (0UL) ïHRTC_INTENCLR_COMPARE2_Enabled (1UL) ñHRTC_INTENCLR_COMPARE2_Clear (1UL) ôHRTC_INTENCLR_COMPARE1_Pos (17UL) öHRTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos) õHRTC_INTENCLR_COMPARE1_Disabled (0UL) úHRTC_INTENCLR_COMPARE1_Enabled (1UL) ùHRTC_INTENCLR_COMPARE1_Clear (1UL) †HRTC_INTENCLR_COMPARE0_Pos (16UL) °HRTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos) ¢HRTC_INTENCLR_COMPARE0_Disabled (0UL) £HRTC_INTENCLR_COMPARE0_Enabled (1UL) §HRTC_INTENCLR_COMPARE0_Clear (1UL) ßHRTC_INTENCLR_OVRFLW_Pos (1UL) ®HRTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos) ©HRTC_INTENCLR_OVRFLW_Disabled (0UL) ™HRTC_INTENCLR_OVRFLW_Enabled (1UL) ´HRTC_INTENCLR_OVRFLW_Clear (1UL) ÆHRTC_INTENCLR_TICK_Pos (0UL) ØHRTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos) ∞HRTC_INTENCLR_TICK_Disabled (0UL) ±HRTC_INTENCLR_TICK_Enabled (1UL) ≤HRTC_INTENCLR_TICK_Clear (1UL) ∏HRTC_EVTEN_COMPARE3_Pos (19UL) πHRTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos) ∫HRTC_EVTEN_COMPARE3_Disabled (0UL) ªHRTC_EVTEN_COMPARE3_Enabled (1UL) æHRTC_EVTEN_COMPARE2_Pos (18UL) øHRTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos) ¿HRTC_EVTEN_COMPARE2_Disabled (0UL) ¡HRTC_EVTEN_COMPARE2_Enabled (1UL) ƒHRTC_EVTEN_COMPARE1_Pos (17UL) ≈HRTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos) ∆HRTC_EVTEN_COMPARE1_Disabled (0UL) «HRTC_EVTEN_COMPARE1_Enabled (1UL)  HRTC_EVTEN_COMPARE0_Pos (16UL) ÀHRTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos) ÃHRTC_EVTEN_COMPARE0_Disabled (0UL) ÕHRTC_EVTEN_COMPARE0_Enabled (1UL) –HRTC_EVTEN_OVRFLW_Pos (1UL) —HRTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos) “HRTC_EVTEN_OVRFLW_Disabled (0UL) ”HRTC_EVTEN_OVRFLW_Enabled (1UL) ÷HRTC_EVTEN_TICK_Pos (0UL) ◊HRTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos) ÿHRTC_EVTEN_TICK_Disabled (0UL) ŸHRTC_EVTEN_TICK_Enabled (1UL) ﬂHRTC_EVTENSET_COMPARE3_Pos (19UL) ‡HRTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos) ·HRTC_EVTENSET_COMPARE3_Disabled (0UL) ‚HRTC_EVTENSET_COMPARE3_Enabled (1UL) „HRTC_EVTENSET_COMPARE3_Set (1UL) ÊHRTC_EVTENSET_COMPARE2_Pos (18UL) ÁHRTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos) ËHRTC_EVTENSET_COMPARE2_Disabled (0UL) ÈHRTC_EVTENSET_COMPARE2_Enabled (1UL) ÍHRTC_EVTENSET_COMPARE2_Set (1UL) ÌHRTC_EVTENSET_COMPARE1_Pos (17UL) ÓHRTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos) ÔHRTC_EVTENSET_COMPARE1_Disabled (0UL) HRTC_EVTENSET_COMPARE1_Enabled (1UL) ÒHRTC_EVTENSET_COMPARE1_Set (1UL) ÙHRTC_EVTENSET_COMPARE0_Pos (16UL) ıHRTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos) ˆHRTC_EVTENSET_COMPARE0_Disabled (0UL) ˜HRTC_EVTENSET_COMPARE0_Enabled (1UL) ¯HRTC_EVTENSET_COMPARE0_Set (1UL) ˚HRTC_EVTENSET_OVRFLW_Pos (1UL) ¸HRTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos) ˝HRTC_EVTENSET_OVRFLW_Disabled (0UL) ˛HRTC_EVTENSET_OVRFLW_Enabled (1UL) ˇHRTC_EVTENSET_OVRFLW_Set (1UL) ÇIRTC_EVTENSET_TICK_Pos (0UL) ÉIRTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos) ÑIRTC_EVTENSET_TICK_Disabled (0UL) ÖIRTC_EVTENSET_TICK_Enabled (1UL) ÜIRTC_EVTENSET_TICK_Set (1UL) åIRTC_EVTENCLR_COMPARE3_Pos (19UL) çIRTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos) éIRTC_EVTENCLR_COMPARE3_Disabled (0UL) èIRTC_EVTENCLR_COMPARE3_Enabled (1UL) êIRTC_EVTENCLR_COMPARE3_Clear (1UL) ìIRTC_EVTENCLR_COMPARE2_Pos (18UL) îIRTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos) ïIRTC_EVTENCLR_COMPARE2_Disabled (0UL) ñIRTC_EVTENCLR_COMPARE2_Enabled (1UL) óIRTC_EVTENCLR_COMPARE2_Clear (1UL) öIRTC_EVTENCLR_COMPARE1_Pos (17UL) õIRTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos) úIRTC_EVTENCLR_COMPARE1_Disabled (0UL) ùIRTC_EVTENCLR_COMPARE1_Enabled (1UL) ûIRTC_EVTENCLR_COMPARE1_Clear (1UL) °IRTC_EVTENCLR_COMPARE0_Pos (16UL) ¢IRTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos) £IRTC_EVTENCLR_COMPARE0_Disabled (0UL) §IRTC_EVTENCLR_COMPARE0_Enabled (1UL) •IRTC_EVTENCLR_COMPARE0_Clear (1UL) ®IRTC_EVTENCLR_OVRFLW_Pos (1UL) ©IRTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos) ™IRTC_EVTENCLR_OVRFLW_Disabled (0UL) ´IRTC_EVTENCLR_OVRFLW_Enabled (1UL) ¨IRTC_EVTENCLR_OVRFLW_Clear (1UL) ØIRTC_EVTENCLR_TICK_Pos (0UL) ∞IRTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos) ±IRTC_EVTENCLR_TICK_Disabled (0UL) ≤IRTC_EVTENCLR_TICK_Enabled (1UL) ≥IRTC_EVTENCLR_TICK_Clear (1UL) πIRTC_COUNTER_COUNTER_Pos (0UL) ∫IRTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos) ¿IRTC_PRESCALER_PRESCALER_Pos (0UL) ¡IRTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos) «IRTC_CC_COMPARE_Pos (0UL) »IRTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos) “ISAADC_INTEN_CH7LIMITL_Pos (21UL) ”ISAADC_INTEN_CH7LIMITL_Msk (0x1UL << SAADC_INTEN_CH7LIMITL_Pos) ‘ISAADC_INTEN_CH7LIMITL_Disabled (0UL) ’ISAADC_INTEN_CH7LIMITL_Enabled (1UL) ÿISAADC_INTEN_CH7LIMITH_Pos (20UL) ŸISAADC_INTEN_CH7LIMITH_Msk (0x1UL << SAADC_INTEN_CH7LIMITH_Pos) ⁄ISAADC_INTEN_CH7LIMITH_Disabled (0UL) €ISAADC_INTEN_CH7LIMITH_Enabled (1UL) ﬁISAADC_INTEN_CH6LIMITL_Pos (19UL) ﬂISAADC_INTEN_CH6LIMITL_Msk (0x1UL << SAADC_INTEN_CH6LIMITL_Pos) ‡ISAADC_INTEN_CH6LIMITL_Disabled (0UL) ·ISAADC_INTEN_CH6LIMITL_Enabled (1UL) ‰ISAADC_INTEN_CH6LIMITH_Pos (18UL) ÂISAADC_INTEN_CH6LIMITH_Msk (0x1UL << SAADC_INTEN_CH6LIMITH_Pos) ÊISAADC_INTEN_CH6LIMITH_Disabled (0UL) ÁISAADC_INTEN_CH6LIMITH_Enabled (1UL) ÍISAADC_INTEN_CH5LIMITL_Pos (17UL) ÎISAADC_INTEN_CH5LIMITL_Msk (0x1UL << SAADC_INTEN_CH5LIMITL_Pos) ÏISAADC_INTEN_CH5LIMITL_Disabled (0UL) ÌISAADC_INTEN_CH5LIMITL_Enabled (1UL) ISAADC_INTEN_CH5LIMITH_Pos (16UL) ÒISAADC_INTEN_CH5LIMITH_Msk (0x1UL << SAADC_INTEN_CH5LIMITH_Pos) ÚISAADC_INTEN_CH5LIMITH_Disabled (0UL) ÛISAADC_INTEN_CH5LIMITH_Enabled (1UL) ˆISAADC_INTEN_CH4LIMITL_Pos (15UL) ˜ISAADC_INTEN_CH4LIMITL_Msk (0x1UL << SAADC_INTEN_CH4LIMITL_Pos) ¯ISAADC_INTEN_CH4LIMITL_Disabled (0UL) ˘ISAADC_INTEN_CH4LIMITL_Enabled (1UL) ¸ISAADC_INTEN_CH4LIMITH_Pos (14UL) ˝ISAADC_INTEN_CH4LIMITH_Msk (0x1UL << SAADC_INTEN_CH4LIMITH_Pos) ˛ISAADC_INTEN_CH4LIMITH_Disabled (0UL) ˇISAADC_INTEN_CH4LIMITH_Enabled (1UL) ÇJSAADC_INTEN_CH3LIMITL_Pos (13UL) ÉJSAADC_INTEN_CH3LIMITL_Msk (0x1UL << SAADC_INTEN_CH3LIMITL_Pos) ÑJSAADC_INTEN_CH3LIMITL_Disabled (0UL) ÖJSAADC_INTEN_CH3LIMITL_Enabled (1UL) àJSAADC_INTEN_CH3LIMITH_Pos (12UL) âJSAADC_INTEN_CH3LIMITH_Msk (0x1UL << SAADC_INTEN_CH3LIMITH_Pos) äJSAADC_INTEN_CH3LIMITH_Disabled (0UL) ãJSAADC_INTEN_CH3LIMITH_Enabled (1UL) éJSAADC_INTEN_CH2LIMITL_Pos (11UL) èJSAADC_INTEN_CH2LIMITL_Msk (0x1UL << SAADC_INTEN_CH2LIMITL_Pos) êJSAADC_INTEN_CH2LIMITL_Disabled (0UL) ëJSAADC_INTEN_CH2LIMITL_Enabled (1UL) îJSAADC_INTEN_CH2LIMITH_Pos (10UL) ïJSAADC_INTEN_CH2LIMITH_Msk (0x1UL << SAADC_INTEN_CH2LIMITH_Pos) ñJSAADC_INTEN_CH2LIMITH_Disabled (0UL) óJSAADC_INTEN_CH2LIMITH_Enabled (1UL) öJSAADC_INTEN_CH1LIMITL_Pos (9UL) õJSAADC_INTEN_CH1LIMITL_Msk (0x1UL << SAADC_INTEN_CH1LIMITL_Pos) úJSAADC_INTEN_CH1LIMITL_Disabled (0UL) ùJSAADC_INTEN_CH1LIMITL_Enabled (1UL) †JSAADC_INTEN_CH1LIMITH_Pos (8UL) °JSAADC_INTEN_CH1LIMITH_Msk (0x1UL << SAADC_INTEN_CH1LIMITH_Pos) ¢JSAADC_INTEN_CH1LIMITH_Disabled (0UL) £JSAADC_INTEN_CH1LIMITH_Enabled (1UL) ¶JSAADC_INTEN_CH0LIMITL_Pos (7UL) ßJSAADC_INTEN_CH0LIMITL_Msk (0x1UL << SAADC_INTEN_CH0LIMITL_Pos) ®JSAADC_INTEN_CH0LIMITL_Disabled (0UL) ©JSAADC_INTEN_CH0LIMITL_Enabled (1UL) ¨JSAADC_INTEN_CH0LIMITH_Pos (6UL) ≠JSAADC_INTEN_CH0LIMITH_Msk (0x1UL << SAADC_INTEN_CH0LIMITH_Pos) ÆJSAADC_INTEN_CH0LIMITH_Disabled (0UL) ØJSAADC_INTEN_CH0LIMITH_Enabled (1UL) ≤JSAADC_INTEN_STOPPED_Pos (5UL) ≥JSAADC_INTEN_STOPPED_Msk (0x1UL << SAADC_INTEN_STOPPED_Pos) ¥JSAADC_INTEN_STOPPED_Disabled (0UL) µJSAADC_INTEN_STOPPED_Enabled (1UL) ∏JSAADC_INTEN_CALIBRATEDONE_Pos (4UL) πJSAADC_INTEN_CALIBRATEDONE_Msk (0x1UL << SAADC_INTEN_CALIBRATEDONE_Pos) ∫JSAADC_INTEN_CALIBRATEDONE_Disabled (0UL) ªJSAADC_INTEN_CALIBRATEDONE_Enabled (1UL) æJSAADC_INTEN_RESULTDONE_Pos (3UL) øJSAADC_INTEN_RESULTDONE_Msk (0x1UL << SAADC_INTEN_RESULTDONE_Pos) ¿JSAADC_INTEN_RESULTDONE_Disabled (0UL) ¡JSAADC_INTEN_RESULTDONE_Enabled (1UL) ƒJSAADC_INTEN_DONE_Pos (2UL) ≈JSAADC_INTEN_DONE_Msk (0x1UL << SAADC_INTEN_DONE_Pos) ∆JSAADC_INTEN_DONE_Disabled (0UL) «JSAADC_INTEN_DONE_Enabled (1UL)  JSAADC_INTEN_END_Pos (1UL) ÀJSAADC_INTEN_END_Msk (0x1UL << SAADC_INTEN_END_Pos) ÃJSAADC_INTEN_END_Disabled (0UL) ÕJSAADC_INTEN_END_Enabled (1UL) –JSAADC_INTEN_STARTED_Pos (0UL) —JSAADC_INTEN_STARTED_Msk (0x1UL << SAADC_INTEN_STARTED_Pos) “JSAADC_INTEN_STARTED_Disabled (0UL) ”JSAADC_INTEN_STARTED_Enabled (1UL) ŸJSAADC_INTENSET_CH7LIMITL_Pos (21UL) ⁄JSAADC_INTENSET_CH7LIMITL_Msk (0x1UL << SAADC_INTENSET_CH7LIMITL_Pos) €JSAADC_INTENSET_CH7LIMITL_Disabled (0UL) ‹JSAADC_INTENSET_CH7LIMITL_Enabled (1UL) ›JSAADC_INTENSET_CH7LIMITL_Set (1UL) ‡JSAADC_INTENSET_CH7LIMITH_Pos (20UL) ·JSAADC_INTENSET_CH7LIMITH_Msk (0x1UL << SAADC_INTENSET_CH7LIMITH_Pos) ‚JSAADC_INTENSET_CH7LIMITH_Disabled (0UL) „JSAADC_INTENSET_CH7LIMITH_Enabled (1UL) ‰JSAADC_INTENSET_CH7LIMITH_Set (1UL) ÁJSAADC_INTENSET_CH6LIMITL_Pos (19UL) ËJSAADC_INTENSET_CH6LIMITL_Msk (0x1UL << SAADC_INTENSET_CH6LIMITL_Pos) ÈJSAADC_INTENSET_CH6LIMITL_Disabled (0UL) ÍJSAADC_INTENSET_CH6LIMITL_Enabled (1UL) ÎJSAADC_INTENSET_CH6LIMITL_Set (1UL) ÓJSAADC_INTENSET_CH6LIMITH_Pos (18UL) ÔJSAADC_INTENSET_CH6LIMITH_Msk (0x1UL << SAADC_INTENSET_CH6LIMITH_Pos) JSAADC_INTENSET_CH6LIMITH_Disabled (0UL) ÒJSAADC_INTENSET_CH6LIMITH_Enabled (1UL) ÚJSAADC_INTENSET_CH6LIMITH_Set (1UL) ıJSAADC_INTENSET_CH5LIMITL_Pos (17UL) ˆJSAADC_INTENSET_CH5LIMITL_Msk (0x1UL << SAADC_INTENSET_CH5LIMITL_Pos) ˜JSAADC_INTENSET_CH5LIMITL_Disabled (0UL) ¯JSAADC_INTENSET_CH5LIMITL_Enabled (1UL) ˘JSAADC_INTENSET_CH5LIMITL_Set (1UL) ¸JSAADC_INTENSET_CH5LIMITH_Pos (16UL) ˝JSAADC_INTENSET_CH5LIMITH_Msk (0x1UL << SAADC_INTENSET_CH5LIMITH_Pos) ˛JSAADC_INTENSET_CH5LIMITH_Disabled (0UL) ˇJSAADC_INTENSET_CH5LIMITH_Enabled (1UL) ÄKSAADC_INTENSET_CH5LIMITH_Set (1UL) ÉKSAADC_INTENSET_CH4LIMITL_Pos (15UL) ÑKSAADC_INTENSET_CH4LIMITL_Msk (0x1UL << SAADC_INTENSET_CH4LIMITL_Pos) ÖKSAADC_INTENSET_CH4LIMITL_Disabled (0UL) ÜKSAADC_INTENSET_CH4LIMITL_Enabled (1UL) áKSAADC_INTENSET_CH4LIMITL_Set (1UL) äKSAADC_INTENSET_CH4LIMITH_Pos (14UL) ãKSAADC_INTENSET_CH4LIMITH_Msk (0x1UL << SAADC_INTENSET_CH4LIMITH_Pos) åKSAADC_INTENSET_CH4LIMITH_Disabled (0UL) çKSAADC_INTENSET_CH4LIMITH_Enabled (1UL) éKSAADC_INTENSET_CH4LIMITH_Set (1UL) ëKSAADC_INTENSET_CH3LIMITL_Pos (13UL) íKSAADC_INTENSET_CH3LIMITL_Msk (0x1UL << SAADC_INTENSET_CH3LIMITL_Pos) ìKSAADC_INTENSET_CH3LIMITL_Disabled (0UL) îKSAADC_INTENSET_CH3LIMITL_Enabled (1UL) ïKSAADC_INTENSET_CH3LIMITL_Set (1UL) òKSAADC_INTENSET_CH3LIMITH_Pos (12UL) ôKSAADC_INTENSET_CH3LIMITH_Msk (0x1UL << SAADC_INTENSET_CH3LIMITH_Pos) öKSAADC_INTENSET_CH3LIMITH_Disabled (0UL) õKSAADC_INTENSET_CH3LIMITH_Enabled (1UL) úKSAADC_INTENSET_CH3LIMITH_Set (1UL) üKSAADC_INTENSET_CH2LIMITL_Pos (11UL) †KSAADC_INTENSET_CH2LIMITL_Msk (0x1UL << SAADC_INTENSET_CH2LIMITL_Pos) °KSAADC_INTENSET_CH2LIMITL_Disabled (0UL) ¢KSAADC_INTENSET_CH2LIMITL_Enabled (1UL) £KSAADC_INTENSET_CH2LIMITL_Set (1UL) ¶KSAADC_INTENSET_CH2LIMITH_Pos (10UL) ßKSAADC_INTENSET_CH2LIMITH_Msk (0x1UL << SAADC_INTENSET_CH2LIMITH_Pos) ®KSAADC_INTENSET_CH2LIMITH_Disabled (0UL) ©KSAADC_INTENSET_CH2LIMITH_Enabled (1UL) ™KSAADC_INTENSET_CH2LIMITH_Set (1UL) ≠KSAADC_INTENSET_CH1LIMITL_Pos (9UL) ÆKSAADC_INTENSET_CH1LIMITL_Msk (0x1UL << SAADC_INTENSET_CH1LIMITL_Pos) ØKSAADC_INTENSET_CH1LIMITL_Disabled (0UL) ∞KSAADC_INTENSET_CH1LIMITL_Enabled (1UL) ±KSAADC_INTENSET_CH1LIMITL_Set (1UL) ¥KSAADC_INTENSET_CH1LIMITH_Pos (8UL) µKSAADC_INTENSET_CH1LIMITH_Msk (0x1UL << SAADC_INTENSET_CH1LIMITH_Pos) ∂KSAADC_INTENSET_CH1LIMITH_Disabled (0UL) ∑KSAADC_INTENSET_CH1LIMITH_Enabled (1UL) ∏KSAADC_INTENSET_CH1LIMITH_Set (1UL) ªKSAADC_INTENSET_CH0LIMITL_Pos (7UL) ºKSAADC_INTENSET_CH0LIMITL_Msk (0x1UL << SAADC_INTENSET_CH0LIMITL_Pos) ΩKSAADC_INTENSET_CH0LIMITL_Disabled (0UL) æKSAADC_INTENSET_CH0LIMITL_Enabled (1UL) øKSAADC_INTENSET_CH0LIMITL_Set (1UL) ¬KSAADC_INTENSET_CH0LIMITH_Pos (6UL) √KSAADC_INTENSET_CH0LIMITH_Msk (0x1UL << SAADC_INTENSET_CH0LIMITH_Pos) ƒKSAADC_INTENSET_CH0LIMITH_Disabled (0UL) ≈KSAADC_INTENSET_CH0LIMITH_Enabled (1UL) ∆KSAADC_INTENSET_CH0LIMITH_Set (1UL) …KSAADC_INTENSET_STOPPED_Pos (5UL)  KSAADC_INTENSET_STOPPED_Msk (0x1UL << SAADC_INTENSET_STOPPED_Pos) ÀKSAADC_INTENSET_STOPPED_Disabled (0UL) ÃKSAADC_INTENSET_STOPPED_Enabled (1UL) ÕKSAADC_INTENSET_STOPPED_Set (1UL) –KSAADC_INTENSET_CALIBRATEDONE_Pos (4UL) —KSAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENSET_CALIBRATEDONE_Pos) “KSAADC_INTENSET_CALIBRATEDONE_Disabled (0UL) ”KSAADC_INTENSET_CALIBRATEDONE_Enabled (1UL) ‘KSAADC_INTENSET_CALIBRATEDONE_Set (1UL) ◊KSAADC_INTENSET_RESULTDONE_Pos (3UL) ÿKSAADC_INTENSET_RESULTDONE_Msk (0x1UL << SAADC_INTENSET_RESULTDONE_Pos) ŸKSAADC_INTENSET_RESULTDONE_Disabled (0UL) ⁄KSAADC_INTENSET_RESULTDONE_Enabled (1UL) €KSAADC_INTENSET_RESULTDONE_Set (1UL) ﬁKSAADC_INTENSET_DONE_Pos (2UL) ﬂKSAADC_INTENSET_DONE_Msk (0x1UL << SAADC_INTENSET_DONE_Pos) ‡KSAADC_INTENSET_DONE_Disabled (0UL) ·KSAADC_INTENSET_DONE_Enabled (1UL) ‚KSAADC_INTENSET_DONE_Set (1UL) ÂKSAADC_INTENSET_END_Pos (1UL) ÊKSAADC_INTENSET_END_Msk (0x1UL << SAADC_INTENSET_END_Pos) ÁKSAADC_INTENSET_END_Disabled (0UL) ËKSAADC_INTENSET_END_Enabled (1UL) ÈKSAADC_INTENSET_END_Set (1UL) ÏKSAADC_INTENSET_STARTED_Pos (0UL) ÌKSAADC_INTENSET_STARTED_Msk (0x1UL << SAADC_INTENSET_STARTED_Pos) ÓKSAADC_INTENSET_STARTED_Disabled (0UL) ÔKSAADC_INTENSET_STARTED_Enabled (1UL) KSAADC_INTENSET_STARTED_Set (1UL) ˆKSAADC_INTENCLR_CH7LIMITL_Pos (21UL) ˜KSAADC_INTENCLR_CH7LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITL_Pos) ¯KSAADC_INTENCLR_CH7LIMITL_Disabled (0UL) ˘KSAADC_INTENCLR_CH7LIMITL_Enabled (1UL) ˙KSAADC_INTENCLR_CH7LIMITL_Clear (1UL) ˝KSAADC_INTENCLR_CH7LIMITH_Pos (20UL) ˛KSAADC_INTENCLR_CH7LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITH_Pos) ˇKSAADC_INTENCLR_CH7LIMITH_Disabled (0UL) ÄLSAADC_INTENCLR_CH7LIMITH_Enabled (1UL) ÅLSAADC_INTENCLR_CH7LIMITH_Clear (1UL) ÑLSAADC_INTENCLR_CH6LIMITL_Pos (19UL) ÖLSAADC_INTENCLR_CH6LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITL_Pos) ÜLSAADC_INTENCLR_CH6LIMITL_Disabled (0UL) áLSAADC_INTENCLR_CH6LIMITL_Enabled (1UL) àLSAADC_INTENCLR_CH6LIMITL_Clear (1UL) ãLSAADC_INTENCLR_CH6LIMITH_Pos (18UL) åLSAADC_INTENCLR_CH6LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITH_Pos) çLSAADC_INTENCLR_CH6LIMITH_Disabled (0UL) éLSAADC_INTENCLR_CH6LIMITH_Enabled (1UL) èLSAADC_INTENCLR_CH6LIMITH_Clear (1UL) íLSAADC_INTENCLR_CH5LIMITL_Pos (17UL) ìLSAADC_INTENCLR_CH5LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITL_Pos) îLSAADC_INTENCLR_CH5LIMITL_Disabled (0UL) ïLSAADC_INTENCLR_CH5LIMITL_Enabled (1UL) ñLSAADC_INTENCLR_CH5LIMITL_Clear (1UL) ôLSAADC_INTENCLR_CH5LIMITH_Pos (16UL) öLSAADC_INTENCLR_CH5LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITH_Pos) õLSAADC_INTENCLR_CH5LIMITH_Disabled (0UL) úLSAADC_INTENCLR_CH5LIMITH_Enabled (1UL) ùLSAADC_INTENCLR_CH5LIMITH_Clear (1UL) †LSAADC_INTENCLR_CH4LIMITL_Pos (15UL) °LSAADC_INTENCLR_CH4LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITL_Pos) ¢LSAADC_INTENCLR_CH4LIMITL_Disabled (0UL) £LSAADC_INTENCLR_CH4LIMITL_Enabled (1UL) §LSAADC_INTENCLR_CH4LIMITL_Clear (1UL) ßLSAADC_INTENCLR_CH4LIMITH_Pos (14UL) ®LSAADC_INTENCLR_CH4LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITH_Pos) ©LSAADC_INTENCLR_CH4LIMITH_Disabled (0UL) ™LSAADC_INTENCLR_CH4LIMITH_Enabled (1UL) ´LSAADC_INTENCLR_CH4LIMITH_Clear (1UL) ÆLSAADC_INTENCLR_CH3LIMITL_Pos (13UL) ØLSAADC_INTENCLR_CH3LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITL_Pos) ∞LSAADC_INTENCLR_CH3LIMITL_Disabled (0UL) ±LSAADC_INTENCLR_CH3LIMITL_Enabled (1UL) ≤LSAADC_INTENCLR_CH3LIMITL_Clear (1UL) µLSAADC_INTENCLR_CH3LIMITH_Pos (12UL) ∂LSAADC_INTENCLR_CH3LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITH_Pos) ∑LSAADC_INTENCLR_CH3LIMITH_Disabled (0UL) ∏LSAADC_INTENCLR_CH3LIMITH_Enabled (1UL) πLSAADC_INTENCLR_CH3LIMITH_Clear (1UL) ºLSAADC_INTENCLR_CH2LIMITL_Pos (11UL) ΩLSAADC_INTENCLR_CH2LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITL_Pos) æLSAADC_INTENCLR_CH2LIMITL_Disabled (0UL) øLSAADC_INTENCLR_CH2LIMITL_Enabled (1UL) ¿LSAADC_INTENCLR_CH2LIMITL_Clear (1UL) √LSAADC_INTENCLR_CH2LIMITH_Pos (10UL) ƒLSAADC_INTENCLR_CH2LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITH_Pos) ≈LSAADC_INTENCLR_CH2LIMITH_Disabled (0UL) ∆LSAADC_INTENCLR_CH2LIMITH_Enabled (1UL) «LSAADC_INTENCLR_CH2LIMITH_Clear (1UL)  LSAADC_INTENCLR_CH1LIMITL_Pos (9UL) ÀLSAADC_INTENCLR_CH1LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITL_Pos) ÃLSAADC_INTENCLR_CH1LIMITL_Disabled (0UL) ÕLSAADC_INTENCLR_CH1LIMITL_Enabled (1UL) ŒLSAADC_INTENCLR_CH1LIMITL_Clear (1UL) —LSAADC_INTENCLR_CH1LIMITH_Pos (8UL) “LSAADC_INTENCLR_CH1LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITH_Pos) ”LSAADC_INTENCLR_CH1LIMITH_Disabled (0UL) ‘LSAADC_INTENCLR_CH1LIMITH_Enabled (1UL) ’LSAADC_INTENCLR_CH1LIMITH_Clear (1UL) ÿLSAADC_INTENCLR_CH0LIMITL_Pos (7UL) ŸLSAADC_INTENCLR_CH0LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITL_Pos) ⁄LSAADC_INTENCLR_CH0LIMITL_Disabled (0UL) €LSAADC_INTENCLR_CH0LIMITL_Enabled (1UL) ‹LSAADC_INTENCLR_CH0LIMITL_Clear (1UL) ﬂLSAADC_INTENCLR_CH0LIMITH_Pos (6UL) ‡LSAADC_INTENCLR_CH0LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITH_Pos) ·LSAADC_INTENCLR_CH0LIMITH_Disabled (0UL) ‚LSAADC_INTENCLR_CH0LIMITH_Enabled (1UL) „LSAADC_INTENCLR_CH0LIMITH_Clear (1UL) ÊLSAADC_INTENCLR_STOPPED_Pos (5UL) ÁLSAADC_INTENCLR_STOPPED_Msk (0x1UL << SAADC_INTENCLR_STOPPED_Pos) ËLSAADC_INTENCLR_STOPPED_Disabled (0UL) ÈLSAADC_INTENCLR_STOPPED_Enabled (1UL) ÍLSAADC_INTENCLR_STOPPED_Clear (1UL) ÌLSAADC_INTENCLR_CALIBRATEDONE_Pos (4UL) ÓLSAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENCLR_CALIBRATEDONE_Pos) ÔLSAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL) LSAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL) ÒLSAADC_INTENCLR_CALIBRATEDONE_Clear (1UL) ÙLSAADC_INTENCLR_RESULTDONE_Pos (3UL) ıLSAADC_INTENCLR_RESULTDONE_Msk (0x1UL << SAADC_INTENCLR_RESULTDONE_Pos) ˆLSAADC_INTENCLR_RESULTDONE_Disabled (0UL) ˜LSAADC_INTENCLR_RESULTDONE_Enabled (1UL) ¯LSAADC_INTENCLR_RESULTDONE_Clear (1UL) ˚LSAADC_INTENCLR_DONE_Pos (2UL) ¸LSAADC_INTENCLR_DONE_Msk (0x1UL << SAADC_INTENCLR_DONE_Pos) ˝LSAADC_INTENCLR_DONE_Disabled (0UL) ˛LSAADC_INTENCLR_DONE_Enabled (1UL) ˇLSAADC_INTENCLR_DONE_Clear (1UL) ÇMSAADC_INTENCLR_END_Pos (1UL) ÉMSAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos) ÑMSAADC_INTENCLR_END_Disabled (0UL) ÖMSAADC_INTENCLR_END_Enabled (1UL) ÜMSAADC_INTENCLR_END_Clear (1UL) âMSAADC_INTENCLR_STARTED_Pos (0UL) äMSAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos) ãMSAADC_INTENCLR_STARTED_Disabled (0UL) åMSAADC_INTENCLR_STARTED_Enabled (1UL) çMSAADC_INTENCLR_STARTED_Clear (1UL) ìMSAADC_STATUS_STATUS_Pos (0UL) îMSAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos) ïMSAADC_STATUS_STATUS_Ready (0UL) ñMSAADC_STATUS_STATUS_Busy (1UL) úMSAADC_ENABLE_ENABLE_Pos (0UL) ùMSAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos) ûMSAADC_ENABLE_ENABLE_Disabled (0UL) üMSAADC_ENABLE_ENABLE_Enabled (1UL) •MSAADC_CH_PSELP_PSELP_Pos (0UL) ¶MSAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos) ßMSAADC_CH_PSELP_PSELP_NC (0UL) ®MSAADC_CH_PSELP_PSELP_AnalogInput0 (1UL) ©MSAADC_CH_PSELP_PSELP_AnalogInput1 (2UL) ™MSAADC_CH_PSELP_PSELP_AnalogInput2 (3UL) ´MSAADC_CH_PSELP_PSELP_AnalogInput3 (4UL) ¨MSAADC_CH_PSELP_PSELP_AnalogInput4 (5UL) ≠MSAADC_CH_PSELP_PSELP_AnalogInput5 (6UL) ÆMSAADC_CH_PSELP_PSELP_AnalogInput6 (7UL) ØMSAADC_CH_PSELP_PSELP_AnalogInput7 (8UL) ∞MSAADC_CH_PSELP_PSELP_VDD (9UL) ∂MSAADC_CH_PSELN_PSELN_Pos (0UL) ∑MSAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos) ∏MSAADC_CH_PSELN_PSELN_NC (0UL) πMSAADC_CH_PSELN_PSELN_AnalogInput0 (1UL) ∫MSAADC_CH_PSELN_PSELN_AnalogInput1 (2UL) ªMSAADC_CH_PSELN_PSELN_AnalogInput2 (3UL) ºMSAADC_CH_PSELN_PSELN_AnalogInput3 (4UL) ΩMSAADC_CH_PSELN_PSELN_AnalogInput4 (5UL) æMSAADC_CH_PSELN_PSELN_AnalogInput5 (6UL) øMSAADC_CH_PSELN_PSELN_AnalogInput6 (7UL) ¿MSAADC_CH_PSELN_PSELN_AnalogInput7 (8UL) ¡MSAADC_CH_PSELN_PSELN_VDD (9UL) «MSAADC_CH_CONFIG_BURST_Pos (24UL) »MSAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos) …MSAADC_CH_CONFIG_BURST_Disabled (0UL)  MSAADC_CH_CONFIG_BURST_Enabled (1UL) ÕMSAADC_CH_CONFIG_MODE_Pos (20UL) ŒMSAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos) œMSAADC_CH_CONFIG_MODE_SE (0UL) –MSAADC_CH_CONFIG_MODE_Diff (1UL) ”MSAADC_CH_CONFIG_TACQ_Pos (16UL) ‘MSAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos) ’MSAADC_CH_CONFIG_TACQ_3us (0UL) ÷MSAADC_CH_CONFIG_TACQ_5us (1UL) ◊MSAADC_CH_CONFIG_TACQ_10us (2UL) ÿMSAADC_CH_CONFIG_TACQ_15us (3UL) ŸMSAADC_CH_CONFIG_TACQ_20us (4UL) ⁄MSAADC_CH_CONFIG_TACQ_40us (5UL) ›MSAADC_CH_CONFIG_REFSEL_Pos (12UL) ﬁMSAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos) ﬂMSAADC_CH_CONFIG_REFSEL_Internal (0UL) ‡MSAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL) „MSAADC_CH_CONFIG_GAIN_Pos (8UL) ‰MSAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos) ÂMSAADC_CH_CONFIG_GAIN_Gain1_6 (0UL) ÊMSAADC_CH_CONFIG_GAIN_Gain1_5 (1UL) ÁMSAADC_CH_CONFIG_GAIN_Gain1_4 (2UL) ËMSAADC_CH_CONFIG_GAIN_Gain1_3 (3UL) ÈMSAADC_CH_CONFIG_GAIN_Gain1_2 (4UL) ÍMSAADC_CH_CONFIG_GAIN_Gain1 (5UL) ÎMSAADC_CH_CONFIG_GAIN_Gain2 (6UL) ÏMSAADC_CH_CONFIG_GAIN_Gain4 (7UL) ÔMSAADC_CH_CONFIG_RESN_Pos (4UL) MSAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos) ÒMSAADC_CH_CONFIG_RESN_Bypass (0UL) ÚMSAADC_CH_CONFIG_RESN_Pulldown (1UL) ÛMSAADC_CH_CONFIG_RESN_Pullup (2UL) ÙMSAADC_CH_CONFIG_RESN_VDD1_2 (3UL) ˜MSAADC_CH_CONFIG_RESP_Pos (0UL) ¯MSAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos) ˘MSAADC_CH_CONFIG_RESP_Bypass (0UL) ˙MSAADC_CH_CONFIG_RESP_Pulldown (1UL) ˚MSAADC_CH_CONFIG_RESP_Pullup (2UL) ¸MSAADC_CH_CONFIG_RESP_VDD1_2 (3UL) ÇNSAADC_CH_LIMIT_HIGH_Pos (16UL) ÉNSAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos) ÜNSAADC_CH_LIMIT_LOW_Pos (0UL) áNSAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos) çNSAADC_RESOLUTION_VAL_Pos (0UL) éNSAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos) èNSAADC_RESOLUTION_VAL_8bit (0UL) êNSAADC_RESOLUTION_VAL_10bit (1UL) ëNSAADC_RESOLUTION_VAL_12bit (2UL) íNSAADC_RESOLUTION_VAL_14bit (3UL) òNSAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL) ôNSAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos) öNSAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL) õNSAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL) úNSAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL) ùNSAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL) ûNSAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL) üNSAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL) †NSAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL) °NSAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL) ¢NSAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL) ®NSAADC_SAMPLERATE_MODE_Pos (12UL) ©NSAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos) ™NSAADC_SAMPLERATE_MODE_Task (0UL) ´NSAADC_SAMPLERATE_MODE_Timers (1UL) ÆNSAADC_SAMPLERATE_CC_Pos (0UL) ØNSAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos) µNSAADC_RESULT_PTR_PTR_Pos (0UL) ∂NSAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos) ºNSAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL) ΩNSAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos) √NSAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL) ƒNSAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos) ŒNSPI_INTENSET_READY_Pos (2UL) œNSPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos) –NSPI_INTENSET_READY_Disabled (0UL) —NSPI_INTENSET_READY_Enabled (1UL) “NSPI_INTENSET_READY_Set (1UL) ÿNSPI_INTENCLR_READY_Pos (2UL) ŸNSPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos) ⁄NSPI_INTENCLR_READY_Disabled (0UL) €NSPI_INTENCLR_READY_Enabled (1UL) ‹NSPI_INTENCLR_READY_Clear (1UL) ‚NSPI_ENABLE_ENABLE_Pos (0UL) „NSPI_ENABLE_ENABLE_Msk (0xFUL << SPI_ENABLE_ENABLE_Pos) ‰NSPI_ENABLE_ENABLE_Disabled (0UL) ÂNSPI_ENABLE_ENABLE_Enabled (1UL) ÎNSPI_PSEL_SCK_PSELSCK_Pos (0UL) ÏNSPI_PSEL_SCK_PSELSCK_Msk (0xFFFFFFFFUL << SPI_PSEL_SCK_PSELSCK_Pos) ÌNSPI_PSEL_SCK_PSELSCK_Disconnected (0xFFFFFFFFUL) ÛNSPI_PSEL_MOSI_PSELMOSI_Pos (0UL) ÙNSPI_PSEL_MOSI_PSELMOSI_Msk (0xFFFFFFFFUL << SPI_PSEL_MOSI_PSELMOSI_Pos) ıNSPI_PSEL_MOSI_PSELMOSI_Disconnected (0xFFFFFFFFUL) ˚NSPI_PSEL_MISO_PSELMISO_Pos (0UL) ¸NSPI_PSEL_MISO_PSELMISO_Msk (0xFFFFFFFFUL << SPI_PSEL_MISO_PSELMISO_Pos) ˝NSPI_PSEL_MISO_PSELMISO_Disconnected (0xFFFFFFFFUL) ÉOSPI_RXD_RXD_Pos (0UL) ÑOSPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos) äOSPI_TXD_TXD_Pos (0UL) ãOSPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos) ëOSPI_FREQUENCY_FREQUENCY_Pos (0UL) íOSPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos) ìOSPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL) îOSPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) ïOSPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL) ñOSPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL) óOSPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL) òOSPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL) ôOSPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL) üOSPI_CONFIG_CPOL_Pos (2UL) †OSPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos) °OSPI_CONFIG_CPOL_ActiveHigh (0UL) ¢OSPI_CONFIG_CPOL_ActiveLow (1UL) •OSPI_CONFIG_CPHA_Pos (1UL) ¶OSPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos) ßOSPI_CONFIG_CPHA_Leading (0UL) ®OSPI_CONFIG_CPHA_Trailing (1UL) ´OSPI_CONFIG_ORDER_Pos (0UL) ¨OSPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos) ≠OSPI_CONFIG_ORDER_MsbFirst (0UL) ÆOSPI_CONFIG_ORDER_LsbFirst (1UL) ∏OSPIM_SHORTS_END_START_Pos (17UL) πOSPIM_SHORTS_END_START_Msk (0x1UL << SPIM_SHORTS_END_START_Pos) ∫OSPIM_SHORTS_END_START_Disabled (0UL) ªOSPIM_SHORTS_END_START_Enabled (1UL) ¡OSPIM_INTENSET_STARTED_Pos (19UL) ¬OSPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos) √OSPIM_INTENSET_STARTED_Disabled (0UL) ƒOSPIM_INTENSET_STARTED_Enabled (1UL) ≈OSPIM_INTENSET_STARTED_Set (1UL) »OSPIM_INTENSET_ENDTX_Pos (8UL) …OSPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos)  OSPIM_INTENSET_ENDTX_Disabled (0UL) ÀOSPIM_INTENSET_ENDTX_Enabled (1UL) ÃOSPIM_INTENSET_ENDTX_Set (1UL) œOSPIM_INTENSET_END_Pos (6UL) –OSPIM_INTENSET_END_Msk (0x1UL << SPIM_INTENSET_END_Pos) —OSPIM_INTENSET_END_Disabled (0UL) “OSPIM_INTENSET_END_Enabled (1UL) ”OSPIM_INTENSET_END_Set (1UL) ÷OSPIM_INTENSET_ENDRX_Pos (4UL) ◊OSPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos) ÿOSPIM_INTENSET_ENDRX_Disabled (0UL) ŸOSPIM_INTENSET_ENDRX_Enabled (1UL) ⁄OSPIM_INTENSET_ENDRX_Set (1UL) ›OSPIM_INTENSET_STOPPED_Pos (1UL) ﬁOSPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos) ﬂOSPIM_INTENSET_STOPPED_Disabled (0UL) ‡OSPIM_INTENSET_STOPPED_Enabled (1UL) ·OSPIM_INTENSET_STOPPED_Set (1UL) ÁOSPIM_INTENCLR_STARTED_Pos (19UL) ËOSPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos) ÈOSPIM_INTENCLR_STARTED_Disabled (0UL) ÍOSPIM_INTENCLR_STARTED_Enabled (1UL) ÎOSPIM_INTENCLR_STARTED_Clear (1UL) ÓOSPIM_INTENCLR_ENDTX_Pos (8UL) ÔOSPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos) OSPIM_INTENCLR_ENDTX_Disabled (0UL) ÒOSPIM_INTENCLR_ENDTX_Enabled (1UL) ÚOSPIM_INTENCLR_ENDTX_Clear (1UL) ıOSPIM_INTENCLR_END_Pos (6UL) ˆOSPIM_INTENCLR_END_Msk (0x1UL << SPIM_INTENCLR_END_Pos) ˜OSPIM_INTENCLR_END_Disabled (0UL) ¯OSPIM_INTENCLR_END_Enabled (1UL) ˘OSPIM_INTENCLR_END_Clear (1UL) ¸OSPIM_INTENCLR_ENDRX_Pos (4UL) ˝OSPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos) ˛OSPIM_INTENCLR_ENDRX_Disabled (0UL) ˇOSPIM_INTENCLR_ENDRX_Enabled (1UL) ÄPSPIM_INTENCLR_ENDRX_Clear (1UL) ÉPSPIM_INTENCLR_STOPPED_Pos (1UL) ÑPSPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos) ÖPSPIM_INTENCLR_STOPPED_Disabled (0UL) ÜPSPIM_INTENCLR_STOPPED_Enabled (1UL) áPSPIM_INTENCLR_STOPPED_Clear (1UL) çPSPIM_ENABLE_ENABLE_Pos (0UL) éPSPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos) èPSPIM_ENABLE_ENABLE_Disabled (0UL) êPSPIM_ENABLE_ENABLE_Enabled (7UL) ñPSPIM_PSEL_SCK_CONNECT_Pos (31UL) óPSPIM_PSEL_SCK_CONNECT_Msk (0x1UL << SPIM_PSEL_SCK_CONNECT_Pos) òPSPIM_PSEL_SCK_CONNECT_Connected (0UL) ôPSPIM_PSEL_SCK_CONNECT_Disconnected (1UL) úPSPIM_PSEL_SCK_PIN_Pos (0UL) ùPSPIM_PSEL_SCK_PIN_Msk (0x1FUL << SPIM_PSEL_SCK_PIN_Pos) £PSPIM_PSEL_MOSI_CONNECT_Pos (31UL) §PSPIM_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIM_PSEL_MOSI_CONNECT_Pos) •PSPIM_PSEL_MOSI_CONNECT_Connected (0UL) ¶PSPIM_PSEL_MOSI_CONNECT_Disconnected (1UL) ©PSPIM_PSEL_MOSI_PIN_Pos (0UL) ™PSPIM_PSEL_MOSI_PIN_Msk (0x1FUL << SPIM_PSEL_MOSI_PIN_Pos) ∞PSPIM_PSEL_MISO_CONNECT_Pos (31UL) ±PSPIM_PSEL_MISO_CONNECT_Msk (0x1UL << SPIM_PSEL_MISO_CONNECT_Pos) ≤PSPIM_PSEL_MISO_CONNECT_Connected (0UL) ≥PSPIM_PSEL_MISO_CONNECT_Disconnected (1UL) ∂PSPIM_PSEL_MISO_PIN_Pos (0UL) ∑PSPIM_PSEL_MISO_PIN_Msk (0x1FUL << SPIM_PSEL_MISO_PIN_Pos) ΩPSPIM_FREQUENCY_FREQUENCY_Pos (0UL) æPSPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos) øPSPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL) ¿PSPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) ¡PSPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL) ¬PSPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL) √PSPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL) ƒPSPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL) ≈PSPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL) ÀPSPIM_RXD_PTR_PTR_Pos (0UL) ÃPSPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos) “PSPIM_RXD_MAXCNT_MAXCNT_Pos (0UL) ”PSPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos) ŸPSPIM_RXD_AMOUNT_AMOUNT_Pos (0UL) ⁄PSPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos) ‡PSPIM_RXD_LIST_LIST_Pos (0UL) ·PSPIM_RXD_LIST_LIST_Msk (0x7UL << SPIM_RXD_LIST_LIST_Pos) ‚PSPIM_RXD_LIST_LIST_Disabled (0UL) „PSPIM_RXD_LIST_LIST_ArrayList (1UL) ÈPSPIM_TXD_PTR_PTR_Pos (0UL) ÍPSPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos) PSPIM_TXD_MAXCNT_MAXCNT_Pos (0UL) ÒPSPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos) ˜PSPIM_TXD_AMOUNT_AMOUNT_Pos (0UL) ¯PSPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos) ˛PSPIM_TXD_LIST_LIST_Pos (0UL) ˇPSPIM_TXD_LIST_LIST_Msk (0x7UL << SPIM_TXD_LIST_LIST_Pos) ÄQSPIM_TXD_LIST_LIST_Disabled (0UL) ÅQSPIM_TXD_LIST_LIST_ArrayList (1UL) áQSPIM_CONFIG_CPOL_Pos (2UL) àQSPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos) âQSPIM_CONFIG_CPOL_ActiveHigh (0UL) äQSPIM_CONFIG_CPOL_ActiveLow (1UL) çQSPIM_CONFIG_CPHA_Pos (1UL) éQSPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos) èQSPIM_CONFIG_CPHA_Leading (0UL) êQSPIM_CONFIG_CPHA_Trailing (1UL) ìQSPIM_CONFIG_ORDER_Pos (0UL) îQSPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos) ïQSPIM_CONFIG_ORDER_MsbFirst (0UL) ñQSPIM_CONFIG_ORDER_LsbFirst (1UL) úQSPIM_ORC_ORC_Pos (0UL) ùQSPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos) ßQSPIS_SHORTS_END_ACQUIRE_Pos (2UL) ®QSPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos) ©QSPIS_SHORTS_END_ACQUIRE_Disabled (0UL) ™QSPIS_SHORTS_END_ACQUIRE_Enabled (1UL) ∞QSPIS_INTENSET_ACQUIRED_Pos (10UL) ±QSPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos) ≤QSPIS_INTENSET_ACQUIRED_Disabled (0UL) ≥QSPIS_INTENSET_ACQUIRED_Enabled (1UL) ¥QSPIS_INTENSET_ACQUIRED_Set (1UL) ∑QSPIS_INTENSET_ENDRX_Pos (4UL) ∏QSPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos) πQSPIS_INTENSET_ENDRX_Disabled (0UL) ∫QSPIS_INTENSET_ENDRX_Enabled (1UL) ªQSPIS_INTENSET_ENDRX_Set (1UL) æQSPIS_INTENSET_END_Pos (1UL) øQSPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos) ¿QSPIS_INTENSET_END_Disabled (0UL) ¡QSPIS_INTENSET_END_Enabled (1UL) ¬QSPIS_INTENSET_END_Set (1UL) »QSPIS_INTENCLR_ACQUIRED_Pos (10UL) …QSPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos)  QSPIS_INTENCLR_ACQUIRED_Disabled (0UL) ÀQSPIS_INTENCLR_ACQUIRED_Enabled (1UL) ÃQSPIS_INTENCLR_ACQUIRED_Clear (1UL) œQSPIS_INTENCLR_ENDRX_Pos (4UL) –QSPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos) —QSPIS_INTENCLR_ENDRX_Disabled (0UL) “QSPIS_INTENCLR_ENDRX_Enabled (1UL) ”QSPIS_INTENCLR_ENDRX_Clear (1UL) ÷QSPIS_INTENCLR_END_Pos (1UL) ◊QSPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos) ÿQSPIS_INTENCLR_END_Disabled (0UL) ŸQSPIS_INTENCLR_END_Enabled (1UL) ⁄QSPIS_INTENCLR_END_Clear (1UL) ‡QSPIS_SEMSTAT_SEMSTAT_Pos (0UL) ·QSPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos) ‚QSPIS_SEMSTAT_SEMSTAT_Free (0UL) „QSPIS_SEMSTAT_SEMSTAT_CPU (1UL) ‰QSPIS_SEMSTAT_SEMSTAT_SPIS (2UL) ÂQSPIS_SEMSTAT_SEMSTAT_CPUPending (3UL) ÎQSPIS_STATUS_OVERFLOW_Pos (1UL) ÏQSPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos) ÌQSPIS_STATUS_OVERFLOW_NotPresent (0UL) ÓQSPIS_STATUS_OVERFLOW_Present (1UL) ÔQSPIS_STATUS_OVERFLOW_Clear (1UL) ÚQSPIS_STATUS_OVERREAD_Pos (0UL) ÛQSPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos) ÙQSPIS_STATUS_OVERREAD_NotPresent (0UL) ıQSPIS_STATUS_OVERREAD_Present (1UL) ˆQSPIS_STATUS_OVERREAD_Clear (1UL) ¸QSPIS_ENABLE_ENABLE_Pos (0UL) ˝QSPIS_ENABLE_ENABLE_Msk (0xFUL << SPIS_ENABLE_ENABLE_Pos) ˛QSPIS_ENABLE_ENABLE_Disabled (0UL) ˇQSPIS_ENABLE_ENABLE_Enabled (2UL) ÖRSPIS_PSEL_SCK_CONNECT_Pos (31UL) ÜRSPIS_PSEL_SCK_CONNECT_Msk (0x1UL << SPIS_PSEL_SCK_CONNECT_Pos) áRSPIS_PSEL_SCK_CONNECT_Connected (0UL) àRSPIS_PSEL_SCK_CONNECT_Disconnected (1UL) ãRSPIS_PSEL_SCK_PIN_Pos (0UL) åRSPIS_PSEL_SCK_PIN_Msk (0x1FUL << SPIS_PSEL_SCK_PIN_Pos) íRSPIS_PSEL_MISO_CONNECT_Pos (31UL) ìRSPIS_PSEL_MISO_CONNECT_Msk (0x1UL << SPIS_PSEL_MISO_CONNECT_Pos) îRSPIS_PSEL_MISO_CONNECT_Connected (0UL) ïRSPIS_PSEL_MISO_CONNECT_Disconnected (1UL) òRSPIS_PSEL_MISO_PIN_Pos (0UL) ôRSPIS_PSEL_MISO_PIN_Msk (0x1FUL << SPIS_PSEL_MISO_PIN_Pos) üRSPIS_PSEL_MOSI_CONNECT_Pos (31UL) †RSPIS_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIS_PSEL_MOSI_CONNECT_Pos) °RSPIS_PSEL_MOSI_CONNECT_Connected (0UL) ¢RSPIS_PSEL_MOSI_CONNECT_Disconnected (1UL) •RSPIS_PSEL_MOSI_PIN_Pos (0UL) ¶RSPIS_PSEL_MOSI_PIN_Msk (0x1FUL << SPIS_PSEL_MOSI_PIN_Pos) ¨RSPIS_PSEL_CSN_CONNECT_Pos (31UL) ≠RSPIS_PSEL_CSN_CONNECT_Msk (0x1UL << SPIS_PSEL_CSN_CONNECT_Pos) ÆRSPIS_PSEL_CSN_CONNECT_Connected (0UL) ØRSPIS_PSEL_CSN_CONNECT_Disconnected (1UL) ≤RSPIS_PSEL_CSN_PIN_Pos (0UL) ≥RSPIS_PSEL_CSN_PIN_Msk (0x1FUL << SPIS_PSEL_CSN_PIN_Pos) πRSPIS_RXD_PTR_PTR_Pos (0UL) ∫RSPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_RXD_PTR_PTR_Pos) ¿RSPIS_RXD_MAXCNT_MAXCNT_Pos (0UL) ¡RSPIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_RXD_MAXCNT_MAXCNT_Pos) «RSPIS_RXD_AMOUNT_AMOUNT_Pos (0UL) »RSPIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_RXD_AMOUNT_AMOUNT_Pos) ŒRSPIS_TXD_PTR_PTR_Pos (0UL) œRSPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_TXD_PTR_PTR_Pos) ’RSPIS_TXD_MAXCNT_MAXCNT_Pos (0UL) ÷RSPIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_TXD_MAXCNT_MAXCNT_Pos) ‹RSPIS_TXD_AMOUNT_AMOUNT_Pos (0UL) ›RSPIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_TXD_AMOUNT_AMOUNT_Pos) „RSPIS_CONFIG_CPOL_Pos (2UL) ‰RSPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos) ÂRSPIS_CONFIG_CPOL_ActiveHigh (0UL) ÊRSPIS_CONFIG_CPOL_ActiveLow (1UL) ÈRSPIS_CONFIG_CPHA_Pos (1UL) ÍRSPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos) ÎRSPIS_CONFIG_CPHA_Leading (0UL) ÏRSPIS_CONFIG_CPHA_Trailing (1UL) ÔRSPIS_CONFIG_ORDER_Pos (0UL) RSPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos) ÒRSPIS_CONFIG_ORDER_MsbFirst (0UL) ÚRSPIS_CONFIG_ORDER_LsbFirst (1UL) ¯RSPIS_DEF_DEF_Pos (0UL) ˘RSPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos) ˇRSPIS_ORC_ORC_Pos (0UL) ÄSSPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos) äSTEMP_INTENSET_DATARDY_Pos (0UL) ãSTEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos) åSTEMP_INTENSET_DATARDY_Disabled (0UL) çSTEMP_INTENSET_DATARDY_Enabled (1UL) éSTEMP_INTENSET_DATARDY_Set (1UL) îSTEMP_INTENCLR_DATARDY_Pos (0UL) ïSTEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos) ñSTEMP_INTENCLR_DATARDY_Disabled (0UL) óSTEMP_INTENCLR_DATARDY_Enabled (1UL) òSTEMP_INTENCLR_DATARDY_Clear (1UL) ûSTEMP_TEMP_TEMP_Pos (0UL) üSTEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL << TEMP_TEMP_TEMP_Pos) •STEMP_A0_A0_Pos (0UL) ¶STEMP_A0_A0_Msk (0xFFFUL << TEMP_A0_A0_Pos) ¨STEMP_A1_A1_Pos (0UL) ≠STEMP_A1_A1_Msk (0xFFFUL << TEMP_A1_A1_Pos) ≥STEMP_A2_A2_Pos (0UL) ¥STEMP_A2_A2_Msk (0xFFFUL << TEMP_A2_A2_Pos) ∫STEMP_A3_A3_Pos (0UL) ªSTEMP_A3_A3_Msk (0xFFFUL << TEMP_A3_A3_Pos) ¡STEMP_A4_A4_Pos (0UL) ¬STEMP_A4_A4_Msk (0xFFFUL << TEMP_A4_A4_Pos) »STEMP_A5_A5_Pos (0UL) …STEMP_A5_A5_Msk (0xFFFUL << TEMP_A5_A5_Pos) œSTEMP_B0_B0_Pos (0UL) –STEMP_B0_B0_Msk (0x3FFFUL << TEMP_B0_B0_Pos) ÷STEMP_B1_B1_Pos (0UL) ◊STEMP_B1_B1_Msk (0x3FFFUL << TEMP_B1_B1_Pos) ›STEMP_B2_B2_Pos (0UL) ﬁSTEMP_B2_B2_Msk (0x3FFFUL << TEMP_B2_B2_Pos) ‰STEMP_B3_B3_Pos (0UL) ÂSTEMP_B3_B3_Msk (0x3FFFUL << TEMP_B3_B3_Pos) ÎSTEMP_B4_B4_Pos (0UL) ÏSTEMP_B4_B4_Msk (0x3FFFUL << TEMP_B4_B4_Pos) ÚSTEMP_B5_B5_Pos (0UL) ÛSTEMP_B5_B5_Msk (0x3FFFUL << TEMP_B5_B5_Pos) ˘STEMP_T0_T0_Pos (0UL) ˙STEMP_T0_T0_Msk (0xFFUL << TEMP_T0_T0_Pos) ÄTTEMP_T1_T1_Pos (0UL) ÅTTEMP_T1_T1_Msk (0xFFUL << TEMP_T1_T1_Pos) áTTEMP_T2_T2_Pos (0UL) àTTEMP_T2_T2_Msk (0xFFUL << TEMP_T2_T2_Pos) éTTEMP_T3_T3_Pos (0UL) èTTEMP_T3_T3_Msk (0xFFUL << TEMP_T3_T3_Pos) ïTTEMP_T4_T4_Pos (0UL) ñTTEMP_T4_T4_Msk (0xFFUL << TEMP_T4_T4_Pos) †TTIMER_SHORTS_COMPARE5_STOP_Pos (13UL) °TTIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE5_STOP_Pos) ¢TTIMER_SHORTS_COMPARE5_STOP_Disabled (0UL) £TTIMER_SHORTS_COMPARE5_STOP_Enabled (1UL) ¶TTIMER_SHORTS_COMPARE4_STOP_Pos (12UL) ßTTIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE4_STOP_Pos) ®TTIMER_SHORTS_COMPARE4_STOP_Disabled (0UL) ©TTIMER_SHORTS_COMPARE4_STOP_Enabled (1UL) ¨TTIMER_SHORTS_COMPARE3_STOP_Pos (11UL) ≠TTIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos) ÆTTIMER_SHORTS_COMPARE3_STOP_Disabled (0UL) ØTTIMER_SHORTS_COMPARE3_STOP_Enabled (1UL) ≤TTIMER_SHORTS_COMPARE2_STOP_Pos (10UL) ≥TTIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos) ¥TTIMER_SHORTS_COMPARE2_STOP_Disabled (0UL) µTTIMER_SHORTS_COMPARE2_STOP_Enabled (1UL) ∏TTIMER_SHORTS_COMPARE1_STOP_Pos (9UL) πTTIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos) ∫TTIMER_SHORTS_COMPARE1_STOP_Disabled (0UL) ªTTIMER_SHORTS_COMPARE1_STOP_Enabled (1UL) æTTIMER_SHORTS_COMPARE0_STOP_Pos (8UL) øTTIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos) ¿TTIMER_SHORTS_COMPARE0_STOP_Disabled (0UL) ¡TTIMER_SHORTS_COMPARE0_STOP_Enabled (1UL) ƒTTIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL) ≈TTIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE5_CLEAR_Pos) ∆TTIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL) «TTIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL)  TTIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL) ÀTTIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE4_CLEAR_Pos) ÃTTIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL) ÕTTIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL) –TTIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL) —TTIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos) “TTIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL) ”TTIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL) ÷TTIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL) ◊TTIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos) ÿTTIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL) ŸTTIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL) ‹TTIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL) ›TTIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos) ﬁTTIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL) ﬂTTIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL) ‚TTIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL) „TTIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos) ‰TTIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL) ÂTTIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL) ÎTTIMER_INTENSET_COMPARE5_Pos (21UL) ÏTTIMER_INTENSET_COMPARE5_Msk (0x1UL << TIMER_INTENSET_COMPARE5_Pos) ÌTTIMER_INTENSET_COMPARE5_Disabled (0UL) ÓTTIMER_INTENSET_COMPARE5_Enabled (1UL) ÔTTIMER_INTENSET_COMPARE5_Set (1UL) ÚTTIMER_INTENSET_COMPARE4_Pos (20UL) ÛTTIMER_INTENSET_COMPARE4_Msk (0x1UL << TIMER_INTENSET_COMPARE4_Pos) ÙTTIMER_INTENSET_COMPARE4_Disabled (0UL) ıTTIMER_INTENSET_COMPARE4_Enabled (1UL) ˆTTIMER_INTENSET_COMPARE4_Set (1UL) ˘TTIMER_INTENSET_COMPARE3_Pos (19UL) ˙TTIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos) ˚TTIMER_INTENSET_COMPARE3_Disabled (0UL) ¸TTIMER_INTENSET_COMPARE3_Enabled (1UL) ˝TTIMER_INTENSET_COMPARE3_Set (1UL) ÄUTIMER_INTENSET_COMPARE2_Pos (18UL) ÅUTIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos) ÇUTIMER_INTENSET_COMPARE2_Disabled (0UL) ÉUTIMER_INTENSET_COMPARE2_Enabled (1UL) ÑUTIMER_INTENSET_COMPARE2_Set (1UL) áUTIMER_INTENSET_COMPARE1_Pos (17UL) àUTIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos) âUTIMER_INTENSET_COMPARE1_Disabled (0UL) äUTIMER_INTENSET_COMPARE1_Enabled (1UL) ãUTIMER_INTENSET_COMPARE1_Set (1UL) éUTIMER_INTENSET_COMPARE0_Pos (16UL) èUTIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos) êUTIMER_INTENSET_COMPARE0_Disabled (0UL) ëUTIMER_INTENSET_COMPARE0_Enabled (1UL) íUTIMER_INTENSET_COMPARE0_Set (1UL) òUTIMER_INTENCLR_COMPARE5_Pos (21UL) ôUTIMER_INTENCLR_COMPARE5_Msk (0x1UL << TIMER_INTENCLR_COMPARE5_Pos) öUTIMER_INTENCLR_COMPARE5_Disabled (0UL) õUTIMER_INTENCLR_COMPARE5_Enabled (1UL) úUTIMER_INTENCLR_COMPARE5_Clear (1UL) üUTIMER_INTENCLR_COMPARE4_Pos (20UL) †UTIMER_INTENCLR_COMPARE4_Msk (0x1UL << TIMER_INTENCLR_COMPARE4_Pos) °UTIMER_INTENCLR_COMPARE4_Disabled (0UL) ¢UTIMER_INTENCLR_COMPARE4_Enabled (1UL) £UTIMER_INTENCLR_COMPARE4_Clear (1UL) ¶UTIMER_INTENCLR_COMPARE3_Pos (19UL) ßUTIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos) ®UTIMER_INTENCLR_COMPARE3_Disabled (0UL) ©UTIMER_INTENCLR_COMPARE3_Enabled (1UL) ™UTIMER_INTENCLR_COMPARE3_Clear (1UL) ≠UTIMER_INTENCLR_COMPARE2_Pos (18UL) ÆUTIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos) ØUTIMER_INTENCLR_COMPARE2_Disabled (0UL) ∞UTIMER_INTENCLR_COMPARE2_Enabled (1UL) ±UTIMER_INTENCLR_COMPARE2_Clear (1UL) ¥UTIMER_INTENCLR_COMPARE1_Pos (17UL) µUTIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos) ∂UTIMER_INTENCLR_COMPARE1_Disabled (0UL) ∑UTIMER_INTENCLR_COMPARE1_Enabled (1UL) ∏UTIMER_INTENCLR_COMPARE1_Clear (1UL) ªUTIMER_INTENCLR_COMPARE0_Pos (16UL) ºUTIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos) ΩUTIMER_INTENCLR_COMPARE0_Disabled (0UL) æUTIMER_INTENCLR_COMPARE0_Enabled (1UL) øUTIMER_INTENCLR_COMPARE0_Clear (1UL) ≈UTIMER_MODE_MODE_Pos (0UL) ∆UTIMER_MODE_MODE_Msk (0x3UL << TIMER_MODE_MODE_Pos) «UTIMER_MODE_MODE_Timer (0UL) »UTIMER_MODE_MODE_Counter (1UL) …UTIMER_MODE_MODE_LowPowerCounter (2UL) œUTIMER_BITMODE_BITMODE_Pos (0UL) –UTIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos) —UTIMER_BITMODE_BITMODE_16Bit (0UL) “UTIMER_BITMODE_BITMODE_08Bit (1UL) ”UTIMER_BITMODE_BITMODE_24Bit (2UL) ‘UTIMER_BITMODE_BITMODE_32Bit (3UL) ⁄UTIMER_PRESCALER_PRESCALER_Pos (0UL) €UTIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos) ·UTIMER_CC_CC_Pos (0UL) ‚UTIMER_CC_CC_Msk (0xFFFFFFFFUL << TIMER_CC_CC_Pos) ÏUTWI_SHORTS_BB_STOP_Pos (1UL) ÌUTWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos) ÓUTWI_SHORTS_BB_STOP_Disabled (0UL) ÔUTWI_SHORTS_BB_STOP_Enabled (1UL) ÚUTWI_SHORTS_BB_SUSPEND_Pos (0UL) ÛUTWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos) ÙUTWI_SHORTS_BB_SUSPEND_Disabled (0UL) ıUTWI_SHORTS_BB_SUSPEND_Enabled (1UL) ˚UTWI_INTENSET_SUSPENDED_Pos (18UL) ¸UTWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos) ˝UTWI_INTENSET_SUSPENDED_Disabled (0UL) ˛UTWI_INTENSET_SUSPENDED_Enabled (1UL) ˇUTWI_INTENSET_SUSPENDED_Set (1UL) ÇVTWI_INTENSET_BB_Pos (14UL) ÉVTWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos) ÑVTWI_INTENSET_BB_Disabled (0UL) ÖVTWI_INTENSET_BB_Enabled (1UL) ÜVTWI_INTENSET_BB_Set (1UL) âVTWI_INTENSET_ERROR_Pos (9UL) äVTWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos) ãVTWI_INTENSET_ERROR_Disabled (0UL) åVTWI_INTENSET_ERROR_Enabled (1UL) çVTWI_INTENSET_ERROR_Set (1UL) êVTWI_INTENSET_TXDSENT_Pos (7UL) ëVTWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos) íVTWI_INTENSET_TXDSENT_Disabled (0UL) ìVTWI_INTENSET_TXDSENT_Enabled (1UL) îVTWI_INTENSET_TXDSENT_Set (1UL) óVTWI_INTENSET_RXDREADY_Pos (2UL) òVTWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos) ôVTWI_INTENSET_RXDREADY_Disabled (0UL) öVTWI_INTENSET_RXDREADY_Enabled (1UL) õVTWI_INTENSET_RXDREADY_Set (1UL) ûVTWI_INTENSET_STOPPED_Pos (1UL) üVTWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos) †VTWI_INTENSET_STOPPED_Disabled (0UL) °VTWI_INTENSET_STOPPED_Enabled (1UL) ¢VTWI_INTENSET_STOPPED_Set (1UL) ®VTWI_INTENCLR_SUSPENDED_Pos (18UL) ©VTWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos) ™VTWI_INTENCLR_SUSPENDED_Disabled (0UL) ´VTWI_INTENCLR_SUSPENDED_Enabled (1UL) ¨VTWI_INTENCLR_SUSPENDED_Clear (1UL) ØVTWI_INTENCLR_BB_Pos (14UL) ∞VTWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos) ±VTWI_INTENCLR_BB_Disabled (0UL) ≤VTWI_INTENCLR_BB_Enabled (1UL) ≥VTWI_INTENCLR_BB_Clear (1UL) ∂VTWI_INTENCLR_ERROR_Pos (9UL) ∑VTWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos) ∏VTWI_INTENCLR_ERROR_Disabled (0UL) πVTWI_INTENCLR_ERROR_Enabled (1UL) ∫VTWI_INTENCLR_ERROR_Clear (1UL) ΩVTWI_INTENCLR_TXDSENT_Pos (7UL) æVTWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos) øVTWI_INTENCLR_TXDSENT_Disabled (0UL) ¿VTWI_INTENCLR_TXDSENT_Enabled (1UL) ¡VTWI_INTENCLR_TXDSENT_Clear (1UL) ƒVTWI_INTENCLR_RXDREADY_Pos (2UL) ≈VTWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos) ∆VTWI_INTENCLR_RXDREADY_Disabled (0UL) «VTWI_INTENCLR_RXDREADY_Enabled (1UL) »VTWI_INTENCLR_RXDREADY_Clear (1UL) ÀVTWI_INTENCLR_STOPPED_Pos (1UL) ÃVTWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos) ÕVTWI_INTENCLR_STOPPED_Disabled (0UL) ŒVTWI_INTENCLR_STOPPED_Enabled (1UL) œVTWI_INTENCLR_STOPPED_Clear (1UL) ’VTWI_ERRORSRC_DNACK_Pos (2UL) ÷VTWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos) ◊VTWI_ERRORSRC_DNACK_NotPresent (0UL) ÿVTWI_ERRORSRC_DNACK_Present (1UL) ŸVTWI_ERRORSRC_DNACK_Clear (1UL) ‹VTWI_ERRORSRC_ANACK_Pos (1UL) ›VTWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos) ﬁVTWI_ERRORSRC_ANACK_NotPresent (0UL) ﬂVTWI_ERRORSRC_ANACK_Present (1UL) ‡VTWI_ERRORSRC_ANACK_Clear (1UL) „VTWI_ERRORSRC_OVERRUN_Pos (0UL) ‰VTWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos) ÂVTWI_ERRORSRC_OVERRUN_NotPresent (0UL) ÊVTWI_ERRORSRC_OVERRUN_Present (1UL) ÁVTWI_ERRORSRC_OVERRUN_Clear (1UL) ÌVTWI_ENABLE_ENABLE_Pos (0UL) ÓVTWI_ENABLE_ENABLE_Msk (0xFUL << TWI_ENABLE_ENABLE_Pos) ÔVTWI_ENABLE_ENABLE_Disabled (0UL) VTWI_ENABLE_ENABLE_Enabled (5UL) ˆVTWI_PSELSCL_PSELSCL_Pos (0UL) ˜VTWI_PSELSCL_PSELSCL_Msk (0xFFFFFFFFUL << TWI_PSELSCL_PSELSCL_Pos) ¯VTWI_PSELSCL_PSELSCL_Disconnected (0xFFFFFFFFUL) ˛VTWI_PSELSDA_PSELSDA_Pos (0UL) ˇVTWI_PSELSDA_PSELSDA_Msk (0xFFFFFFFFUL << TWI_PSELSDA_PSELSDA_Pos) ÄWTWI_PSELSDA_PSELSDA_Disconnected (0xFFFFFFFFUL) ÜWTWI_RXD_RXD_Pos (0UL) áWTWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos) çWTWI_TXD_TXD_Pos (0UL) éWTWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos) îWTWI_FREQUENCY_FREQUENCY_Pos (0UL) ïWTWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos) ñWTWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL) óWTWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) òWTWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL) ûWTWI_ADDRESS_ADDRESS_Pos (0UL) üWTWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos) ©WTWIM_SHORTS_LASTRX_STOP_Pos (12UL) ™WTWIM_SHORTS_LASTRX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTRX_STOP_Pos) ´WTWIM_SHORTS_LASTRX_STOP_Disabled (0UL) ¨WTWIM_SHORTS_LASTRX_STOP_Enabled (1UL) ØWTWIM_SHORTS_LASTRX_STARTTX_Pos (10UL) ∞WTWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL << TWIM_SHORTS_LASTRX_STARTTX_Pos) ±WTWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL) ≤WTWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL) µWTWIM_SHORTS_LASTTX_STOP_Pos (9UL) ∂WTWIM_SHORTS_LASTTX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTTX_STOP_Pos) ∑WTWIM_SHORTS_LASTTX_STOP_Disabled (0UL) ∏WTWIM_SHORTS_LASTTX_STOP_Enabled (1UL) ªWTWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL) ºWTWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTTX_SUSPEND_Pos) ΩWTWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL) æWTWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL) ¡WTWIM_SHORTS_LASTTX_STARTRX_Pos (7UL) ¬WTWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL << TWIM_SHORTS_LASTTX_STARTRX_Pos) √WTWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL) ƒWTWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL)  WTWIM_INTEN_LASTTX_Pos (24UL) ÀWTWIM_INTEN_LASTTX_Msk (0x1UL << TWIM_INTEN_LASTTX_Pos) ÃWTWIM_INTEN_LASTTX_Disabled (0UL) ÕWTWIM_INTEN_LASTTX_Enabled (1UL) –WTWIM_INTEN_LASTRX_Pos (23UL) —WTWIM_INTEN_LASTRX_Msk (0x1UL << TWIM_INTEN_LASTRX_Pos) “WTWIM_INTEN_LASTRX_Disabled (0UL) ”WTWIM_INTEN_LASTRX_Enabled (1UL) ÷WTWIM_INTEN_TXSTARTED_Pos (20UL) ◊WTWIM_INTEN_TXSTARTED_Msk (0x1UL << TWIM_INTEN_TXSTARTED_Pos) ÿWTWIM_INTEN_TXSTARTED_Disabled (0UL) ŸWTWIM_INTEN_TXSTARTED_Enabled (1UL) ‹WTWIM_INTEN_RXSTARTED_Pos (19UL) ›WTWIM_INTEN_RXSTARTED_Msk (0x1UL << TWIM_INTEN_RXSTARTED_Pos) ﬁWTWIM_INTEN_RXSTARTED_Disabled (0UL) ﬂWTWIM_INTEN_RXSTARTED_Enabled (1UL) ‚WTWIM_INTEN_SUSPENDED_Pos (18UL) „WTWIM_INTEN_SUSPENDED_Msk (0x1UL << TWIM_INTEN_SUSPENDED_Pos) ‰WTWIM_INTEN_SUSPENDED_Disabled (0UL) ÂWTWIM_INTEN_SUSPENDED_Enabled (1UL) ËWTWIM_INTEN_ERROR_Pos (9UL) ÈWTWIM_INTEN_ERROR_Msk (0x1UL << TWIM_INTEN_ERROR_Pos) ÍWTWIM_INTEN_ERROR_Disabled (0UL) ÎWTWIM_INTEN_ERROR_Enabled (1UL) ÓWTWIM_INTEN_STOPPED_Pos (1UL) ÔWTWIM_INTEN_STOPPED_Msk (0x1UL << TWIM_INTEN_STOPPED_Pos) WTWIM_INTEN_STOPPED_Disabled (0UL) ÒWTWIM_INTEN_STOPPED_Enabled (1UL) ˜WTWIM_INTENSET_LASTTX_Pos (24UL) ¯WTWIM_INTENSET_LASTTX_Msk (0x1UL << TWIM_INTENSET_LASTTX_Pos) ˘WTWIM_INTENSET_LASTTX_Disabled (0UL) ˙WTWIM_INTENSET_LASTTX_Enabled (1UL) ˚WTWIM_INTENSET_LASTTX_Set (1UL) ˛WTWIM_INTENSET_LASTRX_Pos (23UL) ˇWTWIM_INTENSET_LASTRX_Msk (0x1UL << TWIM_INTENSET_LASTRX_Pos) ÄXTWIM_INTENSET_LASTRX_Disabled (0UL) ÅXTWIM_INTENSET_LASTRX_Enabled (1UL) ÇXTWIM_INTENSET_LASTRX_Set (1UL) ÖXTWIM_INTENSET_TXSTARTED_Pos (20UL) ÜXTWIM_INTENSET_TXSTARTED_Msk (0x1UL << TWIM_INTENSET_TXSTARTED_Pos) áXTWIM_INTENSET_TXSTARTED_Disabled (0UL) àXTWIM_INTENSET_TXSTARTED_Enabled (1UL) âXTWIM_INTENSET_TXSTARTED_Set (1UL) åXTWIM_INTENSET_RXSTARTED_Pos (19UL) çXTWIM_INTENSET_RXSTARTED_Msk (0x1UL << TWIM_INTENSET_RXSTARTED_Pos) éXTWIM_INTENSET_RXSTARTED_Disabled (0UL) èXTWIM_INTENSET_RXSTARTED_Enabled (1UL) êXTWIM_INTENSET_RXSTARTED_Set (1UL) ìXTWIM_INTENSET_SUSPENDED_Pos (18UL) îXTWIM_INTENSET_SUSPENDED_Msk (0x1UL << TWIM_INTENSET_SUSPENDED_Pos) ïXTWIM_INTENSET_SUSPENDED_Disabled (0UL) ñXTWIM_INTENSET_SUSPENDED_Enabled (1UL) óXTWIM_INTENSET_SUSPENDED_Set (1UL) öXTWIM_INTENSET_ERROR_Pos (9UL) õXTWIM_INTENSET_ERROR_Msk (0x1UL << TWIM_INTENSET_ERROR_Pos) úXTWIM_INTENSET_ERROR_Disabled (0UL) ùXTWIM_INTENSET_ERROR_Enabled (1UL) ûXTWIM_INTENSET_ERROR_Set (1UL) °XTWIM_INTENSET_STOPPED_Pos (1UL) ¢XTWIM_INTENSET_STOPPED_Msk (0x1UL << TWIM_INTENSET_STOPPED_Pos) £XTWIM_INTENSET_STOPPED_Disabled (0UL) §XTWIM_INTENSET_STOPPED_Enabled (1UL) •XTWIM_INTENSET_STOPPED_Set (1UL) ´XTWIM_INTENCLR_LASTTX_Pos (24UL) ¨XTWIM_INTENCLR_LASTTX_Msk (0x1UL << TWIM_INTENCLR_LASTTX_Pos) ≠XTWIM_INTENCLR_LASTTX_Disabled (0UL) ÆXTWIM_INTENCLR_LASTTX_Enabled (1UL) ØXTWIM_INTENCLR_LASTTX_Clear (1UL) ≤XTWIM_INTENCLR_LASTRX_Pos (23UL) ≥XTWIM_INTENCLR_LASTRX_Msk (0x1UL << TWIM_INTENCLR_LASTRX_Pos) ¥XTWIM_INTENCLR_LASTRX_Disabled (0UL) µXTWIM_INTENCLR_LASTRX_Enabled (1UL) ∂XTWIM_INTENCLR_LASTRX_Clear (1UL) πXTWIM_INTENCLR_TXSTARTED_Pos (20UL) ∫XTWIM_INTENCLR_TXSTARTED_Msk (0x1UL << TWIM_INTENCLR_TXSTARTED_Pos) ªXTWIM_INTENCLR_TXSTARTED_Disabled (0UL) ºXTWIM_INTENCLR_TXSTARTED_Enabled (1UL) ΩXTWIM_INTENCLR_TXSTARTED_Clear (1UL) ¿XTWIM_INTENCLR_RXSTARTED_Pos (19UL) ¡XTWIM_INTENCLR_RXSTARTED_Msk (0x1UL << TWIM_INTENCLR_RXSTARTED_Pos) ¬XTWIM_INTENCLR_RXSTARTED_Disabled (0UL) √XTWIM_INTENCLR_RXSTARTED_Enabled (1UL) ƒXTWIM_INTENCLR_RXSTARTED_Clear (1UL) «XTWIM_INTENCLR_SUSPENDED_Pos (18UL) »XTWIM_INTENCLR_SUSPENDED_Msk (0x1UL << TWIM_INTENCLR_SUSPENDED_Pos) …XTWIM_INTENCLR_SUSPENDED_Disabled (0UL)  XTWIM_INTENCLR_SUSPENDED_Enabled (1UL) ÀXTWIM_INTENCLR_SUSPENDED_Clear (1UL) ŒXTWIM_INTENCLR_ERROR_Pos (9UL) œXTWIM_INTENCLR_ERROR_Msk (0x1UL << TWIM_INTENCLR_ERROR_Pos) –XTWIM_INTENCLR_ERROR_Disabled (0UL) —XTWIM_INTENCLR_ERROR_Enabled (1UL) “XTWIM_INTENCLR_ERROR_Clear (1UL) ’XTWIM_INTENCLR_STOPPED_Pos (1UL) ÷XTWIM_INTENCLR_STOPPED_Msk (0x1UL << TWIM_INTENCLR_STOPPED_Pos) ◊XTWIM_INTENCLR_STOPPED_Disabled (0UL) ÿXTWIM_INTENCLR_STOPPED_Enabled (1UL) ŸXTWIM_INTENCLR_STOPPED_Clear (1UL) ﬂXTWIM_ERRORSRC_DNACK_Pos (2UL) ‡XTWIM_ERRORSRC_DNACK_Msk (0x1UL << TWIM_ERRORSRC_DNACK_Pos) ·XTWIM_ERRORSRC_DNACK_NotReceived (0UL) ‚XTWIM_ERRORSRC_DNACK_Received (1UL) ÂXTWIM_ERRORSRC_ANACK_Pos (1UL) ÊXTWIM_ERRORSRC_ANACK_Msk (0x1UL << TWIM_ERRORSRC_ANACK_Pos) ÁXTWIM_ERRORSRC_ANACK_NotReceived (0UL) ËXTWIM_ERRORSRC_ANACK_Received (1UL) ÎXTWIM_ERRORSRC_OVERRUN_Pos (0UL) ÏXTWIM_ERRORSRC_OVERRUN_Msk (0x1UL << TWIM_ERRORSRC_OVERRUN_Pos) ÌXTWIM_ERRORSRC_OVERRUN_NotReceived (0UL) ÓXTWIM_ERRORSRC_OVERRUN_Received (1UL) ÙXTWIM_ENABLE_ENABLE_Pos (0UL) ıXTWIM_ENABLE_ENABLE_Msk (0xFUL << TWIM_ENABLE_ENABLE_Pos) ˆXTWIM_ENABLE_ENABLE_Disabled (0UL) ˜XTWIM_ENABLE_ENABLE_Enabled (6UL) ˝XTWIM_PSEL_SCL_CONNECT_Pos (31UL) ˛XTWIM_PSEL_SCL_CONNECT_Msk (0x1UL << TWIM_PSEL_SCL_CONNECT_Pos) ˇXTWIM_PSEL_SCL_CONNECT_Connected (0UL) ÄYTWIM_PSEL_SCL_CONNECT_Disconnected (1UL) ÉYTWIM_PSEL_SCL_PIN_Pos (0UL) ÑYTWIM_PSEL_SCL_PIN_Msk (0x1FUL << TWIM_PSEL_SCL_PIN_Pos) äYTWIM_PSEL_SDA_CONNECT_Pos (31UL) ãYTWIM_PSEL_SDA_CONNECT_Msk (0x1UL << TWIM_PSEL_SDA_CONNECT_Pos) åYTWIM_PSEL_SDA_CONNECT_Connected (0UL) çYTWIM_PSEL_SDA_CONNECT_Disconnected (1UL) êYTWIM_PSEL_SDA_PIN_Pos (0UL) ëYTWIM_PSEL_SDA_PIN_Msk (0x1FUL << TWIM_PSEL_SDA_PIN_Pos) óYTWIM_FREQUENCY_FREQUENCY_Pos (0UL) òYTWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWIM_FREQUENCY_FREQUENCY_Pos) ôYTWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL) öYTWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) õYTWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL) °YTWIM_RXD_PTR_PTR_Pos (0UL) ¢YTWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_RXD_PTR_PTR_Pos) ®YTWIM_RXD_MAXCNT_MAXCNT_Pos (0UL) ©YTWIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_RXD_MAXCNT_MAXCNT_Pos) ØYTWIM_RXD_AMOUNT_AMOUNT_Pos (0UL) ∞YTWIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_RXD_AMOUNT_AMOUNT_Pos) ∂YTWIM_RXD_LIST_LIST_Pos (0UL) ∑YTWIM_RXD_LIST_LIST_Msk (0x7UL << TWIM_RXD_LIST_LIST_Pos) ∏YTWIM_RXD_LIST_LIST_Disabled (0UL) πYTWIM_RXD_LIST_LIST_ArrayList (1UL) øYTWIM_TXD_PTR_PTR_Pos (0UL) ¿YTWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_TXD_PTR_PTR_Pos) ∆YTWIM_TXD_MAXCNT_MAXCNT_Pos (0UL) «YTWIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_TXD_MAXCNT_MAXCNT_Pos) ÕYTWIM_TXD_AMOUNT_AMOUNT_Pos (0UL) ŒYTWIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_TXD_AMOUNT_AMOUNT_Pos) ‘YTWIM_TXD_LIST_LIST_Pos (0UL) ’YTWIM_TXD_LIST_LIST_Msk (0x7UL << TWIM_TXD_LIST_LIST_Pos) ÷YTWIM_TXD_LIST_LIST_Disabled (0UL) ◊YTWIM_TXD_LIST_LIST_ArrayList (1UL) ›YTWIM_ADDRESS_ADDRESS_Pos (0UL) ﬁYTWIM_ADDRESS_ADDRESS_Msk (0x7FUL << TWIM_ADDRESS_ADDRESS_Pos) ËYTWIS_SHORTS_READ_SUSPEND_Pos (14UL) ÈYTWIS_SHORTS_READ_SUSPEND_Msk (0x1UL << TWIS_SHORTS_READ_SUSPEND_Pos) ÍYTWIS_SHORTS_READ_SUSPEND_Disabled (0UL) ÎYTWIS_SHORTS_READ_SUSPEND_Enabled (1UL) ÓYTWIS_SHORTS_WRITE_SUSPEND_Pos (13UL) ÔYTWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL << TWIS_SHORTS_WRITE_SUSPEND_Pos) YTWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL) ÒYTWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL) ˜YTWIS_INTEN_READ_Pos (26UL) ¯YTWIS_INTEN_READ_Msk (0x1UL << TWIS_INTEN_READ_Pos) ˘YTWIS_INTEN_READ_Disabled (0UL) ˙YTWIS_INTEN_READ_Enabled (1UL) ˝YTWIS_INTEN_WRITE_Pos (25UL) ˛YTWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) ˇYTWIS_INTEN_WRITE_Disabled (0UL) ÄZTWIS_INTEN_WRITE_Enabled (1UL) ÉZTWIS_INTEN_TXSTARTED_Pos (20UL) ÑZTWIS_INTEN_TXSTARTED_Msk (0x1UL << TWIS_INTEN_TXSTARTED_Pos) ÖZTWIS_INTEN_TXSTARTED_Disabled (0UL) ÜZTWIS_INTEN_TXSTARTED_Enabled (1UL) âZTWIS_INTEN_RXSTARTED_Pos (19UL) äZTWIS_INTEN_RXSTARTED_Msk (0x1UL << TWIS_INTEN_RXSTARTED_Pos) ãZTWIS_INTEN_RXSTARTED_Disabled (0UL) åZTWIS_INTEN_RXSTARTED_Enabled (1UL) èZTWIS_INTEN_ERROR_Pos (9UL) êZTWIS_INTEN_ERROR_Msk (0x1UL << TWIS_INTEN_ERROR_Pos) ëZTWIS_INTEN_ERROR_Disabled (0UL) íZTWIS_INTEN_ERROR_Enabled (1UL) ïZTWIS_INTEN_STOPPED_Pos (1UL) ñZTWIS_INTEN_STOPPED_Msk (0x1UL << TWIS_INTEN_STOPPED_Pos) óZTWIS_INTEN_STOPPED_Disabled (0UL) òZTWIS_INTEN_STOPPED_Enabled (1UL) ûZTWIS_INTENSET_READ_Pos (26UL) üZTWIS_INTENSET_READ_Msk (0x1UL << TWIS_INTENSET_READ_Pos) †ZTWIS_INTENSET_READ_Disabled (0UL) °ZTWIS_INTENSET_READ_Enabled (1UL) ¢ZTWIS_INTENSET_READ_Set (1UL) •ZTWIS_INTENSET_WRITE_Pos (25UL) ¶ZTWIS_INTENSET_WRITE_Msk (0x1UL << TWIS_INTENSET_WRITE_Pos) ßZTWIS_INTENSET_WRITE_Disabled (0UL) ®ZTWIS_INTENSET_WRITE_Enabled (1UL) ©ZTWIS_INTENSET_WRITE_Set (1UL) ¨ZTWIS_INTENSET_TXSTARTED_Pos (20UL) ≠ZTWIS_INTENSET_TXSTARTED_Msk (0x1UL << TWIS_INTENSET_TXSTARTED_Pos) ÆZTWIS_INTENSET_TXSTARTED_Disabled (0UL) ØZTWIS_INTENSET_TXSTARTED_Enabled (1UL) ∞ZTWIS_INTENSET_TXSTARTED_Set (1UL) ≥ZTWIS_INTENSET_RXSTARTED_Pos (19UL) ¥ZTWIS_INTENSET_RXSTARTED_Msk (0x1UL << TWIS_INTENSET_RXSTARTED_Pos) µZTWIS_INTENSET_RXSTARTED_Disabled (0UL) ∂ZTWIS_INTENSET_RXSTARTED_Enabled (1UL) ∑ZTWIS_INTENSET_RXSTARTED_Set (1UL) ∫ZTWIS_INTENSET_ERROR_Pos (9UL) ªZTWIS_INTENSET_ERROR_Msk (0x1UL << TWIS_INTENSET_ERROR_Pos) ºZTWIS_INTENSET_ERROR_Disabled (0UL) ΩZTWIS_INTENSET_ERROR_Enabled (1UL) æZTWIS_INTENSET_ERROR_Set (1UL) ¡ZTWIS_INTENSET_STOPPED_Pos (1UL) ¬ZTWIS_INTENSET_STOPPED_Msk (0x1UL << TWIS_INTENSET_STOPPED_Pos) √ZTWIS_INTENSET_STOPPED_Disabled (0UL) ƒZTWIS_INTENSET_STOPPED_Enabled (1UL) ≈ZTWIS_INTENSET_STOPPED_Set (1UL) ÀZTWIS_INTENCLR_READ_Pos (26UL) ÃZTWIS_INTENCLR_READ_Msk (0x1UL << TWIS_INTENCLR_READ_Pos) ÕZTWIS_INTENCLR_READ_Disabled (0UL) ŒZTWIS_INTENCLR_READ_Enabled (1UL) œZTWIS_INTENCLR_READ_Clear (1UL) “ZTWIS_INTENCLR_WRITE_Pos (25UL) ”ZTWIS_INTENCLR_WRITE_Msk (0x1UL << TWIS_INTENCLR_WRITE_Pos) ‘ZTWIS_INTENCLR_WRITE_Disabled (0UL) ’ZTWIS_INTENCLR_WRITE_Enabled (1UL) ÷ZTWIS_INTENCLR_WRITE_Clear (1UL) ŸZTWIS_INTENCLR_TXSTARTED_Pos (20UL) ⁄ZTWIS_INTENCLR_TXSTARTED_Msk (0x1UL << TWIS_INTENCLR_TXSTARTED_Pos) €ZTWIS_INTENCLR_TXSTARTED_Disabled (0UL) ‹ZTWIS_INTENCLR_TXSTARTED_Enabled (1UL) ›ZTWIS_INTENCLR_TXSTARTED_Clear (1UL) ‡ZTWIS_INTENCLR_RXSTARTED_Pos (19UL) ·ZTWIS_INTENCLR_RXSTARTED_Msk (0x1UL << TWIS_INTENCLR_RXSTARTED_Pos) ‚ZTWIS_INTENCLR_RXSTARTED_Disabled (0UL) „ZTWIS_INTENCLR_RXSTARTED_Enabled (1UL) ‰ZTWIS_INTENCLR_RXSTARTED_Clear (1UL) ÁZTWIS_INTENCLR_ERROR_Pos (9UL) ËZTWIS_INTENCLR_ERROR_Msk (0x1UL << TWIS_INTENCLR_ERROR_Pos) ÈZTWIS_INTENCLR_ERROR_Disabled (0UL) ÍZTWIS_INTENCLR_ERROR_Enabled (1UL) ÎZTWIS_INTENCLR_ERROR_Clear (1UL) ÓZTWIS_INTENCLR_STOPPED_Pos (1UL) ÔZTWIS_INTENCLR_STOPPED_Msk (0x1UL << TWIS_INTENCLR_STOPPED_Pos) ZTWIS_INTENCLR_STOPPED_Disabled (0UL) ÒZTWIS_INTENCLR_STOPPED_Enabled (1UL) ÚZTWIS_INTENCLR_STOPPED_Clear (1UL) ¯ZTWIS_ERRORSRC_OVERREAD_Pos (3UL) ˘ZTWIS_ERRORSRC_OVERREAD_Msk (0x1UL << TWIS_ERRORSRC_OVERREAD_Pos) ˙ZTWIS_ERRORSRC_OVERREAD_NotDetected (0UL) ˚ZTWIS_ERRORSRC_OVERREAD_Detected (1UL) ˛ZTWIS_ERRORSRC_DNACK_Pos (2UL) ˇZTWIS_ERRORSRC_DNACK_Msk (0x1UL << TWIS_ERRORSRC_DNACK_Pos) Ä[TWIS_ERRORSRC_DNACK_NotReceived (0UL) Å[TWIS_ERRORSRC_DNACK_Received (1UL) Ñ[TWIS_ERRORSRC_OVERFLOW_Pos (0UL) Ö[TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL << TWIS_ERRORSRC_OVERFLOW_Pos) Ü[TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL) á[TWIS_ERRORSRC_OVERFLOW_Detected (1UL) ç[TWIS_MATCH_MATCH_Pos (0UL) é[TWIS_MATCH_MATCH_Msk (0x1UL << TWIS_MATCH_MATCH_Pos) î[TWIS_ENABLE_ENABLE_Pos (0UL) ï[TWIS_ENABLE_ENABLE_Msk (0xFUL << TWIS_ENABLE_ENABLE_Pos) ñ[TWIS_ENABLE_ENABLE_Disabled (0UL) ó[TWIS_ENABLE_ENABLE_Enabled (9UL) ù[TWIS_PSEL_SCL_CONNECT_Pos (31UL) û[TWIS_PSEL_SCL_CONNECT_Msk (0x1UL << TWIS_PSEL_SCL_CONNECT_Pos) ü[TWIS_PSEL_SCL_CONNECT_Connected (0UL) †[TWIS_PSEL_SCL_CONNECT_Disconnected (1UL) £[TWIS_PSEL_SCL_PIN_Pos (0UL) §[TWIS_PSEL_SCL_PIN_Msk (0x1FUL << TWIS_PSEL_SCL_PIN_Pos) ™[TWIS_PSEL_SDA_CONNECT_Pos (31UL) ´[TWIS_PSEL_SDA_CONNECT_Msk (0x1UL << TWIS_PSEL_SDA_CONNECT_Pos) ¨[TWIS_PSEL_SDA_CONNECT_Connected (0UL) ≠[TWIS_PSEL_SDA_CONNECT_Disconnected (1UL) ∞[TWIS_PSEL_SDA_PIN_Pos (0UL) ±[TWIS_PSEL_SDA_PIN_Msk (0x1FUL << TWIS_PSEL_SDA_PIN_Pos) ∑[TWIS_RXD_PTR_PTR_Pos (0UL) ∏[TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_RXD_PTR_PTR_Pos) æ[TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL) ø[TWIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_RXD_MAXCNT_MAXCNT_Pos) ≈[TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL) ∆[TWIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_RXD_AMOUNT_AMOUNT_Pos) Ã[TWIS_TXD_PTR_PTR_Pos (0UL) Õ[TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_TXD_PTR_PTR_Pos) ”[TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL) ‘[TWIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_TXD_MAXCNT_MAXCNT_Pos) ⁄[TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL) €[TWIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_TXD_AMOUNT_AMOUNT_Pos) ·[TWIS_ADDRESS_ADDRESS_Pos (0UL) ‚[TWIS_ADDRESS_ADDRESS_Msk (0x7FUL << TWIS_ADDRESS_ADDRESS_Pos) Ë[TWIS_CONFIG_ADDRESS1_Pos (1UL) È[TWIS_CONFIG_ADDRESS1_Msk (0x1UL << TWIS_CONFIG_ADDRESS1_Pos) Í[TWIS_CONFIG_ADDRESS1_Disabled (0UL) Î[TWIS_CONFIG_ADDRESS1_Enabled (1UL) Ó[TWIS_CONFIG_ADDRESS0_Pos (0UL) Ô[TWIS_CONFIG_ADDRESS0_Msk (0x1UL << TWIS_CONFIG_ADDRESS0_Pos) [TWIS_CONFIG_ADDRESS0_Disabled (0UL) Ò[TWIS_CONFIG_ADDRESS0_Enabled (1UL) ˜[TWIS_ORC_ORC_Pos (0UL) ¯[TWIS_ORC_ORC_Msk (0xFFUL << TWIS_ORC_ORC_Pos) Ç\UART_SHORTS_NCTS_STOPRX_Pos (4UL) É\UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos) Ñ\UART_SHORTS_NCTS_STOPRX_Disabled (0UL) Ö\UART_SHORTS_NCTS_STOPRX_Enabled (1UL) à\UART_SHORTS_CTS_STARTRX_Pos (3UL) â\UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos) ä\UART_SHORTS_CTS_STARTRX_Disabled (0UL) ã\UART_SHORTS_CTS_STARTRX_Enabled (1UL) ë\UART_INTENSET_RXTO_Pos (17UL) í\UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos) ì\UART_INTENSET_RXTO_Disabled (0UL) î\UART_INTENSET_RXTO_Enabled (1UL) ï\UART_INTENSET_RXTO_Set (1UL) ò\UART_INTENSET_ERROR_Pos (9UL) ô\UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos) ö\UART_INTENSET_ERROR_Disabled (0UL) õ\UART_INTENSET_ERROR_Enabled (1UL) ú\UART_INTENSET_ERROR_Set (1UL) ü\UART_INTENSET_TXDRDY_Pos (7UL) †\UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos) °\UART_INTENSET_TXDRDY_Disabled (0UL) ¢\UART_INTENSET_TXDRDY_Enabled (1UL) £\UART_INTENSET_TXDRDY_Set (1UL) ¶\UART_INTENSET_RXDRDY_Pos (2UL) ß\UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos) ®\UART_INTENSET_RXDRDY_Disabled (0UL) ©\UART_INTENSET_RXDRDY_Enabled (1UL) ™\UART_INTENSET_RXDRDY_Set (1UL) ≠\UART_INTENSET_NCTS_Pos (1UL) Æ\UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos) Ø\UART_INTENSET_NCTS_Disabled (0UL) ∞\UART_INTENSET_NCTS_Enabled (1UL) ±\UART_INTENSET_NCTS_Set (1UL) ¥\UART_INTENSET_CTS_Pos (0UL) µ\UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos) ∂\UART_INTENSET_CTS_Disabled (0UL) ∑\UART_INTENSET_CTS_Enabled (1UL) ∏\UART_INTENSET_CTS_Set (1UL) æ\UART_INTENCLR_RXTO_Pos (17UL) ø\UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos) ¿\UART_INTENCLR_RXTO_Disabled (0UL) ¡\UART_INTENCLR_RXTO_Enabled (1UL) ¬\UART_INTENCLR_RXTO_Clear (1UL) ≈\UART_INTENCLR_ERROR_Pos (9UL) ∆\UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos) «\UART_INTENCLR_ERROR_Disabled (0UL) »\UART_INTENCLR_ERROR_Enabled (1UL) …\UART_INTENCLR_ERROR_Clear (1UL) Ã\UART_INTENCLR_TXDRDY_Pos (7UL) Õ\UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos) Œ\UART_INTENCLR_TXDRDY_Disabled (0UL) œ\UART_INTENCLR_TXDRDY_Enabled (1UL) –\UART_INTENCLR_TXDRDY_Clear (1UL) ”\UART_INTENCLR_RXDRDY_Pos (2UL) ‘\UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos) ’\UART_INTENCLR_RXDRDY_Disabled (0UL) ÷\UART_INTENCLR_RXDRDY_Enabled (1UL) ◊\UART_INTENCLR_RXDRDY_Clear (1UL) ⁄\UART_INTENCLR_NCTS_Pos (1UL) €\UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos) ‹\UART_INTENCLR_NCTS_Disabled (0UL) ›\UART_INTENCLR_NCTS_Enabled (1UL) ﬁ\UART_INTENCLR_NCTS_Clear (1UL) ·\UART_INTENCLR_CTS_Pos (0UL) ‚\UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos) „\UART_INTENCLR_CTS_Disabled (0UL) ‰\UART_INTENCLR_CTS_Enabled (1UL) Â\UART_INTENCLR_CTS_Clear (1UL) Î\UART_ERRORSRC_BREAK_Pos (3UL) Ï\UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos) Ì\UART_ERRORSRC_BREAK_NotPresent (0UL) Ó\UART_ERRORSRC_BREAK_Present (1UL) Ò\UART_ERRORSRC_FRAMING_Pos (2UL) Ú\UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos) Û\UART_ERRORSRC_FRAMING_NotPresent (0UL) Ù\UART_ERRORSRC_FRAMING_Present (1UL) ˜\UART_ERRORSRC_PARITY_Pos (1UL) ¯\UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos) ˘\UART_ERRORSRC_PARITY_NotPresent (0UL) ˙\UART_ERRORSRC_PARITY_Present (1UL) ˝\UART_ERRORSRC_OVERRUN_Pos (0UL) ˛\UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos) ˇ\UART_ERRORSRC_OVERRUN_NotPresent (0UL) Ä]UART_ERRORSRC_OVERRUN_Present (1UL) Ü]UART_ENABLE_ENABLE_Pos (0UL) á]UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos) à]UART_ENABLE_ENABLE_Disabled (0UL) â]UART_ENABLE_ENABLE_Enabled (4UL) è]UART_PSELRTS_PSELRTS_Pos (0UL) ê]UART_PSELRTS_PSELRTS_Msk (0xFFFFFFFFUL << UART_PSELRTS_PSELRTS_Pos) ë]UART_PSELRTS_PSELRTS_Disconnected (0xFFFFFFFFUL) ó]UART_PSELTXD_PSELTXD_Pos (0UL) ò]UART_PSELTXD_PSELTXD_Msk (0xFFFFFFFFUL << UART_PSELTXD_PSELTXD_Pos) ô]UART_PSELTXD_PSELTXD_Disconnected (0xFFFFFFFFUL) ü]UART_PSELCTS_PSELCTS_Pos (0UL) †]UART_PSELCTS_PSELCTS_Msk (0xFFFFFFFFUL << UART_PSELCTS_PSELCTS_Pos) °]UART_PSELCTS_PSELCTS_Disconnected (0xFFFFFFFFUL) ß]UART_PSELRXD_PSELRXD_Pos (0UL) ®]UART_PSELRXD_PSELRXD_Msk (0xFFFFFFFFUL << UART_PSELRXD_PSELRXD_Pos) ©]UART_PSELRXD_PSELRXD_Disconnected (0xFFFFFFFFUL) Ø]UART_RXD_RXD_Pos (0UL) ∞]UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos) ∂]UART_TXD_TXD_Pos (0UL) ∑]UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos) Ω]UART_BAUDRATE_BAUDRATE_Pos (0UL) æ]UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos) ø]UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) ¿]UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) ¡]UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) ¬]UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) √]UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL) ƒ]UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) ≈]UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL) ∆]UART_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL) «]UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL) »]UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) …]UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL)  ]UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) À]UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL) Ã]UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL) Õ]UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) Œ]UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL) œ]UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL) –]UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) ÷]UART_CONFIG_PARITY_Pos (1UL) ◊]UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos) ÿ]UART_CONFIG_PARITY_Excluded (0x0UL) Ÿ]UART_CONFIG_PARITY_Included (0x7UL) ‹]UART_CONFIG_HWFC_Pos (0UL) ›]UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos) ﬁ]UART_CONFIG_HWFC_Disabled (0UL) ﬂ]UART_CONFIG_HWFC_Enabled (1UL) È]UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL) Í]UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STOPRX_Pos) Î]UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL) Ï]UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL) Ô]UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL) ]UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STARTRX_Pos) Ò]UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL) Ú]UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL) ¯]UARTE_INTEN_TXSTOPPED_Pos (22UL) ˘]UARTE_INTEN_TXSTOPPED_Msk (0x1UL << UARTE_INTEN_TXSTOPPED_Pos) ˙]UARTE_INTEN_TXSTOPPED_Disabled (0UL) ˚]UARTE_INTEN_TXSTOPPED_Enabled (1UL) ˛]UARTE_INTEN_TXSTARTED_Pos (20UL) ˇ]UARTE_INTEN_TXSTARTED_Msk (0x1UL << UARTE_INTEN_TXSTARTED_Pos) Ä^UARTE_INTEN_TXSTARTED_Disabled (0UL) Å^UARTE_INTEN_TXSTARTED_Enabled (1UL) Ñ^UARTE_INTEN_RXSTARTED_Pos (19UL) Ö^UARTE_INTEN_RXSTARTED_Msk (0x1UL << UARTE_INTEN_RXSTARTED_Pos) Ü^UARTE_INTEN_RXSTARTED_Disabled (0UL) á^UARTE_INTEN_RXSTARTED_Enabled (1UL) ä^UARTE_INTEN_RXTO_Pos (17UL) ã^UARTE_INTEN_RXTO_Msk (0x1UL << UARTE_INTEN_RXTO_Pos) å^UARTE_INTEN_RXTO_Disabled (0UL) ç^UARTE_INTEN_RXTO_Enabled (1UL) ê^UARTE_INTEN_ERROR_Pos (9UL) ë^UARTE_INTEN_ERROR_Msk (0x1UL << UARTE_INTEN_ERROR_Pos) í^UARTE_INTEN_ERROR_Disabled (0UL) ì^UARTE_INTEN_ERROR_Enabled (1UL) ñ^UARTE_INTEN_ENDTX_Pos (8UL) ó^UARTE_INTEN_ENDTX_Msk (0x1UL << UARTE_INTEN_ENDTX_Pos) ò^UARTE_INTEN_ENDTX_Disabled (0UL) ô^UARTE_INTEN_ENDTX_Enabled (1UL) ú^UARTE_INTEN_TXDRDY_Pos (7UL) ù^UARTE_INTEN_TXDRDY_Msk (0x1UL << UARTE_INTEN_TXDRDY_Pos) û^UARTE_INTEN_TXDRDY_Disabled (0UL) ü^UARTE_INTEN_TXDRDY_Enabled (1UL) ¢^UARTE_INTEN_ENDRX_Pos (4UL) £^UARTE_INTEN_ENDRX_Msk (0x1UL << UARTE_INTEN_ENDRX_Pos) §^UARTE_INTEN_ENDRX_Disabled (0UL) •^UARTE_INTEN_ENDRX_Enabled (1UL) ®^UARTE_INTEN_RXDRDY_Pos (2UL) ©^UARTE_INTEN_RXDRDY_Msk (0x1UL << UARTE_INTEN_RXDRDY_Pos) ™^UARTE_INTEN_RXDRDY_Disabled (0UL) ´^UARTE_INTEN_RXDRDY_Enabled (1UL) Æ^UARTE_INTEN_NCTS_Pos (1UL) Ø^UARTE_INTEN_NCTS_Msk (0x1UL << UARTE_INTEN_NCTS_Pos) ∞^UARTE_INTEN_NCTS_Disabled (0UL) ±^UARTE_INTEN_NCTS_Enabled (1UL) ¥^UARTE_INTEN_CTS_Pos (0UL) µ^UARTE_INTEN_CTS_Msk (0x1UL << UARTE_INTEN_CTS_Pos) ∂^UARTE_INTEN_CTS_Disabled (0UL) ∑^UARTE_INTEN_CTS_Enabled (1UL) Ω^UARTE_INTENSET_TXSTOPPED_Pos (22UL) æ^UARTE_INTENSET_TXSTOPPED_Msk (0x1UL << UARTE_INTENSET_TXSTOPPED_Pos) ø^UARTE_INTENSET_TXSTOPPED_Disabled (0UL) ¿^UARTE_INTENSET_TXSTOPPED_Enabled (1UL) ¡^UARTE_INTENSET_TXSTOPPED_Set (1UL) ƒ^UARTE_INTENSET_TXSTARTED_Pos (20UL) ≈^UARTE_INTENSET_TXSTARTED_Msk (0x1UL << UARTE_INTENSET_TXSTARTED_Pos) ∆^UARTE_INTENSET_TXSTARTED_Disabled (0UL) «^UARTE_INTENSET_TXSTARTED_Enabled (1UL) »^UARTE_INTENSET_TXSTARTED_Set (1UL) À^UARTE_INTENSET_RXSTARTED_Pos (19UL) Ã^UARTE_INTENSET_RXSTARTED_Msk (0x1UL << UARTE_INTENSET_RXSTARTED_Pos) Õ^UARTE_INTENSET_RXSTARTED_Disabled (0UL) Œ^UARTE_INTENSET_RXSTARTED_Enabled (1UL) œ^UARTE_INTENSET_RXSTARTED_Set (1UL) “^UARTE_INTENSET_RXTO_Pos (17UL) ”^UARTE_INTENSET_RXTO_Msk (0x1UL << UARTE_INTENSET_RXTO_Pos) ‘^UARTE_INTENSET_RXTO_Disabled (0UL) ’^UARTE_INTENSET_RXTO_Enabled (1UL) ÷^UARTE_INTENSET_RXTO_Set (1UL) Ÿ^UARTE_INTENSET_ERROR_Pos (9UL) ⁄^UARTE_INTENSET_ERROR_Msk (0x1UL << UARTE_INTENSET_ERROR_Pos) €^UARTE_INTENSET_ERROR_Disabled (0UL) ‹^UARTE_INTENSET_ERROR_Enabled (1UL) ›^UARTE_INTENSET_ERROR_Set (1UL) ‡^UARTE_INTENSET_ENDTX_Pos (8UL) ·^UARTE_INTENSET_ENDTX_Msk (0x1UL << UARTE_INTENSET_ENDTX_Pos) ‚^UARTE_INTENSET_ENDTX_Disabled (0UL) „^UARTE_INTENSET_ENDTX_Enabled (1UL) ‰^UARTE_INTENSET_ENDTX_Set (1UL) Á^UARTE_INTENSET_TXDRDY_Pos (7UL) Ë^UARTE_INTENSET_TXDRDY_Msk (0x1UL << UARTE_INTENSET_TXDRDY_Pos) È^UARTE_INTENSET_TXDRDY_Disabled (0UL) Í^UARTE_INTENSET_TXDRDY_Enabled (1UL) Î^UARTE_INTENSET_TXDRDY_Set (1UL) Ó^UARTE_INTENSET_ENDRX_Pos (4UL) Ô^UARTE_INTENSET_ENDRX_Msk (0x1UL << UARTE_INTENSET_ENDRX_Pos) ^UARTE_INTENSET_ENDRX_Disabled (0UL) Ò^UARTE_INTENSET_ENDRX_Enabled (1UL) Ú^UARTE_INTENSET_ENDRX_Set (1UL) ı^UARTE_INTENSET_RXDRDY_Pos (2UL) ˆ^UARTE_INTENSET_RXDRDY_Msk (0x1UL << UARTE_INTENSET_RXDRDY_Pos) ˜^UARTE_INTENSET_RXDRDY_Disabled (0UL) ¯^UARTE_INTENSET_RXDRDY_Enabled (1UL) ˘^UARTE_INTENSET_RXDRDY_Set (1UL) ¸^UARTE_INTENSET_NCTS_Pos (1UL) ˝^UARTE_INTENSET_NCTS_Msk (0x1UL << UARTE_INTENSET_NCTS_Pos) ˛^UARTE_INTENSET_NCTS_Disabled (0UL) ˇ^UARTE_INTENSET_NCTS_Enabled (1UL) Ä_UARTE_INTENSET_NCTS_Set (1UL) É_UARTE_INTENSET_CTS_Pos (0UL) Ñ_UARTE_INTENSET_CTS_Msk (0x1UL << UARTE_INTENSET_CTS_Pos) Ö_UARTE_INTENSET_CTS_Disabled (0UL) Ü_UARTE_INTENSET_CTS_Enabled (1UL) á_UARTE_INTENSET_CTS_Set (1UL) ç_UARTE_INTENCLR_TXSTOPPED_Pos (22UL) é_UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL << UARTE_INTENCLR_TXSTOPPED_Pos) è_UARTE_INTENCLR_TXSTOPPED_Disabled (0UL) ê_UARTE_INTENCLR_TXSTOPPED_Enabled (1UL) ë_UARTE_INTENCLR_TXSTOPPED_Clear (1UL) î_UARTE_INTENCLR_TXSTARTED_Pos (20UL) ï_UARTE_INTENCLR_TXSTARTED_Msk (0x1UL << UARTE_INTENCLR_TXSTARTED_Pos) ñ_UARTE_INTENCLR_TXSTARTED_Disabled (0UL) ó_UARTE_INTENCLR_TXSTARTED_Enabled (1UL) ò_UARTE_INTENCLR_TXSTARTED_Clear (1UL) õ_UARTE_INTENCLR_RXSTARTED_Pos (19UL) ú_UARTE_INTENCLR_RXSTARTED_Msk (0x1UL << UARTE_INTENCLR_RXSTARTED_Pos) ù_UARTE_INTENCLR_RXSTARTED_Disabled (0UL) û_UARTE_INTENCLR_RXSTARTED_Enabled (1UL) ü_UARTE_INTENCLR_RXSTARTED_Clear (1UL) ¢_UARTE_INTENCLR_RXTO_Pos (17UL) £_UARTE_INTENCLR_RXTO_Msk (0x1UL << UARTE_INTENCLR_RXTO_Pos) §_UARTE_INTENCLR_RXTO_Disabled (0UL) •_UARTE_INTENCLR_RXTO_Enabled (1UL) ¶_UARTE_INTENCLR_RXTO_Clear (1UL) ©_UARTE_INTENCLR_ERROR_Pos (9UL) ™_UARTE_INTENCLR_ERROR_Msk (0x1UL << UARTE_INTENCLR_ERROR_Pos) ´_UARTE_INTENCLR_ERROR_Disabled (0UL) ¨_UARTE_INTENCLR_ERROR_Enabled (1UL) ≠_UARTE_INTENCLR_ERROR_Clear (1UL) ∞_UARTE_INTENCLR_ENDTX_Pos (8UL) ±_UARTE_INTENCLR_ENDTX_Msk (0x1UL << UARTE_INTENCLR_ENDTX_Pos) ≤_UARTE_INTENCLR_ENDTX_Disabled (0UL) ≥_UARTE_INTENCLR_ENDTX_Enabled (1UL) ¥_UARTE_INTENCLR_ENDTX_Clear (1UL) ∑_UARTE_INTENCLR_TXDRDY_Pos (7UL) ∏_UARTE_INTENCLR_TXDRDY_Msk (0x1UL << UARTE_INTENCLR_TXDRDY_Pos) π_UARTE_INTENCLR_TXDRDY_Disabled (0UL) ∫_UARTE_INTENCLR_TXDRDY_Enabled (1UL) ª_UARTE_INTENCLR_TXDRDY_Clear (1UL) æ_UARTE_INTENCLR_ENDRX_Pos (4UL) ø_UARTE_INTENCLR_ENDRX_Msk (0x1UL << UARTE_INTENCLR_ENDRX_Pos) ¿_UARTE_INTENCLR_ENDRX_Disabled (0UL) ¡_UARTE_INTENCLR_ENDRX_Enabled (1UL) ¬_UARTE_INTENCLR_ENDRX_Clear (1UL) ≈_UARTE_INTENCLR_RXDRDY_Pos (2UL) ∆_UARTE_INTENCLR_RXDRDY_Msk (0x1UL << UARTE_INTENCLR_RXDRDY_Pos) «_UARTE_INTENCLR_RXDRDY_Disabled (0UL) »_UARTE_INTENCLR_RXDRDY_Enabled (1UL) …_UARTE_INTENCLR_RXDRDY_Clear (1UL) Ã_UARTE_INTENCLR_NCTS_Pos (1UL) Õ_UARTE_INTENCLR_NCTS_Msk (0x1UL << UARTE_INTENCLR_NCTS_Pos) Œ_UARTE_INTENCLR_NCTS_Disabled (0UL) œ_UARTE_INTENCLR_NCTS_Enabled (1UL) –_UARTE_INTENCLR_NCTS_Clear (1UL) ”_UARTE_INTENCLR_CTS_Pos (0UL) ‘_UARTE_INTENCLR_CTS_Msk (0x1UL << UARTE_INTENCLR_CTS_Pos) ’_UARTE_INTENCLR_CTS_Disabled (0UL) ÷_UARTE_INTENCLR_CTS_Enabled (1UL) ◊_UARTE_INTENCLR_CTS_Clear (1UL) ›_UARTE_ERRORSRC_BREAK_Pos (3UL) ﬁ_UARTE_ERRORSRC_BREAK_Msk (0x1UL << UARTE_ERRORSRC_BREAK_Pos) ﬂ_UARTE_ERRORSRC_BREAK_NotPresent (0UL) ‡_UARTE_ERRORSRC_BREAK_Present (1UL) „_UARTE_ERRORSRC_FRAMING_Pos (2UL) ‰_UARTE_ERRORSRC_FRAMING_Msk (0x1UL << UARTE_ERRORSRC_FRAMING_Pos) Â_UARTE_ERRORSRC_FRAMING_NotPresent (0UL) Ê_UARTE_ERRORSRC_FRAMING_Present (1UL) È_UARTE_ERRORSRC_PARITY_Pos (1UL) Í_UARTE_ERRORSRC_PARITY_Msk (0x1UL << UARTE_ERRORSRC_PARITY_Pos) Î_UARTE_ERRORSRC_PARITY_NotPresent (0UL) Ï_UARTE_ERRORSRC_PARITY_Present (1UL) Ô_UARTE_ERRORSRC_OVERRUN_Pos (0UL) _UARTE_ERRORSRC_OVERRUN_Msk (0x1UL << UARTE_ERRORSRC_OVERRUN_Pos) Ò_UARTE_ERRORSRC_OVERRUN_NotPresent (0UL) Ú_UARTE_ERRORSRC_OVERRUN_Present (1UL) ¯_UARTE_ENABLE_ENABLE_Pos (0UL) ˘_UARTE_ENABLE_ENABLE_Msk (0xFUL << UARTE_ENABLE_ENABLE_Pos) ˙_UARTE_ENABLE_ENABLE_Disabled (0UL) ˚_UARTE_ENABLE_ENABLE_Enabled (8UL) Å`UARTE_PSEL_RTS_CONNECT_Pos (31UL) Ç`UARTE_PSEL_RTS_CONNECT_Msk (0x1UL << UARTE_PSEL_RTS_CONNECT_Pos) É`UARTE_PSEL_RTS_CONNECT_Connected (0UL) Ñ`UARTE_PSEL_RTS_CONNECT_Disconnected (1UL) á`UARTE_PSEL_RTS_PIN_Pos (0UL) à`UARTE_PSEL_RTS_PIN_Msk (0x1FUL << UARTE_PSEL_RTS_PIN_Pos) é`UARTE_PSEL_TXD_CONNECT_Pos (31UL) è`UARTE_PSEL_TXD_CONNECT_Msk (0x1UL << UARTE_PSEL_TXD_CONNECT_Pos) ê`UARTE_PSEL_TXD_CONNECT_Connected (0UL) ë`UARTE_PSEL_TXD_CONNECT_Disconnected (1UL) î`UARTE_PSEL_TXD_PIN_Pos (0UL) ï`UARTE_PSEL_TXD_PIN_Msk (0x1FUL << UARTE_PSEL_TXD_PIN_Pos) õ`UARTE_PSEL_CTS_CONNECT_Pos (31UL) ú`UARTE_PSEL_CTS_CONNECT_Msk (0x1UL << UARTE_PSEL_CTS_CONNECT_Pos) ù`UARTE_PSEL_CTS_CONNECT_Connected (0UL) û`UARTE_PSEL_CTS_CONNECT_Disconnected (1UL) °`UARTE_PSEL_CTS_PIN_Pos (0UL) ¢`UARTE_PSEL_CTS_PIN_Msk (0x1FUL << UARTE_PSEL_CTS_PIN_Pos) ®`UARTE_PSEL_RXD_CONNECT_Pos (31UL) ©`UARTE_PSEL_RXD_CONNECT_Msk (0x1UL << UARTE_PSEL_RXD_CONNECT_Pos) ™`UARTE_PSEL_RXD_CONNECT_Connected (0UL) ´`UARTE_PSEL_RXD_CONNECT_Disconnected (1UL) Æ`UARTE_PSEL_RXD_PIN_Pos (0UL) Ø`UARTE_PSEL_RXD_PIN_Msk (0x1FUL << UARTE_PSEL_RXD_PIN_Pos) µ`UARTE_BAUDRATE_BAUDRATE_Pos (0UL) ∂`UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos) ∑`UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) ∏`UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) π`UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) ∫`UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) ª`UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL) º`UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) Ω`UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL) æ`UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL) ø`UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL) ¿`UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) ¡`UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL) ¬`UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) √`UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL) ƒ`UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL) ≈`UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) ∆`UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL) «`UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL) »`UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) Œ`UARTE_RXD_PTR_PTR_Pos (0UL) œ`UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_RXD_PTR_PTR_Pos) ’`UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL) ÷`UARTE_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_RXD_MAXCNT_MAXCNT_Pos) ‹`UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL) ›`UARTE_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_RXD_AMOUNT_AMOUNT_Pos) „`UARTE_TXD_PTR_PTR_Pos (0UL) ‰`UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_TXD_PTR_PTR_Pos) Í`UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL) Î`UARTE_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_TXD_MAXCNT_MAXCNT_Pos) Ò`UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL) Ú`UARTE_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_TXD_AMOUNT_AMOUNT_Pos) ¯`UARTE_CONFIG_PARITY_Pos (1UL) ˘`UARTE_CONFIG_PARITY_Msk (0x7UL << UARTE_CONFIG_PARITY_Pos) ˙`UARTE_CONFIG_PARITY_Excluded (0x0UL) ˚`UARTE_CONFIG_PARITY_Included (0x7UL) ˛`UARTE_CONFIG_HWFC_Pos (0UL) ˇ`UARTE_CONFIG_HWFC_Msk (0x1UL << UARTE_CONFIG_HWFC_Pos) ÄaUARTE_CONFIG_HWFC_Disabled (0UL) ÅaUARTE_CONFIG_HWFC_Enabled (1UL) ãaUICR_NRFFW_NRFFW_Pos (0UL) åaUICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL << UICR_NRFFW_NRFFW_Pos) íaUICR_NRFHW_NRFHW_Pos (0UL) ìaUICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL << UICR_NRFHW_NRFHW_Pos) ôaUICR_CUSTOMER_CUSTOMER_Pos (0UL) öaUICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL << UICR_CUSTOMER_CUSTOMER_Pos) †aUICR_PSELRESET_CONNECT_Pos (31UL) °aUICR_PSELRESET_CONNECT_Msk (0x1UL << UICR_PSELRESET_CONNECT_Pos) ¢aUICR_PSELRESET_CONNECT_Connected (0UL) £aUICR_PSELRESET_CONNECT_Disconnected (1UL) ¶aUICR_PSELRESET_PIN_Pos (0UL) ßaUICR_PSELRESET_PIN_Msk (0x1FUL << UICR_PSELRESET_PIN_Pos) ≠aUICR_APPROTECT_PALL_Pos (0UL) ÆaUICR_APPROTECT_PALL_Msk (0xFFUL << UICR_APPROTECT_PALL_Pos) ØaUICR_APPROTECT_PALL_Enabled (0x00UL) ∞aUICR_APPROTECT_PALL_Disabled (0xFFUL) ∂aUICR_NFCPINS_PROTECT_Pos (0UL) ∑aUICR_NFCPINS_PROTECT_Msk (0x1UL << UICR_NFCPINS_PROTECT_Pos) ∏aUICR_NFCPINS_PROTECT_Disabled (0UL) πaUICR_NFCPINS_PROTECT_NFC (1UL) √aWDT_INTENSET_TIMEOUT_Pos (0UL) ƒaWDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos) ≈aWDT_INTENSET_TIMEOUT_Disabled (0UL) ∆aWDT_INTENSET_TIMEOUT_Enabled (1UL) «aWDT_INTENSET_TIMEOUT_Set (1UL) ÕaWDT_INTENCLR_TIMEOUT_Pos (0UL) ŒaWDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos) œaWDT_INTENCLR_TIMEOUT_Disabled (0UL) –aWDT_INTENCLR_TIMEOUT_Enabled (1UL) —aWDT_INTENCLR_TIMEOUT_Clear (1UL) ◊aWDT_RUNSTATUS_RUNSTATUS_Pos (0UL) ÿaWDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos) ŸaWDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL) ⁄aWDT_RUNSTATUS_RUNSTATUS_Running (1UL) ‡aWDT_REQSTATUS_RR7_Pos (7UL) ·aWDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos) ‚aWDT_REQSTATUS_RR7_DisabledOrRequested (0UL) „aWDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL) ÊaWDT_REQSTATUS_RR6_Pos (6UL) ÁaWDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos) ËaWDT_REQSTATUS_RR6_DisabledOrRequested (0UL) ÈaWDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL) ÏaWDT_REQSTATUS_RR5_Pos (5UL) ÌaWDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos) ÓaWDT_REQSTATUS_RR5_DisabledOrRequested (0UL) ÔaWDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL) ÚaWDT_REQSTATUS_RR4_Pos (4UL) ÛaWDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos) ÙaWDT_REQSTATUS_RR4_DisabledOrRequested (0UL) ıaWDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL) ¯aWDT_REQSTATUS_RR3_Pos (3UL) ˘aWDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos) ˙aWDT_REQSTATUS_RR3_DisabledOrRequested (0UL) ˚aWDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL) ˛aWDT_REQSTATUS_RR2_Pos (2UL) ˇaWDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos) ÄbWDT_REQSTATUS_RR2_DisabledOrRequested (0UL) ÅbWDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL) ÑbWDT_REQSTATUS_RR1_Pos (1UL) ÖbWDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos) ÜbWDT_REQSTATUS_RR1_DisabledOrRequested (0UL) ábWDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL) äbWDT_REQSTATUS_RR0_Pos (0UL) ãbWDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos) åbWDT_REQSTATUS_RR0_DisabledOrRequested (0UL) çbWDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL) ìbWDT_CRV_CRV_Pos (0UL) îbWDT_CRV_CRV_Msk (0xFFFFFFFFUL << WDT_CRV_CRV_Pos) öbWDT_RREN_RR7_Pos (7UL) õbWDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos) úbWDT_RREN_RR7_Disabled (0UL) ùbWDT_RREN_RR7_Enabled (1UL) †bWDT_RREN_RR6_Pos (6UL) °bWDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos) ¢bWDT_RREN_RR6_Disabled (0UL) £bWDT_RREN_RR6_Enabled (1UL) ¶bWDT_RREN_RR5_Pos (5UL) ßbWDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos) ®bWDT_RREN_RR5_Disabled (0UL) ©bWDT_RREN_RR5_Enabled (1UL) ¨bWDT_RREN_RR4_Pos (4UL) ≠bWDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos) ÆbWDT_RREN_RR4_Disabled (0UL) ØbWDT_RREN_RR4_Enabled (1UL) ≤bWDT_RREN_RR3_Pos (3UL) ≥bWDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos) ¥bWDT_RREN_RR3_Disabled (0UL) µbWDT_RREN_RR3_Enabled (1UL) ∏bWDT_RREN_RR2_Pos (2UL) πbWDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos) ∫bWDT_RREN_RR2_Disabled (0UL) ªbWDT_RREN_RR2_Enabled (1UL) æbWDT_RREN_RR1_Pos (1UL) øbWDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos) ¿bWDT_RREN_RR1_Disabled (0UL) ¡bWDT_RREN_RR1_Enabled (1UL) ƒbWDT_RREN_RR0_Pos (0UL) ≈bWDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos) ∆bWDT_RREN_RR0_Disabled (0UL) «bWDT_RREN_RR0_Enabled (1UL) ÕbWDT_CONFIG_HALT_Pos (3UL) ŒbWDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos) œbWDT_CONFIG_HALT_Pause (0UL) –bWDT_CONFIG_HALT_Run (1UL) ”bWDT_CONFIG_SLEEP_Pos (0UL) ‘bWDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos) ’bWDT_CONFIG_SLEEP_Pause (0UL) ÷bWDT_CONFIG_SLEEP_Run (1UL) ‹bWDT_RR_RR_Pos (0UL) ›bWDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos) ﬁbWDT_RR_RR_Reload (0x6E524635UL)   X    M            ..\..\..\..\..\..\components\device\  nrf52_bitfields.h             
..\..\..\..\..\..\components\device\nrf52_bitfields.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4               ã   å   ç     NRF51_TO_NRF52_H  ,UART0_IRQHandler UARTE0_UART0_IRQHandler -SPI0_TWI0_IRQHandler SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler .SPI1_TWI1_IRQHandler SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler /ADC_IRQHandler SAADC_IRQHandler 0LPCOMP_IRQHandler COMP_LPCOMP_IRQHandler 1SWI0_IRQHandler SWI0_EGU0_IRQHandler 2SWI1_IRQHandler SWI1_EGU1_IRQHandler 3SWI2_IRQHandler SWI2_EGU2_IRQHandler 4SWI3_IRQHandler SWI3_EGU3_IRQHandler 5SWI4_IRQHandler SWI4_EGU4_IRQHandler 6SWI5_IRQHandler SWI5_EGU5_IRQHandler 8UART0_IRQn UARTE0_UART0_IRQn 9SPI0_TWI0_IRQn SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn :SPI1_TWI1_IRQn SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn ;ADC_IRQn SAADC_IRQn <LPCOMP_IRQn COMP_LPCOMP_IRQn =SWI0_IRQn SWI0_EGU0_IRQn >SWI1_IRQn SWI1_EGU1_IRQn ?SWI2_IRQn SWI2_EGU2_IRQn @SWI3_IRQn SWI3_EGU3_IRQn ASWI4_IRQn SWI4_EGU4_IRQn BSWI5_IRQn SWI5_EGU5_IRQn GRBPCONF APPROTECT IUICR_RBPCONF_PALL_Pos UICR_APPROTECT_PALL_Pos JUICR_RBPCONF_PALL_Msk UICR_APPROTECT_PALL_Msk KUICR_RBPCONF_PALL_Enabled UICR_APPROTECT_PALL_Enabled LUICR_RBPCONF_PALL_Disabled UICR_APPROTECT_PALL_Disabled QNRF_GPIO NRF_P0 RNRF_GPIO_BASE NRF_P0_BASE WPSELLED PSEL.LED XPSELA PSEL.A YPSELB PSEL.B ^PSELSCK PSEL.SCK _PSELMISO PSEL.MISO `PSELMOSI PSEL.MOSI aPSELCSN PSEL.CSN dRXDPTR RXD.PTR eMAXRX RXD.MAXCNT fAMOUNTRX RXD.AMOUNT hSPIS_MAXRX_MAXRX_Pos SPIS_RXD_MAXCNT_MAXCNT_Pos iSPIS_MAXRX_MAXRX_Msk SPIS_RXD_MAXCNT_MAXCNT_Msk kSPIS_AMOUNTRX_AMOUNTRX_Pos SPIS_RXD_AMOUNT_AMOUNT_Pos lSPIS_AMOUNTRX_AMOUNTRX_Msk SPIS_RXD_AMOUNT_AMOUNT_Msk oTXDPTR TXD.PTR pMAXTX TXD.MAXCNT qAMOUNTTX TXD.AMOUNT sSPIS_MAXTX_MAXTX_Pos SPIS_TXD_MAXCNT_MAXCNT_Pos tSPIS_MAXTX_MAXTX_Msk SPIS_TXD_MAXCNT_MAXCNT_Msk vSPIS_AMOUNTTX_AMOUNTTX_Pos SPIS_TXD_AMOUNT_AMOUNT_Pos wSPIS_AMOUNTTX_AMOUNTTX_Msk SPIS_TXD_AMOUNT_AMOUNT_Msk |NRF_MPU NRF_BPROT MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos ÄMPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk ÅMPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled ÇMPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled ÖPROTENSET0 CONFIG0 ÜPROTENSET1 CONFIG1 àMPU_PROTENSET1_PROTREG63_Pos BPROT_CONFIG1_REGION63_Pos âMPU_PROTENSET1_PROTREG63_Msk BPROT_CONFIG1_REGION63_Msk äMPU_PROTENSET1_PROTREG63_Disabled BPROT_CONFIG1_REGION63_Disabled ãMPU_PROTENSET1_PROTREG63_Enabled BPROT_CONFIG1_REGION63_Enabled åMPU_PROTENSET1_PROTREG63_Set BPROT_CONFIG1_REGION63_Enabled éMPU_PROTENSET1_PROTREG62_Pos BPROT_CONFIG1_REGION62_Pos èMPU_PROTENSET1_PROTREG62_Msk BPROT_CONFIG1_REGION62_Msk êMPU_PROTENSET1_PROTREG62_Disabled BPROT_CONFIG1_REGION62_Disabled ëMPU_PROTENSET1_PROTREG62_Enabled BPROT_CONFIG1_REGION62_Enabled íMPU_PROTENSET1_PROTREG62_Set BPROT_CONFIG1_REGION62_Enabled îMPU_PROTENSET1_PROTREG61_Pos BPROT_CONFIG1_REGION61_Pos ïMPU_PROTENSET1_PROTREG61_Msk BPROT_CONFIG1_REGION61_Msk ñMPU_PROTENSET1_PROTREG61_Disabled BPROT_CONFIG1_REGION61_Disabled óMPU_PROTENSET1_PROTREG61_Enabled BPROT_CONFIG1_REGION61_Enabled òMPU_PROTENSET1_PROTREG61_Set BPROT_CONFIG1_REGION61_Enabled öMPU_PROTENSET1_PROTREG60_Pos BPROT_CONFIG1_REGION60_Pos õMPU_PROTENSET1_PROTREG60_Msk BPROT_CONFIG1_REGION60_Msk úMPU_PROTENSET1_PROTREG60_Disabled BPROT_CONFIG1_REGION60_Disabled ùMPU_PROTENSET1_PROTREG60_Enabled BPROT_CONFIG1_REGION60_Enabled ûMPU_PROTENSET1_PROTREG60_Set BPROT_CONFIG1_REGION60_Enabled †MPU_PROTENSET1_PROTREG59_Pos BPROT_CONFIG1_REGION59_Pos °MPU_PROTENSET1_PROTREG59_Msk BPROT_CONFIG1_REGION59_Msk ¢MPU_PROTENSET1_PROTREG59_Disabled BPROT_CONFIG1_REGION59_Disabled £MPU_PROTENSET1_PROTREG59_Enabled BPROT_CONFIG1_REGION59_Enabled §MPU_PROTENSET1_PROTREG59_Set BPROT_CONFIG1_REGION59_Enabled ¶MPU_PROTENSET1_PROTREG58_Pos BPROT_CONFIG1_REGION58_Pos ßMPU_PROTENSET1_PROTREG58_Msk BPROT_CONFIG1_REGION58_Msk ®MPU_PROTENSET1_PROTREG58_Disabled BPROT_CONFIG1_REGION58_Disabled ©MPU_PROTENSET1_PROTREG58_Enabled BPROT_CONFIG1_REGION58_Enabled ™MPU_PROTENSET1_PROTREG58_Set BPROT_CONFIG1_REGION58_Enabled ¨MPU_PROTENSET1_PROTREG57_Pos BPROT_CONFIG1_REGION57_Pos ≠MPU_PROTENSET1_PROTREG57_Msk BPROT_CONFIG1_REGION57_Msk ÆMPU_PROTENSET1_PROTREG57_Disabled BPROT_CONFIG1_REGION57_Disabled ØMPU_PROTENSET1_PROTREG57_Enabled BPROT_CONFIG1_REGION57_Enabled ∞MPU_PROTENSET1_PROTREG57_Set BPROT_CONFIG1_REGION57_Enabled ≤MPU_PROTENSET1_PROTREG56_Pos BPROT_CONFIG1_REGION56_Pos ≥MPU_PROTENSET1_PROTREG56_Msk BPROT_CONFIG1_REGION56_Msk ¥MPU_PROTENSET1_PROTREG56_Disabled BPROT_CONFIG1_REGION56_Disabled µMPU_PROTENSET1_PROTREG56_Enabled BPROT_CONFIG1_REGION56_Enabled ∂MPU_PROTENSET1_PROTREG56_Set BPROT_CONFIG1_REGION56_Enabled ∏MPU_PROTENSET1_PROTREG55_Pos BPROT_CONFIG1_REGION55_Pos πMPU_PROTENSET1_PROTREG55_Msk BPROT_CONFIG1_REGION55_Msk ∫MPU_PROTENSET1_PROTREG55_Disabled BPROT_CONFIG1_REGION55_Disabled ªMPU_PROTENSET1_PROTREG55_Enabled BPROT_CONFIG1_REGION55_Enabled ºMPU_PROTENSET1_PROTREG55_Set BPROT_CONFIG1_REGION55_Enabled æMPU_PROTENSET1_PROTREG54_Pos BPROT_CONFIG1_REGION54_Pos øMPU_PROTENSET1_PROTREG54_Msk BPROT_CONFIG1_REGION54_Msk ¿MPU_PROTENSET1_PROTREG54_Disabled BPROT_CONFIG1_REGION54_Disabled ¡MPU_PROTENSET1_PROTREG54_Enabled BPROT_CONFIG1_REGION54_Enabled ¬MPU_PROTENSET1_PROTREG54_Set BPROT_CONFIG1_REGION54_Enabled ƒMPU_PROTENSET1_PROTREG53_Pos BPROT_CONFIG1_REGION53_Pos ≈MPU_PROTENSET1_PROTREG53_Msk BPROT_CONFIG1_REGION53_Msk ∆MPU_PROTENSET1_PROTREG53_Disabled BPROT_CONFIG1_REGION53_Disabled «MPU_PROTENSET1_PROTREG53_Enabled BPROT_CONFIG1_REGION53_Enabled »MPU_PROTENSET1_PROTREG53_Set BPROT_CONFIG1_REGION53_Enabled  MPU_PROTENSET1_PROTREG52_Pos BPROT_CONFIG1_REGION52_Pos ÀMPU_PROTENSET1_PROTREG52_Msk BPROT_CONFIG1_REGION52_Msk ÃMPU_PROTENSET1_PROTREG52_Disabled BPROT_CONFIG1_REGION52_Disabled ÕMPU_PROTENSET1_PROTREG52_Enabled BPROT_CONFIG1_REGION52_Enabled ŒMPU_PROTENSET1_PROTREG52_Set BPROT_CONFIG1_REGION52_Enabled –MPU_PROTENSET1_PROTREG51_Pos BPROT_CONFIG1_REGION51_Pos —MPU_PROTENSET1_PROTREG51_Msk BPROT_CONFIG1_REGION51_Msk “MPU_PROTENSET1_PROTREG51_Disabled BPROT_CONFIG1_REGION51_Disabled ”MPU_PROTENSET1_PROTREG51_Enabled BPROT_CONFIG1_REGION51_Enabled ‘MPU_PROTENSET1_PROTREG51_Set BPROT_CONFIG1_REGION51_Enabled ÷MPU_PROTENSET1_PROTREG50_Pos BPROT_CONFIG1_REGION50_Pos ◊MPU_PROTENSET1_PROTREG50_Msk BPROT_CONFIG1_REGION50_Msk ÿMPU_PROTENSET1_PROTREG50_Disabled BPROT_CONFIG1_REGION50_Disabled ŸMPU_PROTENSET1_PROTREG50_Enabled BPROT_CONFIG1_REGION50_Enabled ⁄MPU_PROTENSET1_PROTREG50_Set BPROT_CONFIG1_REGION50_Enabled ‹MPU_PROTENSET1_PROTREG49_Pos BPROT_CONFIG1_REGION49_Pos ›MPU_PROTENSET1_PROTREG49_Msk BPROT_CONFIG1_REGION49_Msk ﬁMPU_PROTENSET1_PROTREG49_Disabled BPROT_CONFIG1_REGION49_Disabled ﬂMPU_PROTENSET1_PROTREG49_Enabled BPROT_CONFIG1_REGION49_Enabled ‡MPU_PROTENSET1_PROTREG49_Set BPROT_CONFIG1_REGION49_Enabled ‚MPU_PROTENSET1_PROTREG48_Pos BPROT_CONFIG1_REGION48_Pos „MPU_PROTENSET1_PROTREG48_Msk BPROT_CONFIG1_REGION48_Msk ‰MPU_PROTENSET1_PROTREG48_Disabled BPROT_CONFIG1_REGION48_Disabled ÂMPU_PROTENSET1_PROTREG48_Enabled BPROT_CONFIG1_REGION48_Enabled ÊMPU_PROTENSET1_PROTREG48_Set BPROT_CONFIG1_REGION48_Enabled ËMPU_PROTENSET1_PROTREG47_Pos BPROT_CONFIG1_REGION47_Pos ÈMPU_PROTENSET1_PROTREG47_Msk BPROT_CONFIG1_REGION47_Msk ÍMPU_PROTENSET1_PROTREG47_Disabled BPROT_CONFIG1_REGION47_Disabled ÎMPU_PROTENSET1_PROTREG47_Enabled BPROT_CONFIG1_REGION47_Enabled ÏMPU_PROTENSET1_PROTREG47_Set BPROT_CONFIG1_REGION47_Enabled ÓMPU_PROTENSET1_PROTREG46_Pos BPROT_CONFIG1_REGION46_Pos ÔMPU_PROTENSET1_PROTREG46_Msk BPROT_CONFIG1_REGION46_Msk MPU_PROTENSET1_PROTREG46_Disabled BPROT_CONFIG1_REGION46_Disabled ÒMPU_PROTENSET1_PROTREG46_Enabled BPROT_CONFIG1_REGION46_Enabled ÚMPU_PROTENSET1_PROTREG46_Set BPROT_CONFIG1_REGION46_Enabled ÙMPU_PROTENSET1_PROTREG45_Pos BPROT_CONFIG1_REGION45_Pos ıMPU_PROTENSET1_PROTREG45_Msk BPROT_CONFIG1_REGION45_Msk ˆMPU_PROTENSET1_PROTREG45_Disabled BPROT_CONFIG1_REGION45_Disabled ˜MPU_PROTENSET1_PROTREG45_Enabled BPROT_CONFIG1_REGION45_Enabled ¯MPU_PROTENSET1_PROTREG45_Set BPROT_CONFIG1_REGION45_Enabled ˙MPU_PROTENSET1_PROTREG44_Pos BPROT_CONFIG1_REGION44_Pos ˚MPU_PROTENSET1_PROTREG44_Msk BPROT_CONFIG1_REGION44_Msk ¸MPU_PROTENSET1_PROTREG44_Disabled BPROT_CONFIG1_REGION44_Disabled ˝MPU_PROTENSET1_PROTREG44_Enabled BPROT_CONFIG1_REGION44_Enabled ˛MPU_PROTENSET1_PROTREG44_Set BPROT_CONFIG1_REGION44_Enabled ÄMPU_PROTENSET1_PROTREG43_Pos BPROT_CONFIG1_REGION43_Pos ÅMPU_PROTENSET1_PROTREG43_Msk BPROT_CONFIG1_REGION43_Msk ÇMPU_PROTENSET1_PROTREG43_Disabled BPROT_CONFIG1_REGION43_Disabled ÉMPU_PROTENSET1_PROTREG43_Enabled BPROT_CONFIG1_REGION43_Enabled ÑMPU_PROTENSET1_PROTREG43_Set BPROT_CONFIG1_REGION43_Enabled ÜMPU_PROTENSET1_PROTREG42_Pos BPROT_CONFIG1_REGION42_Pos áMPU_PROTENSET1_PROTREG42_Msk BPROT_CONFIG1_REGION42_Msk àMPU_PROTENSET1_PROTREG42_Disabled BPROT_CONFIG1_REGION42_Disabled âMPU_PROTENSET1_PROTREG42_Enabled BPROT_CONFIG1_REGION42_Enabled äMPU_PROTENSET1_PROTREG42_Set BPROT_CONFIG1_REGION42_Enabled åMPU_PROTENSET1_PROTREG41_Pos BPROT_CONFIG1_REGION41_Pos çMPU_PROTENSET1_PROTREG41_Msk BPROT_CONFIG1_REGION41_Msk éMPU_PROTENSET1_PROTREG41_Disabled BPROT_CONFIG1_REGION41_Disabled èMPU_PROTENSET1_PROTREG41_Enabled BPROT_CONFIG1_REGION41_Enabled êMPU_PROTENSET1_PROTREG41_Set BPROT_CONFIG1_REGION41_Enabled íMPU_PROTENSET1_PROTREG40_Pos BPROT_CONFIG1_REGION40_Pos ìMPU_PROTENSET1_PROTREG40_Msk BPROT_CONFIG1_REGION40_Msk îMPU_PROTENSET1_PROTREG40_Disabled BPROT_CONFIG1_REGION40_Disabled ïMPU_PROTENSET1_PROTREG40_Enabled BPROT_CONFIG1_REGION40_Enabled ñMPU_PROTENSET1_PROTREG40_Set BPROT_CONFIG1_REGION40_Enabled òMPU_PROTENSET1_PROTREG39_Pos BPROT_CONFIG1_REGION39_Pos ôMPU_PROTENSET1_PROTREG39_Msk BPROT_CONFIG1_REGION39_Msk öMPU_PROTENSET1_PROTREG39_Disabled BPROT_CONFIG1_REGION39_Disabled õMPU_PROTENSET1_PROTREG39_Enabled BPROT_CONFIG1_REGION39_Enabled úMPU_PROTENSET1_PROTREG39_Set BPROT_CONFIG1_REGION39_Enabled ûMPU_PROTENSET1_PROTREG38_Pos BPROT_CONFIG1_REGION38_Pos üMPU_PROTENSET1_PROTREG38_Msk BPROT_CONFIG1_REGION38_Msk †MPU_PROTENSET1_PROTREG38_Disabled BPROT_CONFIG1_REGION38_Disabled °MPU_PROTENSET1_PROTREG38_Enabled BPROT_CONFIG1_REGION38_Enabled ¢MPU_PROTENSET1_PROTREG38_Set BPROT_CONFIG1_REGION38_Enabled §MPU_PROTENSET1_PROTREG37_Pos BPROT_CONFIG1_REGION37_Pos •MPU_PROTENSET1_PROTREG37_Msk BPROT_CONFIG1_REGION37_Msk ¶MPU_PROTENSET1_PROTREG37_Disabled BPROT_CONFIG1_REGION37_Disabled ßMPU_PROTENSET1_PROTREG37_Enabled BPROT_CONFIG1_REGION37_Enabled ®MPU_PROTENSET1_PROTREG37_Set BPROT_CONFIG1_REGION37_Enabled ™MPU_PROTENSET1_PROTREG36_Pos BPROT_CONFIG1_REGION36_Pos ´MPU_PROTENSET1_PROTREG36_Msk BPROT_CONFIG1_REGION36_Msk ¨MPU_PROTENSET1_PROTREG36_Disabled BPROT_CONFIG1_REGION36_Disabled ≠MPU_PROTENSET1_PROTREG36_Enabled BPROT_CONFIG1_REGION36_Enabled ÆMPU_PROTENSET1_PROTREG36_Set BPROT_CONFIG1_REGION36_Enabled ∞MPU_PROTENSET1_PROTREG35_Pos BPROT_CONFIG1_REGION35_Pos ±MPU_PROTENSET1_PROTREG35_Msk BPROT_CONFIG1_REGION35_Msk ≤MPU_PROTENSET1_PROTREG35_Disabled BPROT_CONFIG1_REGION35_Disabled ≥MPU_PROTENSET1_PROTREG35_Enabled BPROT_CONFIG1_REGION35_Enabled ¥MPU_PROTENSET1_PROTREG35_Set BPROT_CONFIG1_REGION35_Enabled ∂MPU_PROTENSET1_PROTREG34_Pos BPROT_CONFIG1_REGION34_Pos ∑MPU_PROTENSET1_PROTREG34_Msk BPROT_CONFIG1_REGION34_Msk ∏MPU_PROTENSET1_PROTREG34_Disabled BPROT_CONFIG1_REGION34_Disabled πMPU_PROTENSET1_PROTREG34_Enabled BPROT_CONFIG1_REGION34_Enabled ∫MPU_PROTENSET1_PROTREG34_Set BPROT_CONFIG1_REGION34_Enabled ºMPU_PROTENSET1_PROTREG33_Pos BPROT_CONFIG1_REGION33_Pos ΩMPU_PROTENSET1_PROTREG33_Msk BPROT_CONFIG1_REGION33_Msk æMPU_PROTENSET1_PROTREG33_Disabled BPROT_CONFIG1_REGION33_Disabled øMPU_PROTENSET1_PROTREG33_Enabled BPROT_CONFIG1_REGION33_Enabled ¿MPU_PROTENSET1_PROTREG33_Set BPROT_CONFIG1_REGION33_Enabled ¬MPU_PROTENSET1_PROTREG32_Pos BPROT_CONFIG1_REGION32_Pos √MPU_PROTENSET1_PROTREG32_Msk BPROT_CONFIG1_REGION32_Msk ƒMPU_PROTENSET1_PROTREG32_Disabled BPROT_CONFIG1_REGION32_Disabled ≈MPU_PROTENSET1_PROTREG32_Enabled BPROT_CONFIG1_REGION32_Enabled ∆MPU_PROTENSET1_PROTREG32_Set BPROT_CONFIG1_REGION32_Enabled »MPU_PROTENSET0_PROTREG31_Pos BPROT_CONFIG0_REGION31_Pos …MPU_PROTENSET0_PROTREG31_Msk BPROT_CONFIG0_REGION31_Msk  MPU_PROTENSET0_PROTREG31_Disabled BPROT_CONFIG0_REGION31_Disabled ÀMPU_PROTENSET0_PROTREG31_Enabled BPROT_CONFIG0_REGION31_Enabled ÃMPU_PROTENSET0_PROTREG31_Set BPROT_CONFIG0_REGION31_Enabled ŒMPU_PROTENSET0_PROTREG30_Pos BPROT_CONFIG0_REGION30_Pos œMPU_PROTENSET0_PROTREG30_Msk BPROT_CONFIG0_REGION30_Msk –MPU_PROTENSET0_PROTREG30_Disabled BPROT_CONFIG0_REGION30_Disabled —MPU_PROTENSET0_PROTREG30_Enabled BPROT_CONFIG0_REGION30_Enabled “MPU_PROTENSET0_PROTREG30_Set BPROT_CONFIG0_REGION30_Enabled ‘MPU_PROTENSET0_PROTREG29_Pos BPROT_CONFIG0_REGION29_Pos ’MPU_PROTENSET0_PROTREG29_Msk BPROT_CONFIG0_REGION29_Msk ÷MPU_PROTENSET0_PROTREG29_Disabled BPROT_CONFIG0_REGION29_Disabled ◊MPU_PROTENSET0_PROTREG29_Enabled BPROT_CONFIG0_REGION29_Enabled ÿMPU_PROTENSET0_PROTREG29_Set BPROT_CONFIG0_REGION29_Enabled ⁄MPU_PROTENSET0_PROTREG28_Pos BPROT_CONFIG0_REGION28_Pos €MPU_PROTENSET0_PROTREG28_Msk BPROT_CONFIG0_REGION28_Msk ‹MPU_PROTENSET0_PROTREG28_Disabled BPROT_CONFIG0_REGION28_Disabled ›MPU_PROTENSET0_PROTREG28_Enabled BPROT_CONFIG0_REGION28_Enabled ﬁMPU_PROTENSET0_PROTREG28_Set BPROT_CONFIG0_REGION28_Enabled ‡MPU_PROTENSET0_PROTREG27_Pos BPROT_CONFIG0_REGION27_Pos ·MPU_PROTENSET0_PROTREG27_Msk BPROT_CONFIG0_REGION27_Msk ‚MPU_PROTENSET0_PROTREG27_Disabled BPROT_CONFIG0_REGION27_Disabled „MPU_PROTENSET0_PROTREG27_Enabled BPROT_CONFIG0_REGION27_Enabled ‰MPU_PROTENSET0_PROTREG27_Set BPROT_CONFIG0_REGION27_Enabled ÊMPU_PROTENSET0_PROTREG26_Pos BPROT_CONFIG0_REGION26_Pos ÁMPU_PROTENSET0_PROTREG26_Msk BPROT_CONFIG0_REGION26_Msk ËMPU_PROTENSET0_PROTREG26_Disabled BPROT_CONFIG0_REGION26_Disabled ÈMPU_PROTENSET0_PROTREG26_Enabled BPROT_CONFIG0_REGION26_Enabled ÍMPU_PROTENSET0_PROTREG26_Set BPROT_CONFIG0_REGION26_Enabled ÏMPU_PROTENSET0_PROTREG25_Pos BPROT_CONFIG0_REGION25_Pos ÌMPU_PROTENSET0_PROTREG25_Msk BPROT_CONFIG0_REGION25_Msk ÓMPU_PROTENSET0_PROTREG25_Disabled BPROT_CONFIG0_REGION25_Disabled ÔMPU_PROTENSET0_PROTREG25_Enabled BPROT_CONFIG0_REGION25_Enabled MPU_PROTENSET0_PROTREG25_Set BPROT_CONFIG0_REGION25_Enabled ÚMPU_PROTENSET0_PROTREG24_Pos BPROT_CONFIG0_REGION24_Pos ÛMPU_PROTENSET0_PROTREG24_Msk BPROT_CONFIG0_REGION24_Msk ÙMPU_PROTENSET0_PROTREG24_Disabled BPROT_CONFIG0_REGION24_Disabled ıMPU_PROTENSET0_PROTREG24_Enabled BPROT_CONFIG0_REGION24_Enabled ˆMPU_PROTENSET0_PROTREG24_Set BPROT_CONFIG0_REGION24_Enabled ¯MPU_PROTENSET0_PROTREG23_Pos BPROT_CONFIG0_REGION23_Pos ˘MPU_PROTENSET0_PROTREG23_Msk BPROT_CONFIG0_REGION23_Msk ˙MPU_PROTENSET0_PROTREG23_Disabled BPROT_CONFIG0_REGION23_Disabled ˚MPU_PROTENSET0_PROTREG23_Enabled BPROT_CONFIG0_REGION23_Enabled ¸MPU_PROTENSET0_PROTREG23_Set BPROT_CONFIG0_REGION23_Enabled ˛MPU_PROTENSET0_PROTREG22_Pos BPROT_CONFIG0_REGION22_Pos ˇMPU_PROTENSET0_PROTREG22_Msk BPROT_CONFIG0_REGION22_Msk ÄMPU_PROTENSET0_PROTREG22_Disabled BPROT_CONFIG0_REGION22_Disabled ÅMPU_PROTENSET0_PROTREG22_Enabled BPROT_CONFIG0_REGION22_Enabled ÇMPU_PROTENSET0_PROTREG22_Set BPROT_CONFIG0_REGION22_Enabled ÑMPU_PROTENSET0_PROTREG21_Pos BPROT_CONFIG0_REGION21_Pos ÖMPU_PROTENSET0_PROTREG21_Msk BPROT_CONFIG0_REGION21_Msk ÜMPU_PROTENSET0_PROTREG21_Disabled BPROT_CONFIG0_REGION21_Disabled áMPU_PROTENSET0_PROTREG21_Enabled BPROT_CONFIG0_REGION21_Enabled àMPU_PROTENSET0_PROTREG21_Set BPROT_CONFIG0_REGION21_Enabled äMPU_PROTENSET0_PROTREG20_Pos BPROT_CONFIG0_REGION20_Pos ãMPU_PROTENSET0_PROTREG20_Msk BPROT_CONFIG0_REGION20_Msk åMPU_PROTENSET0_PROTREG20_Disabled BPROT_CONFIG0_REGION20_Disabled çMPU_PROTENSET0_PROTREG20_Enabled BPROT_CONFIG0_REGION20_Enabled éMPU_PROTENSET0_PROTREG20_Set BPROT_CONFIG0_REGION20_Enabled êMPU_PROTENSET0_PROTREG19_Pos BPROT_CONFIG0_REGION19_Pos ëMPU_PROTENSET0_PROTREG19_Msk BPROT_CONFIG0_REGION19_Msk íMPU_PROTENSET0_PROTREG19_Disabled BPROT_CONFIG0_REGION19_Disabled ìMPU_PROTENSET0_PROTREG19_Enabled BPROT_CONFIG0_REGION19_Enabled îMPU_PROTENSET0_PROTREG19_Set BPROT_CONFIG0_REGION19_Enabled ñMPU_PROTENSET0_PROTREG18_Pos BPROT_CONFIG0_REGION18_Pos óMPU_PROTENSET0_PROTREG18_Msk BPROT_CONFIG0_REGION18_Msk òMPU_PROTENSET0_PROTREG18_Disabled BPROT_CONFIG0_REGION18_Disabled ôMPU_PROTENSET0_PROTREG18_Enabled BPROT_CONFIG0_REGION18_Enabled öMPU_PROTENSET0_PROTREG18_Set BPROT_CONFIG0_REGION18_Enabled úMPU_PROTENSET0_PROTREG17_Pos BPROT_CONFIG0_REGION17_Pos ùMPU_PROTENSET0_PROTREG17_Msk BPROT_CONFIG0_REGION17_Msk ûMPU_PROTENSET0_PROTREG17_Disabled BPROT_CONFIG0_REGION17_Disabled üMPU_PROTENSET0_PROTREG17_Enabled BPROT_CONFIG0_REGION17_Enabled †MPU_PROTENSET0_PROTREG17_Set BPROT_CONFIG0_REGION17_Enabled ¢MPU_PROTENSET0_PROTREG16_Pos BPROT_CONFIG0_REGION16_Pos £MPU_PROTENSET0_PROTREG16_Msk BPROT_CONFIG0_REGION16_Msk §MPU_PROTENSET0_PROTREG16_Disabled BPROT_CONFIG0_REGION16_Disabled •MPU_PROTENSET0_PROTREG16_Enabled BPROT_CONFIG0_REGION16_Enabled ¶MPU_PROTENSET0_PROTREG16_Set BPROT_CONFIG0_REGION16_Enabled ®MPU_PROTENSET0_PROTREG15_Pos BPROT_CONFIG0_REGION15_Pos ©MPU_PROTENSET0_PROTREG15_Msk BPROT_CONFIG0_REGION15_Msk ™MPU_PROTENSET0_PROTREG15_Disabled BPROT_CONFIG0_REGION15_Disabled ´MPU_PROTENSET0_PROTREG15_Enabled BPROT_CONFIG0_REGION15_Enabled ¨MPU_PROTENSET0_PROTREG15_Set BPROT_CONFIG0_REGION15_Enabled ÆMPU_PROTENSET0_PROTREG14_Pos BPROT_CONFIG0_REGION14_Pos ØMPU_PROTENSET0_PROTREG14_Msk BPROT_CONFIG0_REGION14_Msk ∞MPU_PROTENSET0_PROTREG14_Disabled BPROT_CONFIG0_REGION14_Disabled ±MPU_PROTENSET0_PROTREG14_Enabled BPROT_CONFIG0_REGION14_Enabled ≤MPU_PROTENSET0_PROTREG14_Set BPROT_CONFIG0_REGION14_Enabled ¥MPU_PROTENSET0_PROTREG13_Pos BPROT_CONFIG0_REGION13_Pos µMPU_PROTENSET0_PROTREG13_Msk BPROT_CONFIG0_REGION13_Msk ∂MPU_PROTENSET0_PROTREG13_Disabled BPROT_CONFIG0_REGION13_Disabled ∑MPU_PROTENSET0_PROTREG13_Enabled BPROT_CONFIG0_REGION13_Enabled ∏MPU_PROTENSET0_PROTREG13_Set BPROT_CONFIG0_REGION13_Enabled ∫MPU_PROTENSET0_PROTREG12_Pos BPROT_CONFIG0_REGION12_Pos ªMPU_PROTENSET0_PROTREG12_Msk BPROT_CONFIG0_REGION12_Msk ºMPU_PROTENSET0_PROTREG12_Disabled BPROT_CONFIG0_REGION12_Disabled ΩMPU_PROTENSET0_PROTREG12_Enabled BPROT_CONFIG0_REGION12_Enabled æMPU_PROTENSET0_PROTREG12_Set BPROT_CONFIG0_REGION12_Enabled ¿MPU_PROTENSET0_PROTREG11_Pos BPROT_CONFIG0_REGION11_Pos ¡MPU_PROTENSET0_PROTREG11_Msk BPROT_CONFIG0_REGION11_Msk ¬MPU_PROTENSET0_PROTREG11_Disabled BPROT_CONFIG0_REGION11_Disabled √MPU_PROTENSET0_PROTREG11_Enabled BPROT_CONFIG0_REGION11_Enabled ƒMPU_PROTENSET0_PROTREG11_Set BPROT_CONFIG0_REGION11_Enabled ∆MPU_PROTENSET0_PROTREG10_Pos BPROT_CONFIG0_REGION10_Pos «MPU_PROTENSET0_PROTREG10_Msk BPROT_CONFIG0_REGION10_Msk »MPU_PROTENSET0_PROTREG10_Disabled BPROT_CONFIG0_REGION10_Disabled …MPU_PROTENSET0_PROTREG10_Enabled BPROT_CONFIG0_REGION10_Enabled  MPU_PROTENSET0_PROTREG10_Set BPROT_CONFIG0_REGION10_Enabled ÃMPU_PROTENSET0_PROTREG9_Pos BPROT_CONFIG0_REGION9_Pos ÕMPU_PROTENSET0_PROTREG9_Msk BPROT_CONFIG0_REGION9_Msk ŒMPU_PROTENSET0_PROTREG9_Disabled BPROT_CONFIG0_REGION9_Disabled œMPU_PROTENSET0_PROTREG9_Enabled BPROT_CONFIG0_REGION9_Enabled –MPU_PROTENSET0_PROTREG9_Set BPROT_CONFIG0_REGION9_Enabled “MPU_PROTENSET0_PROTREG8_Pos BPROT_CONFIG0_REGION8_Pos ”MPU_PROTENSET0_PROTREG8_Msk BPROT_CONFIG0_REGION8_Msk ‘MPU_PROTENSET0_PROTREG8_Disabled BPROT_CONFIG0_REGION8_Disabled ’MPU_PROTENSET0_PROTREG8_Enabled BPROT_CONFIG0_REGION8_Enabled ÷MPU_PROTENSET0_PROTREG8_Set BPROT_CONFIG0_REGION8_Enabled ÿMPU_PROTENSET0_PROTREG7_Pos BPROT_CONFIG0_REGION7_Pos ŸMPU_PROTENSET0_PROTREG7_Msk BPROT_CONFIG0_REGION7_Msk ⁄MPU_PROTENSET0_PROTREG7_Disabled BPROT_CONFIG0_REGION7_Disabled €MPU_PROTENSET0_PROTREG7_Enabled BPROT_CONFIG0_REGION7_Enabled ‹MPU_PROTENSET0_PROTREG7_Set BPROT_CONFIG0_REGION7_Enabled ﬁMPU_PROTENSET0_PROTREG6_Pos BPROT_CONFIG0_REGION6_Pos ﬂMPU_PROTENSET0_PROTREG6_Msk BPROT_CONFIG0_REGION6_Msk ‡MPU_PROTENSET0_PROTREG6_Disabled BPROT_CONFIG0_REGION6_Disabled ·MPU_PROTENSET0_PROTREG6_Enabled BPROT_CONFIG0_REGION6_Enabled ‚MPU_PROTENSET0_PROTREG6_Set BPROT_CONFIG0_REGION6_Enabled ‰MPU_PROTENSET0_PROTREG5_Pos BPROT_CONFIG0_REGION5_Pos ÂMPU_PROTENSET0_PROTREG5_Msk BPROT_CONFIG0_REGION5_Msk ÊMPU_PROTENSET0_PROTREG5_Disabled BPROT_CONFIG0_REGION5_Disabled ÁMPU_PROTENSET0_PROTREG5_Enabled BPROT_CONFIG0_REGION5_Enabled ËMPU_PROTENSET0_PROTREG5_Set BPROT_CONFIG0_REGION5_Enabled ÍMPU_PROTENSET0_PROTREG4_Pos BPROT_CONFIG0_REGION4_Pos ÎMPU_PROTENSET0_PROTREG4_Msk BPROT_CONFIG0_REGION4_Msk ÏMPU_PROTENSET0_PROTREG4_Disabled BPROT_CONFIG0_REGION4_Disabled ÌMPU_PROTENSET0_PROTREG4_Enabled BPROT_CONFIG0_REGION4_Enabled ÓMPU_PROTENSET0_PROTREG4_Set BPROT_CONFIG0_REGION4_Enabled MPU_PROTENSET0_PROTREG3_Pos BPROT_CONFIG0_REGION3_Pos ÒMPU_PROTENSET0_PROTREG3_Msk BPROT_CONFIG0_REGION3_Msk ÚMPU_PROTENSET0_PROTREG3_Disabled BPROT_CONFIG0_REGION3_Disabled ÛMPU_PROTENSET0_PROTREG3_Enabled BPROT_CONFIG0_REGION3_Enabled ÙMPU_PROTENSET0_PROTREG3_Set BPROT_CONFIG0_REGION3_Enabled ˆMPU_PROTENSET0_PROTREG2_Pos BPROT_CONFIG0_REGION2_Pos ˜MPU_PROTENSET0_PROTREG2_Msk BPROT_CONFIG0_REGION2_Msk ¯MPU_PROTENSET0_PROTREG2_Disabled BPROT_CONFIG0_REGION2_Disabled ˘MPU_PROTENSET0_PROTREG2_Enabled BPROT_CONFIG0_REGION2_Enabled ˙MPU_PROTENSET0_PROTREG2_Set BPROT_CONFIG0_REGION2_Enabled ¸MPU_PROTENSET0_PROTREG1_Pos BPROT_CONFIG0_REGION1_Pos ˝MPU_PROTENSET0_PROTREG1_Msk BPROT_CONFIG0_REGION1_Msk ˛MPU_PROTENSET0_PROTREG1_Disabled BPROT_CONFIG0_REGION1_Disabled ˇMPU_PROTENSET0_PROTREG1_Enabled BPROT_CONFIG0_REGION1_Enabled ÄMPU_PROTENSET0_PROTREG1_Set BPROT_CONFIG0_REGION1_Enabled ÇMPU_PROTENSET0_PROTREG0_Pos BPROT_CONFIG0_REGION0_Pos ÉMPU_PROTENSET0_PROTREG0_Msk BPROT_CONFIG0_REGION0_Msk ÑMPU_PROTENSET0_PROTREG0_Disabled BPROT_CONFIG0_REGION0_Disabled ÖMPU_PROTENSET0_PROTREG0_Enabled BPROT_CONFIG0_REGION0_Enabled ÜMPU_PROTENSET0_PROTREG0_Set BPROT_CONFIG0_REGION0_Enabled çERASEPROTECTEDPAGE ERASEPCR0 íLPCOMP_COMP_IRQHandler COMP_LPCOMP_IRQHandler ìLPCOMP_COMP_IRQn COMP_LPCOMP_IRQn óLPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling LPCOMP_REFSEL_REFSEL_Ref1_8Vdd òLPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref2_8Vdd ôLPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref3_8Vdd öLPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref4_8Vdd õLPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref5_8Vdd úLPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref6_8Vdd ùLPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref7_8Vdd ¢RADIO_CRCCNF_SKIP_ADDR_Pos RADIO_CRCCNF_SKIPADDR_Pos £RADIO_CRCCNF_SKIP_ADDR_Msk RADIO_CRCCNF_SKIPADDR_Msk §RADIO_CRCCNF_SKIP_ADDR_Include RADIO_CRCCNF_SKIPADDR_Include •RADIO_CRCCNF_SKIP_ADDR_Skip RADIO_CRCCNF_SKIPADDR_Skip ™DEVICEID0 DEVICEID[0] ´DEVICEID1 DEVICEID[1] ÆER0 ER[0] ØER1 ER[1] ∞ER2 ER[2] ±ER3 ER[3] ¥IR0 IR[0] µIR1 IR[1] ∂IR2 IR[2] ∑IR3 IR[3] ∫DEVICEADDR0 DEVICEADDR[0] ªDEVICEADDR1 DEVICEADDR[1] ¿TASKS_CHG0EN TASKS_CHG[0].EN ¡TASKS_CHG0DIS TASKS_CHG[0].DIS ¬TASKS_CHG1EN TASKS_CHG[1].EN √TASKS_CHG1DIS TASKS_CHG[1].DIS ƒTASKS_CHG2EN TASKS_CHG[2].EN ≈TASKS_CHG2DIS TASKS_CHG[2].DIS ∆TASKS_CHG3EN TASKS_CHG[3].EN «TASKS_CHG3DIS TASKS_CHG[3].DIS  CH0_EEP CH[0].EEP ÀCH0_TEP CH[0].TEP ÃCH1_EEP CH[1].EEP ÕCH1_TEP CH[1].TEP ŒCH2_EEP CH[2].EEP œCH2_TEP CH[2].TEP –CH3_EEP CH[3].EEP —CH3_TEP CH[3].TEP “CH4_EEP CH[4].EEP ”CH4_TEP CH[4].TEP ‘CH5_EEP CH[5].EEP ’CH5_TEP CH[5].TEP ÷CH6_EEP CH[6].EEP ◊CH6_TEP CH[6].TEP ÿCH7_EEP CH[7].EEP ŸCH7_TEP CH[7].TEP ⁄CH8_EEP CH[8].EEP €CH8_TEP CH[8].TEP ‹CH9_EEP CH[9].EEP ›CH9_TEP CH[9].TEP ﬁCH10_EEP CH[10].EEP ﬂCH10_TEP CH[10].TEP ‡CH11_EEP CH[11].EEP ·CH11_TEP CH[11].TEP ‚CH12_EEP CH[12].EEP „CH12_TEP CH[12].TEP ‰CH13_EEP CH[13].EEP ÂCH13_TEP CH[13].TEP ÊCH14_EEP CH[14].EEP ÁCH14_TEP CH[14].TEP ËCH15_EEP CH[15].EEP ÈCH15_TEP CH[15].TEP ÏCHG0 CHG[0] ÌCHG1 CHG[1] ÓCHG2 CHG[2] ÔCHG3 CHG[3] ÚPPI_CHG0_CH15_Pos PPI_CHG_CH15_Pos ÛPPI_CHG0_CH15_Msk PPI_CHG_CH15_Msk ÙPPI_CHG0_CH15_Excluded PPI_CHG_CH15_Excluded ıPPI_CHG0_CH15_Included PPI_CHG_CH15_Included ˜PPI_CHG0_CH14_Pos PPI_CHG_CH14_Pos ¯PPI_CHG0_CH14_Msk PPI_CHG_CH14_Msk ˘PPI_CHG0_CH14_Excluded PPI_CHG_CH14_Excluded ˙PPI_CHG0_CH14_Included PPI_CHG_CH14_Included ¸PPI_CHG0_CH13_Pos PPI_CHG_CH13_Pos ˝PPI_CHG0_CH13_Msk PPI_CHG_CH13_Msk ˛PPI_CHG0_CH13_Excluded PPI_CHG_CH13_Excluded ˇPPI_CHG0_CH13_Included PPI_CHG_CH13_Included ÅPPI_CHG0_CH12_Pos PPI_CHG_CH12_Pos ÇPPI_CHG0_CH12_Msk PPI_CHG_CH12_Msk ÉPPI_CHG0_CH12_Excluded PPI_CHG_CH12_Excluded ÑPPI_CHG0_CH12_Included PPI_CHG_CH12_Included ÜPPI_CHG0_CH11_Pos PPI_CHG_CH11_Pos áPPI_CHG0_CH11_Msk PPI_CHG_CH11_Msk àPPI_CHG0_CH11_Excluded PPI_CHG_CH11_Excluded âPPI_CHG0_CH11_Included PPI_CHG_CH11_Included ãPPI_CHG0_CH10_Pos PPI_CHG_CH10_Pos åPPI_CHG0_CH10_Msk PPI_CHG_CH10_Msk çPPI_CHG0_CH10_Excluded PPI_CHG_CH10_Excluded éPPI_CHG0_CH10_Included PPI_CHG_CH10_Included êPPI_CHG0_CH9_Pos PPI_CHG_CH9_Pos ëPPI_CHG0_CH9_Msk PPI_CHG_CH9_Msk íPPI_CHG0_CH9_Excluded PPI_CHG_CH9_Excluded ìPPI_CHG0_CH9_Included PPI_CHG_CH9_Included ïPPI_CHG0_CH8_Pos PPI_CHG_CH8_Pos ñPPI_CHG0_CH8_Msk PPI_CHG_CH8_Msk óPPI_CHG0_CH8_Excluded PPI_CHG_CH8_Excluded òPPI_CHG0_CH8_Included PPI_CHG_CH8_Included öPPI_CHG0_CH7_Pos PPI_CHG_CH7_Pos õPPI_CHG0_CH7_Msk PPI_CHG_CH7_Msk úPPI_CHG0_CH7_Excluded PPI_CHG_CH7_Excluded ùPPI_CHG0_CH7_Included PPI_CHG_CH7_Included üPPI_CHG0_CH6_Pos PPI_CHG_CH6_Pos †PPI_CHG0_CH6_Msk PPI_CHG_CH6_Msk °PPI_CHG0_CH6_Excluded PPI_CHG_CH6_Excluded ¢PPI_CHG0_CH6_Included PPI_CHG_CH6_Included §PPI_CHG0_CH5_Pos PPI_CHG_CH5_Pos •PPI_CHG0_CH5_Msk PPI_CHG_CH5_Msk ¶PPI_CHG0_CH5_Excluded PPI_CHG_CH5_Excluded ßPPI_CHG0_CH5_Included PPI_CHG_CH5_Included ©PPI_CHG0_CH4_Pos PPI_CHG_CH4_Pos ™PPI_CHG0_CH4_Msk PPI_CHG_CH4_Msk ´PPI_CHG0_CH4_Excluded PPI_CHG_CH4_Excluded ¨PPI_CHG0_CH4_Included PPI_CHG_CH4_Included ÆPPI_CHG0_CH3_Pos PPI_CHG_CH3_Pos ØPPI_CHG0_CH3_Msk PPI_CHG_CH3_Msk ∞PPI_CHG0_CH3_Excluded PPI_CHG_CH3_Excluded ±PPI_CHG0_CH3_Included PPI_CHG_CH3_Included ≥PPI_CHG0_CH2_Pos PPI_CHG_CH2_Pos ¥PPI_CHG0_CH2_Msk PPI_CHG_CH2_Msk µPPI_CHG0_CH2_Excluded PPI_CHG_CH2_Excluded ∂PPI_CHG0_CH2_Included PPI_CHG_CH2_Included ∏PPI_CHG0_CH1_Pos PPI_CHG_CH1_Pos πPPI_CHG0_CH1_Msk PPI_CHG_CH1_Msk ∫PPI_CHG0_CH1_Excluded PPI_CHG_CH1_Excluded ªPPI_CHG0_CH1_Included PPI_CHG_CH1_Included ΩPPI_CHG0_CH0_Pos PPI_CHG_CH0_Pos æPPI_CHG0_CH0_Msk PPI_CHG_CH0_Msk øPPI_CHG0_CH0_Excluded PPI_CHG_CH0_Excluded ¿PPI_CHG0_CH0_Included PPI_CHG_CH0_Included ¬PPI_CHG1_CH15_Pos PPI_CHG_CH15_Pos √PPI_CHG1_CH15_Msk PPI_CHG_CH15_Msk ƒPPI_CHG1_CH15_Excluded PPI_CHG_CH15_Excluded ≈PPI_CHG1_CH15_Included PPI_CHG_CH15_Included «PPI_CHG1_CH14_Pos PPI_CHG_CH14_Pos »PPI_CHG1_CH14_Msk PPI_CHG_CH14_Msk …PPI_CHG1_CH14_Excluded PPI_CHG_CH14_Excluded  PPI_CHG1_CH14_Included PPI_CHG_CH14_Included ÃPPI_CHG1_CH13_Pos PPI_CHG_CH13_Pos ÕPPI_CHG1_CH13_Msk PPI_CHG_CH13_Msk ŒPPI_CHG1_CH13_Excluded PPI_CHG_CH13_Excluded œPPI_CHG1_CH13_Included PPI_CHG_CH13_Included —PPI_CHG1_CH12_Pos PPI_CHG_CH12_Pos “PPI_CHG1_CH12_Msk PPI_CHG_CH12_Msk ”PPI_CHG1_CH12_Excluded PPI_CHG_CH12_Excluded ‘PPI_CHG1_CH12_Included PPI_CHG_CH12_Included ÷PPI_CHG1_CH11_Pos PPI_CHG_CH11_Pos ◊PPI_CHG1_CH11_Msk PPI_CHG_CH11_Msk ÿPPI_CHG1_CH11_Excluded PPI_CHG_CH11_Excluded ŸPPI_CHG1_CH11_Included PPI_CHG_CH11_Included €PPI_CHG1_CH10_Pos PPI_CHG_CH10_Pos ‹PPI_CHG1_CH10_Msk PPI_CHG_CH10_Msk ›PPI_CHG1_CH10_Excluded PPI_CHG_CH10_Excluded ﬁPPI_CHG1_CH10_Included PPI_CHG_CH10_Included ‡PPI_CHG1_CH9_Pos PPI_CHG_CH9_Pos ·PPI_CHG1_CH9_Msk PPI_CHG_CH9_Msk ‚PPI_CHG1_CH9_Excluded PPI_CHG_CH9_Excluded „PPI_CHG1_CH9_Included PPI_CHG_CH9_Included ÂPPI_CHG1_CH8_Pos PPI_CHG_CH8_Pos ÊPPI_CHG1_CH8_Msk PPI_CHG_CH8_Msk ÁPPI_CHG1_CH8_Excluded PPI_CHG_CH8_Excluded ËPPI_CHG1_CH8_Included PPI_CHG_CH8_Included ÍPPI_CHG1_CH7_Pos PPI_CHG_CH7_Pos ÎPPI_CHG1_CH7_Msk PPI_CHG_CH7_Msk ÏPPI_CHG1_CH7_Excluded PPI_CHG_CH7_Excluded ÌPPI_CHG1_CH7_Included PPI_CHG_CH7_Included ÔPPI_CHG1_CH6_Pos PPI_CHG_CH6_Pos PPI_CHG1_CH6_Msk PPI_CHG_CH6_Msk ÒPPI_CHG1_CH6_Excluded PPI_CHG_CH6_Excluded ÚPPI_CHG1_CH6_Included PPI_CHG_CH6_Included ÙPPI_CHG1_CH5_Pos PPI_CHG_CH5_Pos ıPPI_CHG1_CH5_Msk PPI_CHG_CH5_Msk ˆPPI_CHG1_CH5_Excluded PPI_CHG_CH5_Excluded ˜PPI_CHG1_CH5_Included PPI_CHG_CH5_Included ˘PPI_CHG1_CH4_Pos PPI_CHG_CH4_Pos ˙PPI_CHG1_CH4_Msk PPI_CHG_CH4_Msk ˚PPI_CHG1_CH4_Excluded PPI_CHG_CH4_Excluded ¸PPI_CHG1_CH4_Included PPI_CHG_CH4_Included ˛PPI_CHG1_CH3_Pos PPI_CHG_CH3_Pos ˇPPI_CHG1_CH3_Msk PPI_CHG_CH3_Msk ÄPPI_CHG1_CH3_Excluded PPI_CHG_CH3_Excluded ÅPPI_CHG1_CH3_Included PPI_CHG_CH3_Included ÉPPI_CHG1_CH2_Pos PPI_CHG_CH2_Pos ÑPPI_CHG1_CH2_Msk PPI_CHG_CH2_Msk ÖPPI_CHG1_CH2_Excluded PPI_CHG_CH2_Excluded ÜPPI_CHG1_CH2_Included PPI_CHG_CH2_Included àPPI_CHG1_CH1_Pos PPI_CHG_CH1_Pos âPPI_CHG1_CH1_Msk PPI_CHG_CH1_Msk äPPI_CHG1_CH1_Excluded PPI_CHG_CH1_Excluded ãPPI_CHG1_CH1_Included PPI_CHG_CH1_Included çPPI_CHG1_CH0_Pos PPI_CHG_CH0_Pos éPPI_CHG1_CH0_Msk PPI_CHG_CH0_Msk èPPI_CHG1_CH0_Excluded PPI_CHG_CH0_Excluded êPPI_CHG1_CH0_Included PPI_CHG_CH0_Included íPPI_CHG2_CH15_Pos PPI_CHG_CH15_Pos ìPPI_CHG2_CH15_Msk PPI_CHG_CH15_Msk îPPI_CHG2_CH15_Excluded PPI_CHG_CH15_Excluded ïPPI_CHG2_CH15_Included PPI_CHG_CH15_Included óPPI_CHG2_CH14_Pos PPI_CHG_CH14_Pos òPPI_CHG2_CH14_Msk PPI_CHG_CH14_Msk ôPPI_CHG2_CH14_Excluded PPI_CHG_CH14_Excluded öPPI_CHG2_CH14_Included PPI_CHG_CH14_Included úPPI_CHG2_CH13_Pos PPI_CHG_CH13_Pos ùPPI_CHG2_CH13_Msk PPI_CHG_CH13_Msk ûPPI_CHG2_CH13_Excluded PPI_CHG_CH13_Excluded üPPI_CHG2_CH13_Included PPI_CHG_CH13_Included °PPI_CHG2_CH12_Pos PPI_CHG_CH12_Pos ¢PPI_CHG2_CH12_Msk PPI_CHG_CH12_Msk £PPI_CHG2_CH12_Excluded PPI_CHG_CH12_Excluded §PPI_CHG2_CH12_Included PPI_CHG_CH12_Included ¶PPI_CHG2_CH11_Pos PPI_CHG_CH11_Pos ßPPI_CHG2_CH11_Msk PPI_CHG_CH11_Msk ®PPI_CHG2_CH11_Excluded PPI_CHG_CH11_Excluded ©PPI_CHG2_CH11_Included PPI_CHG_CH11_Included ´PPI_CHG2_CH10_Pos PPI_CHG_CH10_Pos ¨PPI_CHG2_CH10_Msk PPI_CHG_CH10_Msk ≠PPI_CHG2_CH10_Excluded PPI_CHG_CH10_Excluded ÆPPI_CHG2_CH10_Included PPI_CHG_CH10_Included ∞PPI_CHG2_CH9_Pos PPI_CHG_CH9_Pos ±PPI_CHG2_CH9_Msk PPI_CHG_CH9_Msk ≤PPI_CHG2_CH9_Excluded PPI_CHG_CH9_Excluded ≥PPI_CHG2_CH9_Included PPI_CHG_CH9_Included µPPI_CHG2_CH8_Pos PPI_CHG_CH8_Pos ∂PPI_CHG2_CH8_Msk PPI_CHG_CH8_Msk ∑PPI_CHG2_CH8_Excluded PPI_CHG_CH8_Excluded ∏PPI_CHG2_CH8_Included PPI_CHG_CH8_Included ∫PPI_CHG2_CH7_Pos PPI_CHG_CH7_Pos ªPPI_CHG2_CH7_Msk PPI_CHG_CH7_Msk ºPPI_CHG2_CH7_Excluded PPI_CHG_CH7_Excluded ΩPPI_CHG2_CH7_Included PPI_CHG_CH7_Included øPPI_CHG2_CH6_Pos PPI_CHG_CH6_Pos ¿PPI_CHG2_CH6_Msk PPI_CHG_CH6_Msk ¡PPI_CHG2_CH6_Excluded PPI_CHG_CH6_Excluded ¬PPI_CHG2_CH6_Included PPI_CHG_CH6_Included ƒPPI_CHG2_CH5_Pos PPI_CHG_CH5_Pos ≈PPI_CHG2_CH5_Msk PPI_CHG_CH5_Msk ∆PPI_CHG2_CH5_Excluded PPI_CHG_CH5_Excluded «PPI_CHG2_CH5_Included PPI_CHG_CH5_Included …PPI_CHG2_CH4_Pos PPI_CHG_CH4_Pos  PPI_CHG2_CH4_Msk PPI_CHG_CH4_Msk ÀPPI_CHG2_CH4_Excluded PPI_CHG_CH4_Excluded ÃPPI_CHG2_CH4_Included PPI_CHG_CH4_Included ŒPPI_CHG2_CH3_Pos PPI_CHG_CH3_Pos œPPI_CHG2_CH3_Msk PPI_CHG_CH3_Msk –PPI_CHG2_CH3_Excluded PPI_CHG_CH3_Excluded —PPI_CHG2_CH3_Included PPI_CHG_CH3_Included ”PPI_CHG2_CH2_Pos PPI_CHG_CH2_Pos ‘PPI_CHG2_CH2_Msk PPI_CHG_CH2_Msk ’PPI_CHG2_CH2_Excluded PPI_CHG_CH2_Excluded ÷PPI_CHG2_CH2_Included PPI_CHG_CH2_Included ÿPPI_CHG2_CH1_Pos PPI_CHG_CH1_Pos ŸPPI_CHG2_CH1_Msk PPI_CHG_CH1_Msk ⁄PPI_CHG2_CH1_Excluded PPI_CHG_CH1_Excluded €PPI_CHG2_CH1_Included PPI_CHG_CH1_Included ›PPI_CHG2_CH0_Pos PPI_CHG_CH0_Pos ﬁPPI_CHG2_CH0_Msk PPI_CHG_CH0_Msk ﬂPPI_CHG2_CH0_Excluded PPI_CHG_CH0_Excluded ‡PPI_CHG2_CH0_Included PPI_CHG_CH0_Included ‚PPI_CHG3_CH15_Pos PPI_CHG_CH15_Pos „PPI_CHG3_CH15_Msk PPI_CHG_CH15_Msk ‰PPI_CHG3_CH15_Excluded PPI_CHG_CH15_Excluded ÂPPI_CHG3_CH15_Included PPI_CHG_CH15_Included ÁPPI_CHG3_CH14_Pos PPI_CHG_CH14_Pos ËPPI_CHG3_CH14_Msk PPI_CHG_CH14_Msk ÈPPI_CHG3_CH14_Excluded PPI_CHG_CH14_Excluded ÍPPI_CHG3_CH14_Included PPI_CHG_CH14_Included ÏPPI_CHG3_CH13_Pos PPI_CHG_CH13_Pos ÌPPI_CHG3_CH13_Msk PPI_CHG_CH13_Msk ÓPPI_CHG3_CH13_Excluded PPI_CHG_CH13_Excluded ÔPPI_CHG3_CH13_Included PPI_CHG_CH13_Included ÒPPI_CHG3_CH12_Pos PPI_CHG_CH12_Pos ÚPPI_CHG3_CH12_Msk PPI_CHG_CH12_Msk ÛPPI_CHG3_CH12_Excluded PPI_CHG_CH12_Excluded ÙPPI_CHG3_CH12_Included PPI_CHG_CH12_Included ˆPPI_CHG3_CH11_Pos PPI_CHG_CH11_Pos ˜PPI_CHG3_CH11_Msk PPI_CHG_CH11_Msk ¯PPI_CHG3_CH11_Excluded PPI_CHG_CH11_Excluded ˘PPI_CHG3_CH11_Included PPI_CHG_CH11_Included ˚PPI_CHG3_CH10_Pos PPI_CHG_CH10_Pos ¸PPI_CHG3_CH10_Msk PPI_CHG_CH10_Msk ˝PPI_CHG3_CH10_Excluded PPI_CHG_CH10_Excluded ˛PPI_CHG3_CH10_Included PPI_CHG_CH10_Included ÄPPI_CHG3_CH9_Pos PPI_CHG_CH9_Pos ÅPPI_CHG3_CH9_Msk PPI_CHG_CH9_Msk ÇPPI_CHG3_CH9_Excluded PPI_CHG_CH9_Excluded ÉPPI_CHG3_CH9_Included PPI_CHG_CH9_Included ÖPPI_CHG3_CH8_Pos PPI_CHG_CH8_Pos ÜPPI_CHG3_CH8_Msk PPI_CHG_CH8_Msk áPPI_CHG3_CH8_Excluded PPI_CHG_CH8_Excluded àPPI_CHG3_CH8_Included PPI_CHG_CH8_Included äPPI_CHG3_CH7_Pos PPI_CHG_CH7_Pos ãPPI_CHG3_CH7_Msk PPI_CHG_CH7_Msk åPPI_CHG3_CH7_Excluded PPI_CHG_CH7_Excluded çPPI_CHG3_CH7_Included PPI_CHG_CH7_Included èPPI_CHG3_CH6_Pos PPI_CHG_CH6_Pos êPPI_CHG3_CH6_Msk PPI_CHG_CH6_Msk ëPPI_CHG3_CH6_Excluded PPI_CHG_CH6_Excluded íPPI_CHG3_CH6_Included PPI_CHG_CH6_Included îPPI_CHG3_CH5_Pos PPI_CHG_CH5_Pos ïPPI_CHG3_CH5_Msk PPI_CHG_CH5_Msk ñPPI_CHG3_CH5_Excluded PPI_CHG_CH5_Excluded óPPI_CHG3_CH5_Included PPI_CHG_CH5_Included ôPPI_CHG3_CH4_Pos PPI_CHG_CH4_Pos öPPI_CHG3_CH4_Msk PPI_CHG_CH4_Msk õPPI_CHG3_CH4_Excluded PPI_CHG_CH4_Excluded úPPI_CHG3_CH4_Included PPI_CHG_CH4_Included ûPPI_CHG3_CH3_Pos PPI_CHG_CH3_Pos üPPI_CHG3_CH3_Msk PPI_CHG_CH3_Msk †PPI_CHG3_CH3_Excluded PPI_CHG_CH3_Excluded °PPI_CHG3_CH3_Included PPI_CHG_CH3_Included £PPI_CHG3_CH2_Pos PPI_CHG_CH2_Pos §PPI_CHG3_CH2_Msk PPI_CHG_CH2_Msk •PPI_CHG3_CH2_Excluded PPI_CHG_CH2_Excluded ¶PPI_CHG3_CH2_Included PPI_CHG_CH2_Included ®PPI_CHG3_CH1_Pos PPI_CHG_CH1_Pos ©PPI_CHG3_CH1_Msk PPI_CHG_CH1_Msk ™PPI_CHG3_CH1_Excluded PPI_CHG_CH1_Excluded ´PPI_CHG3_CH1_Included PPI_CHG_CH1_Included ≠PPI_CHG3_CH0_Pos PPI_CHG_CH0_Pos ÆPPI_CHG3_CH0_Msk PPI_CHG_CH0_Msk ØPPI_CHG3_CH0_Excluded PPI_CHG_CH0_Excluded ∞PPI_CHG3_CH0_Included PPI_CHG_CH0_Included    X    L            ..\..\..\..\..\..\components\device\  nrf51_to_nrf52.h             
..\..\..\..\..\..\components\device\nrf51_to_nrf52.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                è   ê   ë     NRF52_NAME_CHANGE_H  +I2S_ENABLE_ENABLE_DISABLE I2S_ENABLE_ENABLE_Disabled ,I2S_ENABLE_ENABLE_ENABLE I2S_ENABLE_ENABLE_Enabled -I2S_CONFIG_MODE_MODE_MASTER I2S_CONFIG_MODE_MODE_Master .I2S_CONFIG_MODE_MODE_SLAVE I2S_CONFIG_MODE_MODE_Slave /I2S_CONFIG_RXEN_RXEN_DISABLE I2S_CONFIG_RXEN_RXEN_Disabled 0I2S_CONFIG_RXEN_RXEN_ENABLE I2S_CONFIG_RXEN_RXEN_Enabled 1I2S_CONFIG_TXEN_TXEN_DISABLE I2S_CONFIG_TXEN_TXEN_Disabled 2I2S_CONFIG_TXEN_TXEN_ENABLE I2S_CONFIG_TXEN_TXEN_Enabled 3I2S_CONFIG_MCKEN_MCKEN_DISABLE I2S_CONFIG_MCKEN_MCKEN_Disabled 4I2S_CONFIG_MCKEN_MCKEN_ENABLE I2S_CONFIG_MCKEN_MCKEN_Enabled 5I2S_CONFIG_SWIDTH_SWIDTH_8BIT I2S_CONFIG_SWIDTH_SWIDTH_8Bit 6I2S_CONFIG_SWIDTH_SWIDTH_16BIT I2S_CONFIG_SWIDTH_SWIDTH_16Bit 7I2S_CONFIG_SWIDTH_SWIDTH_24BIT I2S_CONFIG_SWIDTH_SWIDTH_24Bit 8I2S_CONFIG_ALIGN_ALIGN_LEFT I2S_CONFIG_ALIGN_ALIGN_Left 9I2S_CONFIG_ALIGN_ALIGN_RIGHT I2S_CONFIG_ALIGN_ALIGN_Right :I2S_CONFIG_FORMAT_FORMAT_ALIGNED I2S_CONFIG_FORMAT_FORMAT_Aligned ;I2S_CONFIG_CHANNELS_CHANNELS_STEREO I2S_CONFIG_CHANNELS_CHANNELS_Stereo <I2S_CONFIG_CHANNELS_CHANNELS_LEFT I2S_CONFIG_CHANNELS_CHANNELS_Left =I2S_CONFIG_CHANNELS_CHANNELS_RIGHT I2S_CONFIG_CHANNELS_CHANNELS_Right ALPCOMP_RESULT_RESULT_Bellow LPCOMP_RESULT_RESULT_Below   X    O            ..\..\..\..\..\..\components\device\  nrf52_name_change.h     Ù        
..\..\..\..\..\..\components\device\nrf52_name_change.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                 ì   î   ï     _COMPILER_ABSTRACTION_H  /__WEAK __weak 3__ALIGN(n) __align(n) 7__PACKED __packed :GET_SP() __current_sp()    \    R            ..\..\..\..\..\..\components\device\  compiler_abstraction.h     Ù        
..\..\..\..\..\..\components\device\compiler_abstraction.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4              ó   ò   ô     NRF_H  #MDK_MAJOR_VERSION 8 $MDK_MINOR_VERSION 11 %MDK_MICRO_VERSION 1 *NRF52832_XXAA  0NRF52_SERIES  GHIJO   ∞    ¶            ..\..\..\..\..\..\components\device\  nrf.h   nrf52.h   nrf52_bitfields.h   nrf51_to_nrf52.h   nrf52_name_change.h   compiler_abstraction.h     ‰        
..\..\..\..\..\..\components\device\nrf.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4               õ   ú   ù     _NRF52832_PERIPHERALS_H  $FPU_PRESENT  %FPU_COUNT 1 (SYSTICK_PRESENT  )SYSTICK_COUNT 1 ,SWI_PRESENT  -SWI_COUNT 6 0MWU_PRESENT  1MWU_COUNT 1 4GPIO_PRESENT  5GPIO_COUNT 1 7P0_PIN_NUM 32 :BPROT_PRESENT  <BPROT_REGIONS_SIZE 4096 =BPROT_REGIONS_NUM 128 @RADIO_PRESENT  ARADIO_COUNT 1 DAAR_PRESENT  EAAR_COUNT 1 GAAR_MAX_IRK_NUM 16 JECB_PRESENT  KECB_COUNT 1 NCCM_PRESENT  OCCM_COUNT 1 RNFCT_PRESENT  SNFCT_COUNT 1 VPPI_PRESENT  WPPI_COUNT 1 YPPI_CH_NUM 20 ZPPI_GROUP_NUM 6 [PPI_FEATURE_FORKS_PRESENT  ^EGU_PRESENT  _EGU_COUNT 6 aEGU0_CH_NUM 16 bEGU1_CH_NUM 16 cEGU2_CH_NUM 16 dEGU3_CH_NUM 16 eEGU4_CH_NUM 16 fEGU5_CH_NUM 16 iTIMER_PRESENT  jTIMER_COUNT 5 lTIMER0_MAX_SIZE 32 mTIMER1_MAX_SIZE 32 nTIMER2_MAX_SIZE 32 oTIMER3_MAX_SIZE 32 pTIMER4_MAX_SIZE 32 rTIMER0_CC_NUM 4 sTIMER1_CC_NUM 4 tTIMER2_CC_NUM 4 uTIMER3_CC_NUM 6 vTIMER4_CC_NUM 6 yRTC_PRESENT  zRTC_COUNT 3 |RTC0_CC_NUM 3 }RTC1_CC_NUM 4 ~RTC2_CC_NUM 4 ÅRNG_PRESENT  ÇRNG_COUNT 1 ÖWDT_PRESENT  ÜWDT_COUNT 1 âTEMP_PRESENT  äTEMP_COUNT 1 çSPI_PRESENT  éSPI_COUNT 3 ëSPIM_PRESENT  íSPIM_COUNT 3 ïSPIS_PRESENT  ñSPIS_COUNT 3 ôTWI_PRESENT  öTWI_COUNT 2 ùTWIM_PRESENT  ûTWIM_COUNT 2 °TWIS_PRESENT  ¢TWIS_COUNT 2 •UART_PRESENT  ¶UART_COUNT 1 ©UARTE_PRESENT  ™UARTE_COUNT 1 ≠QDEC_PRESENT  ÆQDEC_COUNT 1 ±SAADC_PRESENT  ≤SAADC_COUNT 1 µGPIOTE_PRESENT  ∂GPIOTE_COUNT 1 ∏GPIOTE_CH_NUM 8 ∫GPIOTE_FEATURE_SET_PRESENT  ªGPIOTE_FEATURE_CLR_PRESENT  æLPCOMP_PRESENT  øLPCOMP_COUNT 1 ¡LPCOMP_REFSEL_RESOLUTION 16 √LPCOMP_FEATURE_HYST_PRESENT  ∆COMP_PRESENT  «COMP_COUNT 1  PWM_PRESENT  ÀPWM_COUNT 3 ÕPWM0_CH_NUM 4 ŒPWM1_CH_NUM 4 œPWM2_CH_NUM 4 “PDM_PRESENT  ”PDM_COUNT 1 ÷I2S_PRESENT  ◊I2S_COUNT 1    \    R            ..\..\..\..\..\..\components\device\  nrf52832_peripherals.h     Ù        
..\..\..\..\..\..\components\device\nrf52832_peripherals.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4              ü   †   °    *NRF_PERIPHERALS_H  ;   †    ï            ..\..\..\..\..\..\components\drivers_nrf\hal\ ..\..\..\..\..\..\components\device\  nrf_peripherals.h   nrf52832_peripherals.h     ¯        
..\..\..\..\..\..\components\drivers_nrf\hal\nrf_peripherals.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4              £   §   •   ¶    __stdio_h  __ARMCLIB_VERSION 5060009 "_ARMABI __declspec(__nothrow) %__STDIO_DECLS  '__CLIBNS -__CLIBNS  <NULL =NULL 0 g_SYS_OPEN 16 •stdin (&__CLIBNS __stdin) ßstdout (&__CLIBNS __stdout) ©stderr (&__CLIBNS __stderr) ¨_IOFBF 0x100 ≠_IOLBF 0x200 Æ_IONBF 0x400 ±BUFSIZ (512) ≥FOPEN_MAX _SYS_OPEN πFILENAME_MAX 256 æL_tmpnam FILENAME_MAX ƒTMP_MAX 256 ÃEOF (-1) “SEEK_SET 0 ”SEEK_CUR 1 ‘SEEK_END 2 ⁄_IOBIN 0x04 ‹__STDIN_BUFSIZ (64) ›__STDOUT_BUFSIZ (64) ﬁ__STDERR_BUFSIZ (16) øgetchar() getc(stdin) ‡putchar(c) putc(c, stdout)    \    Q            F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  stdio.h     –       F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]          unsigned int unsigned long long Psize_t ó 5-__va_list P__va_list À F*å__state1 ó # __state2 ó # )ø__fpos_t_struct __pos ß # __mbstate Á # Pfpos_t a-__FILE PFILE Mlq__stdin Uq__stdout Uq__stderr U"Uq__aeabi_stdin çq__aeabi_stdout çq__aeabi_stderr ç     l        ‘  a  __stdin o  __stdout ~  __stderr ë  __aeabi_stdin •  __aeabi_stdout ∫  __aeabi_stderr        ®   ©   ™    __bool_true_false_are_defined 1 __ARMCLIB_VERSION 5060009 bool _Bool true 1 false 0   \    S            F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  stdbool.h     ò        F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]                ¨   ≠   Æ    +NRF_ERROR_H__  5NRF_ERROR_BASE_NUM (0x0) 6NRF_ERROR_SDM_BASE_NUM (0x1000) 7NRF_ERROR_SOC_BASE_NUM (0x2000) 8NRF_ERROR_STK_BASE_NUM (0x3000) ;NRF_SUCCESS (NRF_ERROR_BASE_NUM + 0) <NRF_ERROR_SVC_HANDLER_MISSING (NRF_ERROR_BASE_NUM + 1) =NRF_ERROR_SOFTDEVICE_NOT_ENABLED (NRF_ERROR_BASE_NUM + 2) >NRF_ERROR_INTERNAL (NRF_ERROR_BASE_NUM + 3) ?NRF_ERROR_NO_MEM (NRF_ERROR_BASE_NUM + 4) @NRF_ERROR_NOT_FOUND (NRF_ERROR_BASE_NUM + 5) ANRF_ERROR_NOT_SUPPORTED (NRF_ERROR_BASE_NUM + 6) BNRF_ERROR_INVALID_PARAM (NRF_ERROR_BASE_NUM + 7) CNRF_ERROR_INVALID_STATE (NRF_ERROR_BASE_NUM + 8) DNRF_ERROR_INVALID_LENGTH (NRF_ERROR_BASE_NUM + 9) ENRF_ERROR_INVALID_FLAGS (NRF_ERROR_BASE_NUM + 10) FNRF_ERROR_INVALID_DATA (NRF_ERROR_BASE_NUM + 11) GNRF_ERROR_DATA_SIZE (NRF_ERROR_BASE_NUM + 12) HNRF_ERROR_TIMEOUT (NRF_ERROR_BASE_NUM + 13) INRF_ERROR_NULL (NRF_ERROR_BASE_NUM + 14) JNRF_ERROR_FORBIDDEN (NRF_ERROR_BASE_NUM + 15) KNRF_ERROR_INVALID_ADDR (NRF_ERROR_BASE_NUM + 16) LNRF_ERROR_BUSY (NRF_ERROR_BASE_NUM + 17)   d    Y            ..\..\..\..\..\..\components\drivers_nrf\nrf_soc_nosd\  nrf_error.h     ¸        
..\..\..\..\..\..\components\drivers_nrf\nrf_soc_nosd\nrf_error.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4               ∞   ±   ≤    SDK_CONFIG_H  BLE_ADVERTISING_ENABLED 0 BLE_DTM_ENABLED 0 BLE_RACP_ENABLED 0 %NRF_BLE_QWR_ENABLED 0 ,PEER_MANAGER_ENABLED 0 9BLE_ANCS_C_ENABLED 0 @BLE_ANS_C_ENABLED 0 GBLE_BAS_C_ENABLED 0 NBLE_BAS_ENABLED 0 UBLE_CSCS_ENABLED 0 \BLE_CTS_C_ENABLED 0 cBLE_DIS_ENABLED 0 jBLE_GLS_ENABLED 0 qBLE_HIDS_ENABLED 0 wBLE_HRS_C_ENABLED 0 ÜBLE_HRS_ENABLED 0 çBLE_HTS_ENABLED 0 îBLE_IAS_C_ENABLED 0 õBLE_IAS_ENABLED 0 ¢BLE_LBS_C_ENABLED 0 ©BLE_LBS_ENABLED 0 ∞BLE_LLS_ENABLED 0 ∑BLE_NUS_C_ENABLED 0 æBLE_NUS_ENABLED 0 ≈BLE_RSCS_C_ENABLED 0 ÃBLE_RSCS_ENABLED 0 ”BLE_TPS_ENABLED 0 ﬂADC_ENABLED 0 ÆAPP_USBD_ENABLED 0 €CLOCK_ENABLED 1 „CLOCK_CONFIG_XTAL_FREQ 0 ÌCLOCK_CONFIG_LF_SRC 1 ˛CLOCK_CONFIG_IRQ_PRIORITY 7 ÑCLOCK_CONFIG_LOG_ENABLED 0 ºCOMP_ENABLED 0 ÕEGU_ENABLED 0 ãGPIOTE_ENABLED 0 ﬂI2S_ENABLED 0 ®LPCOMP_ENABLED 0 ØPDM_ENABLED 0 ö	PERIPHERAL_RESOURCE_SHARING_ENABLED 0 ÿ	POWER_ENABLED 0 Ñ
PPI_ENABLED 0 ¬
PWM_ENABLED 0 ÛQDEC_ENABLED 0 ëRNG_ENABLED 0 ÏRTC_ENABLED 0 „SAADC_ENABLED 0 ‘SPIS_ENABLED 0 ⁄SPI_ENABLED 0 ¸TIMER_ENABLED 0 ìTWIS_ENABLED 0 †TWI_ENABLED 0 ßUART_ENABLED 1 ∞UART_DEFAULT_CONFIG_HWFC 0 πUART_DEFAULT_CONFIG_PARITY 0 –UART_DEFAULT_CONFIG_BAUDRATE 30801920 ·UART_DEFAULT_CONFIG_IRQ_PRIORITY 7 ËUART_EASY_DMA_SUPPORT 1 ÔUART_LEGACY_SUPPORT 1 ıUART0_ENABLED 1 ¸UART0_CONFIG_USE_EASY_DMA 1 ÖUART_CONFIG_LOG_ENABLED 0 ΩUSBD_ENABLED 0 ÷WDT_ENABLED 0 æAPP_GPIOTE_ENABLED 0 ≈APP_PWM_ENABLED 0 ÀAPP_SCHEDULER_ENABLED 0 ‚APP_TIMER_ENABLED 1 ÈAPP_TIMER_WITH_PROFILER 0 ÛAPP_TIMER_KEEPS_RTC_ACTIVE 0 ˝APP_TWI_ENABLED 0 ÉAPP_UART_ENABLED 0 ïAPP_USBD_CLASS_AUDIO_ENABLED 0 úAPP_USBD_CLASS_HID_ENABLED 0 £APP_USBD_HID_GENERIC_ENABLED 0 ™APP_USBD_HID_KBD_ENABLED 0 ±APP_USBD_HID_MOUSE_ENABLED 0 ∏BUTTON_ENABLED 0 øCRC16_ENABLED 0 ∆CRC32_ENABLED 0 ÕECC_ENABLED 0 ”FDS_ENABLED 0 ÇFSTORAGE_ENABLED 0 ®HARDFAULT_HANDLER_ENABLED 0 ÆHCI_MEM_POOL_ENABLED 0 ∆HCI_SLIP_ENABLED 0 ÉHCI_TRANSPORT_ENABLED 0 íLED_SOFTBLINK_ENABLED 0 ôLOW_POWER_PWM_ENABLED 0 üMEM_MANAGER_ENABLED 0 ‡NRF_CSENSE_ENABLED 0 âNRF_DRV_CSENSE_ENABLED 0 §NRF_QUEUE_ENABLED 0 ´SLIP_ENABLED 0 µAPP_USBD_CLASS_CDC_ACM_ENABLED 0 ºAPP_USBD_CDC_ACM_LOG_ENABLED 0 …APP_USBD_CLASS_MSC_ENABLED 0 –APP_USBD_MSC_CLASS_LOG_ENABLED 0 ﬂNRF_LOG_ENABLED 0 ÃNRF_LOG_BACKEND_MAX_STRING_LENGTH 256 ”NRF_LOG_TIMESTAMP_DIGITS 8 ŸNRF_LOG_BACKEND_SERIAL_USES_UART 1 NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE 30801920 ıNRF_LOG_BACKEND_SERIAL_UART_TX_PIN 6 ˙NRF_LOG_BACKEND_SERIAL_UART_RX_PIN 8 ˇNRF_LOG_BACKEND_SERIAL_UART_RTS_PIN 5 ÑNRF_LOG_BACKEND_SERIAL_UART_CTS_PIN 7 çNRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL 0 ïNRF_LOG_BACKEND_UART_INSTANCE 0 ûNRF_LOG_BACKEND_SERIAL_USES_RTT 0 ªSEGGER_RTT_CONFIG_BUFFER_SIZE_UP 64 ¿SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS 2 ≈SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN 16  SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS 2    8    .            ..\config\  sdk_config.h     –        
..\config\sdk_config.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4              ¥   µ   ∂    GSDK_ERRORS_H__  IJKUNRF_ERROR_SDK_ERROR_BASE (NRF_ERROR_BASE_NUM + 0x8000) VNRF_ERROR_SDK_COMMON_ERROR_BASE (NRF_ERROR_BASE_NUM + 0x0080) ]NRF_ERROR_MEMORY_MANAGER_ERR_BASE (0x8100) ^NRF_ERROR_PERIPH_DRIVERS_ERR_BASE (0x8200) _NRF_ERROR_GAZELLE_ERR_BASE (0x8300) gNRF_ERROR_IOT_ERR_BASE_START (0xA000) hNRF_ERROR_IOT_ERR_BASE_STOP (0xAFFF) pNRF_ERROR_MODULE_NOT_INITIALZED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0000) qNRF_ERROR_MUTEX_INIT_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0001) rNRF_ERROR_MUTEX_LOCK_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0002) sNRF_ERROR_MUTEX_UNLOCK_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0003) tNRF_ERROR_MUTEX_COND_INIT_FAILED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0004) uNRF_ERROR_MODULE_ALREADY_INITIALIZED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0005) vNRF_ERROR_STORAGE_FULL (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0006) wNRF_ERROR_API_NOT_IMPLEMENTED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0010) xNRF_ERROR_FEATURE_NOT_ENABLED (NRF_ERROR_SDK_COMMON_ERROR_BASE + 0x0011) ÄNRF_ERROR_DRV_TWI_ERR_OVERRUN (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0000) ÅNRF_ERROR_DRV_TWI_ERR_ANACK (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0001) ÇNRF_ERROR_DRV_TWI_ERR_DNACK (NRF_ERROR_PERIPH_DRIVERS_ERR_BASE + 0x0002) ®ERR_TO_STR(err_code) "" ©ERR_TO_STR_COMMON(err_code) "" ™ERR_TO_STR_TWI(err_code) ""     ¸                ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\drivers_nrf\nrf_soc_nosd\ ..\config\  sdk_errors.h   stdint.h   nrf_error.h   sdk_config.h            
..\..\..\..\..\..\components\libraries\util\sdk_errors.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         Pret_code_t g  ê      ∏   π   ∫    .NORDIC_COMMON_H__  MNRF_MODULE_ENABLED(module) ((defined(module ## _ENABLED) && (module ## _ENABLED)) ? 1 : 0) RMSB_32(a) (((a) & 0xFF000000) >> 24) TLSB_32(a) ((a) & 0x000000FF) XMSB_16(a) (((a) & 0xFF00) >> 8) ZLSB_16(a) ((a) & 0x00FF) ^MIN(a,b) ((a) < (b) ? (a) : (b)) aMAX(a,b) ((a) < (b) ? (b) : (a)) qCONCAT_2(p1,p2) CONCAT_2_(p1, p2) sCONCAT_2_(p1,p2) p1 ## p2 ÑCONCAT_3(p1,p2,p3) CONCAT_3_(p1, p2, p3) ÜCONCAT_3_(p1,p2,p3) p1 ## p2 ## p3 àNUM_TO_STR_INTERNAL(val) #val ãNUM_TO_STR(val) NUM_TO_STR_INTERNAL(val) èARRAY_SIZE(arr) (sizeof(arr) / sizeof((arr)[0])) ñSET_BIT(W,B) ((W) |= (uint32_t)(1U << (B))) ûCLR_BIT(W,B) ((W) &= (~((uint32_t)1 << (B)))) ©IS_SET(W,B) (((W) >> (B)) & 1) ´BIT_0 0x01 ¨BIT_1 0x02 ≠BIT_2 0x04 ÆBIT_3 0x08 ØBIT_4 0x10 ∞BIT_5 0x20 ±BIT_6 0x40 ≤BIT_7 0x80 ≥BIT_8 0x0100 ¥BIT_9 0x0200 µBIT_10 0x0400 ∂BIT_11 0x0800 ∑BIT_12 0x1000 ∏BIT_13 0x2000 πBIT_14 0x4000 ∫BIT_15 0x8000 ªBIT_16 0x00010000 ºBIT_17 0x00020000 ΩBIT_18 0x00040000 æBIT_19 0x00080000 øBIT_20 0x00100000 ¿BIT_21 0x00200000 ¡BIT_22 0x00400000 ¬BIT_23 0x00800000 √BIT_24 0x01000000 ƒBIT_25 0x02000000 ≈BIT_26 0x04000000 ∆BIT_27 0x08000000 «BIT_28 0x10000000 »BIT_29 0x20000000 …BIT_30 0x40000000  BIT_31 0x80000000 ÃUNUSED_VARIABLE(X) ((void)(X)) ÕUNUSED_PARAMETER(X) UNUSED_VARIABLE(X) ŒUNUSED_RETURN_VALUE(X) UNUSED_VARIABLE(X)  \    S            ..\..\..\..\..\..\components\libraries\util\  nordic_common.h     ¯        
..\..\..\..\..\..\components\libraries\util\nordic_common.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                 º   Ω   æ    *APP_ERROR_WEAK_H__    `    T            ..\..\..\..\..\..\components\libraries\util\  app_error_weak.h     ¯        
..\..\..\..\..\..\components\libraries\util\app_error_weak.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                ¿   ¡   ¬    3APP_ERROR_H__  56789:;DNRF_FAULT_ID_SDK_RANGE_START 0x00004000 HNRF_FAULT_ID_SDK_ERROR NRF_FAULT_ID_SDK_RANGE_START + 1 INRF_FAULT_ID_SDK_ASSERT NRF_FAULT_ID_SDK_RANGE_START + 2 «APP_ERROR_HANDLER(ERR_CODE) do { app_error_handler_bare((ERR_CODE)); } while (0) —APP_ERROR_CHECK(ERR_CODE) do { const uint32_t LOCAL_ERR_CODE = (ERR_CODE); if (LOCAL_ERR_CODE != NRF_SUCCESS) { APP_ERROR_HANDLER(LOCAL_ERR_CODE); } } while (0) ﬂAPP_ERROR_CHECK_BOOL(BOOLEAN_VALUE) do { const uint32_t LOCAL_BOOLEAN_VALUE = (BOOLEAN_VALUE); if (!LOCAL_BOOLEAN_VALUE) { APP_ERROR_HANDLER(0); } } while (0)                 ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\device\  app_error.h   stdint.h   stdio.h   stdbool.h   nrf.h   sdk_errors.h   nordic_common.h   app_error_weak.h            
..\..\..\..\..\..\components\libraries\util\app_error.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         unsigned int *øline_num W  # p_file_name E#err_code g  # H  "?Perror_info_t S*áline_num W  # p_file_name E# Passert_info_t ][<–Äapp_error_log  $g  id $g  pc $g  info  <é£app_error_print  $g  id $g  pc $g  info \tmp Û       ƒ   ≈   ∆    .NRF_ASSERT_H_  012SNRF_ASSERT_PRESENT 0 iASSERT(expr) if (NRF_ASSERT_PRESENT) { if (expr) { } else { assert_nrf_callback((uint16_t)__LINE__, (uint8_t *)__FILE__); } }     ÿ    Ã            ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\device\  nrf_assert.h   stdint.h   nrf.h   app_error.h     Ù        
..\..\..\..\..\..\components\libraries\util\nrf_assert.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                »   …        __stdlib_h  __ARMCLIB_VERSION 5060009 __LONGLONG long long _ARMABI __declspec(__nothrow) _ARMABI_PURE __declspec(__nothrow) __attribute__((const)) _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn) _ARMABI_THROW  !__STDLIB_DECLS  )__USE_C99_STDLIB 1 -__CLIBNS 4__CLIBNS  GNULL HNULL 0 mEXIT_FAILURE 1 oEXIT_SUCCESS 0 ÅRAND_MAX 0x7fffffff àMB_CUR_MAX ( __aeabi_MB_CUR_MAX() ) ®__LANGUAGE_LINKAGE_CHANGES_FUNCTION_TYPE  •__fpsr_IXE 0x100000 ¶__fpsr_UFE 0x80000 ß__fpsr_OFE 0x40000 ®__fpsr_DZE 0x20000 ©__fpsr_IOE 0x10000 ´__fpsr_IXC 0x10 ¨__fpsr_UFC 0x8 ≠__fpsr_OFC 0x4 Æ__fpsr_DZC 0x2 Ø__fpsr_IOC 0x1 ˝__LONGLONG    h    ]            F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  stdlib.h   stdio.h     –       F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\stdlib.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]          unsigned short int long long long uvoid char unsigned int Pwchar_t ò P)ïdiv_t quot ™ # rem ™ # Pdiv_t Û \))≈ldiv_t quot ± # rem ± # Pldiv_t "^/)˜lldiv_t quot π # rem π # Plldiv_t Sa2)¨_rand_state ‰†™ 8 __x ó#  )÷_ANSI_rand_state  ™   __x ¡#  NÊ™ %Ê%ÓV "∆ Ã "Í"÷P__heapprt ÚÚ)±__sdiv32by16 quot ™ # rem ™ # P__sdiv32by16 ˇ0)Ô__udiv32by16 quot ‘ # rem ‘ # P__udiv32by16 FÄ9)≠__sdiv64by32 rem ™ # quot ™ # P__sdiv64by32 ÑÇ0Psize_t ‘ 5       Ã   Õ   Œ    )NRF_GPIO_H__  +,-./=NUMBER_OF_PINS (P0_PIN_NUM) >GPIO_REG_LIST {NRF_GPIO} JNRF_GPIO_PIN_MAP(port,pin) ((port << 5) | (pin & 0x1F))  $              ..\..\..\..\..\..\components\drivers_nrf\hal\ ..\..\..\..\..\..\components\device\ ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  nrf_gpio.h   nrf.h   nrf_peripherals.h   nrf_assert.h   stdbool.h   stdlib.h     T       
..\..\..\..\..\..\components\drivers_nrf\hal\nrf_gpio.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         ≠NRF_GPIO_PIN_DIR_INPUT  NRF_GPIO_PIN_DIR_OUTPUT  Pnrf_gpio_pin_dir_t Û SãNRF_GPIO_PIN_INPUT_CONNECT  NRF_GPIO_PIN_INPUT_DISCONNECT  Pnrf_gpio_pin_input_t G\ÛNRF_GPIO_PIN_NOPULL  NRF_GPIO_PIN_PULLDOWN NRF_GPIO_PIN_PULLUP  Pnrf_gpio_pin_pull_t ßfªNRF_GPIO_PIN_S0S1  NRF_GPIO_PIN_H0S1 NRF_GPIO_PIN_S0H1 NRF_GPIO_PIN_H0H1 NRF_GPIO_PIN_D0S1 NRF_GPIO_PIN_D0H1 NRF_GPIO_PIN_S0D1 NRF_GPIO_PIN_H0D1  Pnrf_gpio_pin_drive_t u©NRF_GPIO_PIN_NOSENSE  NRF_GPIO_PIN_SENSE_LOW NRF_GPIO_PIN_SENSE_HIGH  Pnrf_gpio_pin_sense_t ◊"]  "g  <û‚nrf_gpio_range_cfg_output  $g  pin_range_start $g  pin_range_end  <˙Ïnrf_gpio_range_cfg_input  $g  pin_range_start $g  pin_range_end $Ûpull_config  <©¢nrf_gpio_cfg_default  $g  pin_number  <ÍÆnrf_gpio_cfg_watcher  $g  pin_number \reg E\cnf g   <∞	∏nrf_gpio_input_disconnect  $g  pin_number \reg E\cnf g   <Ñ
¬nrf_gpio_cfg_sense_input  $g  pin_number $Ûpull_config $)sense_config  <Œ
–nrf_gpio_cfg_sense_set  $g  pin_number $)sense_config \reg E <ó⁄nrf_gpio_pin_dir_set  $g  pin_number $-direction ñ\reg E  ;·•&nrf_gpio_pin_sense_get  )$g  pin_number a__result )\reg E <†Ænrf_gpio_port_dir_output_set  $Ep_reg $g  out_mask  <›¥nrf_gpio_port_dir_input_set  $Ep_reg $g  in_mask  <î∫nrf_gpio_port_dir_write  $Ep_reg $g  value  ;”¿nrf_gpio_port_dir_read  g  $Ÿp_reg a__result g   ]  "”<î“nrf_gpio_port_out_write  $Ep_reg $g  value  <˙‰nrf_gpio_ports_read  $g  start_port $g  length $Kp_masks „E  \gpio_regs Z\i g   <‚Ùnrf_gpio_latches_read  $g  start_port $g  length $Kp_masks ÀE  \gpio_regs ¬\i g   ;∞Ånrf_gpio_pin_latch_get  g  $g  pin_number a__result g  \reg E <Îânrf_gpio_pin_latch_clear  $g  pin_number \reg E 8©Œ!nrf_gpio_pin_port_decode  E$Kp_pin a__result E 9ÿänrf_gpio_cfg_output  $g  pin_number  9ññnrf_gpio_cfg_input  $g  pin_number $Ûpull_config  9œÿnrf_gpio_port_out_set  $Ep_reg $g  set_mask  9ÉÓnrf_gpio_pin_set  $g  pin_number \reg E 9æﬁnrf_gpio_port_out_clear  $Ep_reg $g  clr_mask  9Ùˆnrf_gpio_pin_clear  $g  pin_number \reg E 9º˛nrf_gpio_pin_toggle  $g  pin_number \reg E\pins_state g   8˚∆nrf_gpio_port_in_read  g  $Ÿp_reg a__result g   8≈ïnrf_gpio_pin_read  g  $g  pin_number a__result g  \reg E 8ÖÃnrf_gpio_port_out_read  g  $Ÿp_reg a__result g   8”ùnrf_gpio_pin_out_read  g  $g  pin_number a__result g  \reg E         –   —   “    )PCA10040_H  /2LEDS_NUMBER 4 4LED_START 17 5LED_1 9 6LED_2 18 7LED_3 19 8LED_4 20 9LED_STOP 20 ;LEDS_ACTIVE_STATE 0 =LEDS_INV_MASK LEDS_MASK ?LEDS_LIST { LED_1, LED_2, LED_3, LED_4 } ABSP_LED_0 LED_1 BBSP_LED_1 LED_2 CBSP_LED_2 LED_3 DBSP_LED_3 LED_4 FBUTTONS_NUMBER 4 HBUTTON_START 13 IBUTTON_1 13 JBUTTON_2 14 KBUTTON_3 15 LBUTTON_4 16 MBUTTON_STOP 16 NBUTTON_PULL NRF_GPIO_PIN_PULLUP PBUTTONS_ACTIVE_STATE 0 RBUTTONS_LIST { BUTTON_1, BUTTON_2, BUTTON_3, BUTTON_4 } TBSP_BUTTON_0 BUTTON_1 UBSP_BUTTON_1 BUTTON_2 VBSP_BUTTON_2 BUTTON_3 WBSP_BUTTON_3 BUTTON_4 YRX_PIN_NUMBER 8 ZTX_PIN_NUMBER 6 [CTS_PIN_NUMBER 7 \RTS_PIN_NUMBER 5 ]HWFC true _SPIS_MISO_PIN 28 `SPIS_CSN_PIN 12 aSPIS_MOSI_PIN 25 bSPIS_SCK_PIN 29 dSPIM0_SCK_PIN 29 eSPIM0_MOSI_PIN 25 fSPIM0_MISO_PIN 28 gSPIM0_SS_PIN 12 iSPIM1_SCK_PIN 2 jSPIM1_MOSI_PIN 3 kSPIM1_MISO_PIN 4 lSPIM1_SS_PIN 5 nSPIM2_SCK_PIN 12 oSPIM2_MOSI_PIN 13 pSPIM2_MISO_PIN 14 qSPIM2_SS_PIN 15 tSER_APP_RX_PIN 23 uSER_APP_TX_PIN 24 vSER_APP_CTS_PIN 2 wSER_APP_RTS_PIN 25 ySER_APP_SPIM0_SCK_PIN 27 zSER_APP_SPIM0_MOSI_PIN 2 {SER_APP_SPIM0_MISO_PIN 26 |SER_APP_SPIM0_SS_PIN 23 }SER_APP_SPIM0_RDY_PIN 25 ~SER_APP_SPIM0_REQ_PIN 24 ÅSER_CON_RX_PIN 24 ÇSER_CON_TX_PIN 23 ÉSER_CON_CTS_PIN 25 ÑSER_CON_RTS_PIN 2 áSER_CON_SPIS_SCK_PIN 27 àSER_CON_SPIS_MOSI_PIN 2 âSER_CON_SPIS_MISO_PIN 26 äSER_CON_SPIS_CSN_PIN 23 ãSER_CON_SPIS_RDY_PIN 25 åSER_CON_SPIS_REQ_PIN 24 éSER_CONN_CHIP_RESET_PIN 11 íARDUINO_SCL_PIN 27 ìARDUINO_SDA_PIN 26 îARDUINO_AREF_PIN 2 ïARDUINO_13_PIN 25 ñARDUINO_12_PIN 24 óARDUINO_11_PIN 23 òARDUINO_10_PIN 22 ôARDUINO_9_PIN 20 öARDUINO_8_PIN 19 úARDUINO_7_PIN 18 ùARDUINO_6_PIN 17 ûARDUINO_5_PIN 16 üARDUINO_4_PIN 15 †ARDUINO_3_PIN 14 °ARDUINO_2_PIN 13 ¢ARDUINO_1_PIN 12 £ARDUINO_0_PIN 11 •ARDUINO_A0_PIN 3 ¶ARDUINO_A1_PIN 4 ßARDUINO_A2_PIN 28 ®ARDUINO_A3_PIN 29 ©ARDUINO_A4_PIN 30 ™ARDUINO_A5_PIN 31 ≠NRF_CLOCK_LFCLKSRC {.source = NRF_CLOCK_LF_SRC_XTAL, .rc_ctiv = 0, .rc_temp_ctiv = 0, .xtal_accuracy = NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM}  å    Ç            ..\..\..\..\..\..\components\boards\ ..\..\..\..\..\..\components\drivers_nrf\hal\  pca10040.h   nrf_gpio.h     Ë        
..\..\..\..\..\..\components\boards\pca10040.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4              ‘   ’   ÷    )BOARDS_H  +@µBSP_BOARD_LED_0 0 ∂BSP_BOARD_LED_1 1 ∑BSP_BOARD_LED_2 2 ∏BSP_BOARD_LED_3 3 πBSP_BOARD_LED_4 4 ∫BSP_BOARD_LED_5 5 ªBSP_BOARD_LED_6 6 ºBSP_BOARD_LED_7 7 øBSP_LED_0_MASK (1<<BSP_LED_0) ƒBSP_LED_1_MASK (1<<BSP_LED_1) …BSP_LED_2_MASK (1<<BSP_LED_2) ŒBSP_LED_3_MASK (1<<BSP_LED_3) ’BSP_LED_4_MASK 0 ⁄BSP_LED_5_MASK 0 ﬂBSP_LED_6_MASK 0 ‰BSP_LED_7_MASK 0 ËLEDS_MASK (BSP_LED_0_MASK | BSP_LED_1_MASK | BSP_LED_2_MASK | BSP_LED_3_MASK | BSP_LED_4_MASK | BSP_LED_5_MASK | BSP_LED_6_MASK | BSP_LED_7_MASK) ÌBSP_BOARD_BUTTON_0 0 ÓBSP_BOARD_BUTTON_1 1 ÔBSP_BOARD_BUTTON_2 2 BSP_BOARD_BUTTON_3 3 ÒBSP_BOARD_BUTTON_4 4 ÚBSP_BOARD_BUTTON_5 5 ÛBSP_BOARD_BUTTON_6 6 ÙBSP_BOARD_BUTTON_7 7 ¯BSP_BUTTON_0_MASK (1<<BSP_BUTTON_0) ˝BSP_BUTTON_1_MASK (1<<BSP_BUTTON_1) ÇBSP_BUTTON_2_MASK (1<<BSP_BUTTON_2) áBSP_BUTTON_3_MASK (1<<BSP_BUTTON_3) éBSP_BUTTON_4_MASK 0 ìBSP_BUTTON_5_MASK 0 òBSP_BUTTON_6_MASK 0 ùBSP_BUTTON_7_MASK 0 †BUTTONS_MASK (BSP_BUTTON_0_MASK | BSP_BUTTON_1_MASK | BSP_BUTTON_2_MASK | BSP_BUTTON_3_MASK | BSP_BUTTON_4_MASK | BSP_BUTTON_5_MASK | BSP_BUTTON_6_MASK | BSP_BUTTON_7_MASK) ¶LEDS_OFF(leds_mask) do { ASSERT(sizeof(leds_mask) == 4); NRF_GPIO->OUTSET = (leds_mask) & (LEDS_MASK & LEDS_INV_MASK); NRF_GPIO->OUTCLR = (leds_mask) & (LEDS_MASK & ~LEDS_INV_MASK); } while (0) ™LEDS_ON(leds_mask) do { ASSERT(sizeof(leds_mask) == 4); NRF_GPIO->OUTCLR = (leds_mask) & (LEDS_MASK & LEDS_INV_MASK); NRF_GPIO->OUTSET = (leds_mask) & (LEDS_MASK & ~LEDS_INV_MASK); } while (0) ÆLED_IS_ON(leds_mask) ((leds_mask) & (NRF_GPIO->OUT ^ LEDS_INV_MASK) ) ∞LEDS_INVERT(leds_mask) do { uint32_t gpio_state = NRF_GPIO->OUT; ASSERT(sizeof(leds_mask) == 4); NRF_GPIO->OUTSET = ((leds_mask) & ~gpio_state); NRF_GPIO->OUTCLR = ((leds_mask) & gpio_state); } while (0) µLEDS_CONFIGURE(leds_mask) do { uint32_t pin; ASSERT(sizeof(leds_mask) == 4); for (pin = 0; pin < 32; pin++) if ( (leds_mask) & (1 << pin) ) nrf_gpio_cfg_output(pin); } while (0)  ò    é            ..\..\..\..\..\..\components\boards\ ..\..\..\..\..\..\components\drivers_nrf\hal\  boards.h   nrf_gpio.h   pca10040.h     Ë        
..\..\..\..\..\..\components\boards\boards.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                ÿ   Ÿ   ⁄    ()*    Ã    ¿            ..\..\..\..\..\..\components\boards\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  ..\..\..\..\..\..\components\boards\boards.c    boards.h   stdint.h   stdbool.h            
..\..\..\..\..\..\components\boards\boards.c Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         _Bool H  ÄÒ  âÒ        ‹   ! /  !   I  $ >  %  %  %  %  	%C  
%C  %  %  %  %  %C  %C  & I      (   (             1   1  1   1   I8	   I    I8	4  ! I8	  " I  #7 I  $ I  % I  & I	  ' I  ( I  )  *  +  ,  -   .   /4  04  14  24  3 4  4 4  5.:;9?I  6.:;9?  7.:;9G  8.:;9?I   9.:;9?   :.:;9G   ;.:;9?I  <.:;9?  =.:;9G  >.:;9?I@  ?.:;9?@  @.:;9G@  A.:;9?I@
  B.:;9?@
  C.:;9G@
  D1  E1  F1XYW  G1XYW  H.1  I.1@  J.1@
  K.1  L.<4I?  M.<4?  NI  O  P I:;9  Q I4  R  S  T  U   V   W 1  X4 I	,  Y4 I	  Z4 I  [4 I,  \4 I  ]4 I	4  ^4 I	,4  _4 I4  `4 I,4  a4 I4  b4 1	,  c4 1  d4 1,  e4 1  f 1  g 1  h I	  i I  j I  k I	4  l I	,4  m I4  n 1	  o 1  p4 I	?  q4 I?<  r4 I,  s4 I  t5 I  u;   v=   w%  x<%          Component: ARM Compiler 5.06 update 2 (build 183) Tool: armlink [4d35b7] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=.\_build\boards.o --vfemode=force
 Input Comments:  p24c4-3  Component: ARM Compiler 5.06 update 2 (build 183) Tool: armasm [4d35b2] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide  boards.o  Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd] ArmCC --c99 --split_sections --debug -c -o.\_build\boards.o --depend=.\_build\boards.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I..\..\..\config\blinky_pca10040 -I..\..\..\config -I..\..\..\..\..\..\components -I..\..\..\..\..\..\components\ble\ble_advertising -I..\..\..\..\..\..\components\ble\ble_dtm -I..\..\..\..\..\..\components\ble\ble_racp -I..\..\..\..\..\..\components\ble\ble_services\ble_ancs_c -I..\..\..\..\..\..\components\ble\ble_services\ble_ans_c -I..\..\..\..\..\..\components\ble\ble_services\ble_bas -I..\..\..\..\..\..\components\ble\ble_services\ble_bas_c -I..\..\..\..\..\..\components\ble\ble_services\ble_cscs -I..\..\..\..\..\..\components\ble\ble_services\ble_cts_c -I..\..\..\..\..\..\components\ble\ble_services\ble_dfu -I..\..\..\..\..\..\components\ble\ble_services\ble_dis -I..\..\..\..\..\..\components\ble\ble_services\ble_gls -I..\..\..\..\..\..\components\ble\ble_services\ble_hids -I..\..\..\..\..\..\components\ble\ble_services\ble_hrs -I..\..\..\..\..\..\components\ble\ble_services\ble_hrs_c -I..\..\..\..\..\..\components\ble\ble_services\ble_hts -I..\..\..\..\..\..\components\ble\ble_services\ble_ias -I..\..\..\..\..\..\components\ble\ble_services\ble_ias_c -I..\..\..\..\..\..\components\ble\ble_services\ble_lbs -I..\..\..\..\..\..\components\ble\ble_services\ble_lbs_c -I..\..\..\..\..\..\components\ble\ble_services\ble_lls -I..\..\..\..\..\..\components\ble\ble_services\ble_nus -I..\..\..\..\..\..\components\ble\ble_services\ble_nus_c -I..\..\..\..\..\..\components\ble\ble_services\ble_rscs -I..\..\..\..\..\..\components\ble\ble_services\ble_rscs_c -I..\..\..\..\..\..\components\ble\ble_services\ble_tps -I..\..\..\..\..\..\components\ble\nrf_ble_qwr -I..\..\..\..\..\..\components\ble\peer_manager -I..\..\..\..\..\..\components\boards -I..\..\..\..\..\..\components\device -I..\..\..\..\..\..\components\drivers_nrf\adc -I..\..\..\..\..\..\components\drivers_nrf\clock -I..\..\..\..\..\..\components\drivers_nrf\common -I..\..\..\..\..\..\components\drivers_nrf\comp -I..\..\..\..\..\..\components\drivers_nrf\delay -I..\..\..\..\..\..\components\drivers_nrf\gpiote -I..\..\..\..\..\..\components\drivers_nrf\hal -I..\..\..\..\..\..\components\drivers_nrf\i2s -I..\..\..\..\..\..\components\drivers_nrf\lpcomp -I..\..\..\..\..\..\components\drivers_nrf\nrf_soc_nosd -I..\..\..\..\..\..\components\drivers_nrf\pdm -I..\..\..\..\..\..\components\drivers_nrf\power -I..\..\..\..\..\..\components\drivers_nrf\ppi -I..\..\..\..\..\..\components\drivers_nrf\pwm -I..\..\..\..\..\..\components\drivers_nrf\qdec -I..\..\..\..\..\..\components\drivers_nrf\rng -I..\..\..\..\..\..\components\drivers_nrf\rtc -I..\..\..\..\..\..\components\drivers_nrf\saadc -I..\..\..\..\..\..\components\drivers_nrf\spi_master -I..\..\..\..\..\..\components\drivers_nrf\spi_slave -I..\..\..\..\..\..\components\drivers_nrf\swi -I..\..\..\..\..\..\components\drivers_nrf\timer -I..\..\..\..\..\..\components\drivers_nrf\twi_master -I..\..\..\..\..\..\components\drivers_nrf\twis_slave -I..\..\..\..\..\..\components\drivers_nrf\uart -I..\..\..\..\..\..\components\drivers_nrf\usbd -I..\..\..\..\..\..\components\drivers_nrf\wdt -I..\..\..\..\..\..\components\libraries\bsp -I..\..\..\..\..\..\components\libraries\button -I..\..\..\..\..\..\components\libraries\crc16 -I..\..\..\..\..\..\components\libraries\crc32 -I..\..\..\..\..\..\components\libraries\csense -I..\..\..\..\..\..\components\libraries\csense_drv -I..\..\..\..\..\..\components\libraries\experimental_section_vars -I..\..\..\..\..\..\components\libraries\fds -I..\..\..\..\..\..\components\libraries\fstorage -I..\..\..\..\..\..\components\libraries\gpiote -I..\..\..\..\..\..\components\libraries\hardfault -I..\..\..\..\..\..\components\libraries\hci -I..\..\..\..\..\..\components\libraries\led_softblink -I..\..\..\..\..\..\components\libraries\log -I..\..\..\..\..\..\components\libraries\log\src -I..\..\..\..\..\..\components\libraries\low_power_pwm -I..\..\..\..\..\..\components\libraries\mem_manager -I..\..\..\..\..\..\components\libraries\pwm -I..\..\..\..\..\..\components\libraries\queue -I..\..\..\..\..\..\components\libraries\scheduler -I..\..\..\..\..\..\components\libraries\slip -I..\..\..\..\..\..\components\libraries\timer -I..\..\..\..\..\..\components\libraries\twi -I..\..\..\..\..\..\components\libraries\uart -I..\..\..\..\..\..\components\libraries\usbd -I..\..\..\..\..\..\components\libraries\usbd\class\audio -I..\..\..\..\..\..\components\libraries\usbd\class\cdc -I..\..\..\..\..\..\components\libraries\usbd\class\cdc\acm -I..\..\..\..\..\..\components\libraries\usbd\class\hid -I..\..\..\..\..\..\components\libraries\usbd\class\hid\generic -I..\..\..\..\..\..\components\libraries\usbd\class\hid\kbd -I..\..\..\..\..\..\components\libraries\usbd\class\hid\mouse -I..\..\..\..\..\..\components\libraries\usbd\class\msc -I..\..\..\..\..\..\components\libraries\usbd\config -I..\..\..\..\..\..\components\libraries\util -I..\..\..\..\..\..\components\toolchain -I..\..\.. -I..\..\..\..\..\..\external\segger_rtt -I..\config -I"F:\Program Files\Keil_v5\ARM\RV31\INC" -I"F:\Program Files\Keil_v5\ARM\CMSIS\Include" -D__MICROLIB -D__UVISION_VERSION=520 -DNRF52832 -DNRF52 -DBOARD_PCA10040 -DNRF52_PAN_12 -DNRF52_PAN_15 -DNRF52_PAN_20 -DNRF52_PAN_31 -DNRF52_PAN_36 -DNRF52_PAN_51 -DCONFIG_GPIO_AS_PINRESET -DNRF52_PAN_54 -DNRF52_PAN_55 -DNRF52_PAN_58 -DNRF52_PAN_64 -DBSP_DEFINES_ONLY -DSWI_DISABLE0 --omf_browse=.\_build\boards.crf ..\..\..\..\..\..\components\boards\boards.c                     æ'             æ'             æ'             ª'            æ'             ª'  ,          æ'             ª'  (          æ'             ª'            æ'             ª'  ,          æ'             ª'            æ'            	 ª'           	 æ'            
 ª'  ,         
 æ'             ª'  *          æ'             æ'             æ'             ª'             æ'             ª'             æ'             æ'             Ø'             Ø'            › z'           Òˇn'           j'             ^'           j'                     $            t             $            t             t             t                  g 1'           Òˇè&            è&            q&             %            ≠%             %            î%             %            y%             %            b%             %            N%             %            ;%           	  %           	 !%           
  %           
 %             %            ˆ$             %            ‚$             %            ƒ$             %            ©$             %            ö$             %            ú$     (     Ö$             %            á$     :     z$            %            i$           X$          >$            $$            
$            #            ÷#            º#            ¢#            à#             n#           ! T#           " :#           #  #           $ #           % Í"           & œ"           ' ∑"           ( ü"           ) Ü"           * m"           + T"           , ;"           - ""           . 	"           / !           0 ◊!           1 æ!           2 •!           3 å!           4 s!           5 Y!           6 ?!           7 %!           8 !           9 Ù            : €            ; ¬            < ©            = ê            > w            ? ^            @ E            A ,            B             C ˙           D ·           E »           F Æ           G î           H |           I d           J L           K 4           L            M            N Ï           O ‘           P º           Q §           R å           S t           T [           U B           V )           W            X Ò           Y ‘           Z ∑           [ ö           \ }           ] `           ^ C           _ &           ` 	           a Ï           b Œ           c ∞           d í           e y           g T         /         ı          ‹ ∂          ¬ r          æ 6          ⁄ ˙          ÷ ∞          ï r          { /          w Ó          s ¨          o i          ∫ 0          ô Ï          ç ±          Ö g          ù "          â €          ë õ          ∆ \          Æ           Œ Ÿ          ° õ          “ [          ≤           ∂ ﬁ          ™ ¢          k g          • +            È          Ä ∑          ¬ Ä          æ Q          ⁄ "          ÷ Â          ï ¥          { ~          w J          s           o ﬂ          ∫ ≥          ô |          ç N          Ö           ù Ÿ          â ü          ë l          ∆ :          Æ 	          Œ —          ° †          “ m          ≤ :          ∂ 
          ™ €          k ≠          • ~            I          Ä 
          ¡ ∆          Ω ä          Ÿ N          ’           î ∆          z É          v B          r            n Ω          π Ñ          ò @          å           Ñ ª          ú v          à /          ê Ô
          ≈ ∞
          ≠ r
          Õ -
          † Ô	          — Ø	          ± o	          µ 2	          © ˆ          j ª          §           … =           ˚          ¿ ¥          º u          ÿ 6          ‘ È          ì ®          y b          u           q Ÿ          m ì          ∏ W          ó           ã “          É Ö          õ =          á Û          è ∞          ƒ n          ¨ -          Ã Â          ü §          – a          ∞           ¥ ﬁ          ® ü          i a          £ "          » ›           ~ õ           | \           ¶            Å s&         Ø%     ,    ñ%     (    {%         d%     ,    P%         =%        	 #%     ,   
 %     *    ¯$         ‰$         ∆$          ´$                     "   %            Òˇ   Q  ,   Q     
J  (   Q     P  ,   P  
   
M     P  
   
M     P  ,   P     
J  $   
 ,   P     
    
     Q      P     ü  Á      Î      Ô   %            d         ü  Á   "  Î   "  Ô   '    "    "  d   "  h   (  l      h   )  l   "  h   R  l   H  h   S  l   K  h   T  l   <  h   U  l   :  h   V  l   8  h   W  l   @  h   X  l   B  h   Y  l   6  h   Z  l   >  h   [  l   4  h   \  l   F  h   ]  l   0  h   ^  l   2  h   _  l   D  h   `  l   .     ¢  ‡   ë  ‰   r     ¢  Û   •  ˘   P    •    Q     ¢  ‡   H  ‰   H  Ë   s    H    H  	  Ç    ª    Ç  (  µ  ,  Ç  8  µ  <  Ç  G  µ  K  Ç  W  µ  [  Ç  g  µ  k  Ç  u  µ    µ  É  H  á  H  ê  µ  ï  µ     ¢  ‡   K  ‰   K  Ë   t    K    K    É     ª  $  É  0  ª  4  É  ;  µ  ?  K  C  K  L  µ  P  É  U  µ  Y  É  `  µ  d  K  h  K  q  µ  v  µ  ~  µ  Ç  K  Ü  K  è  µ  î  µ  ò  É  °  µ  •  K  ©  K  ≤  µ  ∂  É  ª  µ  ≈  µ  …  K  Õ  K  ÷  µ  €  µ  „  µ  Á  K  Î  K  Ù  µ  ˘  µ  ˝  É     ¢  ‡   <  ‰   <  Ë   u    <    <    Ñ  -  ª  1  Ñ  X  µ  \  <  `  <  h  µ  l  Ñ  q  µ  v  µ  z  Ñ  Å  µ  Ö  <  â  <  í  µ  ó  µ  ü  µ  £  <  ß  <  ∞  µ  µ  µ     ¢  ‡   :  ‰   :  Ë   v    :    :    Ö    ª    Ö     ¢  ‡   8  ‰   8  Ë   w    8  	  8    Ü    ª    Ü     ¢  ‡   @  ‰   @  Ë   x    @  
  @    á    ª     ¢  ‡   B  ‰   B  Ë   y    B  	  B    à    ª     ¢  ‡   6  ‰   6  Ë   z    6    6    â    ª  "  â  )  µ  -  6  1  6  9  µ  =  â  B  µ  F  â  K  µ  O  â  V  µ  Z  6  ^  6  g  µ  l  µ     ¢  ‡   >  ‰   >  Ë   {    >    >    ä    ª  !  µ  %  >  )  >  1  µ  5  ä     ¢  ‡   4  ‰   4  Ë   |    ª    4    4    ã  '  ª  +  ã  :  ª     ¢  ‡   F  ‰   F  Ë   }    ª    F    F    å  *  ª  .  å  =  ª  K  ª  V  ª     ¢  ‡   0  ‰   0  Ë   ~    0    0  #  ç  4  ª  8  ç  _  µ  c  0  g  0  p  µ  t  ç  y  µ  ~  µ  Ç  ç  â  µ  ç  0  ë  0  ö  µ  ü  µ  ß  µ  ´  0  Ø  0  ∏  µ  Ω  µ     ¢  ‡   2  ‰   2  Ë       2    2    é    ª  %  µ  )  2  -  2  6  µ  :  é  ?  µ  C  é     ¢  ‡   D  ‰   D  Ë   Ä    ª    D    D    è  .  ª  2  è  A  ª  M  ª  Z  ª     ¢  ‡   .  ‰   .  Ë   Å    ª    .    .    ê  .  ª  2  ê  A  ª  \   H  \   K  ç   <  Q   :  Q   8  Q   @  Q   B  ç   6  ç   >  Q   4  Q   F  ç   0  ç   2  Q   D  Q   .     e     f     g     h     i     j     k     l     m     n     o     p     q     ¢  ê    î   Û     ¢  è   ˇ  ì   „     ¢  é   ˛  í   ‚  ¨   ª  ª   ª  œ   ª  Ì   ª    ª  "  ª  1  ª  B  ª  \  ª  k  ª  |  ª  ñ  ª  •  ª  ∂  ª  –  ª  ﬂ  ª  ˇ  ª    ª  H  ª  b  ª  q  ª  é  ª  ©  ª  ‘  ª  Ú  ª    ª    ª  4  ª  O  ª  m  ª  |  ª  ê  ª  Ø  ª     ª  Í  ª  ˘  ª    ª  0  ª  O  ª  k  ª  z  ª  å  ª  ©  ª  ¿  ª     ¢  ê   ˝  î   ·     ¢  ã   ¸  è   ‡  §   ª  ≥   ª      ª  ÿ   ª  Ê   ª  Ù   ª    ª    ª  )  ª  J  ª  a  ª  z  ª  õ  ª  ≤  ª  ¡  ª  ÿ  ª  Ê  ª  ı  ª    ª    ª    ª  -  ª  ;  ª  T  ª  w  ª  â  ª  ö  ª  ±  ª     ª    ª  4  ª  f  ª  ô  ª  Ã  ª  ˛  ª  (  ª  .  ª  S  ª  |  ª  ù  ª  K  ª  m  ª  ó  ª  ¿  ª  È  ª  +  ª  `  ª  Õ  ª  	  ª  [	  ª  ”	  ª  ˚	  ª  $
  ª  i
  ª  ∑
  ª    ª  B  ª  >  ª  ¸  ª  6  ª  T  ª  k  ª  í  ª  °  ª  ¿  Ø  ‰  Ø  
  ª    Ø  $  ª  G  Ø  p  Ø  í  ª  ò  Ø  ¨  ª  Õ  Ø  ÿ  ª     ª    Ø    ª  =  ª  C  ª  W  ª  m  ª  à  ª  †  ª  ∫  ª  –  ª  Û  ª    ª  M  ª  g  ª  }  ª  Ñ  ª  ∫  ª  ¿  ª  ’  ª  Ò  ª  ˜  ª  	  ª  (  ª  7  ª  A  ª  ]  ª  l  ª     ®     ¢  È    Ì   ˆ    ª     æ     ¢  ﬂ    „   Á  K  ª  U  ª  kC  ª     ¢  È    Ì   È     ¢  Ë    Ï   Ê     ¢  Î    Ô   Í     ¢  Ó   ˚  Ú   ﬂ     ¢  ›    ·   Â     ¢  Ó    Ú   Ë     ¢  Ú   
 ˆ   Ó     ¢  è    ì   Ù     º     ¢  ë    ï   Ú     ¢  ı    ˘   Ï     ¢       Œ        ¢  Ï       Ò    ª     ¢  Ô     Û   ‰     ¢     ¯  Ù   ‹     ¢  Î   ˜  Ô   €    ª  7  ª  A  ª  l  ª  ¥  ª  Ω  ª  ∆  ª  Í  ª  Û  ª  ¸  ª     ¢  Ï       Î     ¢  ê    î   ı     ¢  Î   	 Ô   Ì  G  Ø  M  ª  u  ª  ã  ª  ¡  ª  ◊  ª    ª  H  ª  e  ª  é  ª  ´  ª  ”  ª  %  ª  m  ª  ª  ª    ª  P  ª  â  ª  ¥  ª  Õ  ª  ’  Ø  	  ª  2  ª  C  ª  u  ª  ö  ª  ´  ª  ›  ª    ª    ª  "  ª  S  ª  »  ª  ˆ  ª  A	  ª  k	  ª  ∞	  ª  ‹	  ª  
  ª  7
  ª  [
  ª  u
  ª  ñ
  ª  ù
  ª  ∑
  ª  Â
  ª  ˇ
  ª  $  ª  +  ª  E  ª     ¢  ‚    Ê   Ô     ¢  ‡   ˙  ‰   ﬁ     ¢  ‡   ˘  ‰   ›  Û   ª   .ARM.attributes .strtab .shstrtab .rel.debug_pubnames .rel.debug_frame .rel.debug_line .rel.debug_info .reli.bsp_board_pin_to_led_idx .reli.bsp_board_pin_to_button_idx .reli.bsp_board_leds_on .reli.bsp_board_leds_off .reli.bsp_board_leds_init .reli.bsp_board_led_state_get .reli.bsp_board_led_on .reli.bsp_board_led_off .reli.bsp_board_led_invert .reli.bsp_board_led_idx_to_pin .reli.bsp_board_buttons_init .reli.bsp_board_button_state_get .reli.bsp_board_button_idx_to_pin .symtab .comment .arm_vfe_header __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __ARM_grp.boards.c.2_8i1000_yB56bGae1L9_700000 __ARM_grp.boards.h.2_ou1000_rG2GlqvIg43_300000 __ARM_grp.pca10040.h.2_0x1000_YanjoCbThnb_300000 __ARM_grp.nrf_gpio.h.2_Q99000_sgrXvWI0yxd__00000 __ARM_grp.stdlib.h.2_wW0000_SIbOYU1MaVd_300000 __ARM_grp.nrf_assert.h.2_cD0000_MZIbafroTAc_300000 __ARM_grp.app_error.h.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp.app_error_weak.h.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp.nordic_common.h.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp.sdk_errors.h.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp.sdk_config.h.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp.nrf_error.h.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp.stdbool.h.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp.stdio.h.2_ot1000_sUJnAtWUML5_700000 __ARM_grp.nrf_peripherals.h.2_Ew0000_19rYbE46nm9_300000 __ARM_grp.nrf52832_peripherals.h.2_sl1000_EAQHcEbiMS6_300000 __ARM_grp.nrf.h.2_4A0000_Zrwij9wbenf_300000 __ARM_grp.compiler_abstraction.h.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp.nrf52_name_change.h.2_Y41000_WnVskuKCMef_300000 __ARM_grp.nrf51_to_nrf52.h.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp.nrf52_bitfields.h.2_0Qt200_xWfGryI3es8_300000 __ARM_grp.nrf52.h.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp.system_nrf52.h.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp.core_cm4.h.2_XHy000_xBlu6M2pa57_F30000 __ARM_grp.core_cm4_simd.h.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp.core_cmFunc.h.2_0w1000_daLxSEakzEc_O00000 __ARM_grp.core_cmInstr.h.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp.stdint.h.2_IG1000_OrGKFPD$Igc_300000 .debug_abbrev __ARM_asm.debug_abbrev.1 .debug_macinfo .debug_loc .constdata i.nrf_gpio_pin_write i.nrf_gpio_cfg .revsh_text .rev16_text  Lib$$Request$$armlib __ARM_grp..debug_pubnames$system_nrf52.h$.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp..debug_pubnames$stdio.h$.2_ot1000_sUJnAtWUML5_700000 __ARM_grp..debug_pubnames$core_cm4.h$.2_XHy000_xBlu6M2pa57_F30000 __ARM_grp..debug_macinfo$system_nrf52.h$.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp..debug_macinfo$stdlib.h$.2_wW0000_SIbOYU1MaVd_300000 __ARM_grp..debug_macinfo$stdio.h$.2_ot1000_sUJnAtWUML5_700000 __ARM_grp..debug_macinfo$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_macinfo$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_macinfo$sdk_errors.h$.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp..debug_macinfo$sdk_config.h$.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp..debug_macinfo$pca10040.h$.2_0x1000_YanjoCbThnb_300000 __ARM_grp..debug_macinfo$nrf_peripherals.h$.2_Ew0000_19rYbE46nm9_300000 __ARM_grp..debug_macinfo$nrf_gpio.h$.2_Q99000_sgrXvWI0yxd__00000 __ARM_grp..debug_macinfo$nrf_error.h$.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp..debug_macinfo$nrf_assert.h$.2_cD0000_MZIbafroTAc_300000 __ARM_grp..debug_macinfo$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_macinfo$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_macinfo$nrf52832_peripherals.h$.2_sl1000_EAQHcEbiMS6_300000 __ARM_grp..debug_macinfo$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_macinfo$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_macinfo$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_macinfo$nordic_common.h$.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp..debug_macinfo$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_macinfo$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_macinfo$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_macinfo$core_cm4.h$.2_XHy000_xBlu6M2pa57_F30000 __ARM_grp..debug_macinfo$compiler_abstraction.h$.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp..debug_macinfo$boards.h$.2_ou1000_rG2GlqvIg43_300000 __ARM_grp..debug_macinfo$boards.c$.2_8i1000_yB56bGae1L9_700000 __ARM_grp..debug_macinfo$app_error_weak.h$.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp..debug_macinfo$app_error.h$.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp..debug_line$system_nrf52.h$.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp..debug_line$stdlib.h$.2_wW0000_SIbOYU1MaVd_300000 __ARM_grp..debug_line$stdio.h$.2_ot1000_sUJnAtWUML5_700000 __ARM_grp..debug_line$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_line$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_line$sdk_errors.h$.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp..debug_line$sdk_config.h$.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp..debug_line$pca10040.h$.2_0x1000_YanjoCbThnb_300000 __ARM_grp..debug_line$nrf_peripherals.h$.2_Ew0000_19rYbE46nm9_300000 __ARM_grp..debug_line$nrf_gpio.h$.2_Q99000_sgrXvWI0yxd__00000 __ARM_grp..debug_line$nrf_error.h$.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp..debug_line$nrf_assert.h$.2_cD0000_MZIbafroTAc_300000 __ARM_grp..debug_line$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_line$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_line$nrf52832_peripherals.h$.2_sl1000_EAQHcEbiMS6_300000 __ARM_grp..debug_line$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_line$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_line$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_line$nordic_common.h$.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp..debug_line$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_line$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_line$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_line$core_cm4.h$.2_XHy000_xBlu6M2pa57_F30000 __ARM_grp..debug_line$compiler_abstraction.h$.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp..debug_line$boards.h$.2_ou1000_rG2GlqvIg43_300000 __ARM_grp..debug_line$boards.c$.2_8i1000_yB56bGae1L9_700000 __ARM_grp..debug_line$app_error_weak.h$.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp..debug_line$app_error.h$.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp.system_nrf52.h.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp.stdlib.h.2_wW0000_SIbOYU1MaVd_300000 __ARM_grp.stdio.h.2_ot1000_sUJnAtWUML5_700000 __ARM_grp.stdint.h.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp.stdbool.h.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp.sdk_errors.h.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp.sdk_config.h.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp.pca10040.h.2_0x1000_YanjoCbThnb_300000 __ARM_grp.nrf_peripherals.h.2_Ew0000_19rYbE46nm9_300000 __ARM_grp.nrf_gpio.h.2_Q99000_sgrXvWI0yxd__00000 __ARM_grp.nrf_error.h.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp.nrf_assert.h.2_cD0000_MZIbafroTAc_300000 __ARM_grp.nrf52_name_change.h.2_Y41000_WnVskuKCMef_300000 __ARM_grp.nrf52_bitfields.h.2_0Qt200_xWfGryI3es8_300000 __ARM_grp.nrf52832_peripherals.h.2_sl1000_EAQHcEbiMS6_300000 __ARM_grp.nrf52.h.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp.nrf51_to_nrf52.h.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp.nrf.h.2_4A0000_Zrwij9wbenf_300000 __ARM_grp.nordic_common.h.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp.core_cmInstr.h.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp.core_cmFunc.h.2_0w1000_daLxSEakzEc_O00000 __ARM_grp.core_cm4_simd.h.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp.core_cm4.h.2_XHy000_xBlu6M2pa57_F30000 __ARM_grp.compiler_abstraction.h.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp.boards.h.2_ou1000_rG2GlqvIg43_300000 __ARM_grp.boards.c.2_8i1000_yB56bGae1L9_700000 __ARM_grp.app_error_weak.h.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp.app_error.h.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp..debug_info$system_nrf52.h$.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp..debug_info$stdlib.h$.2_wW0000_SIbOYU1MaVd_300000 __ARM_grp..debug_info$stdio.h$.2_ot1000_sUJnAtWUML5_700000 __ARM_grp..debug_info$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_info$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_info$sdk_errors.h$.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp..debug_info$sdk_config.h$.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp..debug_info$pca10040.h$.2_0x1000_YanjoCbThnb_300000 __ARM_grp..debug_info$nrf_peripherals.h$.2_Ew0000_19rYbE46nm9_300000 __ARM_grp..debug_info$nrf_gpio.h$.2_Q99000_sgrXvWI0yxd__00000 __ARM_grp..debug_info$nrf_error.h$.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp..debug_info$nrf_assert.h$.2_cD0000_MZIbafroTAc_300000 __ARM_grp..debug_info$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_info$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_info$nrf52832_peripherals.h$.2_sl1000_EAQHcEbiMS6_300000 __ARM_grp..debug_info$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_info$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_info$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_info$nordic_common.h$.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp..debug_info$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_info$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_info$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_info$core_cm4.h$.2_XHy000_xBlu6M2pa57_F30000 __ARM_grp..debug_info$compiler_abstraction.h$.2_cx0000_RN5qWjwKbe6_300000 __ARM_grp..debug_info$boards.h$.2_ou1000_rG2GlqvIg43_300000 __ARM_grp..debug_info$boards.c$.2_8i1000_yB56bGae1L9_700000 __ARM_grp..debug_info$app_error_weak.h$.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp..debug_info$app_error.h$.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __asm___8_boards_c_c0d5286b____REVSH __asm___8_boards_c_c0d5286b____REV16 __ARM_asm.debug_abbrev.1 __ARM_grp_.debug_pubnames$115 __ARM_grp_.debug_pubnames$108 __ARM_grp_.debug_pubnames$101 __ARM_grp_.debug_pubnames$94 __ARM_grp_.debug_pubnames$87 __ARM_grp_.debug_pubnames$80 __ARM_grp_.debug_pubnames$73 __ARM_grp_.debug_pubnames$66 __ARM_grp_.debug_pubnames$59 __ARM_grp_.debug_pubnames$52 __ARM_grp_.debug_pubnames$45 __ARM_grp_.debug_pubnames$38 __ARM_grp_.debug_pubnames$31 __ARM_grp_.debug_macinfo$4 __ARM_grp_.debug_loc$117 __ARM_grp_.debug_loc$110 __ARM_grp_.debug_loc$103 __ARM_grp_.debug_loc$96 __ARM_grp_.debug_loc$89 __ARM_grp_.debug_loc$82 __ARM_grp_.debug_loc$75 __ARM_grp_.debug_loc$68 __ARM_grp_.debug_loc$61 __ARM_grp_.debug_loc$54 __ARM_grp_.debug_loc$47 __ARM_grp_.debug_loc$40 __ARM_grp_.debug_loc$33 __ARM_grp_.debug_loc$26 __ARM_grp_.debug_loc$19 __ARM_grp_.debug_line$113 __ARM_grp_.debug_line$106 __ARM_grp_.debug_line$99 __ARM_grp_.debug_line$92 __ARM_grp_.debug_line$85 __ARM_grp_.debug_line$78 __ARM_grp_.debug_line$71 __ARM_grp_.debug_line$64 __ARM_grp_.debug_line$57 __ARM_grp_.debug_line$50 __ARM_grp_.debug_line$43 __ARM_grp_.debug_line$36 __ARM_grp_.debug_line$29 __ARM_grp_.debug_line$22 __ARM_grp_.debug_line$15 __ARM_grp_.debug_line$1 __ARM_grp_.debug_info$114 __ARM_grp_.debug_info$107 __ARM_grp_.debug_info$100 __ARM_grp_.debug_info$93 __ARM_grp_.debug_info$86 __ARM_grp_.debug_info$79 __ARM_grp_.debug_info$72 __ARM_grp_.debug_info$65 __ARM_grp_.debug_info$58 __ARM_grp_.debug_info$51 __ARM_grp_.debug_info$44 __ARM_grp_.debug_info$37 __ARM_grp_.debug_info$30 __ARM_grp_.debug_info$23 __ARM_grp_.debug_info$16 __ARM_grp_.debug_info$9 __ARM_grp_.debug_info$2 __ARM_grp_.debug_frame$118 __ARM_grp_.debug_frame$111 __ARM_grp_.debug_frame$104 __ARM_grp_.debug_frame$97 __ARM_grp_.debug_frame$90 __ARM_grp_.debug_frame$83 __ARM_grp_.debug_frame$76 __ARM_grp_.debug_frame$69 __ARM_grp_.debug_frame$62 __ARM_grp_.debug_frame$55 __ARM_grp_.debug_frame$48 __ARM_grp_.debug_frame$41 __ARM_grp_.debug_frame$34 __ARM_grp_.debug_frame$27 __ARM_grp_.debug_frame$20 m_board_btn_list m_board_led_list .constdata i.nrf_gpio_pin_write i.nrf_gpio_cfg i.bsp_board_pin_to_led_idx i.bsp_board_pin_to_button_idx i.bsp_board_leds_on i.bsp_board_leds_off i.bsp_board_leds_init i.bsp_board_led_state_get i.bsp_board_led_on i.bsp_board_led_off i.bsp_board_led_invert i.bsp_board_led_idx_to_pin i.bsp_board_buttons_init i.bsp_board_button_state_get BuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$VFPi3$EXTD16$VFPS$VFMA$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2 i.bsp_board_button_idx_to_pin BuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$VFPi3$EXTD16$VFPS$VFMA$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$PRES8$EABIv2 ..\..\..\..\..\..\components\boards\boards.c .revsh_text $v0 .rev16_text ..\\..\\..\\..\\..\\..\\components\\boards\\boards.c $d.realdata $d $t Ap   aeabi 8   Cortex-M4.fp Cortex-M4 M	
"$"   	
 C2.06         ARM    
                                               R            4                     F            8                     Ω            <                     ú            H   0                              x   ,                  `            §                     E            ∞   0                  -            ‡                                 Ù                     ¯               0                  ﬁ             8  0                  ≈             h                    ≠             |                    ã             ê  $                  l             ¥  $                  7            ÿ  (                  "               :                              :                    \              B  $                 L              f  t                  \              ⁄  $                 L              ˛  t                  ;              r  t                  ;              Ê  t                  ;              Z  Ñ                  ;              ﬁ  |                  ;              Z  |                  ;              ÷  |                  ;              R  |                  ;              Œ  |                  ;              J	  |                  ;              ∆	  |                  ;              B
  Ä                  ;              ¬
  t                  ;              6  t                  ;              ™  |                  ;              &  Ä                  ;              ¶  t                  ;                t                  \              é  Ï                  \              z                   \              ñ  †                 \              6                   \              >  ¿                 \              ˛  (                 \              &  (                 \              N                    \              n                    \              é  x                 \                @                 \              F  H                 \              é  `                 \              Ó  »                 \              ∂   L                 \              "  d                 \              f#  L                 L              ≤$  P                  L              %  à                  L              ä%  ‘                  L              ^&  Ë                  L              F'  l                  L              ≤'  p                  L              "(  |                  L              û(  |                  L              )  ‘                  L              Ó)  –                  L              æ*  l                  L              *+  à                  L              ≤+  Ë                  L              ö,  Ã                  L              f-  à                  L              Ó-  l                               Z.  î                               Ó.  ®                               ñ/  d                               ˙/  @                               :0  @                               z0                                  ö0                                  ∫0  x                               21  4                               f1  4                               ö1  4                               Œ1  d                               22  H                               z2  4                               Æ2  4                  ˝             ‚2  P                 '              28  .                  '              `8  '                  '              á8  (                  '              Ø8  )                  '              ÿ8  (                  '               9  +                  '              +9  *                  '              U9  /                  '              Ñ9  /                  '              ≥9  1                  '              ‰9  -                  '              :  2                  '              C:  2                  ‰             x:     ﬂ   ü         ÷            Ä:                     ß             †:     ﬂ   ◊         ˝            ∞:  ò                 L             HC  `                  \             ®C                   r             ¿F     ﬂ   «         ˝            –F  ,                 L             ¸H  `                  \             \I  ú                  >             ¯I     ﬂ   ∆         ˝            J  `                  L             hJ  `                  \             »J  Ã                              îO     ﬂ   ≈         ˝            §O  ÿ                 L             |U  `                  \             ‹U  ú                  ◊             xV     ﬂ   ƒ         ˝            åV  »T                 L             T´  –                  \             $¨  t                 '             òΩ  #                  ¢             ºΩ     ﬂ   ⁄         ˝            –Ω                    L             ÏΩ  ú                  \             àæ                   '             îø  &                  t             ºø     ﬂ   À         ˝            Ãø  ¸                 L             »”  ƒ                  \             å‘   ]                 <             ¨1    ﬂ   Õ         ˝            º1 ÿÍ                L             î \                  \              Ù                               ‰    ﬂ             ˝            Ù ¿â                 L             ¥ß \                  \             ® Ù                  À             ©    ﬂ   Œ         ˝            © Ù                 L             Æ \                  \             dÆ ¯                  é             \Ø    ﬂ   √         ˝            lØ x                  L             ‰Ø `                  \             D∞ ¯                  b             <±    ﬂ   …         ˝            L± à                  L             ‘± ¥                  \             à≤ Ë                  %             p≥    ﬂ   Ã         ˝            Ä≥                   L             Ä∫ `                  \             ‡∫ ¯                  Ì             ÿª    ﬂ   “         ˝            Ëª                    L             º §                  \             ¨º ¸                  ø             ®Ω    ﬂ   ÿ         ˝            ºΩ H                 L             ¿ `                  \             d¿ ‘                 '             8¬ p                  è             ®¬    ﬂ   ÷         ˝            ∏¬ d                  L             √ `                  \             |√ ú                  ]             ƒ    ﬂ   –         ˝            (ƒ                  L             0» h                  \             ò»                   *             ò…    ﬂ   ‘         ˝            ®… ∞                 L             X’ <                  \             î’ ‘                  ˜             h÷    ﬂ   ’         ˝            x÷ T                 L             Ã€                   \             Ã‹                  ¡             ÿ›    ﬂ   »         ˝            Ë› î                 L             |„ `                  \             ‹„ ¸                  ä             ÿ‰    ﬂ   ¿         ˝            Ë‰                   L             Â d                  \             hÂ ¸                  X             dÊ    ﬂ   ø         ˝            tÊ l                 L             ‡Ë                  \             ¯È                  %             Ï    ﬂ   œ         ˝            Ï º                  L             ‘Ï ‹                  \             ∞Ì ¯                  ˆ             ®Ó    ﬂ   Ÿ         ˝            ∏Ó ®                 L             `Ò l                  \             ÃÒ ‘                 ≈             †Ù    ﬂ   —         ˝            ∞Ù ú                  L             Lı (                 \             tˆ X                 î             Ã    ﬂ   ”         ˝            ‹ H                 L             $
 ê                  \             ¥
 Ï                  e             †    ﬂ   ¬         ˝            ∞ Ë                 L             ò ú                  \             4 Ï                  6                  ﬂ   ¡         ˝            0                   L             D –                  \                               ¸                  ﬂ   ¢         ÷            ( §                 Ï             Ã                   „             – ‘                 €             §4 P  O  ü         π  	           ÙF    ﬂ            ò  	           ¸F    ﬂ            {  	           G    ﬂ            \  	           G    ﬂ            A  	           G    ﬂ            )  	           $G    ﬂ              	           4G    ﬂ   	         Ù   	           DG    ﬂ   
         ⁄   	           LG    ﬂ            ¡   	           dG    ﬂ            ©   	           lG    ﬂ            á   	           tG    ﬂ            h   	           |G    ﬂ            X   	           ÑG 0   ﬂ            H   	           ¥G    ﬂ            X   	           ºG 0   ﬂ            H   	           ÏG    ﬂ            7   	           ÙG    ﬂ            7   	           H    ﬂ            7   	           H    ﬂ            7   	           $H    ﬂ            7   	           4H    ﬂ            7   	           DH    ﬂ            7   	           TH    ﬂ            7   	           dH    ﬂ            7   	           tH    ﬂ            7   	           ÑH    ﬂ             7   	           îH    ﬂ   !         7   	           §H    ﬂ   "         7   	           ¥H    ﬂ   #         7   	           ƒH    ﬂ   $         7   	           ‘H    ﬂ   %         7   	           ‰H    ﬂ   &         7   	           ÙH    ﬂ   '         X   	           I    ﬂ   (         X   	           I (   ﬂ   )         X   	           DI »   ﬂ   *         X   	           J p  ﬂ   +         X   	           |K ÿ   ﬂ   ,         X   	           TL H   ﬂ   -         X   	           úL H   ﬂ   .         X   	           ‰L @   ﬂ   /         X   	           $M @   ﬂ   0         X   	           dM ∏   ﬂ   1         X   	           N h   ﬂ   2         X   	           ÑN X   ﬂ   3         X   	           ‹N h   ﬂ   4         X   	           DO ÿ   ﬂ   5         X   	           P x   ﬂ   6         X   	           îP h   ﬂ   7         X   	           ¸P X   ﬂ   8         H   	           TQ    ﬂ   :         H   	           \Q    ﬂ   ;         H   	           dQ    ﬂ   <         H   	           lQ    ﬂ   =         H   	           tQ    ﬂ   >         H   	           |Q    ﬂ   ?         H   	           ÑQ    ﬂ   @         H   	           åQ    ﬂ   A         H   	           îQ    ﬂ   B         H   	           úQ    ﬂ   C         H   	           §Q    ﬂ   D         H   	           ¨Q    ﬂ   E         H   	           ¥Q    ﬂ   F         H   	           ºQ    ﬂ   G         H   	           ƒQ    ﬂ   H         #   	           ÃQ    ﬂ   Y         #   	           ‘Q    ﬂ   Z         #   	           ‹Q    ﬂ   [         #   	           ‰Q    ﬂ   \         #   	           ÏQ    ﬂ   ]         #   	           ÙQ    ﬂ   ^         #   	           ¸Q    ﬂ   _         #   	           R    ﬂ   `         #   	           R    ﬂ   a         #   	           R    ﬂ   b         #   	           R    ﬂ   c         #   	           $R    ﬂ   d         #   	           ,R    ﬂ   e         X   	           4R    ﬂ   k         X   	           LR    ﬂ   o         X   	           dR x  ﬂ   s         X   	           ‹S    ﬂ   w         X   	           ÙS X  ﬂ   {         #   	           LW    ﬂ   |         X   	           TW     ﬂ   Ä         #   	           tW    ﬂ   Å         X   	           |W 0   ﬂ   Ö         X   	           ¨W    ﬂ   â         X   	           ƒW    ﬂ   ç         X   	           ‹W    ﬂ   ë         X   	           ÙW    ﬂ   ï         X   	           X    ﬂ   ô         X   	           $X    ﬂ   ù         X   	           <X    ﬂ   °         X   	           TX    ﬂ   •         #   	           lX    ﬂ   ¶         X   	           tX    ﬂ   ™         X   	           åX    ﬂ   Æ         X   	           §X    ﬂ   ≤         X   	           ºX     ﬂ   ∂         X   	           ‹X    ﬂ   ∫         X   	           ÙX    ﬂ   æ         X   	           Y h   ﬂ   ¬         X   	           tY    ﬂ   ∆         X   	           åY    ﬂ             X   	           §Y ®  ﬂ   Œ         X   	           L[    ﬂ   “         X   	           d[    ﬂ   ÷         X   	           |[     ﬂ   ⁄                       ú[ ^                               ˙c ¡'                      p        ªã ä                  