#ifndef __INTEL_LVDS_REGS_H__
#define __INTEL_LVDS_REGS_H__
#include "intel_display_reg_defs.h"
#define LVDS		_MMIO(0x61180)
#define   LVDS_PORT_EN			REG_BIT(31)
#define   LVDS_PIPE_SEL_MASK		REG_BIT(30)
#define   LVDS_PIPE_SEL(pipe)		REG_FIELD_PREP(LVDS_PIPE_SEL_MASK, (pipe))
#define   LVDS_PIPE_SEL_MASK_CPT	REG_GENMASK(30, 29)
#define   LVDS_PIPE_SEL_CPT(pipe)	REG_FIELD_PREP(LVDS_PIPE_SEL_MASK_CPT, (pipe))
#define   LVDS_ENABLE_DITHER		REG_BIT(25)
#define   LVDS_VSYNC_POLARITY		REG_BIT(21)
#define   LVDS_HSYNC_POLARITY		REG_BIT(20)
#define   LVDS_BORDER_ENABLE		REG_BIT(15)
#define   LVDS_A0A2_CLKA_POWER_MASK	REG_GENMASK(9, 8)
#define   LVDS_A0A2_CLKA_POWER_DOWN	REG_FIELD_PREP(LVDS_A0A2_CLKA_POWER_MASK, 0)
#define   LVDS_A0A2_CLKA_POWER_UP	REG_FIELD_PREP(LVDS_A0A2_CLKA_POWER_MASK, 3)
#define   LVDS_A3_POWER_MASK		REG_GENMASK(7, 6)
#define   LVDS_A3_POWER_DOWN		REG_FIELD_PREP(LVDS_A3_POWER_MASK, 0)
#define   LVDS_A3_POWER_UP		REG_FIELD_PREP(LVDS_A3_POWER_MASK, 3)
#define   LVDS_CLKB_POWER_MASK		REG_GENMASK(5, 4)
#define   LVDS_CLKB_POWER_DOWN		REG_FIELD_PREP(LVDS_CLKB_POWER_MASK, 0)
#define   LVDS_CLKB_POWER_UP		REG_FIELD_PREP(LVDS_CLKB_POWER_MASK, 3)
#define   LVDS_B0B3_POWER_MASK		REG_GENMASK(3, 2)
#define   LVDS_B0B3_POWER_DOWN		REG_FIELD_PREP(LVDS_B0B3_POWER_MASK, 0)
#define   LVDS_B0B3_POWER_UP		REG_FIELD_PREP(LVDS_B0B3_POWER_MASK, 3)
#define PCH_LVDS	_MMIO(0xe1180)
#define   LVDS_DETECTED			REG_BIT(1)
#endif  
