-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv11_43A : STD_LOGIC_VECTOR (10 downto 0) := "10000111010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_438 : STD_LOGIC_VECTOR (11 downto 0) := "010000111000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_782 : STD_LOGIC_VECTOR (10 downto 0) := "11110000010";
    constant ap_const_lv12_780 : STD_LOGIC_VECTOR (11 downto 0) := "011110000000";
    constant ap_const_lv12_EFE : STD_LOGIC_VECTOR (11 downto 0) := "111011111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond389_i_reg_2807 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_2807_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2816 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2816_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2760 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_2751 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond_i_reg_2843 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2843_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_3_reg_644 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_32_fu_655_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal OP2_V_0_0_1_cast_fu_667_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_0_1_cast_reg_2700 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_33_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal OP2_V_0_0_2_cast_fu_670_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_0_2_cast_reg_2707 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_1_cast_fu_673_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_1_cast_reg_2714 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_1_2_cast_fu_676_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_0_1_2_cast_reg_2721 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_0_2_cast_fu_679_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_2_cast_reg_2728 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_2_1_cast_fu_682_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_2_1_cast_reg_2735 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond390_i_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_695_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_2746 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_34_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_384_0_0_not_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_384_0_0_not_reg_2755 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_2765 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_428_0_1_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_428_0_1_reg_2769 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2773 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_10_0_0_t_fu_895_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_0_t_reg_2786 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_1_t_fu_933_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_1_t_reg_2793 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_2_t_fu_971_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_2_t_reg_2800 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op225_read_state6 : BOOLEAN;
    signal ap_predicate_op237_read_state6 : BOOLEAN;
    signal ap_predicate_op276_read_state6 : BOOLEAN;
    signal ap_predicate_op288_read_state6 : BOOLEAN;
    signal ap_predicate_op324_read_state6 : BOOLEAN;
    signal ap_predicate_op333_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond389_i_reg_2807_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_987_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_1035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1083_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_reg_2820 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_137_fu_1091_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_137_reg_2825 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_137_reg_2825_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2830 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2830_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2843_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2843_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2843_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2847 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_2853 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2859 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_addr_reg_2865 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2871 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2877 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2883 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2889 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2895 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_23_fu_1260_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_2901 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_fu_1278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_reg_2908 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_25_fu_1296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_25_reg_2914 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2389_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_89_0_0_1_reg_2919 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_1_va_23_fu_1452_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_23_reg_2924 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_24_fu_1470_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_24_reg_2931 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_25_fu_1488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_25_reg_2937 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2396_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_89_1_0_1_reg_2942 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_2_va_26_fu_1626_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_26_reg_2947 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_27_fu_1644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_27_reg_2954 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_28_fu_1662_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_28_reg_2960 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2403_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_89_2_0_1_reg_2965 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_89_0_1_1_fu_1767_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_89_0_1_1_reg_2970 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_0_1_2_fu_1776_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_0_1_2_reg_2975 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_143_fu_1800_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_143_reg_2980 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_fu_1830_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp3_reg_2985 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp5_fu_1836_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp5_reg_2990 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_fu_1842_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_reg_2995 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_89_1_1_1_fu_1882_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_89_1_1_1_reg_3000 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_1_1_2_fu_1891_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_1_1_2_reg_3005 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_152_fu_1915_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_152_reg_3010 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp11_fu_1945_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp11_reg_3015 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp13_fu_1951_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp13_reg_3020 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp15_fu_1957_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp15_reg_3025 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_89_2_1_1_fu_1997_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_89_2_1_1_reg_3030 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_2_1_2_fu_2006_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_2_1_2_reg_3035 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_161_fu_2030_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_161_reg_3040 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp19_fu_2060_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp19_reg_3045 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp21_fu_2066_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp21_reg_3050 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp23_fu_2072_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp23_reg_3055 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_33_fu_2221_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_33_reg_3060 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_34_fu_2301_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_34_reg_3065 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_35_fu_2381_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_35_reg_3070 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_622 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_633 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_48_fu_1108_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_18_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_19_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_18_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_19_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_20_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_21_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_22_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1165_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_15_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_16_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1184_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_17_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_12_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1578_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_18_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1203_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_19_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_13_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1357_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_15_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_14_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_16_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1376_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_17_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_15_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_18_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1395_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_19_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_16_fu_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1540_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_713_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_cast_fu_685_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_751_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_121_fu_757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_783_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_791_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i426_i_fu_797_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_0_1_fu_815_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_0_2_fu_841_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_123_fu_811_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_867_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_120_fu_747_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i425_i_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_881_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_873_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_887_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_126_fu_837_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_125_fu_829_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_fu_907_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_fu_913_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_124_fu_821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_917_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_fu_901_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_925_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_129_fu_863_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_128_fu_855_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_fu_945_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_fu_951_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_127_fu_847_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_955_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_fu_939_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_963_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_fu_993_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_3_cast_fu_977_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_1009_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_135_fu_1015_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_fu_1041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1049_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_fu_1055_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_47_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1069_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_p_assign_2_fu_1075_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp2_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cast_fu_1105_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_3_0_t_fu_1148_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_1153_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_1172_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_1191_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1249_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1267_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_1285_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_0_0_cast_fu_1309_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_8_fu_1313_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_74_fu_1345_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_1364_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1383_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1441_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_1459_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_1477_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_1_0_cast_fu_1501_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_8_1_fu_1505_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_86_fu_1528_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_1547_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_1566_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_fu_1615_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_90_fu_1633_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_1651_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_2_0_cast_fu_1675_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_8_2_fu_1679_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2410_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_0_1_fu_1751_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_8_0_1_fu_1751_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_0_1_fu_1751_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_472_0_1_cast_cas_fu_1756_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_89_0_0_2_ca_fu_1744_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_0_1_2_fu_1776_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_8_0_1_2_fu_1776_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_1764_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_fu_1760_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_0_2_fu_1795_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_V_8_0_2_fu_1795_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_0_2_fu_1795_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_8_0_2_1_fu_1808_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_8_0_2_1_fu_1808_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_0_2_1_fu_1808_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_472_0_2_2_cast_c_fu_1817_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp4_fu_1820_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp4_cast_fu_1826_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_69_fu_1785_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_142_fu_1781_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_144_fu_1813_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2418_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_1_1_fu_1866_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_8_1_1_fu_1866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_1_1_fu_1866_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_472_1_1_cast_cas_fu_1871_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_89_1_0_2_ca_fu_1859_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_1_1_2_fu_1891_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_8_1_1_2_fu_1891_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_150_fu_1879_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_149_fu_1875_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_1_2_fu_1910_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_V_8_1_2_fu_1910_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_1_2_fu_1910_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_8_1_2_1_fu_1923_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_8_1_2_1_fu_1923_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_1_2_1_fu_1923_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_472_1_2_2_cast_c_fu_1932_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp12_fu_1935_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp12_cast_fu_1941_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_83_fu_1900_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_fu_1896_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_153_fu_1928_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2426_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_2_1_fu_1981_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_8_2_1_fu_1981_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_2_1_fu_1981_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_472_2_1_cast_cas_fu_1986_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_89_2_0_2_ca_fu_1974_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_2_1_2_fu_2006_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_8_2_1_2_fu_2006_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_159_fu_1994_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_158_fu_1990_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_2_2_fu_2025_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_V_8_2_2_fu_2025_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_2_2_fu_2025_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_8_2_2_1_fu_2038_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_8_2_2_1_fu_2038_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_8_2_2_1_fu_2038_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_472_2_2_2_cast_c_fu_2047_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp20_fu_2050_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp20_cast_fu_2056_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_92_fu_2015_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_fu_2011_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_fu_2043_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_fu_2149_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp3_cast_fu_2153_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_27_fu_2156_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp6_fu_2170_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_fu_2162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_2179_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_i_i_i_fu_2195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_2189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_104_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_2207_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_fu_2174_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp10_fu_2229_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp11_cast_fu_2233_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_29_fu_2236_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp14_fu_2250_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_1_fu_2242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_2259_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_i_i_i5_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i4_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i8_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i7_cast_fu_2287_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_fu_2254_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp18_fu_2309_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp19_cast_fu_2313_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_fu_2316_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp22_fu_2330_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_2_fu_2322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_2339_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_i_i_i1_fu_2355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_105_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i16_cast_fu_2367_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_31_fu_2334_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2389_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2389_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2396_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2396_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2403_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2403_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2410_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2410_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2418_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2418_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2426_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2426_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2389_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2396_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2403_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2410_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2418_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2426_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_8_0_1_2_fu_1776_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_0_1_fu_1751_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_0_2_1_fu_1808_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_0_2_fu_1795_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_8_1_1_2_fu_1891_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_1_1_fu_1866_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_1_2_1_fu_1923_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_1_2_fu_1910_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_8_2_1_2_fu_2006_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_2_1_fu_1981_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_2_2_1_fu_2038_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_2_2_fu_2025_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_655 : BOOLEAN;
    signal ap_condition_649 : BOOLEAN;

    component SobelFilter_mux_3ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component SobelFilter_mac_mBew IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component SobelFilter_mac_mCeG IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Filter2D_1_k_buf_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_2847,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_2853,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_2859,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_2865,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_2871,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_2877,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_2883,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_2889,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_2895,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    SobelFilter_mux_3ncg_U88 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_316,
        din1 => right_border_buf_0_15_fu_320,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_49_fu_1153_p5);

    SobelFilter_mux_3ncg_U89 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_16_fu_328,
        din1 => right_border_buf_0_17_fu_332,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_50_fu_1172_p5);

    SobelFilter_mux_3ncg_U90 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_18_fu_340,
        din1 => right_border_buf_0_19_fu_344,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_51_fu_1191_p5);

    SobelFilter_mux_3ncg_U91 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1165_p3,
        din1 => col_buf_0_val_1_0_fu_1184_p3,
        din2 => col_buf_0_val_2_0_fu_1203_p3,
        din3 => row_assign_10_0_0_t_reg_2786,
        dout => tmp_57_fu_1249_p5);

    SobelFilter_mux_3ncg_U92 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1165_p3,
        din1 => col_buf_0_val_1_0_fu_1184_p3,
        din2 => col_buf_0_val_2_0_fu_1203_p3,
        din3 => row_assign_10_0_1_t_reg_2793,
        dout => tmp_61_fu_1267_p5);

    SobelFilter_mux_3ncg_U93 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1165_p3,
        din1 => col_buf_0_val_1_0_fu_1184_p3,
        din2 => col_buf_0_val_2_0_fu_1203_p3,
        din3 => row_assign_10_0_2_t_reg_2800,
        dout => tmp_65_fu_1285_p5);

    SobelFilter_mux_3ncg_U94 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_352,
        din1 => right_border_buf_1_15_fu_356,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_74_fu_1345_p5);

    SobelFilter_mux_3ncg_U95 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_16_fu_364,
        din1 => right_border_buf_1_17_fu_368,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_75_fu_1364_p5);

    SobelFilter_mux_3ncg_U96 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_18_fu_376,
        din1 => right_border_buf_1_19_fu_380,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_76_fu_1383_p5);

    SobelFilter_mux_3ncg_U97 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1357_p3,
        din1 => col_buf_1_val_1_0_fu_1376_p3,
        din2 => col_buf_1_val_2_0_fu_1395_p3,
        din3 => row_assign_10_0_0_t_reg_2786,
        dout => tmp_77_fu_1441_p5);

    SobelFilter_mux_3ncg_U98 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1357_p3,
        din1 => col_buf_1_val_1_0_fu_1376_p3,
        din2 => col_buf_1_val_2_0_fu_1395_p3,
        din3 => row_assign_10_0_1_t_reg_2793,
        dout => tmp_78_fu_1459_p5);

    SobelFilter_mux_3ncg_U99 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1357_p3,
        din1 => col_buf_1_val_1_0_fu_1376_p3,
        din2 => col_buf_1_val_2_0_fu_1395_p3,
        din3 => row_assign_10_0_2_t_reg_2800,
        dout => tmp_79_fu_1477_p5);

    SobelFilter_mux_3ncg_U100 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_16_fu_384,
        din1 => right_border_buf_2_15_fu_372,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_86_fu_1528_p5);

    SobelFilter_mux_3ncg_U101 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_14_fu_360,
        din1 => right_border_buf_2_13_fu_348,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_87_fu_1547_p5);

    SobelFilter_mux_3ncg_U102 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_12_fu_336,
        din1 => right_border_buf_2_s_fu_324,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_0_t_fu_1148_p2,
        dout => tmp_88_fu_1566_p5);

    SobelFilter_mux_3ncg_U103 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1540_p3,
        din1 => col_buf_2_val_1_0_fu_1559_p3,
        din2 => col_buf_2_val_2_0_fu_1578_p3,
        din3 => row_assign_10_0_0_t_reg_2786,
        dout => tmp_89_fu_1615_p5);

    SobelFilter_mux_3ncg_U104 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1540_p3,
        din1 => col_buf_2_val_1_0_fu_1559_p3,
        din2 => col_buf_2_val_2_0_fu_1578_p3,
        din3 => row_assign_10_0_1_t_reg_2793,
        dout => tmp_90_fu_1633_p5);

    SobelFilter_mux_3ncg_U105 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1540_p3,
        din1 => col_buf_2_val_1_0_fu_1559_p3,
        din2 => col_buf_2_val_2_0_fu_1578_p3,
        din3 => row_assign_10_0_2_t_reg_2800,
        dout => tmp_91_fu_1651_p5);

    SobelFilter_mac_mBew_U106 : component SobelFilter_mac_mBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2389_p0,
        din1 => grp_fu_2389_p1,
        din2 => r_V_8_fu_1313_p2,
        dout => grp_fu_2389_p3);

    SobelFilter_mac_mBew_U107 : component SobelFilter_mac_mBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2396_p0,
        din1 => grp_fu_2396_p1,
        din2 => r_V_8_1_fu_1505_p2,
        dout => grp_fu_2396_p3);

    SobelFilter_mac_mBew_U108 : component SobelFilter_mac_mBew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2403_p0,
        din1 => grp_fu_2403_p1,
        din2 => r_V_8_2_fu_1679_p2,
        dout => grp_fu_2403_p3);

    SobelFilter_mac_mCeG_U109 : component SobelFilter_mac_mCeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2410_p0,
        din1 => grp_fu_2410_p1,
        din2 => p_Val2_89_0_0_1_reg_2919,
        dout => grp_fu_2410_p3);

    SobelFilter_mac_mCeG_U110 : component SobelFilter_mac_mCeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2418_p0,
        din1 => grp_fu_2418_p1,
        din2 => p_Val2_89_1_0_1_reg_2942,
        dout => grp_fu_2418_p3);

    SobelFilter_mac_mCeG_U111 : component SobelFilter_mac_mCeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_2426_p0,
        din1 => grp_fu_2426_p1,
        din2 => p_Val2_89_2_0_1_reg_2965,
        dout => grp_fu_2426_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond389_i_fu_981_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond390_i_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state6)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((exitcond390_i_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_3_reg_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_981_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_3_reg_644 <= j_V_fu_987_p2;
            elsif (((exitcond390_i_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_3_reg_644 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t_V_reg_633 <= i_V_reg_2746;
            elsif (((tmp_33_fu_661_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_633 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    tmp_s_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_s_reg_622 <= ap_const_lv2_0;
            elsif (((tmp_33_fu_661_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_s_reg_622 <= tmp_32_fu_655_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_33_fu_661_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                OP2_V_0_0_1_cast_reg_2700 <= OP2_V_0_0_1_cast_fu_667_p1;
                OP2_V_0_0_2_cast_reg_2707 <= OP2_V_0_0_2_cast_fu_670_p1;
                    OP2_V_0_1_2_cast_reg_2721(3 downto 0) <= OP2_V_0_1_2_cast_fu_676_p1(3 downto 0);
                OP2_V_0_1_cast_reg_2714 <= OP2_V_0_1_cast_fu_673_p1;
                    OP2_V_0_2_1_cast_reg_2735(2 downto 0) <= OP2_V_0_2_1_cast_fu_682_p1(2 downto 0);
                OP2_V_0_2_cast_reg_2728 <= OP2_V_0_2_cast_fu_679_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_981_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_2830 <= brmerge_fu_1095_p2;
                or_cond_i_i_reg_2816 <= or_cond_i_i_fu_1035_p2;
                or_cond_i_reg_2843 <= or_cond_i_fu_1100_p2;
                tmp_137_reg_2825 <= tmp_137_fu_1091_p1;
                x_reg_2820 <= x_fu_1083_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_2830_pp0_iter1_reg <= brmerge_reg_2830;
                exitcond389_i_reg_2807 <= exitcond389_i_fu_981_p2;
                exitcond389_i_reg_2807_pp0_iter1_reg <= exitcond389_i_reg_2807;
                or_cond_i_i_reg_2816_pp0_iter1_reg <= or_cond_i_i_reg_2816;
                or_cond_i_reg_2843_pp0_iter1_reg <= or_cond_i_reg_2843;
                tmp_137_reg_2825_pp0_iter1_reg <= tmp_137_reg_2825;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond389_i_reg_2807_pp0_iter2_reg <= exitcond389_i_reg_2807_pp0_iter1_reg;
                or_cond_i_reg_2843_pp0_iter2_reg <= or_cond_i_reg_2843_pp0_iter1_reg;
                or_cond_i_reg_2843_pp0_iter3_reg <= or_cond_i_reg_2843_pp0_iter2_reg;
                or_cond_i_reg_2843_pp0_iter4_reg <= or_cond_i_reg_2843_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2746 <= i_V_fu_695_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_fu_689_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2760 <= icmp_fu_723_p2;
                row_assign_10_0_0_t_reg_2786 <= row_assign_10_0_0_t_fu_895_p2;
                row_assign_10_0_1_t_reg_2793 <= row_assign_10_0_1_t_fu_933_p2;
                row_assign_10_0_2_t_reg_2800 <= row_assign_10_0_2_t_fu_971_p2;
                tmp_34_reg_2751 <= tmp_34_fu_701_p2;
                tmp_36_reg_2765 <= tmp_36_fu_729_p2;
                tmp_37_reg_2773 <= tmp_37_fu_741_p2;
                tmp_384_0_0_not_reg_2755 <= tmp_384_0_0_not_fu_707_p2;
                tmp_428_0_1_reg_2769 <= tmp_428_0_1_fu_735_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2807 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_buf_0_val_3_addr_reg_2847 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2853 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2859 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2865 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2871 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2877 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2883 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2889 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2895 <= tmp_48_fu_1108_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2843_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_33_reg_3060 <= p_Val2_33_fu_2221_p3;
                p_Val2_34_reg_3065 <= p_Val2_34_fu_2301_p3;
                p_Val2_35_reg_3070 <= p_Val2_35_fu_2381_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2843_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_Val2_89_0_0_1_reg_2919 <= grp_fu_2389_p3;
                p_Val2_89_1_0_1_reg_2942 <= grp_fu_2396_p3;
                p_Val2_89_2_0_1_reg_2965 <= grp_fu_2403_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2843_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_89_0_1_1_reg_2970 <= p_Val2_89_0_1_1_fu_1767_p2;
                p_Val2_89_1_1_1_reg_3000 <= p_Val2_89_1_1_1_fu_1882_p2;
                p_Val2_89_2_1_1_reg_3030 <= p_Val2_89_2_1_1_fu_1997_p2;
                r_V_8_0_1_2_reg_2975 <= r_V_8_0_1_2_fu_1776_p2;
                r_V_8_1_1_2_reg_3005 <= r_V_8_1_1_2_fu_1891_p2;
                r_V_8_2_1_2_reg_3035 <= r_V_8_2_1_2_fu_2006_p2;
                tmp11_reg_3015 <= tmp11_fu_1945_p2;
                tmp13_reg_3020 <= tmp13_fu_1951_p2;
                tmp15_reg_3025 <= tmp15_fu_1957_p2;
                tmp19_reg_3045 <= tmp19_fu_2060_p2;
                tmp21_reg_3050 <= tmp21_fu_2066_p2;
                tmp23_reg_3055 <= tmp23_fu_2072_p2;
                tmp3_reg_2985 <= tmp3_fu_1830_p2;
                tmp5_reg_2990 <= tmp5_fu_1836_p2;
                tmp7_reg_2995 <= tmp7_fu_1842_p2;
                tmp_143_reg_2980 <= tmp_143_fu_1800_p1;
                tmp_152_reg_3010 <= tmp_152_fu_1915_p1;
                tmp_161_reg_3040 <= tmp_161_fu_2030_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op237_read_state6 = ap_const_boolean_1))) then
                right_border_buf_0_15_fu_320 <= right_border_buf_0_s_fu_316;
                right_border_buf_0_16_fu_328 <= col_buf_0_val_1_0_fu_1184_p3;
                right_border_buf_0_17_fu_332 <= right_border_buf_0_16_fu_328;
                right_border_buf_0_18_fu_340 <= col_buf_0_val_2_0_fu_1203_p3;
                right_border_buf_0_19_fu_344 <= right_border_buf_0_18_fu_340;
                right_border_buf_0_s_fu_316 <= col_buf_0_val_0_0_fu_1165_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op288_read_state6 = ap_const_boolean_1))) then
                right_border_buf_1_15_fu_356 <= right_border_buf_1_s_fu_352;
                right_border_buf_1_16_fu_364 <= col_buf_1_val_1_0_fu_1376_p3;
                right_border_buf_1_17_fu_368 <= right_border_buf_1_16_fu_364;
                right_border_buf_1_18_fu_376 <= col_buf_1_val_2_0_fu_1395_p3;
                right_border_buf_1_19_fu_380 <= right_border_buf_1_18_fu_376;
                right_border_buf_1_s_fu_352 <= col_buf_1_val_0_0_fu_1357_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op333_read_state6 = ap_const_boolean_1))) then
                right_border_buf_2_12_fu_336 <= col_buf_2_val_2_0_fu_1578_p3;
                right_border_buf_2_13_fu_348 <= right_border_buf_2_14_fu_360;
                right_border_buf_2_14_fu_360 <= col_buf_2_val_1_0_fu_1559_p3;
                right_border_buf_2_15_fu_372 <= right_border_buf_2_16_fu_384;
                right_border_buf_2_16_fu_384 <= col_buf_2_val_0_0_fu_1540_p3;
                right_border_buf_2_s_fu_324 <= right_border_buf_2_12_fu_336;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2807_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                src_kernel_win_0_va_18_fu_248 <= src_kernel_win_0_va_fu_244;
                src_kernel_win_0_va_19_fu_252 <= src_kernel_win_0_va_24_reg_2908;
                src_kernel_win_0_va_20_fu_256 <= src_kernel_win_0_va_19_fu_252;
                src_kernel_win_0_va_fu_244 <= src_kernel_win_0_va_23_reg_2901;
                src_kernel_win_1_va_18_fu_272 <= src_kernel_win_1_va_fu_268;
                src_kernel_win_1_va_19_fu_276 <= src_kernel_win_1_va_24_reg_2931;
                src_kernel_win_1_va_20_fu_280 <= src_kernel_win_1_va_19_fu_276;
                src_kernel_win_1_va_fu_268 <= src_kernel_win_1_va_23_reg_2924;
                src_kernel_win_2_va_18_fu_296 <= src_kernel_win_2_va_fu_292;
                src_kernel_win_2_va_19_fu_300 <= src_kernel_win_2_va_27_reg_2954;
                src_kernel_win_2_va_20_fu_304 <= src_kernel_win_2_va_19_fu_300;
                src_kernel_win_2_va_fu_292 <= src_kernel_win_2_va_26_reg_2947;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                src_kernel_win_0_va_21_fu_260 <= src_kernel_win_0_va_25_fu_1296_p3;
                src_kernel_win_0_va_22_fu_264 <= src_kernel_win_0_va_21_fu_260;
                src_kernel_win_1_va_21_fu_284 <= src_kernel_win_1_va_25_fu_1488_p3;
                src_kernel_win_1_va_22_fu_288 <= src_kernel_win_1_va_21_fu_284;
                src_kernel_win_2_va_21_fu_308 <= src_kernel_win_2_va_28_fu_1662_p3;
                src_kernel_win_2_va_22_fu_312 <= src_kernel_win_2_va_21_fu_308;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_23_reg_2901 <= src_kernel_win_0_va_23_fu_1260_p3;
                src_kernel_win_0_va_24_reg_2908 <= src_kernel_win_0_va_24_fu_1278_p3;
                src_kernel_win_0_va_25_reg_2914 <= src_kernel_win_0_va_25_fu_1296_p3;
                src_kernel_win_1_va_23_reg_2924 <= src_kernel_win_1_va_23_fu_1452_p3;
                src_kernel_win_1_va_24_reg_2931 <= src_kernel_win_1_va_24_fu_1470_p3;
                src_kernel_win_1_va_25_reg_2937 <= src_kernel_win_1_va_25_fu_1488_p3;
                src_kernel_win_2_va_26_reg_2947 <= src_kernel_win_2_va_26_fu_1626_p3;
                src_kernel_win_2_va_27_reg_2954 <= src_kernel_win_2_va_27_fu_1644_p3;
                src_kernel_win_2_va_28_reg_2960 <= src_kernel_win_2_va_28_fu_1662_p3;
            end if;
        end if;
    end process;
    OP2_V_0_1_2_cast_reg_2721(11 downto 4) <= "00000000";
    OP2_V_0_2_1_cast_reg_2735(10 downto 3) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_CS_fsm_state2, tmp_33_fu_661_p2, exitcond390_i_fu_689_p2, ap_CS_fsm_state3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_33_fu_661_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_fu_689_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_1009_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_3_cast_fu_977_p1));
    OP1_V_0_0_cast_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_22_fu_264),9));
    OP1_V_1_0_cast_fu_1501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_22_fu_288),9));
    OP1_V_2_0_cast_fu_1675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_22_fu_312),9));
        OP2_V_0_0_1_cast_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_read),10));

        OP2_V_0_0_2_cast_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_read),10));

    OP2_V_0_1_2_cast_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_1_V_2_read),12));
        OP2_V_0_1_cast_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_read),11));

    OP2_V_0_2_1_cast_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_2_V_1_read),11));
        OP2_V_0_2_cast_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_0_read),10));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg, ap_predicate_op225_read_state6, ap_predicate_op237_read_state6, ap_predicate_op276_read_state6, ap_predicate_op288_read_state6, ap_predicate_op324_read_state6, ap_predicate_op333_read_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op324_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg, ap_predicate_op225_read_state6, ap_predicate_op237_read_state6, ap_predicate_op276_read_state6, ap_predicate_op288_read_state6, ap_predicate_op324_read_state6, ap_predicate_op333_read_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op324_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg, ap_predicate_op225_read_state6, ap_predicate_op237_read_state6, ap_predicate_op276_read_state6, ap_predicate_op288_read_state6, ap_predicate_op324_read_state6, ap_predicate_op333_read_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op324_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op225_read_state6, ap_predicate_op237_read_state6, ap_predicate_op276_read_state6, ap_predicate_op288_read_state6, ap_predicate_op324_read_state6, ap_predicate_op333_read_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op324_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)));
    end process;

        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter5_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_2843_pp0_iter4_reg)
    begin
                ap_block_state9_pp0_stage0_iter5 <= (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_649_assign_proc : process(exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765)
    begin
                ap_condition_649 <= ((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_655_assign_proc : process(exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_428_0_1_reg_2769)
    begin
                ap_condition_655 <= ((tmp_428_0_1_reg_2769 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter2_state6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond390_i_fu_689_p2, ap_CS_fsm_state3)
    begin
        if ((((exitcond390_i_fu_689_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op225_read_state6_assign_proc : process(exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760)
    begin
                ap_predicate_op225_read_state6 <= ((or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op237_read_state6_assign_proc : process(exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_34_reg_2751)
    begin
                ap_predicate_op237_read_state6 <= ((tmp_34_reg_2751 = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op276_read_state6_assign_proc : process(exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760)
    begin
                ap_predicate_op276_read_state6 <= ((or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op288_read_state6_assign_proc : process(exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_34_reg_2751)
    begin
                ap_predicate_op288_read_state6 <= ((tmp_34_reg_2751 = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op324_read_state6_assign_proc : process(exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760)
    begin
                ap_predicate_op324_read_state6 <= ((or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op333_read_state6_assign_proc : process(exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_34_reg_2751)
    begin
                ap_predicate_op333_read_state6 <= ((tmp_34_reg_2751 = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond390_i_fu_689_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond390_i_fu_689_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1095_p2 <= (tmp_45_fu_1029_p2 or tmp_384_0_0_not_reg_2755);
    col_assign_3_0_t_fu_1148_p2 <= (tmp_137_reg_2825_pp0_iter1_reg xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_1165_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_49_fu_1153_p5;
    col_buf_0_val_1_0_fu_1184_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_50_fu_1172_p5;
    col_buf_0_val_2_0_fu_1203_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_51_fu_1191_p5;
    col_buf_1_val_0_0_fu_1357_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_74_fu_1345_p5;
    col_buf_1_val_1_0_fu_1376_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_75_fu_1364_p5;
    col_buf_1_val_2_0_fu_1395_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_76_fu_1383_p5;
    col_buf_2_val_0_0_fu_1540_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_86_fu_1528_p5;
    col_buf_2_val_1_0_fu_1559_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_87_fu_1547_p5;
    col_buf_2_val_2_0_fu_1578_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2830_pp0_iter1_reg(0) = '1') else 
        tmp_88_fu_1566_p5;
    exitcond389_i_fu_981_p2 <= "1" when (t_V_3_reg_644 = ap_const_lv11_782) else "0";
    exitcond390_i_fu_689_p2 <= "1" when (t_V_reg_633 = ap_const_lv11_43A) else "0";
    grp_fu_2389_p0 <= OP2_V_0_0_1_cast_reg_2700(2 - 1 downto 0);
    grp_fu_2389_p1 <= grp_fu_2389_p10(8 - 1 downto 0);
    grp_fu_2389_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_21_fu_260),10));
    grp_fu_2396_p0 <= OP2_V_0_0_1_cast_reg_2700(2 - 1 downto 0);
    grp_fu_2396_p1 <= grp_fu_2396_p10(8 - 1 downto 0);
    grp_fu_2396_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_21_fu_284),10));
    grp_fu_2403_p0 <= OP2_V_0_0_1_cast_reg_2700(2 - 1 downto 0);
    grp_fu_2403_p1 <= grp_fu_2403_p10(8 - 1 downto 0);
    grp_fu_2403_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_21_fu_308),10));
    grp_fu_2410_p0 <= OP2_V_0_0_2_cast_reg_2707(2 - 1 downto 0);
    grp_fu_2410_p1 <= grp_fu_2410_p10(8 - 1 downto 0);
    grp_fu_2410_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_25_reg_2914),10));
    grp_fu_2418_p0 <= OP2_V_0_0_2_cast_reg_2707(2 - 1 downto 0);
    grp_fu_2418_p1 <= grp_fu_2418_p10(8 - 1 downto 0);
    grp_fu_2418_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_25_reg_2937),10));
    grp_fu_2426_p0 <= OP2_V_0_0_2_cast_reg_2707(2 - 1 downto 0);
    grp_fu_2426_p1 <= grp_fu_2426_p10(8 - 1 downto 0);
    grp_fu_2426_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_28_reg_2960),10));
    i_V_fu_695_p2 <= std_logic_vector(unsigned(t_V_reg_633) + unsigned(ap_const_lv11_1));
    icmp2_fu_1003_p2 <= "0" when (tmp_134_fu_993_p4 = ap_const_lv10_0) else "1";
    icmp_fu_723_p2 <= "0" when (tmp_fu_713_p4 = ap_const_lv10_0) else "1";
    isneg_1_fu_2242_p3 <= p_Val2_29_fu_2236_p2(11 downto 11);
    isneg_2_fu_2322_p3 <= p_Val2_s_fu_2316_p2(11 downto 11);
    isneg_fu_2162_p3 <= p_Val2_27_fu_2156_p2(11 downto 11);
    j_V_fu_987_p2 <= std_logic_vector(unsigned(t_V_3_reg_644) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_428_0_1_reg_2769, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_428_0_1_reg_2769 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op237_read_state6, k_buf_0_val_3_q0, ap_condition_655)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op237_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_655)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_428_0_1_reg_2769, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_428_0_1_reg_2769 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op237_read_state6, k_buf_0_val_4_q0, ap_condition_649)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op237_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_649)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op288_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op288_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_428_0_1_reg_2769, ap_predicate_op288_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_428_0_1_reg_2769 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op288_read_state6, k_buf_1_val_3_q0, ap_condition_655)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op288_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_655)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_428_0_1_reg_2769, ap_predicate_op288_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_428_0_1_reg_2769 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op288_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op288_read_state6, k_buf_1_val_4_q0, ap_condition_649)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op288_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_649)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op288_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op333_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op333_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_428_0_1_reg_2769, ap_predicate_op333_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_428_0_1_reg_2769 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op333_read_state6, k_buf_2_val_3_q0, ap_condition_655)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op333_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_655)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_428_0_1_reg_2769, ap_predicate_op333_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_428_0_1_reg_2769 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_48_fu_1108_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op333_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op333_read_state6, k_buf_2_val_4_q0, ap_condition_649)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op333_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_649)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_36_reg_2765, ap_predicate_op333_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_36_reg_2765 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i1_fu_2355_p2 <= "0" when (tmp_93_fu_2339_p4 = ap_const_lv4_0) else "1";
    not_i_i_i5_fu_2275_p2 <= "0" when (tmp_85_fu_2259_p4 = ap_const_lv4_0) else "1";
    not_i_i_i_fu_2195_p2 <= "0" when (tmp_72_fu_2179_p4 = ap_const_lv4_0) else "1";
    or_cond_i425_i_fu_777_p2 <= (tmp_40_fu_771_p2 and rev_fu_765_p2);
    or_cond_i_fu_1100_p2 <= (icmp_reg_2760 and icmp2_fu_1003_p2);
    or_cond_i_i_fu_1035_p2 <= (tmp_45_fu_1029_p2 and rev2_fu_1023_p2);
    overflow_1_fu_2281_p2 <= (tmp_i_i4_fu_2269_p2 and not_i_i_i5_fu_2275_p2);
    overflow_2_fu_2361_p2 <= (tmp_i_i1_fu_2349_p2 and not_i_i_i1_fu_2355_p2);
    overflow_fu_2201_p2 <= (tmp_i_i_fu_2189_p2 and not_i_i_i_fu_2195_p2);
    p_Val2_27_fu_2156_p2 <= std_logic_vector(unsigned(tmp2_fu_2149_p2) + unsigned(tmp3_cast_fu_2153_p1));
    p_Val2_29_fu_2236_p2 <= std_logic_vector(unsigned(tmp10_fu_2229_p2) + unsigned(tmp11_cast_fu_2233_p1));
    p_Val2_31_fu_2334_p2 <= std_logic_vector(unsigned(tmp21_reg_3050) + unsigned(tmp22_fu_2330_p2));
    p_Val2_33_fu_2221_p3 <= 
        p_mux_i_i_cast_fu_2207_p3 when (tmp_i_i_104_fu_2215_p2(0) = '1') else 
        p_Val2_7_fu_2174_p2;
    p_Val2_34_fu_2301_p3 <= 
        p_mux_i_i7_cast_fu_2287_p3 when (tmp_i_i8_fu_2295_p2(0) = '1') else 
        p_Val2_8_fu_2254_p2;
    p_Val2_35_fu_2381_p3 <= 
        p_mux_i_i16_cast_fu_2367_p3 when (tmp_i_i1_105_fu_2375_p2(0) = '1') else 
        p_Val2_31_fu_2334_p2;
    p_Val2_7_fu_2174_p2 <= std_logic_vector(unsigned(tmp5_reg_2990) + unsigned(tmp6_fu_2170_p2));
        p_Val2_89_0_0_2_ca_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2410_p3),12));

    p_Val2_89_0_1_1_fu_1767_p2 <= std_logic_vector(signed(tmp_472_0_1_cast_cas_fu_1756_p1) + signed(p_Val2_89_0_0_2_ca_fu_1744_p1));
        p_Val2_89_1_0_2_ca_fu_1859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2418_p3),12));

    p_Val2_89_1_1_1_fu_1882_p2 <= std_logic_vector(signed(tmp_472_1_1_cast_cas_fu_1871_p1) + signed(p_Val2_89_1_0_2_ca_fu_1859_p1));
        p_Val2_89_2_0_2_ca_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2426_p3),12));

    p_Val2_89_2_1_1_fu_1997_p2 <= std_logic_vector(signed(tmp_472_2_1_cast_cas_fu_1986_p1) + signed(p_Val2_89_2_0_2_ca_fu_1974_p1));
    p_Val2_8_fu_2254_p2 <= std_logic_vector(unsigned(tmp13_reg_3020) + unsigned(tmp14_fu_2250_p2));
    p_Val2_s_fu_2316_p2 <= std_logic_vector(unsigned(tmp18_fu_2309_p2) + unsigned(tmp19_cast_fu_2313_p1));
    p_assign_1_fu_1049_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_3_cast_fu_977_p1));
    p_assign_2_fu_1069_p2 <= std_logic_vector(signed(ap_const_lv12_EFE) - signed(p_p2_i_i_fu_1055_p3));
    p_assign_6_0_1_fu_815_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(t_V_cast_fu_685_p1));
    p_assign_6_0_2_fu_841_p2 <= std_logic_vector(signed(ap_const_lv12_FFD) + signed(t_V_cast_fu_685_p1));
    p_assign_7_fu_791_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_cast_fu_685_p1));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= p_Val2_33_reg_3060;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_34_reg_3065;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_35_reg_3070;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_2843_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2843_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i16_cast_fu_2367_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_fu_2349_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i7_cast_fu_2287_p3 <= 
        ap_const_lv8_FF when (tmp_i_i4_fu_2269_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_2207_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_2189_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i426_i_fu_797_p3 <= 
        p_assign_7_fu_791_p2 when (tmp_122_fu_783_p3(0) = '1') else 
        tmp_38_fu_751_p2;
    p_p2_i_i_fu_1055_p3 <= 
        p_assign_1_fu_1049_p2 when (tmp_136_fu_1041_p3(0) = '1') else 
        ImagLoc_x_fu_1009_p2;
    p_p2_i_i_p_assign_2_fu_1075_p3 <= 
        p_p2_i_i_fu_1055_p3 when (tmp_47_fu_1063_p2(0) = '1') else 
        p_assign_2_fu_1069_p2;

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_34_reg_2751)
    begin
        if ((((or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2751 = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op225_read_state6, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op225_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_34_reg_2751)
    begin
        if ((((or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2751 = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op276_read_state6, ap_predicate_op288_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op288_read_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2807_pp0_iter1_reg, or_cond_i_i_reg_2816_pp0_iter1_reg, icmp_reg_2760, tmp_34_reg_2751)
    begin
        if ((((or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_0) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2751 = ap_const_lv1_1) and (icmp_reg_2760 = ap_const_lv1_1) and (or_cond_i_i_reg_2816_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2807_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op324_read_state6, ap_predicate_op333_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op333_read_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op324_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_8_0_1_2_fu_1776_p0 <= OP2_V_0_1_2_cast_reg_2721(4 - 1 downto 0);
    r_V_8_0_1_2_fu_1776_p1 <= r_V_8_0_1_2_fu_1776_p10(8 - 1 downto 0);
    r_V_8_0_1_2_fu_1776_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_24_reg_2908),12));
    r_V_8_0_1_2_fu_1776_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_0_1_2_fu_1776_p0) * unsigned(r_V_8_0_1_2_fu_1776_p1), 12));
    r_V_8_0_1_fu_1751_p0 <= OP2_V_0_1_cast_reg_2714(3 - 1 downto 0);
    r_V_8_0_1_fu_1751_p1 <= r_V_8_0_1_fu_1751_p10(8 - 1 downto 0);
    r_V_8_0_1_fu_1751_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_20_fu_256),11));
    r_V_8_0_1_fu_1751_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_0_1_fu_1751_p0) * signed('0' &r_V_8_0_1_fu_1751_p1))), 11));
    r_V_8_0_2_1_fu_1808_p0 <= OP2_V_0_2_1_cast_reg_2735(3 - 1 downto 0);
    r_V_8_0_2_1_fu_1808_p1 <= r_V_8_0_2_1_fu_1808_p10(8 - 1 downto 0);
    r_V_8_0_2_1_fu_1808_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_244),11));
    r_V_8_0_2_1_fu_1808_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_0_2_1_fu_1808_p0) * unsigned(r_V_8_0_2_1_fu_1808_p1), 11));
    r_V_8_0_2_fu_1795_p0 <= OP2_V_0_2_cast_reg_2728(2 - 1 downto 0);
    r_V_8_0_2_fu_1795_p1 <= r_V_8_0_2_fu_1795_p10(8 - 1 downto 0);
    r_V_8_0_2_fu_1795_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_18_fu_248),10));
    r_V_8_0_2_fu_1795_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_0_2_fu_1795_p0) * signed('0' &r_V_8_0_2_fu_1795_p1))), 10));
    r_V_8_1_1_2_fu_1891_p0 <= OP2_V_0_1_2_cast_reg_2721(4 - 1 downto 0);
    r_V_8_1_1_2_fu_1891_p1 <= r_V_8_1_1_2_fu_1891_p10(8 - 1 downto 0);
    r_V_8_1_1_2_fu_1891_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_24_reg_2931),12));
    r_V_8_1_1_2_fu_1891_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_1_1_2_fu_1891_p0) * unsigned(r_V_8_1_1_2_fu_1891_p1), 12));
    r_V_8_1_1_fu_1866_p0 <= OP2_V_0_1_cast_reg_2714(3 - 1 downto 0);
    r_V_8_1_1_fu_1866_p1 <= r_V_8_1_1_fu_1866_p10(8 - 1 downto 0);
    r_V_8_1_1_fu_1866_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_20_fu_280),11));
    r_V_8_1_1_fu_1866_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_1_1_fu_1866_p0) * signed('0' &r_V_8_1_1_fu_1866_p1))), 11));
    r_V_8_1_2_1_fu_1923_p0 <= OP2_V_0_2_1_cast_reg_2735(3 - 1 downto 0);
    r_V_8_1_2_1_fu_1923_p1 <= r_V_8_1_2_1_fu_1923_p10(8 - 1 downto 0);
    r_V_8_1_2_1_fu_1923_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_fu_268),11));
    r_V_8_1_2_1_fu_1923_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_1_2_1_fu_1923_p0) * unsigned(r_V_8_1_2_1_fu_1923_p1), 11));
    r_V_8_1_2_fu_1910_p0 <= OP2_V_0_2_cast_reg_2728(2 - 1 downto 0);
    r_V_8_1_2_fu_1910_p1 <= r_V_8_1_2_fu_1910_p10(8 - 1 downto 0);
    r_V_8_1_2_fu_1910_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_18_fu_272),10));
    r_V_8_1_2_fu_1910_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_1_2_fu_1910_p0) * signed('0' &r_V_8_1_2_fu_1910_p1))), 10));
    r_V_8_1_fu_1505_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_1_0_cast_fu_1501_p1));
    r_V_8_2_1_2_fu_2006_p0 <= OP2_V_0_1_2_cast_reg_2721(4 - 1 downto 0);
    r_V_8_2_1_2_fu_2006_p1 <= r_V_8_2_1_2_fu_2006_p10(8 - 1 downto 0);
    r_V_8_2_1_2_fu_2006_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_27_reg_2954),12));
    r_V_8_2_1_2_fu_2006_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_2_1_2_fu_2006_p0) * unsigned(r_V_8_2_1_2_fu_2006_p1), 12));
    r_V_8_2_1_fu_1981_p0 <= OP2_V_0_1_cast_reg_2714(3 - 1 downto 0);
    r_V_8_2_1_fu_1981_p1 <= r_V_8_2_1_fu_1981_p10(8 - 1 downto 0);
    r_V_8_2_1_fu_1981_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_20_fu_304),11));
    r_V_8_2_1_fu_1981_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_2_1_fu_1981_p0) * signed('0' &r_V_8_2_1_fu_1981_p1))), 11));
    r_V_8_2_2_1_fu_2038_p0 <= OP2_V_0_2_1_cast_reg_2735(3 - 1 downto 0);
    r_V_8_2_2_1_fu_2038_p1 <= r_V_8_2_2_1_fu_2038_p10(8 - 1 downto 0);
    r_V_8_2_2_1_fu_2038_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_fu_292),11));
    r_V_8_2_2_1_fu_2038_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_2_2_1_fu_2038_p0) * unsigned(r_V_8_2_2_1_fu_2038_p1), 11));
    r_V_8_2_2_fu_2025_p0 <= OP2_V_0_2_cast_reg_2728(2 - 1 downto 0);
    r_V_8_2_2_fu_2025_p1 <= r_V_8_2_2_fu_2025_p10(8 - 1 downto 0);
    r_V_8_2_2_fu_2025_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_18_fu_296),10));
    r_V_8_2_2_fu_2025_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_2_2_fu_2025_p0) * signed('0' &r_V_8_2_2_fu_2025_p1))), 10));
    r_V_8_2_fu_1679_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_2_0_cast_fu_1675_p1));
    r_V_8_fu_1313_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_0_cast_fu_1309_p1));
    rev2_fu_1023_p2 <= (tmp_135_fu_1015_p3 xor ap_const_lv1_1);
    rev_fu_765_p2 <= (tmp_121_fu_757_p3 xor ap_const_lv1_1);
    row_assign_10_0_0_t_fu_895_p2 <= (tmp_56_fu_887_p3 xor ap_const_lv2_3);
    row_assign_10_0_1_t_fu_933_p2 <= (tmp_60_fu_925_p3 xor ap_const_lv2_3);
    row_assign_10_0_2_t_fu_971_p2 <= (tmp_64_fu_963_p3 xor ap_const_lv2_3);
    src_kernel_win_0_va_23_fu_1260_p3 <= 
        tmp_57_fu_1249_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_0_val_0_0_fu_1165_p3;
    src_kernel_win_0_va_24_fu_1278_p3 <= 
        tmp_61_fu_1267_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_0_val_1_0_fu_1184_p3;
    src_kernel_win_0_va_25_fu_1296_p3 <= 
        tmp_65_fu_1285_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_0_val_2_0_fu_1203_p3;
    src_kernel_win_1_va_23_fu_1452_p3 <= 
        tmp_77_fu_1441_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_1_val_0_0_fu_1357_p3;
    src_kernel_win_1_va_24_fu_1470_p3 <= 
        tmp_78_fu_1459_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_1_val_1_0_fu_1376_p3;
    src_kernel_win_1_va_25_fu_1488_p3 <= 
        tmp_79_fu_1477_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_1_val_2_0_fu_1395_p3;
    src_kernel_win_2_va_26_fu_1626_p3 <= 
        tmp_89_fu_1615_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_2_val_0_0_fu_1540_p3;
    src_kernel_win_2_va_27_fu_1644_p3 <= 
        tmp_90_fu_1633_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_2_val_1_0_fu_1559_p3;
    src_kernel_win_2_va_28_fu_1662_p3 <= 
        tmp_91_fu_1651_p5 when (tmp_37_reg_2773(0) = '1') else 
        col_buf_2_val_2_0_fu_1578_p3;
    t_V_3_cast_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_3_reg_644),12));
    t_V_cast_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_633),12));
    tmp10_fu_2229_p2 <= std_logic_vector(unsigned(r_V_8_1_1_2_reg_3005) + unsigned(p_Val2_89_1_1_1_reg_3000));
        tmp11_cast_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp11_reg_3015),12));

    tmp11_fu_1945_p2 <= std_logic_vector(unsigned(r_V_8_1_2_1_fu_1923_p2) + unsigned(tmp12_cast_fu_1941_p1));
        tmp12_cast_fu_1941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp12_fu_1935_p2),11));

    tmp12_fu_1935_p2 <= std_logic_vector(unsigned(tmp_472_1_2_2_cast_c_fu_1932_p1) + unsigned(r_V_8_1_2_fu_1910_p2));
    tmp13_fu_1951_p2 <= std_logic_vector(unsigned(tmp_83_fu_1900_p2) + unsigned(tmp_151_fu_1896_p1));
    tmp14_fu_2250_p2 <= std_logic_vector(unsigned(tmp_152_reg_3010) + unsigned(tmp15_reg_3025));
    tmp15_fu_1957_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_23_reg_2924) + unsigned(tmp_153_fu_1928_p1));
    tmp18_fu_2309_p2 <= std_logic_vector(unsigned(r_V_8_2_1_2_reg_3035) + unsigned(p_Val2_89_2_1_1_reg_3030));
        tmp19_cast_fu_2313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp19_reg_3045),12));

    tmp19_fu_2060_p2 <= std_logic_vector(unsigned(r_V_8_2_2_1_fu_2038_p2) + unsigned(tmp20_cast_fu_2056_p1));
        tmp20_cast_fu_2056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp20_fu_2050_p2),11));

    tmp20_fu_2050_p2 <= std_logic_vector(unsigned(tmp_472_2_2_2_cast_c_fu_2047_p1) + unsigned(r_V_8_2_2_fu_2025_p2));
    tmp21_fu_2066_p2 <= std_logic_vector(unsigned(tmp_92_fu_2015_p2) + unsigned(tmp_160_fu_2011_p1));
    tmp22_fu_2330_p2 <= std_logic_vector(unsigned(tmp_161_reg_3040) + unsigned(tmp23_reg_3055));
    tmp23_fu_2072_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_26_reg_2947) + unsigned(tmp_162_fu_2043_p1));
    tmp2_fu_2149_p2 <= std_logic_vector(unsigned(r_V_8_0_1_2_reg_2975) + unsigned(p_Val2_89_0_1_1_reg_2970));
        tmp3_cast_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp3_reg_2985),12));

    tmp3_fu_1830_p2 <= std_logic_vector(unsigned(r_V_8_0_2_1_fu_1808_p2) + unsigned(tmp4_cast_fu_1826_p1));
        tmp4_cast_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp4_fu_1820_p2),11));

    tmp4_fu_1820_p2 <= std_logic_vector(unsigned(tmp_472_0_2_2_cast_c_fu_1817_p1) + unsigned(r_V_8_0_2_fu_1795_p2));
    tmp5_fu_1836_p2 <= std_logic_vector(unsigned(tmp_69_fu_1785_p2) + unsigned(tmp_142_fu_1781_p1));
    tmp6_fu_2170_p2 <= std_logic_vector(unsigned(tmp_143_reg_2980) + unsigned(tmp7_reg_2995));
    tmp7_fu_1842_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_23_reg_2901) + unsigned(tmp_144_fu_1813_p1));
    tmp_120_fu_747_p1 <= t_V_reg_633(2 - 1 downto 0);
    tmp_121_fu_757_p3 <= tmp_38_fu_751_p2(11 downto 11);
    tmp_122_fu_783_p3 <= tmp_38_fu_751_p2(11 downto 11);
    tmp_123_fu_811_p1 <= p_p2_i426_i_fu_797_p3(2 - 1 downto 0);
    tmp_124_fu_821_p3 <= p_assign_6_0_1_fu_815_p2(11 downto 11);
    tmp_125_fu_829_p3 <= p_assign_6_0_1_fu_815_p2(11 downto 11);
    tmp_126_fu_837_p1 <= t_V_reg_633(2 - 1 downto 0);
    tmp_127_fu_847_p3 <= p_assign_6_0_2_fu_841_p2(11 downto 11);
    tmp_128_fu_855_p3 <= p_assign_6_0_2_fu_841_p2(11 downto 11);
    tmp_129_fu_863_p1 <= t_V_reg_633(2 - 1 downto 0);
    tmp_130_fu_907_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_126_fu_837_p1));
    tmp_131_fu_913_p1 <= p_assign_6_0_1_fu_815_p2(2 - 1 downto 0);
    tmp_132_fu_945_p2 <= (tmp_129_fu_863_p1 xor ap_const_lv2_3);
    tmp_133_fu_951_p1 <= p_assign_6_0_2_fu_841_p2(2 - 1 downto 0);
    tmp_134_fu_993_p4 <= t_V_3_reg_644(10 downto 1);
    tmp_135_fu_1015_p3 <= ImagLoc_x_fu_1009_p2(11 downto 11);
    tmp_136_fu_1041_p3 <= ImagLoc_x_fu_1009_p2(11 downto 11);
    tmp_137_fu_1091_p1 <= x_fu_1083_p3(2 - 1 downto 0);
    tmp_140_fu_1760_p1 <= r_V_8_0_1_fu_1751_p2(8 - 1 downto 0);
    tmp_141_fu_1764_p1 <= grp_fu_2410_p3(8 - 1 downto 0);
    tmp_142_fu_1781_p1 <= r_V_8_0_1_2_fu_1776_p2(8 - 1 downto 0);
    tmp_143_fu_1800_p1 <= r_V_8_0_2_fu_1795_p2(8 - 1 downto 0);
    tmp_144_fu_1813_p1 <= r_V_8_0_2_1_fu_1808_p2(8 - 1 downto 0);
    tmp_149_fu_1875_p1 <= r_V_8_1_1_fu_1866_p2(8 - 1 downto 0);
    tmp_150_fu_1879_p1 <= grp_fu_2418_p3(8 - 1 downto 0);
    tmp_151_fu_1896_p1 <= r_V_8_1_1_2_fu_1891_p2(8 - 1 downto 0);
    tmp_152_fu_1915_p1 <= r_V_8_1_2_fu_1910_p2(8 - 1 downto 0);
    tmp_153_fu_1928_p1 <= r_V_8_1_2_1_fu_1923_p2(8 - 1 downto 0);
    tmp_158_fu_1990_p1 <= r_V_8_2_1_fu_1981_p2(8 - 1 downto 0);
    tmp_159_fu_1994_p1 <= grp_fu_2426_p3(8 - 1 downto 0);
    tmp_160_fu_2011_p1 <= r_V_8_2_1_2_fu_2006_p2(8 - 1 downto 0);
    tmp_161_fu_2030_p1 <= r_V_8_2_2_fu_2025_p2(8 - 1 downto 0);
    tmp_162_fu_2043_p1 <= r_V_8_2_2_1_fu_2038_p2(8 - 1 downto 0);
    tmp_32_fu_655_p2 <= std_logic_vector(unsigned(tmp_s_reg_622) + unsigned(ap_const_lv2_1));
    tmp_33_fu_661_p2 <= "1" when (tmp_s_reg_622 = ap_const_lv2_2) else "0";
    tmp_34_fu_701_p2 <= "1" when (unsigned(t_V_reg_633) < unsigned(ap_const_lv11_438)) else "0";
    tmp_36_fu_729_p2 <= "1" when (t_V_reg_633 = ap_const_lv11_1) else "0";
    tmp_37_fu_741_p2 <= "1" when (unsigned(t_V_reg_633) > unsigned(ap_const_lv11_438)) else "0";
    tmp_384_0_0_not_fu_707_p2 <= (tmp_34_fu_701_p2 xor ap_const_lv1_1);
    tmp_38_fu_751_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_cast_fu_685_p1));
    tmp_40_fu_771_p2 <= "1" when (signed(tmp_38_fu_751_p2) < signed(ap_const_lv12_438)) else "0";
    tmp_428_0_1_fu_735_p2 <= "1" when (t_V_reg_633 = ap_const_lv11_0) else "0";
    tmp_42_fu_805_p2 <= "1" when (signed(p_p2_i426_i_fu_797_p3) < signed(ap_const_lv12_438)) else "0";
    tmp_45_fu_1029_p2 <= "1" when (signed(ImagLoc_x_fu_1009_p2) < signed(ap_const_lv12_780)) else "0";
        tmp_472_0_1_cast_cas_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_8_0_1_fu_1751_p2),12));

    tmp_472_0_2_2_cast_c_fu_1817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_23_reg_2901),10));
        tmp_472_1_1_cast_cas_fu_1871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_8_1_1_fu_1866_p2),12));

    tmp_472_1_2_2_cast_c_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_23_reg_2924),10));
        tmp_472_2_1_cast_cas_fu_1986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_8_2_1_fu_1981_p2),12));

    tmp_472_2_2_2_cast_c_fu_2047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_26_reg_2947),10));
    tmp_47_fu_1063_p2 <= "1" when (signed(p_p2_i_i_fu_1055_p3) < signed(ap_const_lv12_780)) else "0";
    tmp_48_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_1105_p1),64));
    tmp_53_fu_867_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_123_fu_811_p1));
    tmp_54_fu_873_p3 <= 
        tmp_123_fu_811_p1 when (tmp_42_fu_805_p2(0) = '1') else 
        tmp_53_fu_867_p2;
    tmp_55_fu_881_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_120_fu_747_p1));
    tmp_56_fu_887_p3 <= 
        tmp_55_fu_881_p2 when (or_cond_i425_i_fu_777_p2(0) = '1') else 
        tmp_54_fu_873_p3;
    tmp_58_fu_901_p2 <= (tmp_120_fu_747_p1 xor ap_const_lv2_2);
    tmp_60_fu_925_p3 <= 
        tmp_82_fu_917_p3 when (tmp_124_fu_821_p3(0) = '1') else 
        tmp_58_fu_901_p2;
    tmp_62_fu_939_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_120_fu_747_p1));
    tmp_64_fu_963_p3 <= 
        tmp_84_fu_955_p3 when (tmp_127_fu_847_p3(0) = '1') else 
        tmp_62_fu_939_p2;
    tmp_69_fu_1785_p2 <= std_logic_vector(unsigned(tmp_141_fu_1764_p1) + unsigned(tmp_140_fu_1760_p1));
    tmp_72_fu_2179_p4 <= p_Val2_27_fu_2156_p2(11 downto 8);
    tmp_82_fu_917_p3 <= 
        tmp_130_fu_907_p2 when (tmp_125_fu_829_p3(0) = '1') else 
        tmp_131_fu_913_p1;
    tmp_83_fu_1900_p2 <= std_logic_vector(unsigned(tmp_150_fu_1879_p1) + unsigned(tmp_149_fu_1875_p1));
    tmp_84_fu_955_p3 <= 
        tmp_132_fu_945_p2 when (tmp_128_fu_855_p3(0) = '1') else 
        tmp_133_fu_951_p1;
    tmp_85_fu_2259_p4 <= p_Val2_29_fu_2236_p2(11 downto 8);
    tmp_92_fu_2015_p2 <= std_logic_vector(unsigned(tmp_159_fu_1994_p1) + unsigned(tmp_158_fu_1990_p1));
    tmp_93_fu_2339_p4 <= p_Val2_s_fu_2316_p2(11 downto 8);
    tmp_fu_713_p4 <= t_V_reg_633(10 downto 1);
    tmp_i_i1_105_fu_2375_p2 <= (overflow_2_fu_2361_p2 or isneg_2_fu_2322_p3);
    tmp_i_i1_fu_2349_p2 <= (isneg_2_fu_2322_p3 xor ap_const_lv1_1);
    tmp_i_i4_fu_2269_p2 <= (isneg_1_fu_2242_p3 xor ap_const_lv1_1);
    tmp_i_i8_fu_2295_p2 <= (overflow_1_fu_2281_p2 or isneg_1_fu_2242_p3);
    tmp_i_i_104_fu_2215_p2 <= (overflow_fu_2201_p2 or isneg_fu_2162_p3);
    tmp_i_i_fu_2189_p2 <= (isneg_fu_2162_p3 xor ap_const_lv1_1);
        x_cast_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_reg_2820),32));

    x_fu_1083_p3 <= 
        ImagLoc_x_fu_1009_p2 when (or_cond_i_i_fu_1035_p2(0) = '1') else 
        p_p2_i_i_p_assign_2_fu_1075_p3;
end behav;
