// Generated by CIRCT unknown git version
module FullAdder(	// file.cleaned.mlir:2:3
  input  carryIn,	// file.cleaned.mlir:2:27
         dataA,	// file.cleaned.mlir:2:45
         dataB,	// file.cleaned.mlir:2:61
  output carryOut,	// file.cleaned.mlir:2:78
         result	// file.cleaned.mlir:2:97
);

  wire [1:0] _GEN = {1'h0, dataA} + {1'h0, dataB} + {1'h0, carryIn};	// file.cleaned.mlir:3:14, :4:10, :5:10, :6:10, :7:10
  assign carryOut = _GEN[1];	// file.cleaned.mlir:7:10, :8:10, :10:5
  assign result = _GEN[0];	// file.cleaned.mlir:7:10, :9:10, :10:5
endmodule

