<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — silicon stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="post.html">post</a></span> (46)
<br/><span class="tag"><a href="valid.html">valid</a></span> (25)
<br/><span class="tag"><a href="compil.html">compil</a></span> (22)
<br/><span class="tag"><a href="dark.html">dark</a></span> (21)
<br/><span class="tag"><a href="design.html">design</a></span> (19)
</div>
<h2><span class="ttl">Stem</span> silicon$ (<a href="../words.html">all stems</a>)</h2>
<h3>159 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-GnadSKRSH.html">DAC-2015-GnadSKRSH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Hayat: harnessing dark silicon and variability for aging deceleration and balancing (<abbr title="Dennis Gnad">DG</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Florian Kriebel">FK</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Duo Sun">DS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-GuoDJFM.html">DAC-2015-GuoDJFM</a> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Pre-silicon security verification and validation: a formal perspective (<abbr title="Xiaolong Guo">XG</abbr>, <abbr title="Raj Gautam Dutta">RGD</abbr>, <abbr title="Yier Jin">YJ</abbr>, <abbr title="Farimah Farahmandi">FF</abbr>, <abbr title="Prabhat Mishra">PM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-HenkelKPS.html">DAC-2015-HenkelKPS</a> <span class="tag"><a href="../tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>New trends in dark silicon (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Heba Khdr">HK</abbr>, <abbr title="Santiago Pagani">SP</abbr>, <abbr title="Muhammad Shafique">MS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-KhdrPSH.html">DAC-2015-KhdrPSH</a> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips (<abbr title="Heba Khdr">HK</abbr>, <abbr title="Santiago Pagani">SP</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-RayYBB.html">DAC-2015-RayYBB</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Correctness and security at odds: post-silicon validation of modern SoC designs (<abbr title="Sandip Ray">SR</abbr>, <abbr title="Jin Yang">JY</abbr>, <abbr title="Abhishek Basak">AB</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ZaheerWGL.html">DAC-2015-ZaheerWGL</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process (<abbr title="Manzil Zaheer">MZ</abbr>, <abbr title="Fa Wang">FW</abbr>, <abbr title="Chenjie Gu">CG</abbr>, <abbr title="Xin Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ZhanOGZ0.html">DAC-2015-ZhanOGZ0</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>DimNoC: a dim silicon approach towards power-efficient on-chip network (<abbr title="Jia Zhan">JZ</abbr>, <abbr title="Jin Ouyang">JO</abbr>, <abbr title="Fen Ge">FG</abbr>, <abbr title="Jishen Zhao">JZ</abbr>, <abbr title="Yuan Xie">YX</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-BokhariJSHP.html">DATE-2015-BokhariJSHP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Malleable NoC: dark silicon inspired adaptable Network-on-Chip (<abbr title="Haseeb Bokhari">HB</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 1245–1248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenWLL.html">DATE-2015-ChenWLL</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>A breakpoint-based silicon debug technique with cycle-granularity for handshake-based SoC (<abbr title="Hsin-Chen Chen">HCC</abbr>, <abbr title="Cheng-Rong Wu">CRW</abbr>, <abbr title="Katherine Shu-Min Li">KSML</abbr>, <abbr title="Kuen-Jong Lee">KJL</abbr>), pp. 1281–1284.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HaghbayanRFLPNT.html">DATE-2015-HaghbayanRFLPNT</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Power-aware online testing of manycore systems in the dark silicon era (<abbr title="Mohammad Hashem Haghbayan">MHH</abbr>, <abbr title="Amir-Mohammad Rahmani">AMR</abbr>, <abbr title="Mohammad Fattah">MF</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Zainalabedin Navabi">ZN</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 435–440.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KapadiaP.html">DATE-2015-KapadiaP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>VARSHA: variation and reliability-aware application scheduling with adaptive parallelism in the dark-silicon era (<abbr title="Nishit Ashok Kapadia">NAK</abbr>, <abbr title="Sudeep Pasricha">SP</abbr>), pp. 1060–1065.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KhanSH.html">DATE-2015-KhanSH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-efficient accelerator allocation in adaptive dark silicon many-core systems (<abbr title="Muhammad Usman Karim Khan">MUKK</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 916–919.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LinSKRM.html">DATE-2015-LinSKRM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Quick error detection tests with fast runtimes for effective post-silicon validation and debug (<abbr title="David Lin">DL</abbr>, <abbr title="Eswaran S">ES</abbr>, <abbr title="Sharad Kumar">SK</abbr>, <abbr title="Eric Rentschler">ER</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 1168–1173.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MohammadiGM.html">DATE-2015-MohammadiGM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Fault modeling in controllable polarity silicon nanowire circuits (<abbr title="Hassan Ghasemzadeh Mohammadi">HGM</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 453–458.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ReichPEB.html">DATE-2015-ReichPEB</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Silicon proof of the intelligent analog IP design flow for flexible automotive components (<abbr title="T. Reich">TR</abbr>, <abbr title="H. D. B. Prautsch">HDBP</abbr>, <abbr title="U. Eichler">UE</abbr>, <abbr title="R. Buhl">RB</abbr>), pp. 403–404.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ShafiqueGGH.html">DATE-2015-ShafiqueGGH</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability-aware dark silicon management in on-chip many-core systems (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Dennis Gnad">DG</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-TaatizadehN.html">DATE-2015-TaatizadehN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>A methodology for automated design of embedded bit-flips detectors in post-silicon validation (<abbr title="Pouya Taatizadeh">PT</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 73–78.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-BokhariJSHP.html">DAC-2014-BokhariJSHP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon (<abbr title="Haseeb Bokhari">HB</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KriebelRSSH.html">DAC-2014-KriebelRSSH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era (<abbr title="Florian Kriebel">FK</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Duo Sun">DS</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-LiuCW.html">DAC-2014-LiuCW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs (<abbr title="Wen-Hao Liu">WHL</abbr>, <abbr title="Min-Sheng Chang">MSC</abbr>, <abbr title="Ting-Chi Wang">TCW</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-MukherjeeL.html">DAC-2014-MukherjeeL</a></dt><dd>Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits (<abbr title="Parijat Mukherjee">PM</abbr>, <abbr title="Peng Li">PL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-NahirDKRRSSW.html">DAC-2014-NahirDKRRSSW</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Post-Silicon Validation of the IBM POWER8 Processor (<abbr title="Amir Nahir">AN</abbr>, <abbr title="Manoj Dusanapudi">MD</abbr>, <abbr title="Shakti Kapoor">SK</abbr>, <abbr title="Kevin Reick">KR</abbr>, <abbr title="Wolfgang Roesner">WR</abbr>, <abbr title="Klaus-Dieter Schubert">KDS</abbr>, <abbr title="Keith Sharp">KS</abbr>, <abbr title="Greg Wetli">GW</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ShafiqueGHM.html">DAC-2014-ShafiqueGHM</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Diana Marculescu">DM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-SutariaRZRMC.html">DAC-2014-SutariaRZRMC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation (<abbr title="Ketul Sutaria">KS</abbr>, <abbr title="Athul Ramkumar">AR</abbr>, <abbr title="Rongjun Zhu">RZ</abbr>, <abbr title="Renju Rajveev">RR</abbr>, <abbr title="Yao Ma">YM</abbr>, <abbr title="Yu Cao">YC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ZhanXS.html">DAC-2014-ZhanXS</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era (<abbr title="Jia Zhan">JZ</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Guangyu Sun">GS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BhuniaRHRYMF.html">DATE-2014-BhuniaRHRYMF</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward ultralow-power computing at exteme with silicon carbide (SiC) nanoelectromechanical logic (<abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Vaishnavi Ranganathan">VR</abbr>, <abbr title="Tina He">TH</abbr>, <abbr title="Srihari Rajgopal">SR</abbr>, <abbr title="Rui Yang">RY</abbr>, <abbr title="Mehran Mehregany">MM</abbr>, <abbr title="Philip X.-L. Feng">PXLF</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-CongLYX.html">DATE-2014-CongLYX</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Coverage evaluation of post-silicon validation tests with virtual prototypes (<abbr title="Kai Cong">KC</abbr>, <abbr title="Li Lei">LL</abbr>, <abbr title="Zhenkun Yang">ZY</abbr>, <abbr title="Fei Xie">FX</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-FourmigueBN.html">DATE-2014-FourmigueBN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias (<abbr title="Alain Fourmigue">AF</abbr>, <abbr title="Giovanni Beltrame">GB</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-FriedlerKMNS.html">DATE-2014-FriedlerKMNS</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/slicing.html" title="slicing">#slicing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Effective post-silicon failure localization using dynamic program slicing (<abbr title="Ophir Friedler">OF</abbr>, <abbr title="Wisam Kadry">WK</abbr>, <abbr title="Arkadiy Morgenshtein">AM</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Vitali Sokhin">VS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LiuCW.html">DATE-2014-LiuCW</a></dt><dd>Metal layer planning for silicon interposers with consideration of routability and manufacturing cost (<abbr title="Wen-Hao Liu">WHL</abbr>, <abbr title="Tzu-Kai Chien">TKC</abbr>, <abbr title="Ting-Chi Wang">TCW</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SabrySARM.html">DATE-2014-SabrySARM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Integrated microfluidic power generation and cooling for bright silicon MPSoCs (<abbr title="Mohamed M. Sabry">MMS</abbr>, <abbr title="Arvind Sridhar">AS</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Patrick Ruch">PR</abbr>, <abbr title="Bruno Michel">BM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SilvanoPXS.html">DATE-2014-SilvanoPXS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Voltage island management in near threshold manycore architectures to mitigate dark silicon (<abbr title="Cristina Silvano">CS</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Sotirios Xydis">SX</abbr>, <abbr title="Ioannis S. Stamelakos">ISS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Taylor.html">DATE-2014-Taylor</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A landscape of the new dark silicon design regime (<abbr title="Michael B. Taylor">MBT</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WeberTGHKM.html">DATE-2014-WeberTGHKM</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Reconfigurable silicon nanowire devices and circuits: Opportunities and challenges (<abbr title="Walter M. Weber">WMW</abbr>, <abbr title="Jens Trommer">JT</abbr>, <abbr title="Matthias Grube">MG</abbr>, <abbr title="Andre Heinzig">AH</abbr>, <abbr title="Markus König">MK</abbr>, <abbr title="Thomas Mikolajick">TM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZhangAJC.html">DATE-2014-ZhangAJC</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Thermal management of manycore systems with silicon-photonic networks (<abbr title="Tiansheng Zhang">TZ</abbr>, <abbr title="José L. Abellán">JLA</abbr>, <abbr title="Ajay Joshi">AJ</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZhangLHCW.html">DATE-2014-ZhangLHCW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Joint Virtual Probe: Joint exploration of multiple test items’ spatial patterns for efficient silicon characterization and test prediction (<abbr title="Shuangyue Zhang">SZ</abbr>, <abbr title="Fan Lin">FL</abbr>, <abbr title="Chun-Kai Hsu">CKH</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Hong Wang">HW</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LeiXC.html">DAC-2013-LeiXC</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Post-silicon conformance checking with virtual prototypes (<abbr title="Li Lei">LL</abbr>, <abbr title="Fei Xie">FX</abbr>, <abbr title="Kai Cong">KC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-MuthukaruppanPVMV.html">DAC-2013-MuthukaruppanPVMV</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Hierarchical power management for asymmetric multi-core in dark silicon era (<abbr title="Thannirmalai Somu Muthukaruppan">TSM</abbr>, <abbr title="Mihai Pricopi">MP</abbr>, <abbr title="Vanchinathan Venkataramani">VV</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Sanjay Vishin">SV</abbr>), p. 9.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ZhangPFH.html">DAC-2013-ZhangPFH</a></dt><dd>Lighting the dark silicon by exploiting heterogeneity on future processors (<abbr title="Ying Zhang">YZ</abbr>, <abbr title="Lu Peng">LP</abbr>, <abbr title="Xin Fu">XF</abbr>, <abbr title="Yue Hu">YH</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BeigneVGTBTBMBMFNAPGCRCEW.html">DATE-2013-BeigneVGTBTBMBMFNAPGCRCEW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs (<abbr title="Edith Beigné">EB</abbr>, <abbr title="Alexandre Valentian">AV</abbr>, <abbr title="Bastien Giraud">BG</abbr>, <abbr title="Olivier Thomas">OT</abbr>, <abbr title="Thomas Benoist">TB</abbr>, <abbr title="Yvain Thonnart">YT</abbr>, <abbr title="Serge Bernard">SB</abbr>, <abbr title="G. Moritz">GM</abbr>, <abbr title="Olivier Billoint">OB</abbr>, <abbr title="Y. Maneglia">YM</abbr>, <abbr title="Philippe Flatresse">PF</abbr>, <abbr title="Jean-Philippe Noël">JPN</abbr>, <abbr title="Fady Abouzeid">FA</abbr>, <abbr title="Bertrand Pelloux-Prayer">BPP</abbr>, <abbr title="Anuj Grover">AG</abbr>, <abbr title="Sylvain Clerc">SC</abbr>, <abbr title="Philippe Roche">PR</abbr>, <abbr title="Julien Le Coz">JLC</abbr>, <abbr title="Sylvain Engels">SE</abbr>, <abbr title="Robin Wilson">RW</abbr>), pp. 613–618.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChandranSP.html">DATE-2013-ChandranSP</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Space sensitive cache dumping for post-silicon validation (<abbr title="Sandeep Chandran">SC</abbr>, <abbr title="Smruti R. Sarangi">SRS</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-DeOrioLBB.html">DATE-2013-DeOrioLBB</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span></dt><dd>Machine learning-based anomaly detection for post-silicon bug diagnosis (<abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Qingkun Li">QL</abbr>, <abbr title="Matthew Burgess">MB</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LiD.html">DATE-2013-LiD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A hybrid approach for fast and accurate trace signal selection for post-silicon debug (<abbr title="Min Li">ML</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LinHLFGHM.html">DATE-2013-LinHLFGHM</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Overcoming post-silicon validation challenges through quick error detection (QED) (<abbr title="David Lin">DL</abbr>, <abbr title="Ted Hong">TH</abbr>, <abbr title="Yanjing Li">YL</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Donald S. Gardner">DSG</abbr>, <abbr title="Nagib Hakim">NH</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 320–325.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PaternaR.html">DATE-2013-PaternaR</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Mitigating dark-silicon problems using superlattice-based thermoelectric coolers (<abbr title="Francesco Paterna">FP</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 1391–1394.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RaghunathanTGM.html">DATE-2013-RaghunathanTGM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors (<abbr title="Bharathwaj Raghunathan">BR</abbr>, <abbr title="Yatish Turakhia">YT</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhangYH0.html">DATE-2013-ZhangYH0</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Capturing post-silicon variation by layout-aware path-delay testing (<abbr title="Xiaolin Zhang">XZ</abbr>, <abbr title="Jing Ye">JY</abbr>, <abbr title="Yu Hu">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 288–291.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-BobbaMLM.html">DAC-2012-BobbaMLM</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors (<abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Michele De Marchi">MDM</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ForteS.html">DAC-2012-ForteS</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction (<abbr title="Domenic Forte">DF</abbr>, <abbr title="Ankur Srivastava">AS</abbr>), pp. 96–105.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KarakonstantisRBB.html">DAC-2012-KarakonstantisRBB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the exploitation of the inherent error resilience of wireless systems under unreliable silicon (<abbr title="Georgios Karakonstantis">GK</abbr>, <abbr title="Christoph Roth">CR</abbr>, <abbr title="Christian Benkeser">CB</abbr>, <abbr title="Andreas Burg">AB</abbr>), pp. 510–515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-LinHFHM.html">DAC-2012-LinHFHM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Quick detection of difficult bugs for effective post-silicon validation (<abbr title="David Lin">DL</abbr>, <abbr title="Ted Hong">TH</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Nagib Hakim">NH</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 561–566.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-Taylor.html">DAC-2012-Taylor</a></dt><dd>Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse (<abbr title="Michael B. Taylor">MBT</abbr>), pp. 1131–1136.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-WangKPRLFMP.html">DAC-2012-WangKPRLFMP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical design and optimization for adaptive post-silicon tuning of MEMS filters (<abbr title="Fa Wang">FW</abbr>, <abbr title="Gokce Keskin">GK</abbr>, <abbr title="Andrew Phelps">AP</abbr>, <abbr title="Jonathan Rotner">JR</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Gary K. Fedder">GKF</abbr>, <abbr title="Tamal Mukherjee">TM</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-YuanLX.html">DAC-2012-YuanLX</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug (<abbr title="Feng Yuan">FY</abbr>, <abbr title="Xiao Liu">XL</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 555–560.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhaoSL.html">DAC-2012-ZhaoSL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs (<abbr title="Xin Zhao">XZ</abbr>, <abbr title="Michael Scheuermann">MS</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 157–162.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiDX.html">DATE-2012-LiDX</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations (<abbr title="Min Li">ML</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>, <abbr title="Lin Xie">LX</abbr>), pp. 1591–1596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-YanLHLGL.html">HPCA-2012-YanLHLGL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture (<abbr title="Guihai Yan">GY</abbr>, <abbr title="Yingmin Li">YL</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>, <abbr title="Minyi Guo">MG</abbr>, <abbr title="Xiaoyao Liang">XL</abbr>), pp. 287–298.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-PaulaHN.html">CAV-2012-PaulaHN</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>nuTAB-BackSpace: Rewriting to Normalize Non-determinism in Post-silicon Debug Traces (<abbr title="Flavio M. de Paula">FMdP</abbr>, <abbr title="Alan J. Hu">AJH</abbr>, <abbr title="Amir Nahir">AN</abbr>), pp. 513–531.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2011-PurwinsNBHKLPW.html">CASE-2011-PurwinsNBHKLPW</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Regression methods for prediction of PECVD Silicon Nitride layer thickness (<abbr title="Hendrik Purwins">HP</abbr>, <abbr title="Ahmed Nagi">AN</abbr>, <abbr title="Bernd Barak">BB</abbr>, <abbr title="Uwe Hockele">UH</abbr>, <abbr title="Andreas Kyek">AK</abbr>, <abbr title="Benjamin Lenz">BL</abbr>, <abbr title="Gunter Pfeifer">GP</abbr>, <abbr title="Kurt Weinzierl">KW</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2011-SustoBL.html">CASE-2011-SustoBL</a> <span class="tag"><a href="../tag/maintenance.html" title="maintenance">#maintenance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>A Predictive Maintenance System for Silicon Epitaxial Deposition (<abbr title="Gian Antonio Susto">GAS</abbr>, <abbr title="Alessandro Beghi">AB</abbr>, <abbr title="Cristina De Luca">CDL</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-AdirGLNSSZ.html">DAC-2011-AdirGLNSSZ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Threadmill: a post-silicon exerciser for multi-threaded processors (<abbr title="Allon Adir">AA</abbr>, <abbr title="Maxim Golubev">MG</abbr>, <abbr title="Shimon Landa">SL</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Gil Shurek">GS</abbr>, <abbr title="Vitali Sokhin">VS</abbr>, <abbr title="Avi Ziv">AZ</abbr>), pp. 860–865.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-AdirNSZMS.html">DAC-2011-AdirNSZMS</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor (<abbr title="Allon Adir">AA</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Gil Shurek">GS</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Charles Meissner">CM</abbr>, <abbr title="John Schumann">JS</abbr>), pp. 569–574.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-CongLS.html">DAC-2011-CongLS</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Thermal-aware cell and through-silicon-via co-placement for 3D ICs (<abbr title="Jason Cong">JC</abbr>, <abbr title="Guojie Luo">GL</abbr>, <abbr title="Yiyu Shi">YS</abbr>), pp. 670–675.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-MillerBHDCB.html">DAC-2011-MillerBHDCB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation (<abbr title="Gary Miller">GM</abbr>, <abbr title="Bandana Bhattarai">BB</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Jay Dutt">JD</abbr>, <abbr title="Xi Chen">XC</abbr>, <abbr title="George Bakewell">GB</abbr>), pp. 575–578.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-NowrozWR.html">DAC-2011-NowrozWR</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improved post-silicon power modeling using AC lock-in techniques (<abbr title="Abdullah Nazma Nowroz">ANN</abbr>, <abbr title="Gary Woods">GW</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 101–106.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-SingermanAB.html">DAC-2011-SingermanAB</a> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Transaction based pre-to-post silicon validation (<abbr title="Eli Singerman">ES</abbr>, <abbr title="Yael Abarbanel">YA</abbr>, <abbr title="Sean Baartmans">SB</abbr>), pp. 564–568.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AdirCLNSZMS.html">DATE-2011-AdirCLNSZMS</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A unified methodology for pre-silicon verification and post-silicon validation (<abbr title="Allon Adir">AA</abbr>, <abbr title="Shady Copty">SC</abbr>, <abbr title="Shimon Landa">SL</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Gil Shurek">GS</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Charles Meissner">CM</abbr>, <abbr title="John Schumann">JS</abbr>), pp. 1590–1595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AitkenYF.html">DATE-2011-AitkenYF</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Correlating models and silicon for improved parametric yield (<abbr title="Rob Aitken">RA</abbr>, <abbr title="Greg Yeric">GY</abbr>, <abbr title="D. Flynn">DF</abbr>), pp. 1159–1163.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-EnemanCMMCMMBHP.html">DATE-2011-EnemanCMMCMMBHP</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An analytical compact model for estimation of stress in multiple Through-Silicon Via configurations (<abbr title="Geert Eneman">GE</abbr>, <abbr title="J. Cho">JC</abbr>, <abbr title="V. Moroz">VM</abbr>, <abbr title="Dragomir Milojevic">DM</abbr>, <abbr title="M. Choi">MC</abbr>, <abbr title="Kristin De Meyer">KDM</abbr>, <abbr title="Abdelkarim Mercha">AM</abbr>, <abbr title="Eric Beyne">EB</abbr>, <abbr title="Thomas Hoffmann">TH</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>), pp. 505–506.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LandrockOCKA.html">DATE-2011-LandrockOCKA</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>2D and 3D integration with organic and silicon electronics (<abbr title="Clinton K. Landrock">CKL</abbr>, <abbr title="Badr Omrane">BO</abbr>, <abbr title="Yindar Chuo">YC</abbr>, <abbr title="Bozena Kaminska">BK</abbr>, <abbr title="Jeydmer Aristizabal">JA</abbr>), pp. 899–904.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiuX.html">DATE-2011-LiuX</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On multiplexed signal tracing for post-silicon debug (<abbr title="Xiao Liu">XL</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 685–690.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-WangNKWRLMB.html">DATE-2011-WangNKWRLMB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>High-temperature (>500°C) reconfigurable computing using silicon carbide NEMS switches (<abbr title="Xinmu Wang">XW</abbr>, <abbr title="Seetharam Narasimhan">SN</abbr>, <abbr title="Aswin Raghav Krishna">ARK</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>, <abbr title="Srihari Rajgopal">SR</abbr>, <abbr title="Te-Hao Lee">THL</abbr>, <abbr title="Mehran Mehregany">MM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 1065–1070.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-XuPM.html">DATE-2011-XuPM</a></dt><dd>Analytical heat transfer model for thermal through-silicon vias (<abbr title="Hu Xu">HX</abbr>, <abbr title="Vasilis F. Pavlidis">VFP</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DHM-2011-LiT.html">DHM-2011-LiT</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>In Silicon Study of 3D Elbow Kinematics (<abbr title="Kang Li">KL</abbr>, <abbr title="Virak Tan">VT</abbr>), pp. 139–142.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2010-AshrafTANBT.html">CASE-2010-AshrafTANBT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>Structural and microfluidic analysis of MEMS based out-of-plane hollow silicon microneedle array for drug delivery (<abbr title="Muhammad Waseem Ashraf">MWA</abbr>, <abbr title="Shahzadi Tayyaba">ST</abbr>, <abbr title="Nitin Afzulpurkar">NA</abbr>, <abbr title="Asim Nisar">AN</abbr>, <abbr title="Erik L. Bohez">ELB</abbr>, <abbr title="Adisorn Tuantranont">AT</abbr>), pp. 258–262.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-CallegariDWA.html">DAC-2010-CallegariDWA</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch (<abbr title="Nicholas Callegari">NC</abbr>, <abbr title="Dragoljub Gagi Drmanac">DGD</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 374–379.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ConstantinidesA.html">DAC-2010-ConstantinidesA</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using introspective software-based testing for post-silicon debug and repair (<abbr title="Kypros Constantinides">KC</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 537–542.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-GoodenoughA.html">DAC-2010-GoodenoughA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Post-silicon is too late avoiding the $50 million paperweight starts with validated designs (<abbr title="John Goodenough">JG</abbr>, <abbr title="Rob Aitken">RA</abbr>), pp. 8–11.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KeshavaHP.html">DAC-2010-KeshavaHP</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Post-silicon validation challenges: how EDA and academia can help (<abbr title="Jagannath Keshava">JK</abbr>, <abbr title="Nagib Hakim">NH</abbr>, <abbr title="Chinna Prudvi">CP</abbr>), pp. 3–7.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-MitraSN.html">DAC-2010-MitraSN</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Post-silicon validation opportunities, challenges and recent advances (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Sanjit A. Seshia">SAS</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-NahirZGHACBFBK.html">DAC-2010-NahirZGHACBFBK</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Bridging pre-silicon verification and post-silicon validation (<abbr title="Amir Nahir">AN</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Rajesh Galivanche">RG</abbr>, <abbr title="Alan J. Hu">AJH</abbr>, <abbr title="Miron Abramovici">MA</abbr>, <abbr title="Albert Camilleri">AC</abbr>, <abbr title="Bob Bentley">BB</abbr>, <abbr title="Harry Foster">HF</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Shakti Kapoor">SK</abbr>), pp. 94–95.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ParkBWM.html">DAC-2010-ParkBWM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>BLoG: post-silicon bug localization in processors using bug localization graphs (<abbr title="Sung-Boem Park">SBP</abbr>, <abbr title="Anne Bracy">AB</abbr>, <abbr title="Hong Wang">HW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 368–373.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-XieD.html">DAC-2010-XieD</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Representative path selection for post-silicon timing prediction under variability (<abbr title="Lin Xie">LX</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>), pp. 386–391.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-XieDS.html">DAC-2010-XieDS</a></dt><dd>Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations (<abbr title="Lin Xie">LX</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>, <abbr title="Kewal K. Saluja">KKS</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-AlpaslanDKMHW.html">DATE-2010-AlpaslanDKMHW</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>NIM- a noise index model to estimate delay discrepancies between silicon and simulation (<abbr title="Elif Alpaslan">EA</abbr>, <abbr title="Jennifer Dworak">JD</abbr>, <abbr title="Bram Kruseman">BK</abbr>, <abbr title="Ananta K. Majhi">AKM</abbr>, <abbr title="Wilmar M. Heuvelman">WMH</abbr>, <abbr title="Paul van de Wiel">PvdW</abbr>), pp. 1373–1376.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-KlumppRW.html">DATE-2010-KlumppRW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>3D-integration of silicon devices: A key technology for sophisticated products (<abbr title="Armin Klumpp">AK</abbr>, <abbr title="Peter Ramm">PR</abbr>, <abbr title="Robert Wieland">RW</abbr>), pp. 1678–1683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-NeishaburiZ.html">DATE-2010-NeishaburiZ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Enabling efficient post-silicon debug by clustering of hardware-assertions (<abbr title="Mohammad Hossein Neishaburi">MHN</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>), pp. 985–988.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WeerasekeraGPT.html">DATE-2010-WeerasekeraGPT</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits (<abbr title="Roshan Weerasekera">RW</abbr>, <abbr title="Matt Grange">MG</abbr>, <abbr title="Dinesh Pamunuwa">DP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 1325–1328.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-DingZHCP.html">DAC-2009-DingZHCP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration (<abbr title="Duo Ding">DD</abbr>, <abbr title="Yilin Zhang">YZ</abbr>, <abbr title="Haiyu Huang">HH</abbr>, <abbr title="Ray T. Chen">RTC</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 264–269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-FickDHBBS.html">DAC-2009-FickDHBBS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Vicis: a reliable network for unreliable silicon (<abbr title="David Fick">DF</abbr>, <abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Jin Hu">JH</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 812–817.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LiuX.html">DAC-2009-LiuX</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Interconnection fabric design for tracing signals in post-silicon validation (<abbr title="Xiao Liu">XL</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-AraniHPCYPTC.html">DATE-2009-AraniHPCYPTC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Reliability aware through silicon via planning for 3D stacked ICs (<abbr title="Amirali Shayan Arani">ASA</abbr>, <abbr title="Xiang Hu">XH</abbr>, <abbr title="He Peng">HP</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Mikhail Popovich">MP</abbr>, <abbr title="Thomas Toms">TT</abbr>, <abbr title="Xiaoming Chen">XC</abbr>), pp. 288–291.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LiuX.html">DATE-2009-LiuX</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Trace signal selection for visibility enhancement in post-silicon validation (<abbr title="Xiao Liu">XL</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 1338–1343.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-NagarajK.html">DATE-2009-NagarajK</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A study on placement of post silicon clock tuning buffers for mitigating impact of process variation (<abbr title="Kelageri Nagaraj">KN</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PaciBB.html">DATE-2009-PaciBB</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels (<abbr title="Giacomo Paci">GP</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1404–1409.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-YangNV.html">DATE-2009-YangNV</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/data%20analysis.html" title="data analysis">#data analysis</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Automated data analysis solutions to silicon debug (<abbr title="Yu-Shen Yang">YSY</abbr>, <abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>), pp. 982–987.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-DeOrioWB.html">HPCA-2009-DeOrioWB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Dacota: Post-silicon validation of the memory subsystem in multi-core designs (<abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 405–416.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-AlkabaniMKP.html">DAC-2008-AlkabaniMKP</a> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability (<abbr title="Yousra Alkabani">YA</abbr>, <abbr title="Tammara Massey">TM</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 606–609.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-BijanskyA.html">DAC-2008-BijanskyA</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TuneFPGA: post-silicon tuning of dual-Vdd FPGAs (<abbr title="Stephen Bijansky">SB</abbr>, <abbr title="Adnan Aziz">AA</abbr>), pp. 796–799.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ParkM.html">DAC-2008-ParkM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors (<abbr title="Sung-Boem Park">SBP</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ChakrabortySP.html">DATE-2008-ChakrabortySP</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Layout Level Timing Optimization by Leveraging Active Area Dependent Mobility of Strained-Silicon Devices (<abbr title="Ashutosh Chakraborty">AC</abbr>, <abbr title="Sean X. Shi">SXS</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 849–855.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KoN.html">DATE-2008-KoN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation (<abbr title="Ho Fai Ko">HFK</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 1298–1303.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KoN08a.html">DATE-2008-KoN08a</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>On Automated Trigger Event Generation in Post-Silicon Validation (<abbr title="Ho Fai Ko">HFK</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 256–259.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KillpackKC.html">DAC-2007-KillpackKC</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Silicon Speedpath Measurement and Feedback into EDA flows (<abbr title="Kip Killpack">KK</abbr>, <abbr title="Chandramouli V. Kashyap">CVK</abbr>, <abbr title="Eli Chiprout">EC</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LiuS.html">DAC-2007-LiuS</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations (<abbr title="Qunzeng Liu">QL</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-WangBA.html">DAC-2007-WangBA</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/data%20mining.html" title="data mining">#data mining</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Design-Silicon Timing Correlation A Data Mining Perspective (<abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Pouria Bastani">PB</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 384–389.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-AnisN.html">DATE-2007-AnisN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interactive presentation: Low cost debug architecture using lossy compression for silicon debug (<abbr title="Ehab Anis">EA</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 225–230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MehraraASCBA.html">DATE-2007-MehraraASCBA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Low-cost protection for SER upsets and silicon defects (<abbr title="Mojtaba Mehrara">MM</abbr>, <abbr title="Mona Attariyan">MA</abbr>, <abbr title="Smitha Shyam">SS</abbr>, <abbr title="Kypros Constantinides">KC</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 1146–1151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HsuTJC.html">DAC-2006-HsuTJC</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Visibility enhancement for silicon debug (<abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Fur-Shing Tsai">FST</abbr>, <abbr title="Wells Jong">WJ</abbr>, <abbr title="Ying-Tsai Chang">YTC</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-Josephson.html">DAC-2006-Josephson</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>The good, the bad, and the ugly of silicon debug (<abbr title="Doug Josephson">DJ</abbr>), pp. 3–6.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-MajumdarCG.html">DAC-2006-MajumdarCG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Hold time validation on silicon and the relevance of hazards in timing analysis (<abbr title="Amitava Majumdar">AM</abbr>, <abbr title="Wei-Yu Chen">WYC</abbr>, <abbr title="Jun Guo">JG</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-Patel.html">DAC-2006-Patel</a></dt><dd>Silicon carrier for computer systems (<abbr title="Chirag S. Patel">CSP</abbr>), pp. 857–862.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Shrikumar.html">DATE-2006-Shrikumar</a> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>40Gbps de-layered silicon protocol engine for TCP record (<abbr title="H. Shrikumar">HS</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BacchiniMDMPSEU.html">DAC-2005-BacchiniMDMPSEU</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ESL: building the bridge between systems to silicon (<abbr title="Francine Bacchini">FB</abbr>, <abbr title="David Maliniak">DM</abbr>, <abbr title="Terry Doherty">TD</abbr>, <abbr title="Peter McShane">PM</abbr>, <abbr title="Suhas A. Pai">SAP</abbr>, <abbr title="Sriram Sundararajan">SS</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>, <abbr title="Pascal Urard">PU</abbr>), pp. 69–70.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-VermeulenUG.html">DAC-2004-VermeulenUG</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Automatic generation of breakpoint hardware for silicon debug (<abbr title="Bart Vermeulen">BV</abbr>, <abbr title="Mohammad Zalfany Urfianto">MZU</abbr>, <abbr title="Sandeep Kumar Goel">SKG</abbr>), pp. 514–517.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-Spirakis.html">DATE-v1-2004-Spirakis</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Opportunities and Challenges in Building Silicon Products in 65nm and Beyond (<abbr title="Greg Spirakis">GS</abbr>), pp. 2–3.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-Wang.html">DATE-v1-2004-Wang</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Regression Simulation: Applying Path-Based Learning In Delay Test and Post-Silicon Validation (<abbr title="Li-C. Wang">LCW</abbr>), pp. 692–695.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-VrankenSW.html">DATE-v2-2004-VrankenSW</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Impact of Test Point Insertion on Silicon Area and Timing during Layout (<abbr title="Harald P. E. Vranken">HPEV</abbr>, <abbr title="Ferry Syafei Sapei">FSS</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 810–815.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-HuangC.html">DAC-2003-HuangC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using embedded infrastructure IP for SOC post-silicon verification (<abbr title="Yu Huang">YH</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>), pp. 674–677.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GoossensWPM.html">DATE-2002-GoossensWPM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Networks on Silicon: Combining Best-Effort and Guaranteed Services (<abbr title="Kees G. W. Goossens">KGWG</abbr>, <abbr title="Paul Wielage">PW</abbr>, <abbr title="Ad M. G. Peeters">AMGP</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>), pp. 423–425.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PomeranzRR.html">DATE-2002-PomeranzRR</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Finding a Common Fault Response for Diagnosis during Silicon Debug (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Janusz Rajski">JR</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), p. 1116.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSM-2002-Ben-Yaacov.html">ICSM-2002-Ben-Yaacov</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Driving Software Quality at a Silicon Valley High-Tech Software Company (<abbr title="Giora Ben-Yaacov">GBY</abbr>), p. 571.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LeeT.html">DAC-2001-LeeT</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System (<abbr title="Richard Lee">RL</abbr>, <abbr title="Benjamin Tsien">BT</abbr>), pp. 822–827.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-QuasemG.html">DATE-2001-QuasemG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exact fault simulation for systems on Silicon that protects each core’s intellectual property (<abbr title="Md. Saffat Quasem">MSQ</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), p. 804.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ShepardK.html">DAC-2000-ShepardK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology (<abbr title="Kenneth L. Shepard">KLS</abbr>, <abbr title="Dae-Jin Kim">DJK</abbr>), pp. 239–242.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2000-StephensonBA.html">PLDI-2000-StephensonBA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Bitwidth analysis with application to silicon compilation (<abbr title="Mark Stephenson">MS</abbr>, <abbr title="Jonathan Babb">JB</abbr>, <abbr title="Saman P. Amarasinghe">SPA</abbr>), pp. 108–120.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-VandenbusscheDLGS.html">DATE-1998-VandenbusscheDLGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Hierarchical Top-Down Design of Analog Sensor Interfaces: From System-Level Specifications Down to Silicon (<abbr title="Jan Vandenbussche">JV</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Francky Leyn">FL</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 716–720.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-X.html">DATE-1998-X</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Silicon Debug of Systems-on-Chips, pp. 632–633.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-CC-1997-RobertsonB.html">HCI-CC-1997-RobertsonB</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>Competence Development in Ten High Tech Companies in Silicon Valley (<abbr title="Michelle M. Robertson">MMR</abbr>, <abbr title="Gunilla Bradley">GB</abbr>), pp. 355–359.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-Maly.html">DAC-1994-Maly</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Cost of Silicon Viewed from VLSI Design Perspective (<abbr title="Wojciech Maly">WM</abbr>), pp. 135–142.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../INTERCHI-1993-Mohageg.html">INTERCHI-1993-Mohageg</a> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span> <span class="tag"><a href="../tag/usability.html" title="usability">#usability</a></span></dt><dd>The silicon graphics customer research and usability group (<abbr title="Mike Mohageg">MM</abbr>), pp. 465–466.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ForsytheAYAG.html">DAC-1990-ForsytheAYAG</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>NASFLOW, a Simulation Tool for Silicon Technology Development (<abbr title="D. David Forsythe">DDF</abbr>, <abbr title="Atul P. Agarwal">APA</abbr>, <abbr title="Chune-Sin Yeh">CSY</abbr>, <abbr title="Sheldon Aronowitz">SA</abbr>, <abbr title="Bhaskar Gadepally">BG</abbr>), pp. 333–337.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-PreasPC.html">DAC-1989-PreasPC</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic Layout of Silicon-on-Silicon Hybrid Packages (<abbr title="Bryan Preas">BP</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="D. Curry">DC</abbr>), pp. 394–399.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Composano.html">DAC-1988-Composano</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Design Process Model in the Yorktown Silicon Compiler (<abbr title="Raul Camposano">RC</abbr>), pp. 489–494.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-HartleyC.html">DAC-1988-HartleyC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>A Digit-Serial Silicon Compiler (<abbr title="Richard I. Hartley">RIH</abbr>, <abbr title="Peter F. Corbett">PFC</abbr>), pp. 646–649.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-OdawaraTHOHO.html">DAC-1988-OdawaraTHOHO</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>A Human Machine Interface for Silicon Compilation (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Masahiro Tomita">MT</abbr>, <abbr title="Kazuhiko Hattori">KH</abbr>, <abbr title="Osamu Okuzawa">OO</abbr>, <abbr title="Toshiaki Hirata">TH</abbr>, <abbr title="Masayasu Ochiai">MO</abbr>), pp. 115–120.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Elias.html">DAC-1987-Elias</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>A Case Study in Silicon Compilation Software Engineering, HVDEV High Voltage Device Layout Generator (<abbr title="N. J. Elias">NJE</abbr>), pp. 82–88.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-JohannsenTM.html">DAC-1987-JohannsenTM</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>An Intelligent Compiler Subsystem for a Silicon Compiler (<abbr title="D. L. Johannsen">DLJ</abbr>, <abbr title="S. K. Tsubota">SKT</abbr>, <abbr title="K. McElvain">KM</abbr>), pp. 443–450.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-SchuckWGK.html">DAC-1987-SchuckWGK</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>The ALGIC Silicon Compiler System: Implementation, Design Experience and Results (<abbr title="Johannes Schuck">JS</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Manfred Glesner">MG</abbr>, <abbr title="G. Kamp">GK</abbr>), pp. 370–375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-GlesnerSS.html">DAC-1986-GlesnerSS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>SCAT — a new statistical timing verifier in a silicon compiler system (<abbr title="Manfred Glesner">MG</abbr>, <abbr title="Johannes Schuck">JS</abbr>, <abbr title="R. B. Steck">RBS</abbr>), pp. 220–226.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-KrekelbergSSL.html">DAC-1986-KrekelbergSSL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated layout synthesis in the YASC silicon compiler (<abbr title="David E. Krekelberg">DEK</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>, <abbr title="Gerald E. Sobelman">GES</abbr>, <abbr title="Li-Shin Lin">LSL</abbr>), pp. 447–453.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-MarshburnLBCLC.html">DAC-1986-MarshburnLBCLC</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DATAPATH: a CMOS data path silicon assembler (<abbr title="Tom Marshburn">TM</abbr>, <abbr title="Ivy Lui">IL</abbr>, <abbr title="Rick Brown">RB</abbr>, <abbr title="Dan Cheung">DC</abbr>, <abbr title="Gary Lum">GL</abbr>, <abbr title="Peter Cheng">PC</abbr>), pp. 722–729.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Solworth.html">DAC-1986-Solworth</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>GENERIC: a silicon compiler support language (<abbr title="Jon A. Solworth">JAS</abbr>), pp. 524–530.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-BlackmanFR.html">DAC-1985-BlackmanFR</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>The Silc silicon compiler: language and features (<abbr title="Timothy Blackman">TB</abbr>, <abbr title="Jeffrey R. Fox">JRF</abbr>, <abbr title="Christopher Rosebrugh">CR</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-FungHK.html">DAC-1985-FungHK</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Design for testability in a silicon compilation environment (<abbr title="H. S. Fung">HSF</abbr>, <abbr title="S. Hirschhorn">SH</abbr>, <abbr title="R. Kulkarni">RK</abbr>), pp. 190–196.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-GrayH.html">DAC-1985-GrayH</a></dt><dd>Portability in silicon CAE (<abbr title="John P. Gray">JPG</abbr>, <abbr title="John Hunter">JH</abbr>), pp. 597–601.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-HealeyG.html">DAC-1985-HealeyG</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Decomposition of logic networks into silicon (<abbr title="Steven T. Healey">STH</abbr>, <abbr title="Daniel D. Gajski">DDG</abbr>), pp. 162–168.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-KrekelbergSJ.html">DAC-1985-KrekelbergSJ</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Yet another silicon compiler (<abbr title="David E. Krekelberg">DEK</abbr>, <abbr title="Gerald E. Sobelman">GES</abbr>, <abbr title="Chu S. Jhon">CSJ</abbr>), pp. 176–182.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-SteinwegAPN.html">DAC-1985-SteinwegAPN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Silicon compilation of gate array bases (<abbr title="Russel L. Steinweg">RLS</abbr>, <abbr title="Susan J. Aguirre">SJA</abbr>, <abbr title="Kerry Pierce">KP</abbr>, <abbr title="Scott Nance">SN</abbr>), pp. 435–438.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Gajski.html">DAC-1984-Gajski</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Silicon compilers and expert systems for VLSI (<abbr title="Daniel D. Gajski">DDG</abbr>), pp. 86–87.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-MartinezN.html">DAC-1984-MartinezN</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Methodology for compiler generated silicon structures (<abbr title="Antonio Martínez">AM</abbr>, <abbr title="Scott Nance">SN</abbr>), pp. 689–691.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-WieclawskiP.html">DAC-1984-WieclawskiP</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of negative gate networks realized in weinberger-LIKF layout in a boolean level silicon compiler (<abbr title="Andrzej Wieclawski">AW</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 703–704.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1983-Johnson.html">POPL-1983-Johnson</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Code Generation for Silicon (<abbr title="Stephen C. Johnson">SCJ</abbr>), pp. 14–19.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-GrayBR.html">DAC-1982-GrayBR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Designing gate arrays using a silicon compiler (<abbr title="John P. Gray">JPG</abbr>, <abbr title="Irene Buchanan">IB</abbr>, <abbr title="Peter S. Robertson">PSR</abbr>), pp. 377–383.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Szepieniec.html">DAC-1982-Szepieniec</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SAGA: An Experimental Silicon Assembler (<abbr title="Antoni A. Szepieniec">AAS</abbr>), pp. 365–370.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Ayres79a.html">DAC-1979-Ayres79a</a></dt><dd>Silicon compilation-a hierarchical use of PLAs (<abbr title="Ron Ayres">RA</abbr>), pp. 314–326.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Gray.html">DAC-1979-Gray</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Introduction to silicon compilation (<abbr title="John P. Gray">JPG</abbr>), pp. 305–306.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Johannsen.html">DAC-1979-Johannsen</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Bristle Blocks: A silicon compiler (<abbr title="Dave Johannsen">DJ</abbr>), pp. 310–313.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-DobesB.html">DAC-1976-DobesB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>The automatic recognition of silicon gate transistor geometries: An LSI design aid program (<abbr title="Ivan Dobes">ID</abbr>, <abbr title="Ron Byrd">RB</abbr>), pp. 327–335.</dd> <div class="pagevis" style="width:8px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>