Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate C:\projects\axe5_eagle\pcie\ip\system\resetIP.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\projects\axe5_eagle\pcie\ip\system\resetIP --family="Agilex 5" --part=A5ED065BB32AE4S
Info: resetIP.resetIP: Please use the new Intel FPGA IP named intel_user_rst_clkgate
Info: resetIP: "Transforming system: resetIP"
Info: resetIP: "Naming system components in system: resetIP"
Info: resetIP: "Processing generation queue"
Info: resetIP: "Generating: resetIP"
Info: resetIP: "Generating: altera_s10_user_rst_clkgate"
Info: resetIP: Done "resetIP" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in C:/projects/axe5_eagle/pcie/ip/system/resetIP/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projects/axe5_eagle/pcie/ip/system/resetIP/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\projects\axe5_eagle\pcie\ip\system\resetIP.ip --simulator=MODELSIM --output-directory=C:/projects/axe5_eagle/pcie/ip/system/resetIP/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/projects/axe5_eagle/pcie/ip/system/resetIP/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projects/axe5_eagle/pcie/ip/system/resetIP/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\projects\axe5_eagle\pcie\ip\system\resetIP.ip --synthesis=VERILOG --output-directory=C:\projects\axe5_eagle\pcie\ip\system\resetIP --family="Agilex 5" --part=A5ED065BB32AE4S
Info: resetIP.resetIP: Please use the new Intel FPGA IP named intel_user_rst_clkgate
Info: resetIP: "Transforming system: resetIP"
Info: resetIP: "Naming system components in system: resetIP"
Info: resetIP: "Processing generation queue"
Info: resetIP: "Generating: resetIP"
Info: resetIP: "Generating: altera_s10_user_rst_clkgate"
Info: resetIP: generating top-level entity altera_s10_user_rst_clkgate
Info: resetIP: Done "resetIP" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
