Classic Timing Analyzer report for ZLJCQ
Sat Dec 15 19:51:22 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.253 ns    ; LDIR     ; jcq[3]     ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.446 ns    ; jcq[1]   ; ZL_out2[1] ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.392 ns    ; ZL_in[2] ; jcq[2]     ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+----------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To     ; To Clock ;
+-------+--------------+------------+----------+--------+----------+
; N/A   ; None         ; 4.253 ns   ; LDIR     ; jcq[4] ; CLK      ;
; N/A   ; None         ; 4.253 ns   ; LDIR     ; jcq[5] ; CLK      ;
; N/A   ; None         ; 4.253 ns   ; LDIR     ; jcq[6] ; CLK      ;
; N/A   ; None         ; 4.253 ns   ; LDIR     ; jcq[7] ; CLK      ;
; N/A   ; None         ; 4.253 ns   ; LDIR     ; jcq[0] ; CLK      ;
; N/A   ; None         ; 4.253 ns   ; LDIR     ; jcq[1] ; CLK      ;
; N/A   ; None         ; 4.253 ns   ; LDIR     ; jcq[2] ; CLK      ;
; N/A   ; None         ; 4.253 ns   ; LDIR     ; jcq[3] ; CLK      ;
; N/A   ; None         ; 3.981 ns   ; ZL_in[4] ; jcq[4] ; CLK      ;
; N/A   ; None         ; 3.963 ns   ; ZL_in[7] ; jcq[7] ; CLK      ;
; N/A   ; None         ; 3.914 ns   ; ZL_in[6] ; jcq[6] ; CLK      ;
; N/A   ; None         ; 3.845 ns   ; ZL_in[0] ; jcq[0] ; CLK      ;
; N/A   ; None         ; 3.802 ns   ; ZL_in[1] ; jcq[1] ; CLK      ;
; N/A   ; None         ; 3.771 ns   ; ZL_in[5] ; jcq[5] ; CLK      ;
; N/A   ; None         ; -0.154 ns  ; ZL_in[3] ; jcq[3] ; CLK      ;
; N/A   ; None         ; -0.162 ns  ; ZL_in[2] ; jcq[2] ; CLK      ;
+-------+--------------+------------+----------+--------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+--------+------------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To         ; From Clock ;
+-------+--------------+------------+--------+------------+------------+
; N/A   ; None         ; 7.446 ns   ; jcq[1] ; ZL_out2[1] ; CLK        ;
; N/A   ; None         ; 7.286 ns   ; jcq[6] ; ZL_out1[2] ; CLK        ;
; N/A   ; None         ; 6.953 ns   ; jcq[2] ; ZL_out2[2] ; CLK        ;
; N/A   ; None         ; 6.936 ns   ; jcq[7] ; ZL_out1[3] ; CLK        ;
; N/A   ; None         ; 6.923 ns   ; jcq[0] ; ZL_out2[0] ; CLK        ;
; N/A   ; None         ; 6.599 ns   ; jcq[5] ; ZL_out1[1] ; CLK        ;
; N/A   ; None         ; 6.354 ns   ; jcq[3] ; ZL_out2[3] ; CLK        ;
; N/A   ; None         ; 6.129 ns   ; jcq[4] ; ZL_out1[0] ; CLK        ;
+-------+--------------+------------+--------+------------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+----------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To     ; To Clock ;
+---------------+-------------+-----------+----------+--------+----------+
; N/A           ; None        ; 0.392 ns  ; ZL_in[2] ; jcq[2] ; CLK      ;
; N/A           ; None        ; 0.384 ns  ; ZL_in[3] ; jcq[3] ; CLK      ;
; N/A           ; None        ; -3.541 ns ; ZL_in[5] ; jcq[5] ; CLK      ;
; N/A           ; None        ; -3.572 ns ; ZL_in[1] ; jcq[1] ; CLK      ;
; N/A           ; None        ; -3.615 ns ; ZL_in[0] ; jcq[0] ; CLK      ;
; N/A           ; None        ; -3.684 ns ; ZL_in[6] ; jcq[6] ; CLK      ;
; N/A           ; None        ; -3.733 ns ; ZL_in[7] ; jcq[7] ; CLK      ;
; N/A           ; None        ; -3.751 ns ; ZL_in[4] ; jcq[4] ; CLK      ;
; N/A           ; None        ; -4.023 ns ; LDIR     ; jcq[4] ; CLK      ;
; N/A           ; None        ; -4.023 ns ; LDIR     ; jcq[5] ; CLK      ;
; N/A           ; None        ; -4.023 ns ; LDIR     ; jcq[6] ; CLK      ;
; N/A           ; None        ; -4.023 ns ; LDIR     ; jcq[7] ; CLK      ;
; N/A           ; None        ; -4.023 ns ; LDIR     ; jcq[0] ; CLK      ;
; N/A           ; None        ; -4.023 ns ; LDIR     ; jcq[1] ; CLK      ;
; N/A           ; None        ; -4.023 ns ; LDIR     ; jcq[2] ; CLK      ;
; N/A           ; None        ; -4.023 ns ; LDIR     ; jcq[3] ; CLK      ;
+---------------+-------------+-----------+----------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 15 19:51:22 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ZLJCQ -c ZLJCQ --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "jcq[4]" (data pin = "LDIR", clock pin = "CLK") is 4.253 ns
    Info: + Longest pin to register delay is 6.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_74; Fanout = 8; PIN Node = 'LDIR'
        Info: 2: + IC(5.114 ns) + CELL(0.660 ns) = 6.646 ns; Loc. = LCFF_X20_Y4_N9; Fanout = 1; REG Node = 'jcq[4]'
        Info: Total cell delay = 1.532 ns ( 23.05 % )
        Info: Total interconnect delay = 5.114 ns ( 76.95 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X20_Y4_N9; Fanout = 1; REG Node = 'jcq[4]'
        Info: Total cell delay = 1.526 ns ( 64.74 % )
        Info: Total interconnect delay = 0.831 ns ( 35.26 % )
Info: tco from clock "CLK" to destination pin "ZL_out2[1]" through register "jcq[1]" is 7.446 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X20_Y4_N11; Fanout = 1; REG Node = 'jcq[1]'
        Info: Total cell delay = 1.526 ns ( 64.74 % )
        Info: Total interconnect delay = 0.831 ns ( 35.26 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.839 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N11; Fanout = 1; REG Node = 'jcq[1]'
        Info: 2: + IC(2.197 ns) + CELL(2.642 ns) = 4.839 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'ZL_out2[1]'
        Info: Total cell delay = 2.642 ns ( 54.60 % )
        Info: Total interconnect delay = 2.197 ns ( 45.40 % )
Info: th for register "jcq[2]" (data pin = "ZL_in[2]", clock pin = "CLK") is 0.392 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X20_Y4_N29; Fanout = 1; REG Node = 'jcq[2]'
        Info: Total cell delay = 1.526 ns ( 64.74 % )
        Info: Total interconnect delay = 0.831 ns ( 35.26 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.231 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'ZL_in[2]'
        Info: 2: + IC(0.999 ns) + CELL(0.149 ns) = 2.147 ns; Loc. = LCCOMB_X20_Y4_N28; Fanout = 1; COMB Node = 'jcq[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.231 ns; Loc. = LCFF_X20_Y4_N29; Fanout = 1; REG Node = 'jcq[2]'
        Info: Total cell delay = 1.232 ns ( 55.22 % )
        Info: Total interconnect delay = 0.999 ns ( 44.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Sat Dec 15 19:51:23 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


