# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../zibo_tp1.srcs/sources_1/imports/Downloads/cpu_package.0.vhd" \
"../../../../../zibo_tp1.srcs/sources_1/imports/Downloads/memory.3.vhd" \
"../../../../../zibo_tp1.srcs/sim_1/imports/Downloads/test_memory.3.vhd" \

# Do not sort compile order
nosort
