/*
 * Copyright (c) 2015, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef _DT_BINDINGS_TEGRA_POWERGATE_H
#define _DT_BINDINGS_TEGRA_POWERGATE_H

#define TEGRA_POWERGATE_APE		0
#define TEGRA_POWERGATE_DFD		1
#define TEGRA_POWERGATE_DISA		2
#define TEGRA_POWERGATE_SOR		2
#define TEGRA_POWERGATE_DISB		3
#define TEGRA_POWERGATE_DISC		4
#define TEGRA_POWERGATE_ISPA		5
#define TEGRA_POWERGATE_NVDEC		6
#define TEGRA_POWERGATE_NVJPG		7
#define TEGRA_POWERGATE_NVENC		8
#define TEGRA_POWERGATE_MPE		8
#define TEGRA_POWERGATE_PCIE		9
#define TEGRA_POWERGATE_SATA		10
#define TEGRA_POWERGATE_VE		11
#define TEGRA_POWERGATE_VENC		11
#define TEGRA_POWERGATE_VIC		12
#define TEGRA_POWERGATE_XUSBA		13
#define TEGRA_POWERGATE_XUSBB		14
#define TEGRA_POWERGATE_XUSBC		15
#define TEGRA_POWERGATE_GPU		43
#define TEGRA_NUM_POWERGATE		44

#endif
