// Seed: 1033262471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_6(
      .id_0(1), .id_1(id_4++), .id_2(1)
  );
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  wire  id_2,
    input  uwire id_3,
    output uwire id_4,
    input  uwire id_5,
    input  wire  id_6,
    input  wand  id_7,
    input  wand  id_8,
    output uwire id_9
    , id_11
);
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
  assign modCall_1.id_4 = 0;
  assign id_11 = 1;
  id_14(
      .id_0(id_13),
      .id_1(id_11),
      .id_2(),
      .id_3(id_1),
      .id_4(id_9),
      .id_5(id_11),
      .id_6(1),
      .id_7(id_0),
      .id_8(1),
      .id_9(1'b0),
      .id_10()
  );
endmodule
