Assembler report for DE10_Lite_Computer
Wed Apr 10 13:23:44 2019
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/verilog/DE10_Lite_Computer.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Apr 10 13:23:44 2019 ;
; Revision Name         ; DE10_Lite_Computer                    ;
; Top-level Entity Name ; DE10_Lite_Computer                    ;
; Family                ; MAX 10                                ;
; Device                ; 10M50DAF484C6GES                      ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+--------------------------------------------------------------------------------------+
; Assembler Generated Files                                                            ;
+--------------------------------------------------------------------------------------+
; File Name                                                                            ;
+--------------------------------------------------------------------------------------+
; C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/verilog/DE10_Lite_Computer.sof ;
+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/verilog/DE10_Lite_Computer.sof ;
+----------------+-----------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                       ;
+----------------+-----------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x00AAB53D                                                                                    ;
; Checksum       ; 0x00AAB53D                                                                                    ;
+----------------+-----------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 10 13:23:37 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer
Warning (125092): Tcl Script File Computer_System/simulation/Computer_System.sip not found
    Info (125063): set_global_assignment -name SIP_FILE Computer_System/simulation/Computer_System.sip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Wed Apr 10 13:23:45 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


