INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/AND_T_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_T_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/AND_T_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_T_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/CSA64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA64
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/CSA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/OR_T_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_T_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/OR_T_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_T_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/RCA4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA4
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sources_1/new/Verification_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Verification_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/a/m/amaravil/Desktop/EC413/Vivado_Stuff/Lab4_EC413_AM/Lab4_EC413_AM.srcs/sim_1/new/tb_CSA64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CSA64
