---
source_pdf: rp2350-datasheet-7.pdf
repository: llm_database
chapter: Chapter 2. System bus
section: 2.2.2. XIP
pages: 31-32
type: technical_spec
generated_at: 2026-03-01T06:07:53.318745+00:00
---

# 2.2.2. XIP

2.2.2. XIP

XIP is accessible to DMA, processor load/store, and processor instruction fetch. This address range contains various

mirrors of a 64 MB space which is mapped to external memory devices. On RP2350 the lower 32 MB is occupied by the

QSPI Memory Interface (QMI), and the remainder is reserved. QMI controls are in the APB register section.

2.2. Address map
30

RP2350 Datasheet

| Bus Endpoint | Base Address |
| --- | --- |
| XIP_BASE | 0x10000000 |
| XIP_NOCACHE_NOALLOC_BASE | 0x14000000 |
| XIP_MAINTENANCE_BASE | 0x18000000 |
| XIP_NOCACHE_NOALLOC_NOTRANSLATE_BASE | 0x1c000000 |

Table 10. Address

map for XIP bus

segment

ÔÅöNOTE

XIP_SRAM_BASE no longer exists as a separate address range. Cache-as-SRAM is now achieved by pinning cache lines

within the cached XIP address space.
