// BMM LOC annotation file.
//
// Release 13.4 - (null) O.87xd, build 2.7 Nov 11, 2011
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP microblaze_0 MICROBLAZE 100


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'lmb_bram_combined' 0x00000000:0x0000FFFF (64 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE lmb_bram_combined RAMB32 [0x00000000:0x0000FFFF]
        BUS_BLOCK
            Inst_MB/lmb_bram/lmb_bram/ramb36_0 RAMB32 [31:30] [0:16383] INPUT = lmb_bram_combined_0.mem PLACED = X2Y10;
            Inst_MB/lmb_bram/lmb_bram/ramb36_1 RAMB32 [29:28] [0:16383] INPUT = lmb_bram_combined_1.mem PLACED = X2Y9;
            Inst_MB/lmb_bram/lmb_bram/ramb36_2 RAMB32 [27:26] [0:16383] INPUT = lmb_bram_combined_2.mem PLACED = X2Y12;
            Inst_MB/lmb_bram/lmb_bram/ramb36_3 RAMB32 [25:24] [0:16383] INPUT = lmb_bram_combined_3.mem PLACED = X2Y11;
            Inst_MB/lmb_bram/lmb_bram/ramb36_4 RAMB32 [23:22] [0:16383] INPUT = lmb_bram_combined_4.mem PLACED = X3Y16;
            Inst_MB/lmb_bram/lmb_bram/ramb36_5 RAMB32 [21:20] [0:16383] INPUT = lmb_bram_combined_5.mem PLACED = X2Y14;
            Inst_MB/lmb_bram/lmb_bram/ramb36_6 RAMB32 [19:18] [0:16383] INPUT = lmb_bram_combined_6.mem PLACED = X3Y15;
            Inst_MB/lmb_bram/lmb_bram/ramb36_7 RAMB32 [17:16] [0:16383] INPUT = lmb_bram_combined_7.mem PLACED = X3Y17;
            Inst_MB/lmb_bram/lmb_bram/ramb36_8 RAMB32 [15:14] [0:16383] INPUT = lmb_bram_combined_8.mem PLACED = X2Y13;
            Inst_MB/lmb_bram/lmb_bram/ramb36_9 RAMB32 [13:12] [0:16383] INPUT = lmb_bram_combined_9.mem PLACED = X3Y13;
            Inst_MB/lmb_bram/lmb_bram/ramb36_10 RAMB32 [11:10] [0:16383] INPUT = lmb_bram_combined_10.mem PLACED = X3Y12;
            Inst_MB/lmb_bram/lmb_bram/ramb36_11 RAMB32 [9:8] [0:16383] INPUT = lmb_bram_combined_11.mem PLACED = X3Y18;
            Inst_MB/lmb_bram/lmb_bram/ramb36_12 RAMB32 [7:6] [0:16383] INPUT = lmb_bram_combined_12.mem PLACED = X3Y14;
            Inst_MB/lmb_bram/lmb_bram/ramb36_13 RAMB32 [5:4] [0:16383] INPUT = lmb_bram_combined_13.mem PLACED = X3Y11;
            Inst_MB/lmb_bram/lmb_bram/ramb36_14 RAMB32 [3:2] [0:16383] INPUT = lmb_bram_combined_14.mem PLACED = X3Y9;
            Inst_MB/lmb_bram/lmb_bram/ramb36_15 RAMB32 [1:0] [0:16383] INPUT = lmb_bram_combined_15.mem PLACED = X3Y10;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'xps_bram_if_cntlr_0_block_combined' 0x8B708000:0x8B709FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE xps_bram_if_cntlr_0_block_combined RAMB32 [0x8B708000:0x8B709FFF]
        BUS_BLOCK
            Inst_MB/xps_bram_if_cntlr_0_block/xps_bram_if_cntlr_0_block/ramb36_0 RAMB32 [31:16] [0:2047] INPUT = xps_bram_if_cntlr_0_block_combined_0.mem PLACED = X1Y7;
            Inst_MB/xps_bram_if_cntlr_0_block/xps_bram_if_cntlr_0_block/ramb36_1 RAMB32 [15:0] [0:2047] INPUT = xps_bram_if_cntlr_0_block_combined_1.mem PLACED = X1Y6;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

