

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Wed Jul 31 23:38:13 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.645 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.000 ns|  12.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      133|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       60|    -|
|Register             |        -|     -|      166|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      166|      193|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln0_1_fu_163_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln0_fu_157_p2      |         +|   0|  0|  19|           8|           8|
    |add_ln869_1_fu_131_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln869_fu_125_p2    |         +|   0|  0|  19|           8|           8|
    |ap_return              |       and|   0|  0|   2|           1|           1|
    |grp_fu_99_p2           |      icmp|   0|  0|  29|          64|          64|
    |or_ln870_1_fu_203_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln870_fu_193_p2     |        or|   0|  0|  12|          12|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 133|         122|         107|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |wsp2_address0            |  14|          3|   12|         36|
    |wsp2_address1            |  14|          3|   12|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         13|   27|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln0_1_reg_223            |   8|   0|    8|          0|
    |add_ln869_1_reg_218          |   8|   0|    8|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |icmp_ln870_reg_258           |   1|   0|    1|          0|
    |reg_91                       |  64|   0|   64|          0|
    |reg_95                       |  64|   0|   64|          0|
    |tmp_32_reg_228               |   8|   0|   12|          4|
    |tmp_33_reg_238               |   8|   0|   12|          4|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 166|   0|  174|          8|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------+-----+-----+------------+--------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return      |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|wsp2_address0  |  out|   12|   ap_memory|                      wsp2|         array|
|wsp2_ce0       |  out|    1|   ap_memory|                      wsp2|         array|
|wsp2_q0        |   in|   64|   ap_memory|                      wsp2|         array|
|wsp2_address1  |  out|   12|   ap_memory|                      wsp2|         array|
|wsp2_ce1       |  out|    1|   ap_memory|                      wsp2|         array|
|wsp2_q1        |   in|   64|   ap_memory|                      wsp2|         array|
|wsp1_offset    |   in|    5|     ap_none|               wsp1_offset|        scalar|
|wsp1_offset1   |   in|    3|     ap_none|              wsp1_offset1|        scalar|
|wsp2_offset    |   in|    5|     ap_none|               wsp2_offset|        scalar|
|wsp2_offset3   |   in|    3|     ap_none|              wsp2_offset3|        scalar|
+---------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wsp2_offset3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp2_offset3"   --->   Operation 6 'read' 'wsp2_offset3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wsp2_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp2_offset"   --->   Operation 7 'read' 'wsp2_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wsp1_offset1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp1_offset1"   --->   Operation 8 'read' 'wsp1_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wsp1_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp1_offset"   --->   Operation 9 'read' 'wsp1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wsp2_offset3_cast23 = zext i3 %wsp2_offset3_read"   --->   Operation 10 'zext' 'wsp2_offset3_cast23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln869 = zext i5 %wsp2_offset_read"   --->   Operation 11 'zext' 'zext_ln869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp2_offset_read, i2 0"   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln869_1 = zext i7 %tmp"   --->   Operation 13 'zext' 'zext_ln869_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln869 = add i8 %zext_ln869_1, i8 %zext_ln869"   --->   Operation 14 'add' 'add_ln869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 15 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln869_1 = add i8 %add_ln869, i8 %wsp2_offset3_cast23"   --->   Operation 15 'add' 'add_ln869_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wsp1_offset1_cast25 = zext i3 %wsp1_offset1_read"   --->   Operation 16 'zext' 'wsp1_offset1_cast25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i5 %wsp1_offset_read"   --->   Operation 17 'zext' 'zext_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp1_offset_read, i2 0"   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln0_1 = zext i7 %tmp_s"   --->   Operation 19 'zext' 'zext_ln0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln0 = add i8 %zext_ln0_1, i8 %zext_ln0"   --->   Operation 20 'add' 'add_ln0' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 21 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln0_1 = add i8 %add_ln0, i8 %wsp1_offset1_cast25"   --->   Operation 21 'add' 'add_ln0_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln869_1, i4 0"   --->   Operation 22 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln869_2 = zext i12 %tmp_32"   --->   Operation 23 'zext' 'zext_ln869_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%wsp2_addr = getelementptr i64 %wsp2, i64 0, i64 %zext_ln869_2"   --->   Operation 24 'getelementptr' 'wsp2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln0_1, i4 0"   --->   Operation 25 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln0_2 = zext i12 %tmp_33"   --->   Operation 26 'zext' 'zext_ln0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%wsp2_addr_1 = getelementptr i64 %wsp2, i64 0, i64 %zext_ln0_2"   --->   Operation 27 'getelementptr' 'wsp2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.64ns)   --->   "%wsp2_load_2 = load i12 %wsp2_addr_1"   --->   Operation 28 'load' 'wsp2_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 29 [2/2] (1.64ns)   --->   "%wsp2_load = load i12 %wsp2_addr"   --->   Operation 29 'load' 'wsp2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln870 = or i12 %tmp_32, i12 15"   --->   Operation 30 'or' 'or_ln870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i12 %or_ln870"   --->   Operation 31 'zext' 'zext_ln870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%wsp2_addr_3 = getelementptr i64 %wsp2, i64 0, i64 %zext_ln870"   --->   Operation 32 'getelementptr' 'wsp2_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln870_1 = or i12 %tmp_33, i12 15"   --->   Operation 33 'or' 'or_ln870_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i12 %or_ln870_1"   --->   Operation 34 'zext' 'zext_ln870_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%wsp2_addr_2 = getelementptr i64 %wsp2, i64 0, i64 %zext_ln870_1"   --->   Operation 35 'getelementptr' 'wsp2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (1.64ns)   --->   "%wsp2_load_2 = load i12 %wsp2_addr_1"   --->   Operation 36 'load' 'wsp2_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 37 [1/2] (1.64ns)   --->   "%wsp2_load = load i12 %wsp2_addr"   --->   Operation 37 'load' 'wsp2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 38 [2/2] (1.64ns)   --->   "%wsp2_load_3 = load i12 %wsp2_addr_2"   --->   Operation 38 'load' 'wsp2_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_3 : Operation 39 [2/2] (1.64ns)   --->   "%wsp2_load_1 = load i12 %wsp2_addr_3"   --->   Operation 39 'load' 'wsp2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 40 [1/1] (1.06ns)   --->   "%icmp_ln870 = icmp_eq  i64 %wsp2_load_2, i64 %wsp2_load"   --->   Operation 40 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (1.64ns)   --->   "%wsp2_load_3 = load i12 %wsp2_addr_2"   --->   Operation 41 'load' 'wsp2_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_4 : Operation 42 [1/2] (1.64ns)   --->   "%wsp2_load_1 = load i12 %wsp2_addr_3"   --->   Operation 42 'load' 'wsp2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 43 [1/1] (1.06ns)   --->   "%icmp_ln870_1 = icmp_eq  i64 %wsp2_load_3, i64 %wsp2_load_1"   --->   Operation 43 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.12ns)   --->   "%and_ln870 = and i1 %icmp_ln870, i1 %icmp_ln870_1"   --->   Operation 44 'and' 'and_ln870' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i1 %and_ln870" [patchMaker.cpp:37]   --->   Operation 45 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wsp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp1_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2_offset3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp2_offset3_read   (read          ) [ 000000]
wsp2_offset_read    (read          ) [ 000000]
wsp1_offset1_read   (read          ) [ 000000]
wsp1_offset_read    (read          ) [ 000000]
wsp2_offset3_cast23 (zext          ) [ 000000]
zext_ln869          (zext          ) [ 000000]
tmp                 (bitconcatenate) [ 000000]
zext_ln869_1        (zext          ) [ 000000]
add_ln869           (add           ) [ 000000]
add_ln869_1         (add           ) [ 001000]
wsp1_offset1_cast25 (zext          ) [ 000000]
zext_ln0            (zext          ) [ 000000]
tmp_s               (bitconcatenate) [ 000000]
zext_ln0_1          (zext          ) [ 000000]
add_ln0             (add           ) [ 000000]
add_ln0_1           (add           ) [ 001000]
tmp_32              (bitconcatenate) [ 010100]
zext_ln869_2        (zext          ) [ 000000]
wsp2_addr           (getelementptr ) [ 010100]
tmp_33              (bitconcatenate) [ 010100]
zext_ln0_2          (zext          ) [ 000000]
wsp2_addr_1         (getelementptr ) [ 010100]
or_ln870            (or            ) [ 000000]
zext_ln870          (zext          ) [ 000000]
wsp2_addr_3         (getelementptr ) [ 001010]
or_ln870_1          (or            ) [ 000000]
zext_ln870_1        (zext          ) [ 000000]
wsp2_addr_2         (getelementptr ) [ 001010]
wsp2_load_2         (load          ) [ 001010]
wsp2_load           (load          ) [ 001010]
icmp_ln870          (icmp          ) [ 010001]
wsp2_load_3         (load          ) [ 010001]
wsp2_load_1         (load          ) [ 010001]
icmp_ln870_1        (icmp          ) [ 000000]
and_ln870           (and           ) [ 000000]
ret_ln37            (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wsp2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp1_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wsp2_offset3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2_offset3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="wsp2_offset3_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="3" slack="0"/>
<pin id="28" dir="0" index="1" bw="3" slack="0"/>
<pin id="29" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_offset3_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="wsp2_offset_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="5" slack="0"/>
<pin id="34" dir="0" index="1" bw="5" slack="0"/>
<pin id="35" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_offset_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="wsp1_offset1_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_offset1_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="wsp1_offset_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="5" slack="0"/>
<pin id="46" dir="0" index="1" bw="5" slack="0"/>
<pin id="47" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_offset_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="wsp2_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="12" slack="0"/>
<pin id="54" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="wsp2_addr_1_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="12" slack="0"/>
<pin id="61" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_addr_1/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="64" slack="1"/>
<pin id="72" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wsp2_load_2/2 wsp2_load/2 wsp2_load_3/3 wsp2_load_1/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="wsp2_addr_3_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="12" slack="0"/>
<pin id="79" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_addr_3/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="wsp2_addr_2_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_addr_2/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="1"/>
<pin id="93" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_load_2 wsp2_load_3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="1"/>
<pin id="97" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_load wsp2_load_1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="0" index="1" bw="64" slack="1"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/4 icmp_ln870_1/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="wsp2_offset3_cast23_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp2_offset3_cast23/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln869_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln869/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="5" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln869_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln869_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln869_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="5" slack="0"/>
<pin id="128" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln869/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln869_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln869_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="wsp1_offset1_cast25_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp1_offset1_cast25/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln0_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln0_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln0_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="5" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln0_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln0_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_32_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="1"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln869_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln869_2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_33_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="1"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln0_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln870_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="1"/>
<pin id="195" dir="0" index="1" bw="12" slack="0"/>
<pin id="196" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln870_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln870_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="1"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln870_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_1/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln870_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="add_ln869_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln869_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="add_ln0_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln0_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_32_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="1"/>
<pin id="230" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="233" class="1005" name="wsp2_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="1"/>
<pin id="235" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_33_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="1"/>
<pin id="240" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="243" class="1005" name="wsp2_addr_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="1"/>
<pin id="245" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_addr_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="wsp2_addr_3_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="1"/>
<pin id="250" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_addr_3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="wsp2_addr_2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="1"/>
<pin id="255" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_addr_2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln870_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="8" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="73"><net_src comp="57" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="74"><net_src comp="50" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="90"><net_src comp="75" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="94"><net_src comp="64" pin="7"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="64" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="91" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="95" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="26" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="32" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="109" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="105" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="38" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="44" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="44" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="141" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="137" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="193" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="217"><net_src comp="99" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="131" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="226"><net_src comp="163" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="231"><net_src comp="169" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="236"><net_src comp="50" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="241"><net_src comp="181" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="246"><net_src comp="57" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="251"><net_src comp="75" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="256"><net_src comp="82" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="261"><net_src comp="99" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wsp2 | {}
	Port: wsp1_offset | {}
	Port: wsp1_offset1 | {}
	Port: wsp2_offset | {}
	Port: wsp2_offset3 | {}
 - Input state : 
	Port: areWedgeSuperPointsEqual : wsp2 | {2 3 4 }
	Port: areWedgeSuperPointsEqual : wsp1_offset | {1 }
	Port: areWedgeSuperPointsEqual : wsp1_offset1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2_offset | {1 }
	Port: areWedgeSuperPointsEqual : wsp2_offset3 | {1 }
  - Chain level:
	State 1
		zext_ln869_1 : 1
		add_ln869 : 2
		add_ln869_1 : 3
		zext_ln0_1 : 1
		add_ln0 : 2
		add_ln0_1 : 3
	State 2
		zext_ln869_2 : 1
		wsp2_addr : 2
		zext_ln0_2 : 1
		wsp2_addr_1 : 2
		wsp2_load_2 : 3
		wsp2_load : 3
	State 3
		wsp2_addr_3 : 1
		wsp2_addr_2 : 1
		wsp2_load_3 : 2
		wsp2_load_1 : 2
	State 4
	State 5
		and_ln870 : 1
		ret_ln37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln869_fu_125       |    0    |    19   |
|    add   |      add_ln869_1_fu_131      |    0    |    19   |
|          |        add_ln0_fu_157        |    0    |    19   |
|          |       add_ln0_1_fu_163       |    0    |    19   |
|----------|------------------------------|---------|---------|
|   icmp   |           grp_fu_99          |    0    |    29   |
|----------|------------------------------|---------|---------|
|    and   |       and_ln870_fu_213       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          | wsp2_offset3_read_read_fu_26 |    0    |    0    |
|   read   |  wsp2_offset_read_read_fu_32 |    0    |    0    |
|          | wsp1_offset1_read_read_fu_38 |    0    |    0    |
|          |  wsp1_offset_read_read_fu_44 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |  wsp2_offset3_cast23_fu_105  |    0    |    0    |
|          |       zext_ln869_fu_109      |    0    |    0    |
|          |      zext_ln869_1_fu_121     |    0    |    0    |
|          |  wsp1_offset1_cast25_fu_137  |    0    |    0    |
|   zext   |        zext_ln0_fu_141       |    0    |    0    |
|          |       zext_ln0_1_fu_153      |    0    |    0    |
|          |      zext_ln869_2_fu_176     |    0    |    0    |
|          |       zext_ln0_2_fu_188      |    0    |    0    |
|          |       zext_ln870_fu_198      |    0    |    0    |
|          |      zext_ln870_1_fu_208     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_113          |    0    |    0    |
|bitconcatenate|         tmp_s_fu_145         |    0    |    0    |
|          |         tmp_32_fu_169        |    0    |    0    |
|          |         tmp_33_fu_181        |    0    |    0    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln870_fu_193       |    0    |    0    |
|          |       or_ln870_1_fu_203      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   107   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln0_1_reg_223 |    8   |
|add_ln869_1_reg_218|    8   |
| icmp_ln870_reg_258|    1   |
|       reg_91      |   64   |
|       reg_95      |   64   |
|   tmp_32_reg_228  |   12   |
|   tmp_33_reg_238  |   12   |
|wsp2_addr_1_reg_243|   12   |
|wsp2_addr_2_reg_253|   12   |
|wsp2_addr_3_reg_248|   12   |
| wsp2_addr_reg_233 |   12   |
+-------------------+--------+
|       Total       |   217  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_64 |  p2  |   4  |   0  |    0   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   || 0.905429||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   107  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   40   |
|  Register |    -   |   217  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   217  |   147  |
+-----------+--------+--------+--------+
