Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading explicitly-specified extra libs for nom_tt_025C_1v80…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib'…
Reading extra timing library for the 'nom_tt_025C_1v80' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading explicitly-specified extra libs for nom_ff_n40C_1v95…
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
Reading extra timing library for the 'nom_ff_n40C_1v95' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading explicitly-specified extra libs for nom_ss_100C_1v60…
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib line 1, library BlockRAM_1KB already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib line 1, library DSP already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib line 1, library LUT4AB already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib line 1, library N_term_DSP already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib line 1, library N_term_RAM_IO already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib line 1, library N_term_single already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib line 1, library N_term_single2 already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib line 1, library RAM_IO already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib line 1, library RegFile already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib line 1, library S_term_DSP already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib line 1, library S_term_RAM_IO already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib line 1, library S_term_single already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib line 1, library S_term_single2 already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib line 1, library W_IO already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib line 1, library eFPGA_Config already exists.
Reading extra timing library for the 'nom_ss_100C_1v60' corner at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
[WARNING STA-1140] /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib line 1, library sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C_lib already exists.
Reading OpenROAD database at '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/27-openroad-globalplacement/efpga_core.odb'…
Reading design constraints file at '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/base_user_project_wrapper.sdc'…
[WARNING STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[INFO]: Creating clock {clk} for mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk with period: 40
[WARNING STA-0366] port 'gpio_in[30]' not found.
[WARNING STA-0450] virtual clock clk can not be propagated.
[WARNING STA-0450] virtual clock jtag_clk can not be propagated.
[INFO]: Setting clock uncertainity to: 0.25
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[WARNING STA-0366] port 'resetb_l' not found.
[INFO]: Setting input ports external delay to: 0
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[INFO]: Setting output ports external delay to: 0
[WARNING STA-0366] port 'gpio_out[*]' not found.
[WARNING STA-0366] port 'gpio_oeb[*]' not found.
[WARNING STA-0366] port 'gpio_oeb[*]' not found.
[WARNING STA-0366] port 'gpio_out[*]' not found.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 31 input buffers.
[INFO RSZ-0028] Inserted 58 output buffers.
[INFO RSZ-0058] Using max wire length 5786um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |     34962
      100 |       0 |       0 |             0 |     34862
      200 |       0 |       0 |             0 |     34762
      300 |       0 |       0 |             0 |     34662
      400 |       0 |       0 |             0 |     34562
      500 |       0 |       0 |             0 |     34462
      600 |       0 |       0 |             0 |     34362
      700 |       0 |       0 |             0 |     34262
      800 |       0 |       0 |             0 |     34162
      900 |       0 |       0 |             0 |     34062
     1000 |       0 |       0 |             0 |     33962
     1100 |       0 |       0 |             0 |     33862
     1200 |       0 |       0 |             0 |     33762
     1300 |       0 |       0 |             0 |     33662
     1400 |       0 |       0 |             0 |     33562
     1500 |       0 |       0 |             0 |     33462
     1600 |       0 |       0 |             0 |     33362
     1700 |       0 |       0 |             0 |     33262
     1800 |       0 |       0 |             0 |     33162
     1900 |       0 |       0 |             0 |     33062
     2000 |       0 |       0 |             0 |     32962
     2100 |       0 |       0 |             0 |     32862
     2200 |       0 |       0 |             0 |     32762
     2300 |       0 |       0 |             0 |     32662
     2400 |       0 |       0 |             0 |     32562
     2500 |       0 |       0 |             0 |     32462
     2600 |       0 |       0 |             0 |     32362
     2700 |       0 |       0 |             0 |     32262
     2800 |       0 |       0 |             0 |     32162
     2900 |       0 |       0 |             0 |     32062
     3000 |       0 |       0 |             0 |     31962
     3100 |       0 |       0 |             0 |     31862
     3200 |       0 |       0 |             0 |     31762
     3300 |       0 |       0 |             0 |     31662
     3400 |       0 |       0 |             0 |     31562
     3500 |       0 |       0 |             0 |     31462
     3600 |       0 |       0 |             0 |     31362
     3700 |       0 |       0 |             0 |     31262
     3800 |       0 |       0 |             0 |     31162
     3900 |       0 |       0 |             0 |     31062
     4000 |       0 |       0 |             0 |     30962
     4100 |       0 |       0 |             0 |     30862
     4200 |       0 |       0 |             0 |     30762
     4300 |       0 |       0 |             0 |     30662
     4400 |       0 |       0 |             0 |     30562
     4500 |       0 |       0 |             0 |     30462
     4600 |       0 |       0 |             0 |     30362
     4700 |       0 |       0 |             0 |     30262
     4800 |       0 |       0 |             0 |     30162
     4900 |       0 |       0 |             0 |     30062
     5000 |       0 |       0 |             0 |     29962
     5100 |       0 |       0 |             0 |     29862
     5200 |       0 |       0 |             0 |     29762
     5300 |       0 |       0 |             0 |     29662
     5400 |       0 |       0 |             0 |     29562
     5500 |       0 |       0 |             0 |     29462
     5600 |       0 |       0 |             0 |     29362
     5700 |       0 |       0 |             0 |     29262
     5800 |       0 |       0 |             0 |     29162
     5900 |       0 |       0 |             0 |     29062
     6000 |       0 |       0 |             0 |     28962
     6100 |       0 |       0 |             0 |     28862
     6200 |       0 |       0 |             0 |     28762
     6300 |       0 |       0 |             0 |     28662
     6400 |       0 |       0 |             0 |     28562
     6500 |       0 |       0 |             0 |     28462
     6600 |       0 |       0 |             0 |     28362
     6700 |       0 |       0 |             0 |     28262
     6800 |       0 |       0 |             0 |     28162
     6900 |       0 |       0 |             0 |     28062
     7000 |       0 |       0 |             0 |     27962
     7100 |       0 |       0 |             0 |     27862
     7200 |       0 |       0 |             0 |     27762
     7300 |       0 |       0 |             0 |     27662
     7400 |       0 |       0 |             0 |     27562
     7500 |       0 |       0 |             0 |     27462
     7600 |       0 |       0 |             0 |     27362
     7700 |       0 |       0 |             0 |     27262
     7800 |       0 |       0 |             0 |     27162
     7900 |       0 |       0 |             0 |     27062
     8000 |       0 |       0 |             0 |     26962
     8100 |       0 |       0 |             0 |     26862
     8200 |       0 |       0 |             0 |     26762
     8300 |       0 |       0 |             0 |     26662
     8400 |       0 |       0 |             0 |     26562
     8500 |       0 |       0 |             0 |     26462
     8600 |       0 |       0 |             0 |     26362
     8700 |       0 |       0 |             0 |     26262
     8800 |       0 |       0 |             0 |     26162
     8900 |       0 |       0 |             0 |     26062
     9000 |       0 |       0 |             0 |     25962
     9100 |       0 |       0 |             0 |     25862
     9200 |       0 |       0 |             0 |     25762
     9300 |       0 |       0 |             0 |     25662
     9400 |       0 |       0 |             0 |     25562
     9500 |       0 |       0 |             0 |     25462
     9600 |       0 |       0 |             0 |     25362
     9700 |       0 |       0 |             0 |     25262
     9800 |       0 |       0 |             0 |     25162
     9900 |       0 |       0 |             0 |     25062
    10000 |       0 |       0 |             0 |     24962
    10100 |       0 |       0 |             0 |     24862
    10200 |       0 |       0 |             0 |     24762
    10300 |       0 |       0 |             0 |     24662
    10400 |       0 |       0 |             0 |     24562
    10500 |       0 |       0 |             0 |     24462
    10600 |       0 |       0 |             0 |     24362
    10700 |       0 |       0 |             0 |     24262
    10800 |       0 |       0 |             0 |     24162
    10900 |       0 |       0 |             0 |     24062
    11000 |       0 |       0 |             0 |     23962
    11100 |       0 |       0 |             0 |     23862
    11200 |       0 |       0 |             0 |     23762
    11300 |       0 |       0 |             0 |     23662
    11400 |       0 |       0 |             0 |     23562
    11500 |       0 |       0 |             0 |     23462
    11600 |       0 |       0 |             0 |     23362
    11700 |       0 |       0 |             0 |     23262
    11800 |       0 |       0 |             0 |     23162
    11900 |       0 |       0 |             0 |     23062
    12000 |       0 |       0 |             0 |     22962
    12100 |       0 |       0 |             0 |     22862
    12200 |       0 |       0 |             0 |     22762
    12300 |       0 |       0 |             0 |     22662
    12400 |       0 |       0 |             0 |     22562
    12500 |       0 |       0 |             0 |     22462
    12600 |       0 |       0 |             0 |     22362
    12700 |       0 |       0 |             0 |     22262
    12800 |       0 |       0 |             0 |     22162
    12900 |       0 |       0 |             0 |     22062
    13000 |       0 |       0 |             0 |     21962
    13100 |       0 |       0 |             0 |     21862
    13200 |       0 |       0 |             0 |     21762
    13300 |       0 |       0 |             0 |     21662
    13400 |       0 |       0 |             0 |     21562
    13500 |       0 |       0 |             0 |     21462
    13600 |       0 |       0 |             0 |     21362
    13700 |       0 |       0 |             0 |     21262
    13800 |       0 |       0 |             0 |     21162
    13900 |       0 |       0 |             0 |     21062
    14000 |       0 |       0 |             0 |     20962
    14100 |       0 |       0 |             0 |     20862
    14200 |       0 |       0 |             0 |     20762
    14300 |       0 |       0 |             0 |     20662
    14400 |       0 |       0 |             0 |     20562
    14500 |       0 |       0 |             0 |     20462
    14600 |       0 |       0 |             0 |     20362
    14700 |       0 |       0 |             0 |     20262
    14800 |       0 |       0 |             0 |     20162
    14900 |       0 |       0 |             0 |     20062
    15000 |       0 |       0 |             0 |     19962
    15100 |       0 |       0 |             0 |     19862
    15200 |       0 |       0 |             0 |     19762
    15300 |       0 |       0 |             0 |     19662
    15400 |       0 |       0 |             0 |     19562
    15500 |       0 |       0 |             0 |     19462
    15600 |       0 |       0 |             0 |     19362
    15700 |       0 |       0 |             0 |     19262
    15800 |       0 |       0 |             0 |     19162
    15900 |       0 |       0 |             0 |     19062
    16000 |       0 |       0 |             0 |     18962
    16100 |       0 |       0 |             0 |     18862
    16200 |       0 |       0 |             0 |     18762
    16300 |       0 |       0 |             0 |     18662
    16400 |       0 |       0 |             0 |     18562
    16500 |       0 |       0 |             0 |     18462
    16600 |       0 |       0 |             0 |     18362
    16700 |       0 |       0 |             0 |     18262
    16800 |       0 |       0 |             0 |     18162
    16900 |       0 |       0 |             0 |     18062
    17000 |       0 |       0 |             0 |     17962
    17100 |       0 |       0 |             0 |     17862
    17200 |       0 |       0 |             0 |     17762
    17300 |       0 |       0 |             0 |     17662
    17400 |       0 |       0 |             0 |     17562
    17500 |       0 |       0 |             0 |     17462
    17600 |       0 |       0 |             0 |     17362
    17700 |       0 |       0 |             0 |     17262
    17800 |       0 |       0 |             0 |     17162
    17900 |       0 |       0 |             0 |     17062
    18000 |       0 |       0 |             0 |     16962
    18100 |       0 |       0 |             0 |     16862
    18200 |       0 |       0 |             0 |     16762
    18300 |       0 |       0 |             0 |     16662
    18400 |       0 |       0 |             0 |     16562
    18500 |       0 |       0 |             0 |     16462
    18600 |       0 |       0 |             0 |     16362
    18700 |       0 |       0 |             0 |     16262
    18800 |       0 |       0 |             0 |     16162
    18900 |       0 |       0 |             0 |     16062
    19000 |       0 |       0 |             0 |     15962
    19100 |       0 |       0 |             0 |     15862
    19200 |       0 |       0 |             0 |     15762
    19300 |       0 |       0 |             0 |     15662
    19400 |       0 |       0 |             0 |     15562
    19500 |       0 |       0 |             0 |     15462
    19600 |       0 |       0 |             0 |     15362
    19700 |       0 |       0 |             0 |     15262
    19800 |       0 |       0 |             0 |     15162
    19900 |       0 |       0 |             0 |     15062
    20000 |       0 |       0 |             0 |     14962
    20100 |       0 |       0 |             0 |     14862
    20200 |       0 |       0 |             0 |     14762
    20300 |       0 |       0 |             0 |     14662
    20400 |       0 |       0 |             0 |     14562
    20500 |       0 |       0 |             0 |     14462
    20600 |       0 |       0 |             0 |     14362
    20700 |       0 |       0 |             0 |     14262
    20800 |       0 |       0 |             0 |     14162
    20900 |       0 |       0 |             0 |     14062
    21000 |       0 |       0 |             0 |     13962
    21100 |       0 |       0 |             0 |     13862
    21200 |       0 |       0 |             0 |     13762
    21300 |       0 |       0 |             0 |     13662
    21400 |       0 |       0 |             0 |     13562
    21500 |       0 |       0 |             0 |     13462
    21600 |       0 |       0 |             0 |     13362
    21700 |       0 |       0 |             0 |     13262
    21800 |       0 |       0 |             0 |     13162
    21900 |       0 |       0 |             0 |     13062
    22000 |       0 |       0 |             0 |     12962
    22100 |       0 |       0 |             0 |     12862
    22200 |       0 |       0 |             0 |     12762
    22300 |       0 |       0 |             0 |     12662
    22400 |       0 |       0 |             0 |     12562
    22500 |       0 |       0 |             0 |     12462
    22600 |       0 |       0 |             0 |     12362
    22700 |       0 |       0 |             0 |     12262
    22800 |       0 |       0 |             0 |     12162
    22900 |       0 |       0 |             0 |     12062
    23000 |       0 |       0 |             0 |     11962
    23100 |       0 |       0 |             0 |     11862
    23200 |       0 |       0 |             0 |     11762
    23300 |       0 |       0 |             0 |     11662
    23400 |       0 |       0 |             0 |     11562
    23500 |       0 |       0 |             0 |     11462
    23600 |       0 |       0 |             0 |     11362
    23700 |      34 |       0 |             0 |     11262
    23800 |      56 |       0 |             0 |     11162
    23900 |      56 |       0 |             0 |     11062
    24000 |      56 |       0 |             0 |     10962
    24100 |      56 |       0 |             0 |     10862
    24200 |      56 |       0 |             0 |     10762
    24300 |      56 |       0 |             0 |     10662
    24400 |      56 |       0 |             0 |     10562
    24500 |      56 |       0 |             0 |     10462
    24600 |      56 |       0 |             0 |     10362
    24700 |     108 |       0 |             0 |     10262
    24800 |     155 |       0 |             0 |     10162
    24900 |     182 |       0 |             0 |     10062
    25000 |     221 |       0 |             0 |      9962
    25100 |     259 |       0 |             0 |      9862
    25200 |     305 |       0 |             0 |      9762
    25300 |     361 |       0 |             0 |      9662
    25400 |     368 |       0 |             0 |      9562
    25500 |     368 |       0 |             0 |      9462
    25600 |     368 |       0 |             0 |      9362
    25700 |     368 |       0 |             0 |      9262
    25800 |     368 |       0 |             0 |      9162
    25900 |     368 |       0 |             0 |      9062
    26000 |     368 |       0 |             0 |      8962
    26100 |     368 |       0 |             0 |      8862
    26200 |     368 |       0 |             0 |      8762
    26300 |     368 |       0 |             0 |      8662
    26400 |     368 |       0 |             0 |      8562
    26500 |     368 |       0 |             0 |      8462
    26600 |     468 |      85 |            24 |      8362
    26700 |     468 |      85 |            24 |      8262
    26800 |     468 |      85 |            24 |      8162
    26900 |     468 |      85 |            24 |      8062
    27000 |     468 |      85 |            24 |      7962
    27100 |     468 |      85 |            24 |      7862
    27200 |     468 |      85 |            24 |      7762
    27300 |     468 |      85 |            24 |      7662
    27400 |     468 |      85 |            24 |      7562
    27500 |     468 |      85 |            24 |      7462
    27600 |     468 |      85 |            24 |      7362
    27700 |     468 |      85 |            24 |      7262
    27800 |     468 |      85 |            24 |      7162
    27900 |     468 |      85 |            24 |      7062
    28000 |     468 |      85 |            24 |      6962
    28100 |     468 |      85 |            24 |      6862
    28200 |     468 |      85 |            24 |      6762
    28300 |     468 |      85 |            24 |      6662
    28400 |     468 |      85 |            24 |      6562
    28500 |     468 |      85 |            24 |      6462
    28600 |     468 |      85 |            24 |      6362
    28700 |     468 |      85 |            24 |      6262
    28800 |     468 |      85 |            24 |      6162
    28900 |     468 |      85 |            24 |      6062
    29000 |     468 |      85 |            24 |      5962
    29100 |     468 |      85 |            24 |      5862
    29200 |     468 |      85 |            24 |      5762
    29300 |     468 |      85 |            24 |      5662
    29400 |     468 |      85 |            24 |      5562
    29500 |     468 |      85 |            24 |      5462
    29600 |     468 |      85 |            24 |      5362
    29700 |     468 |      85 |            24 |      5262
    29800 |     468 |      85 |            24 |      5162
    29900 |     468 |      85 |            24 |      5062
    30000 |     468 |      85 |            24 |      4962
    30100 |     499 |      85 |            24 |      4862
    30200 |     539 |      85 |            24 |      4762
    30300 |     588 |      85 |            24 |      4662
    30400 |     630 |      85 |            24 |      4562
    30500 |     691 |      85 |            24 |      4462
    30600 |     763 |     149 |            25 |      4362
    30700 |     763 |     149 |            25 |      4262
    30800 |     763 |     149 |            25 |      4162
    30900 |     763 |     149 |            25 |      4062
    31000 |     763 |     149 |            25 |      3962
    31100 |     763 |     149 |            25 |      3862
    31200 |     763 |     149 |            25 |      3762
    31300 |     763 |     149 |            25 |      3662
    31400 |     763 |     149 |            25 |      3562
    31500 |     763 |     149 |            25 |      3462
    31600 |     763 |     149 |            25 |      3362
    31700 |     763 |     149 |            25 |      3262
    31800 |     763 |     149 |            25 |      3162
    31900 |     763 |     149 |            25 |      3062
    32000 |     763 |     149 |            25 |      2962
    32100 |     763 |     149 |            25 |      2862
    32200 |     763 |     149 |            25 |      2762
    32300 |     763 |     149 |            25 |      2662
    32400 |     763 |     149 |            25 |      2562
    32500 |     763 |     149 |            25 |      2462
    32600 |     763 |     149 |            25 |      2362
    32700 |     763 |     149 |            25 |      2262
    32800 |     763 |     149 |            25 |      2162
    32900 |     763 |     149 |            25 |      2062
    33000 |     763 |     149 |            25 |      1962
    33100 |     763 |     149 |            25 |      1862
    33200 |     763 |     149 |            25 |      1762
    33300 |     763 |     149 |            25 |      1662
    33400 |     763 |     149 |            25 |      1562
    33500 |     763 |     149 |            25 |      1462
    33600 |     763 |     149 |            25 |      1362
    33700 |     763 |     149 |            25 |      1262
    33800 |     763 |     149 |            25 |      1162
    33900 |     763 |     149 |            25 |      1062
    34000 |     763 |     149 |            25 |       962
    34100 |     763 |     149 |            25 |       862
    34200 |     763 |     149 |            25 |       762
    34300 |     763 |     149 |            25 |       662
    34400 |     763 |     149 |            25 |       562
    34500 |     763 |     149 |            25 |       462
    34600 |     763 |     149 |            25 |       362
    34700 |     763 |     149 |            25 |       262
    34800 |     763 |     149 |            25 |       162
    34900 |     795 |     181 |            57 |        62
    final |     795 |     181 |            57 |         0
---------------------------------------------------------
[INFO RSZ-0034] Found 8 slew violations.
[INFO RSZ-0035] Found 57 fanout violations.
[INFO RSZ-0036] Found 7 capacitance violations.
[INFO RSZ-0038] Inserted 181 buffers in 57 nets.
[INFO RSZ-0039] Resized 795 instances.
[INFO RSZ-0042] Inserted 35 tie sky130_fd_sc_hd__conb_1 instances.
[WARNING RSZ-0020] found 2 floating nets.
 vccd1
 vssd1
Placement Analysis
---------------------------------
total displacement      10116.3 u
average displacement        0.5 u
max displacement          620.9 u
original HPWL          989157.9 u
legalized HPWL         994504.1 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 500 instances
[INFO DPL-0021] HPWL before          994504.1 u
[INFO DPL-0022] HPWL after           993233.6 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
eFPGA_top_i.eFPGA_inst.Tile_X0Y1_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y1_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y2_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y2_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y3_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y3_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y4_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y4_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y5_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y5_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y6_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y6_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y7_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y7_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y8_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y8_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y9_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y9_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y10_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y10_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y11_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y11_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y12_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y12_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y13_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y13_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y14_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y14_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X1Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X1Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X2Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X2Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X3Y0_N_term_single2 matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y0_N_term_single2
eFPGA_top_i.eFPGA_inst.Tile_X3Y1_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y1_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y2_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y2_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y3_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y3_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y4_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y4_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y5_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y5_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y6_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y6_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y7_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y7_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y8_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y8_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y9_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y9_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y10_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y10_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y11_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y11_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y12_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y12_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y13_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y13_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y14_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y14_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y15_S_term_single2 matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y15_S_term_single2
eFPGA_top_i.eFPGA_inst.Tile_X4Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X4Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X5Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X5Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X6Y0_N_term_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y0_N_term_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y1_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y1_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y3_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y3_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y5_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y5_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y7_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y7_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y9_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y9_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y11_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y11_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y13_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y13_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y15_S_term_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y15_S_term_DSP
eFPGA_top_i.eFPGA_inst.Tile_X7Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X7Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X8Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X8Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X9Y0_N_term_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y0_N_term_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y1_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y1_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y2_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y2_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y3_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y3_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y4_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y4_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y5_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y5_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y6_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y6_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y7_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y7_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y8_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y8_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y9_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y9_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y10_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y10_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y11_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y11_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y12_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y12_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y13_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y13_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y14_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y14_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y15_S_term_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y15_S_term_RAM_IO
eFPGA_top_i.Inst_BlockRAM_6 matched with eFPGA_top_i.Inst_BlockRAM_6
eFPGA_top_i.Inst_BlockRAM_5 matched with eFPGA_top_i.Inst_BlockRAM_5
eFPGA_top_i.Inst_BlockRAM_4 matched with eFPGA_top_i.Inst_BlockRAM_4
eFPGA_top_i.Inst_BlockRAM_3 matched with eFPGA_top_i.Inst_BlockRAM_3
eFPGA_top_i.Inst_BlockRAM_2 matched with eFPGA_top_i.Inst_BlockRAM_2
eFPGA_top_i.Inst_BlockRAM_1 matched with eFPGA_top_i.Inst_BlockRAM_1
eFPGA_top_i.Inst_BlockRAM_0 matched with eFPGA_top_i.Inst_BlockRAM_0
eFPGA_top_i.eFPGA_Config_inst matched with eFPGA_top_i.eFPGA_Config_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                   159 8134702.00
  Fill cell                              5176   19428.63
  Tap cell                              13483   16869.93
  Buffer                                   56     315.30
  Timing Repair Buffer                    270    3288.15
  Sequential cell                         448    9460.32
  Multi-Input combinational cell          721    7314.52
  Total                                 20313 8191378.86
Writing OpenROAD database to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/31-openroad-repairdesignpostgpl/efpga_core.odb'…
Writing netlist to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/31-openroad-repairdesignpostgpl/efpga_core.nl.v'…
Writing powered netlist to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/31-openroad-repairdesignpostgpl/efpga_core.pnl.v'…
Writing layout to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/31-openroad-repairdesignpostgpl/efpga_core.def'…
Writing timing constraints to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/31-openroad-repairdesignpostgpl/efpga_core.sdc'…
