{"vcs1":{"timestamp_begin":1704126780.582615655, "rt":0.76, "ut":0.26, "st":0.18}}
{"vcselab":{"timestamp_begin":1704126781.427682377, "rt":0.77, "ut":0.35, "st":0.11}}
{"link":{"timestamp_begin":1704126782.264392277, "rt":0.29, "ut":0.19, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704126780.120417593}
{"VCS_COMP_START_TIME": 1704126780.120417593}
{"VCS_COMP_END_TIME": 1704126784.325784868}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 337612}}
{"vcselab": {"peak_mem": 227232}}
