
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: _110_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.010540    0.084799    0.055081    0.055081 ^ clk (in)
                                                         clk (net)
                      0.084799    0.000000    0.055081 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018617    0.065703    0.226357    0.281437 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065704    0.000199    0.281636 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.018517    0.065588    0.217525    0.499161 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065588    0.000164    0.499326 ^ _110_/CLK (sky130_fd_sc_hd__dfxtp_1)
     8    0.019774    0.303539    0.800127    1.299452 ^ _110_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net6 (net)
                      0.303540    0.000430    1.299882 ^ output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034061    0.271252    0.445662    1.745544 ^ output6/X (sky130_fd_sc_hd__buf_2)
                                                         count_out[2] (net)
                      0.271252    0.000267    1.745811 ^ count_out[2] (out)
                                              1.745811   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.745811   data arrival time
---------------------------------------------------------------------------------------------
                                             18.004189   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
