# //  Questa Sim-64
# //  Version 10.4c_5 linux_x86_64 Nov 14 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {DIGIF.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 17:07:46 on Nov 16,2016
# vcom -reportprogress 300 -explicit -93 hdl/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 17:07:47 on Nov 16,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 17:07:47 on Nov 16,2016
# vcom -reportprogress 300 -explicit -93 ipcore_dir/PLL_FX3/example_design/PLL_FX3_exdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity PLL_FX3_exdes
# -- Compiling architecture xilinx of PLL_FX3_exdes
# End time: 17:07:47 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 17:07:47 on Nov 16,2016
# vcom -reportprogress 300 -explicit -93 ipcore_dir/PLL_DESER/example_design/PLL_DESER_exdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity PLL_DESER_exdes
# -- Compiling architecture xilinx of PLL_DESER_exdes
# End time: 17:07:47 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.DIGIF 
# Start time: 17:07:47 on Nov 16,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digif(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
force -freeze sim:/digif/d_digif_sck 1 0, 0 {50 ps} -r 100
force -freeze sim:/digif/d_digif_rst 1 0
force -freeze sim:/digif/RESET 1 0
run
run
run
run
run
run
force -freeze sim:/digif/RESET 0 0
run
run
run
run
run
force -freeze sim:/digif/d_digif_rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 17:10:04 on Nov 16,2016, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
