library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity adder is 
generic (N: integer := 16); 
	port (a, b: in STD_LOGIC_VECTOR(N-1 downto 0); 
			cin: in STD_LOGIC; 
			s: out STD_LOGIC_VECTOR(N-1 downto 0);
end;

architecture synth of adder is 
signal result: STD_LOGIC_VECTOR(N downto 0);

begin 
result <= std_logic_vector(to_unsigned(to_integer(unsigned(a + b + cin))+ 1, 16); 
s <= result (N-1 downto 0); 
cout <= result (N); 
end;
