INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.sim/sim_2/synth/func/xsim/PartB_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sim_1/new/PartB_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartB_tb
