
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
        <link rel="canonical" href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/modular/ethernet/agx5e-ethernet-10g/ug-agx5e-ethernet-10g/">
      
      
        <link rel="prev" href="../../../camera/camera_4k/camera_4k/">
      
      
        <link rel="next" href="../../../../../common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/">
      
      <link rel="icon" href="../../../../../../../assets/favicon.ico">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design - Altera FPGA Developer Site</title>
      
    
    
      <link rel="stylesheet" href="../../../../../../../assets/stylesheets/main.85bb2934.min.css">
      
        
        <link rel="stylesheet" href="../../../../../../../assets/stylesheets/palette.a6bdf11c.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../../../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../../../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
   <link href="../../../../../../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
        html.glightbox-open { overflow: initial; height: 100%; }
        .gslide-title { margin-top: 0px; user-select: text; }
        .gslide-desc { color: #666; user-select: text; }
        .gslide-image img { background: white; }
        
            .gscrollbar-fixer { padding-right: 15px; }
            .gdesc-inner { font-size: 0.75rem; }
            body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
            body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
            body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}
            </style> <script src="../../../../../../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="custom" data-md-color-accent="indigo">
  
    
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#agilextm-5-fpga-e-series-modular-development-kit-1x10g-ethernet-system-example-design" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <div data-md-color-scheme="default" data-md-component="outdated" hidden>
        
      </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../../../.." title="Altera FPGA Developer Site" class="md-header__button md-logo" aria-label="Altera FPGA Developer Site" data-md-component="logo">
      
  <img src="../../../../../../../assets/logo.png" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Altera FPGA Developer Site
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design
            
          </span>
        </div>
      </div>
    </div>
    
      
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/altera-fpga" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    altera-fpga
  </div>
</a>
      </div>
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  <li class="md-tabs__item">
    <a href="../../../../../../.." class="md-tabs__link">
      Welcome
    </a>
  </li>

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../../driver-list_linux/" class="md-tabs__link">
        Linux Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../../driver-list_zephyr/" class="md-tabs__link">
        Zephyr Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    

  
  
  
    

  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../../virtualization/hypervisors/xen/xen-overview/" class="md-tabs__link">
        Virtualization
      </a>
    </li>
  

  

  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../../driver-list_baremetal/" class="md-tabs__link">
        Baremetal Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../../sw-tools-list/host-attach-tools/" class="md-tabs__link">
        Host Attach Utilities
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../../ed-demo-list/ed-list/" class="md-tabs__link md-tabs__link--active">
        Example Designs
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../../../.." title="Altera FPGA Developer Site" class="md-nav__button md-logo" aria-label="Altera FPGA Developer Site" data-md-component="logo">
      
  <img src="../../../../../../../assets/logo.png" alt="logo">

    </a>
    Altera FPGA Developer Site
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/altera-fpga" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    altera-fpga
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../.." class="md-nav__link">
        Welcome
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
        
          
            
          
        
          
        
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../../driver-list_linux/">Linux Drivers</a>
          
            <label for="__nav_2">
              <span class="md-nav__icon md-icon"></span>
            </label>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Linux Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2_2" id="__nav_2_2_label" tabindex="0">
          HPS Host Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2_2">
          <span class="md-nav__icon md-icon"></span>
          HPS Host Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/hwmon/hwmon/" class="md-nav__link">
        Altera Hardware Monitor
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/clock_manager/clock_manager/" class="md-nav__link">
        Clock Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/dma/dma/" class="md-nav__link">
        DMA Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/edac/edac/" class="md-nav__link">
        Error Detection & Correction (EDAC)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/ptp_tod/ptp_emb_tod/" class="md-nav__link">
        Ethernet 1588 PTP Time of Day Clock
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/emac/emac/" class="md-nav__link">
        Ethernet Media Access Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/hssi/hssi/" class="md-nav__link">
        Ethernet Subsystem FPGA IP MAC Specific Ctrl
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/hssi_xtile/hssi_xtile/" class="md-nav__link">
        Ethernet Subsystem FPGA IP Tile Specific Ctrl
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/apb_timers/apb_timers/" class="md-nav__link">
        General Purpose Timers
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/gpio/gpio/" class="md-nav__link">
        General Purpose I/O (GPIO)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/i2c/i2c/" class="md-nav__link">
        I2C
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/i3c/i3c/" class="md-nav__link">
        I3C
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/interrupt_controller_GICv3/irq_gic_v3/" class="md-nav__link">
        Interrupt Controller (GICv3)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/msgdma/msgdma/" class="md-nav__link">
        MSGDMA
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/nand/nand/" class="md-nav__link">
        NAND Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/qsfp/qsfp/" class="md-nav__link">
        QSFP Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/qspi/qspi/" class="md-nav__link">
        QSPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/reset_manager/reset_manager/" class="md-nav__link">
        Reset Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/sd-emmc/sd-emmc/" class="md-nav__link">
        SD/eMMC Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/spi/spi/" class="md-nav__link">
        SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/system_manager/system_manager/" class="md-nav__link">
        System Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/smmu/smmu/" class="md-nav__link">
        System Memory Management Unit
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/uart/uart/" class="md-nav__link">
        UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/usb2_0_otg/usb_2_0_otg/" class="md-nav__link">
        USB 2.0 OTG
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/watchdog_timers/watchdog_timers/" class="md-nav__link">
        Watchdog Timers
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-embedded/drivers/zarlink_clock_synchronizer/zarlink_clock_synchronizer/" class="md-nav__link">
        Zarlink Clock Synchronizer
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_3" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2_3" id="__nav_2_3_label" tabindex="0">
          PCIe Host Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2_3">
          <span class="md-nav__icon md-icon"></span>
          PCIe Host Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/uart_16550/uart_16550/" class="md-nav__link">
        Altera 16550 Compatible UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/dfl_afu/dfl_afu/" class="md-nav__link">
        Accelerator Functional Unit
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/intel_m10_bmc_core/intel_m10_bmc_core/" class="md-nav__link">
        Board Management Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/dfl/dfl/" class="md-nav__link">
        Device Feature List
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/s10hssi/s10hssi/" class="md-nav__link">
        Ethernet
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/ptp_dfl_tod/ptp_dfl_tod/" class="md-nav__link">
        Ethernet 1588 PTP Time of Day Clock
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/dfl_fme/dfl_fme/" class="md-nav__link">
        FPGA Management Engine
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/dfl_pci/dfl_pci/" class="md-nav__link">
        PCIe Subsystem
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/dfl_emif/dfl_emif/" class="md-nav__link">
        Memory Interface
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/intel_m10_bmc_core/intel_m10_bmc_core/" class="md-nav__link">
        MAX 10 Board Management Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/spi_altera_dfl/spi_altera_dfl/" class="md-nav__link">
        SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../linux-dfl/uio_dfl/uio_dfl/" class="md-nav__link">
        User space I/O (UIO)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
        
          
            
          
        
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../../driver-list_zephyr/">Zephyr Drivers</a>
          
            <label for="__nav_3">
              <span class="md-nav__icon md-icon"></span>
            </label>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Zephyr Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_2" id="__nav_3_2_label" tabindex="0">
          HPS Zephyr Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_2">
          <span class="md-nav__icon md-icon"></span>
          HPS Zephyr Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/clock_manager/clock_manager/" class="md-nav__link">
        Clock Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/psci/psci/" class="md-nav__link">
        Cold & Warm Reset -Power State Coordination Interface (PSCI)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/dma/dma/" class="md-nav__link">
        DMA
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/timer/timer/" class="md-nav__link">
        General Purpose Timer
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/gpio/gpio/" class="md-nav__link">
        GPIO
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/qspi/qspi/" class="md-nav__link">
        Quad SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/reset_manager/reset_manager/" class="md-nav__link">
        Reset Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/seu/seu/" class="md-nav__link">
        Single Event Upset (SEU)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/smp/smp/" class="md-nav__link">
        SMP
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/uart/uart/" class="md-nav__link">
        UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../zephyr-embedded/watchdog/watchdog/" class="md-nav__link">
        Watchdog Timer
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1" id="__nav_4_1_label" tabindex="0">
          Hypervisors
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1">
          <span class="md-nav__icon md-icon"></span>
          Hypervisors
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1_1" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1_1" id="__nav_4_1_1_label" tabindex="0">
          Xen
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_4_1_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1_1">
          <span class="md-nav__icon md-icon"></span>
          Xen
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../virtualization/hypervisors/xen/xen-overview/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1_1_2" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1_1_2" id="__nav_4_1_1_2_label" tabindex="0">
          Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_4_1_1_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1_1_2">
          <span class="md-nav__icon md-icon"></span>
          Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../virtualization/hypervisors/xen/ug-xen-agx5e-premium/" class="md-nav__link">
        Agilex™ 5 E-Series Premium Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../virtualization/hypervisors/xen/ug-xen-agx5e-modular/" class="md-nav__link">
        Agilex™ 5 E-Series Modular Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../virtualization/hypervisors/xen/ug-xen-agx7f-soc/" class="md-nav__link">
        Agilex™ 7 F-Series SoC Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
        
          
            
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../../driver-list_baremetal/">Baremetal Drivers</a>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Baremetal Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          Host Attach Utilities
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          Host Attach Utilities
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../sw-tools-list/host-attach-tools/" class="md-nav__link">
        Host Attach Utilities Summary
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/fpgaconf/fpgaconf/" class="md-nav__link">
        fpgaconf
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/fpgad/fpgad/" class="md-nav__link">
        fpgad
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/fpgainfo/fpgainfo/" class="md-nav__link">
        fpgainfo
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/fpgaport/fpgaport/" class="md-nav__link">
        fpgaport
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/fpgasupdate/fpgasupdate/" class="md-nav__link">
        fpgasupdate
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/hssi/hssi/" class="md-nav__link">
        hssi
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/host_exerciser/host_exerciser/" class="md-nav__link">
        host_exerciser
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet loopback
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/hssi_ethernet/hssistats/" class="md-nav__link">
        HSSI ethernet statistics
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet mac
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/mem_tg/mem_tg/" class="md-nav__link">
        mem_tg
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/mmlink/mmlink/" class="md-nav__link">
        mmlink
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/ofs_uio/ofs_uio/" class="md-nav__link">
        ofs.uio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/opae_io/opae_io/" class="md-nav__link">
        opae.io
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/opaeuio/opaeuio/" class="md-nav__link">
        opaeuio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/opaevfio/opaevfio/" class="md-nav__link">
        opaevfio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/pac_hssi_config/pac_hssi_config/" class="md-nav__link">
        pac_hssi_config
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/packager/packager/" class="md-nav__link">
        packager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/pci_device/pci_device/" class="md-nav__link">
        pci_device
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/rsu/rsu/" class="md-nav__link">
        rsu
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/userclk/userclk/" class="md-nav__link">
        userclk
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../host-attach-util/vabtool/vabtool/" class="md-nav__link">
        vabtool
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
          Example Designs
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7">
          <span class="md-nav__icon md-icon"></span>
          Example Designs
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../ed-demo-list/ed-list/" class="md-nav__link">
        Summary
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_2" id="__nav_7_2_label" tabindex="0">
          Agilex™ 3
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_2">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 3
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_2_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_2_1" id="__nav_7_2_1_label" tabindex="0">
          C-Series SoC and FPGA Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_2_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_2_1">
          <span class="md-nav__icon md-icon"></span>
          C-Series SoC and FPGA Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../drive-on-chip/doc-plc/" class="md-nav__link">
        Drive-On-Chip with PLC Design Example for Agilex™ Devices
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3" checked>
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3" id="__nav_7_3_label" tabindex="0">
          Agilex™ 5
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_3_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7_3">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 5
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1" id="__nav_7_3_1_label" tabindex="0">
          E-Series Premium Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1">
          <span class="md-nav__icon md-icon"></span>
          E-Series Premium Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/gsrd/ug-gsrd-agx5e-premium/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/egsrd/ug-ehps-agx5e-premium/" class="md-nav__link">
        Enhanced HPS User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/gsrd_zephyr/ug-zgsrd-agx5e-premium/" class="md-nav__link">
        HPS Zephyr GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/boot-examples/ug-linux-boot-agx5e-premium/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_5" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_5" id="__nav_7_3_1_5_label" tabindex="0">
          TSN Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_3_1_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_5">
          <span class="md-nav__icon md-icon"></span>
          TSN Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/tsn/rgmii-hps/ug-tsncfg1-agx5e-premium/" class="md-nav__link">
        HPS TSN RGMII System Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/tsn/rgmii-hvio/ug-tsncfg2-agx5e-premium/" class="md-nav__link">
        HPS TSN RGMII HVIO System Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/tsn/sgmii_xcvr/ug-tsn-sgmii-xcvr-agilex5/" class="md-nav__link">
        HPS TSN SGMII XCVR System Example Design User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/remote-debug/ug-remote-debug-agx5e-premium/" class="md-nav__link">
        SoC FPGA Remote Debug Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/rsu/ug-rsu-agx5e-soc/" class="md-nav__link">
        HPS Remote System Update Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/xen/ug-xen-agx5e-premium/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/pcie_rp/ug-pcie_rp-agx5e-premium/" class="md-nav__link">
        PCIe Root Port
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_10" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_10" id="__nav_7_3_1_10_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_3_1_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_10">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_10_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_10_1" id="__nav_7_3_1_10_1_label" tabindex="0">
          Nios V/c
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_10_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_10_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/c
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/niosv/niosv_c/niosv_c_helloworld_ocm_mem_test/ug-helloworld-ocm-mem-test-agx5e-premium/" class="md-nav__link">
        Helloworld and OCM memory test design on Nios® V/c Processor
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_10_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_10_2" id="__nav_7_3_1_10_2_label" tabindex="0">
          Nios V/m
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_10_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_10_2">
          <span class="md-nav__icon md-icon"></span>
          Nios V/m
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/niosv/niosv_m/niosv_m_baseline_ghrd/ug-baseline-ghrd-agx5e-premium/" class="md-nav__link">
        Nios® V/m Processor Baseline GHRD Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_10_3" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_10_3" id="__nav_7_3_1_10_3_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_10_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_10_3">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../premium/niosv/niosv_g/tinyml_liteRT/ug-tinyml-liteRT-agx5e-premium/" class="md-nav__link">
        Nios® V/g TinyML LiteRT for Microcontroller Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_11" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_11" id="__nav_7_3_1_11_label" tabindex="0">
          Demos
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_3_1_11_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_11">
          <span class="md-nav__icon md-icon"></span>
          Demos
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../baremetal-embedded/agilex-5/e-series/premium/ug-baremetal-agx5e-premium/" class="md-nav__link">
        Baremetal Hello World Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="https://github.com/altera-fpga/agilex5-demo-hps2fpga-interfaces/blob/main/documentation/01_index.md" class="md-nav__link">
        Third Party Boards - HPS-FPGA Interfaces Demos User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../demos/agilex-5/e-series/premium/armds-debug-uboot/ug-armds-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Arm Development Studio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-u-boot/ug-riscfree-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-linux/ug-riscfree-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../demos/agilex-5/e-series/premium/armds-debug-linux/ug-armds-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Arm Development Studio
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../baremetal-embedded/agilex-5/e-series/premium/ug-baremetal-agx5e-premium/" class="md-nav__link">
        Baremetal Hello World Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="https://github.com/altera-fpga/agilex5-demo-hps2fpga-interfaces/blob/main/documentation/01_index.md" class="md-nav__link">
        Third Party Boards - HPS-FPGA Interfaces Demos User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../demos/agilex-5/e-series/premium/armds-debug-uboot/ug-armds-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Arm Development Studio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-u-boot/ug-riscfree-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-linux/ug-riscfree-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../demos/agilex-5/e-series/premium/armds-debug-linux/ug-armds-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Arm Development Studio
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_2" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_2" id="__nav_7_3_2_label" tabindex="0">
          E-Series Modular Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_2_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7_3_2">
          <span class="md-nav__icon md-icon"></span>
          E-Series Modular Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../ed-ai-suite/agilex5/modular_jtag/modular_jtag/" class="md-nav__link">
        Hostless JTAG Example Design
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../gsrd/ug-gsrd-agx5e-modular/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../boot-examples/ug-linux-boot-agx5e-modular/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../xen/ug-xen-agx5e-modular/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../drive-on-chip/doc-funct-safety/" class="md-nav__link">
        Drive-On-Chip with Functional Safety Design Example for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../drive-on-chip/doc-plc/" class="md-nav__link">
        Drive-On-Chip with PLC Design Example for Agilex™ Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../drive-on-chip/doc-crc/" class="md-nav__link">
        ROS Consolidated Robot Controller Example Design for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../camera/camera_4k/camera_4k/" class="md-nav__link">
        4Kp60 Multi-Sensor HDR Camera Solution System Example Design for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#introduction" class="md-nav__link">
    Introduction
  </a>
  
    <nav class="md-nav" aria-label="Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#overview" class="md-nav__link">
    Overview
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#glossary" class="md-nav__link">
    Glossary
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#prerequisites" class="md-nav__link">
    Prerequisites
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#release-contents" class="md-nav__link">
    Release Contents
  </a>
  
    <nav class="md-nav" aria-label="Release Contents">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#binaries" class="md-nav__link">
    Binaries
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sources" class="md-nav__link">
    Sources
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#release-notes" class="md-nav__link">
    Release Notes
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#agilextm-5e-series-mdk-1x10g-ethernet-design-architecture" class="md-nav__link">
    Agilex™ 5E-Series MDK 1x10G Ethernet Design Architecture
  </a>
  
    <nav class="md-nav" aria-label="Agilex™ 5E-Series MDK 1x10G Ethernet Design Architecture">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#hardware-architecture" class="md-nav__link">
    Hardware Architecture
  </a>
  
    <nav class="md-nav" aria-label="Hardware Architecture">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#hps-subsystem" class="md-nav__link">
    HPS Subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#dma-subsystem" class="md-nav__link">
    DMA subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#packet-switch-subsystem" class="md-nav__link">
    Packet Switch Subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#user-logic-packet-client" class="md-nav__link">
    User Logic (Packet Client)
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ethernet-hssi-subsystem" class="md-nav__link">
    Ethernet (HSSI) Subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sfp28-phy-controller" class="md-nav__link">
    SFP28 PHY Controller
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#fpga-clocking-architecture" class="md-nav__link">
    FPGA Clocking Architecture
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#fpga-reset-architecture" class="md-nav__link">
    FPGA Reset Architecture
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#software-architecture" class="md-nav__link">
    Software Architecture
  </a>
  
    <nav class="md-nav" aria-label="Software Architecture">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#architecture-overview" class="md-nav__link">
    Architecture Overview
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hps-first-design-approach" class="md-nav__link">
    HPS-First Design Approach
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ethernet-subsystem" class="md-nav__link">
    Ethernet Subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#egress-switching" class="md-nav__link">
    Egress Switching
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ingress-switching" class="md-nav__link">
    Ingress Switching
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#agilextm-5-soc-fpga-drivers" class="md-nav__link">
    Agilex™ 5 SoC-FPGA  Drivers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hssi-subsystem-drivers" class="md-nav__link">
    HSSI Subsystem Drivers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hssi-ethernet-and-associated-driver" class="md-nav__link">
    HSSI Ethernet and Associated Driver
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sfp-driver-interface" class="md-nav__link">
    SFP Driver Interface
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#user-space-applications" class="md-nav__link">
    User Space Applications
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ethtool" class="md-nav__link">
    ethtool
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#packetgenerator" class="md-nav__link">
    packetgenerator
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#l2-packet-switch-ptpbridge" class="md-nav__link">
    L2 Packet Switch (ptpbridge)
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hardware-setup" class="md-nav__link">
    Hardware Setup
  </a>
  
    <nav class="md-nav" aria-label="Hardware Setup">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#configure-boards" class="md-nav__link">
    Configure Boards
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#address-map-details" class="md-nav__link">
    Address Map Details
  </a>
  
    <nav class="md-nav" aria-label="Address Map Details">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#address-map" class="md-nav__link">
    Address Map
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#interrupt-map" class="md-nav__link">
    Interrupt Map
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#user-flow" class="md-nav__link">
    User Flow
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#environment-setup" class="md-nav__link">
    Environment Setup
  </a>
  
    <nav class="md-nav" aria-label="Environment Setup">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#tools-download-and-installation" class="md-nav__link">
    Tools Download and Installation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#installing-dependency-packages-for-sw-compilation" class="md-nav__link">
    Installing Dependency Packages for SW Compilation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#yocto-build-prerequisites-setup-environment" class="md-nav__link">
    Yocto Build Prerequisites /Setup Environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#package-download" class="md-nav__link">
    Package Download
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#compile-the-design" class="md-nav__link">
    Compile the Design
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#compiling-the-hardware-design" class="md-nav__link">
    Compiling the Hardware Design
  </a>
  
    <nav class="md-nav" aria-label="Compiling the Hardware Design">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#hardware-compilation" class="md-nav__link">
    Hardware Compilation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-hps-and-core-rbf-file" class="md-nav__link">
    Build HPS and CORE RBF file
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-qspi-image" class="md-nav__link">
    Build QSPI Image
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#software-compilation" class="md-nav__link">
    Software Compilation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-yocto" class="md-nav__link">
    Build Yocto
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#customize-yocto" class="md-nav__link">
    Customize Yocto
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#programming" class="md-nav__link">
    Programming
  </a>
  
    <nav class="md-nav" aria-label="Programming">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#programming-software-image" class="md-nav__link">
    Programming Software Image
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#programming-hardware-binary" class="md-nav__link">
    Programming Hardware binary
  </a>
  
    <nav class="md-nav" aria-label="Programming Hardware binary">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#write-qspi-flash" class="md-nav__link">
    Write QSPI Flash
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#program-fpga" class="md-nav__link">
    Program FPGA
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#linux-boot" class="md-nav__link">
    Linux Boot
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ethernet-link-status" class="md-nav__link">
    Ethernet Link status
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configuring-design" class="md-nav__link">
    Configuring Design
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configuring-design-by-automated-script" class="md-nav__link">
    Configuring Design by Automated script
  </a>
  
    <nav class="md-nav" aria-label="Configuring Design by Automated script">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-ethernet-interface" class="md-nav__link">
    Configure Ethernet Interface
  </a>
  
    <nav class="md-nav" aria-label="Configure Ethernet Interface">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1_1" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2_1" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-ingress-qos-l2-packet-switch" class="md-nav__link">
    Configure Ingress QOS - L2 Packet Switch
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-dma-with-ping-packets-switching" class="md-nav__link">
    Configure DMA with Ping packets switching
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-packets-to-highest-priority-dma" class="md-nav__link">
    Configure packets to Highest priority DMA
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-user-logic-packet-client" class="md-nav__link">
    Configure User Logic (Packet Client)
  </a>
  
    <nav class="md-nav" aria-label="Configure User Logic (Packet Client)">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1_2" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2_2" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-dma-with-ipv6-packets-routing" class="md-nav__link">
    Configure DMA with IPV6 packets routing
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-egress-qos-tc" class="md-nav__link">
    Configure Egress QOS - TC
  </a>
  
    <nav class="md-nav" aria-label="Configure Egress QOS - TC">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#creating-tc-qdisc" class="md-nav__link">
    Creating TC- QDISC
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-iperf-packets-switching-to-dma" class="md-nav__link">
    Configure Iperf packets switching to DMA
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ping-packets-switching-to-dma" class="md-nav__link">
    Ping packets switching to DMA
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#testing" class="md-nav__link">
    Testing
  </a>
  
    <nav class="md-nav" aria-label="Testing">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#link-testing-ping" class="md-nav__link">
    Link Testing - Ping
  </a>
  
    <nav class="md-nav" aria-label="Link Testing - Ping">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1_3" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2_3" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#iperf3-testing" class="md-nav__link">
    iPerf3 Testing
  </a>
  
    <nav class="md-nav" aria-label="iPerf3 Testing">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1_4" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2_4" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#user-logic-packet-client-testing" class="md-nav__link">
    User Logic (Packet client) Testing
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#simulation" class="md-nav__link">
    Simulation
  </a>
  
    <nav class="md-nav" aria-label="Simulation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#toolsip-pre-requisites" class="md-nav__link">
    Tools/IP Pre-requisites
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simulation-directory" class="md-nav__link">
    Simulation Directory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simulation-uvm-testing" class="md-nav__link">
    Simulation UVM Testing
  </a>
  
    <nav class="md-nav" aria-label="Simulation UVM Testing">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1-hps-ethernet-traffic-test" class="md-nav__link">
    1. HPS Ethernet Traffic Test
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2-user-logic-packet-client-ethernet-traffic-test" class="md-nav__link">
    2. User Logic (Packet Client) Ethernet Traffic Test
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3-hps-and-user-logic-packet-client-concurrent-ethernet-traffic-test" class="md-nav__link">
    3. HPS and User Logic (Packet Client) concurrent Ethernet Traffic Test
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4-sfp-controller-test" class="md-nav__link">
    4. SFP controller Test
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configuring-uvm-environment" class="md-nav__link">
    Configuring UVM environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simulating-test-cases" class="md-nav__link">
    Simulating Test cases
  </a>
  
    <nav class="md-nav" aria-label="Simulating Test cases">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#pre-requisites" class="md-nav__link">
    Pre-requisites
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simulation-steps" class="md-nav__link">
    Simulation Steps
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#waveform-generation" class="md-nav__link">
    Waveform Generation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#command-reference-summary" class="md-nav__link">
    Command Reference Summary
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#results" class="md-nav__link">
    Results
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#output-directory-structure" class="md-nav__link">
    Output Directory Structure
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#references" class="md-nav__link">
    References
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_3" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_3" id="__nav_7_3_3_label" tabindex="0">
          Intel Simics Virtual Platform Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_3">
          <span class="md-nav__icon md-icon"></span>
          Intel Simics Virtual Platform Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/" class="md-nav__link">
        Simics Linux GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../common/virtual-platforms/zephyr-gsrd/ug-zephyr-gsrd-agilex5-virtual-platforms/" class="md-nav__link">
        Simics Zephyr GSRD
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4" id="__nav_7_4_label" tabindex="0">
          Agilex™ 7
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 7
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1" id="__nav_7_4_1_label" tabindex="0">
          F-Series SoC Development Kit (P-Tiles & E-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_1">
          <span class="md-nav__icon md-icon"></span>
          F-Series SoC Development Kit (P-Tiles & E-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/gsrd/ug-gsrd-agx7f-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/rsu/ug-rsu-agx7f-soc/" class="md-nav__link">
        HPS Remote System Update Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/rsu/ug-rsu-multiqspi-agx7f-soc/" class="md-nav__link">
        HPS Multi-QSPI Remote System Update Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/remote-debug/ug-remote-debug-agx7f-soc/" class="md-nav__link">
        SoC FPGA Remote Debug Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/emmc/ug-emmc-agx7f-soc/" class="md-nav__link">
        HPS eMMC Boot Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/fabric-config/ug-linux-fabric-config-agx7f-soc/" class="md-nav__link">
        SoC Fabric Configuration from Linux Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/boot-examples/ug-linux-boot-agx7-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/xen/ug-xen-agx7f-soc/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/setup-use-bridges/ug-setup-use-bridges-agx7f-soc/" class="md-nav__link">
        Setting up and Using Bridges HPS Linux Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1_10" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1_10" id="__nav_7_4_1_10_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_4_1_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_1_10">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1_10_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1_10_1" id="__nav_7_4_1_10_1_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_4_1_10_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_1_10_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/soc/niosv/niosv_g/fpu_test/ug-fpu-agx7f-fpga/" class="md-nav__link">
        Nios® V/g Processor Floating Point Unit (FPU) Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2" id="__nav_7_4_2_label" tabindex="0">
          F-Series FPGA Development Kit (2x F-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2">
          <span class="md-nav__icon md-icon"></span>
          F-Series FPGA Development Kit (2x F-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/fpga/gsrd/ug-gsrd-agx7f-fpga/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2_2" id="__nav_7_4_2_2_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_4_2_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2_2">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2_2_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2_2_1" id="__nav_7_4_2_2_1_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_4_2_2_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2_2_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/f-series/fpga/niosv/niosv_g/tinyml_liteRT/ug-tinyml-litert-agx7f-fpga/" class="md-nav__link">
        Nios® V/g TinyML LiteRT for Microcontroller Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_3" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_3" id="__nav_7_4_3_label" tabindex="0">
          I-Series FPGA Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_3">
          <span class="md-nav__icon md-icon"></span>
          I-Series FPGA Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/i-series/soc/gsrd/ug-gsrd-agx7i-soc/" class="md-nav__link">
        GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../ed-ai-suite/agilex7/iseries_ofs_pcie/iseries_ofs_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design with OFS (I-Series, 2x R-Tile and 1x F-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/i-series/soc/gsrd/ug-gsrd-agx7i-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_4" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_4" id="__nav_7_4_4_label" tabindex="0">
          M-Series HBM2e Development Kit (3x F-Tile & 1x R-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_4">
          <span class="md-nav__icon md-icon"></span>
          M-Series HBM2e Development Kit (3x F-Tile & 1x R-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/m-series/hbm2e/ug-gsrd-agx7m-hbm2e/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../agilex-7/m-series/pcie_rp/ug-pcie_rp-agx7m-hbm2e/" class="md-nav__link">
        PCIe Root Port User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_5" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_5" id="__nav_7_4_5_label" tabindex="0">
          DE10-Agilex Terasic
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_5">
          <span class="md-nav__icon md-icon"></span>
          DE10-Agilex Terasic
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../ed-ai-suite/agilex7/de10_pcie/de10_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design (DE10)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_6" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_6" id="__nav_7_4_6_label" tabindex="0">
          FPGA SmartNIC N6001-PL Platform
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_6">
          <span class="md-nav__icon md-icon"></span>
          FPGA SmartNIC N6001-PL Platform
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../../ed-ai-suite/agilex7/n6001_ofs_pcie/n6001_ofs_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design with OFS (N6001)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5" id="__nav_7_5_label" tabindex="0">
          Stratix® 10
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5">
          <span class="md-nav__icon md-icon"></span>
          Stratix® 10
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5_1" id="__nav_7_5_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_5_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../stratix-10/sx/soc/gsrd/ug-gsrd-s10sx-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../stratix-10/sx/soc/rsu/ug-rsu-s10sx-soc/" class="md-nav__link">
        HPS Remote System Update Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../stratix-10/sx/soc/remote-debug/ug-remote-debug-s10sx-soc/" class="md-nav__link">
        SoC FPGA Remote Debug Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../stratix-10/sx/soc/emmc/ug-emmc-s10sx-soc/" class="md-nav__link">
        HPS eMMC Boot Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../stratix-10/sx/soc/fabric-config/ug-linux-fabric-config-s10sx-soc/" class="md-nav__link">
        SoC Fabric Configuration from Linux Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../stratix-10/sx/soc/boot-examples/ug-linux-boot-s10-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_6" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_6" id="__nav_7_6_label" tabindex="0">
          Arria® 10
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_6">
          <span class="md-nav__icon md-icon"></span>
          Arria® 10
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_6_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_6_1" id="__nav_7_6_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_6_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_6_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../arria-10/sx/soc/gsrd/ug-gsrd-a10sx-soc/" class="md-nav__link">
        GSRD User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_7" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_7" id="__nav_7_7_label" tabindex="0">
          Cyclone® V
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_7">
          <span class="md-nav__icon md-icon"></span>
          Cyclone® V
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_7_1" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_7_1" id="__nav_7_7_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_7_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_7_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../cyclone-v/sx/soc/gsrd/ug-gsrd-cve-soc/" class="md-nav__link">
        GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../cyclone-v/sx/soc/boot-examples/ug-linux-boot-cve-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#introduction" class="md-nav__link">
    Introduction
  </a>
  
    <nav class="md-nav" aria-label="Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#overview" class="md-nav__link">
    Overview
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#glossary" class="md-nav__link">
    Glossary
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#prerequisites" class="md-nav__link">
    Prerequisites
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#release-contents" class="md-nav__link">
    Release Contents
  </a>
  
    <nav class="md-nav" aria-label="Release Contents">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#binaries" class="md-nav__link">
    Binaries
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sources" class="md-nav__link">
    Sources
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#release-notes" class="md-nav__link">
    Release Notes
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#agilextm-5e-series-mdk-1x10g-ethernet-design-architecture" class="md-nav__link">
    Agilex™ 5E-Series MDK 1x10G Ethernet Design Architecture
  </a>
  
    <nav class="md-nav" aria-label="Agilex™ 5E-Series MDK 1x10G Ethernet Design Architecture">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#hardware-architecture" class="md-nav__link">
    Hardware Architecture
  </a>
  
    <nav class="md-nav" aria-label="Hardware Architecture">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#hps-subsystem" class="md-nav__link">
    HPS Subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#dma-subsystem" class="md-nav__link">
    DMA subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#packet-switch-subsystem" class="md-nav__link">
    Packet Switch Subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#user-logic-packet-client" class="md-nav__link">
    User Logic (Packet Client)
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ethernet-hssi-subsystem" class="md-nav__link">
    Ethernet (HSSI) Subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sfp28-phy-controller" class="md-nav__link">
    SFP28 PHY Controller
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#fpga-clocking-architecture" class="md-nav__link">
    FPGA Clocking Architecture
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#fpga-reset-architecture" class="md-nav__link">
    FPGA Reset Architecture
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#software-architecture" class="md-nav__link">
    Software Architecture
  </a>
  
    <nav class="md-nav" aria-label="Software Architecture">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#architecture-overview" class="md-nav__link">
    Architecture Overview
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hps-first-design-approach" class="md-nav__link">
    HPS-First Design Approach
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ethernet-subsystem" class="md-nav__link">
    Ethernet Subsystem
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#egress-switching" class="md-nav__link">
    Egress Switching
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ingress-switching" class="md-nav__link">
    Ingress Switching
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#agilextm-5-soc-fpga-drivers" class="md-nav__link">
    Agilex™ 5 SoC-FPGA  Drivers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hssi-subsystem-drivers" class="md-nav__link">
    HSSI Subsystem Drivers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hssi-ethernet-and-associated-driver" class="md-nav__link">
    HSSI Ethernet and Associated Driver
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sfp-driver-interface" class="md-nav__link">
    SFP Driver Interface
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#user-space-applications" class="md-nav__link">
    User Space Applications
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ethtool" class="md-nav__link">
    ethtool
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#packetgenerator" class="md-nav__link">
    packetgenerator
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#l2-packet-switch-ptpbridge" class="md-nav__link">
    L2 Packet Switch (ptpbridge)
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hardware-setup" class="md-nav__link">
    Hardware Setup
  </a>
  
    <nav class="md-nav" aria-label="Hardware Setup">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#configure-boards" class="md-nav__link">
    Configure Boards
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#address-map-details" class="md-nav__link">
    Address Map Details
  </a>
  
    <nav class="md-nav" aria-label="Address Map Details">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#address-map" class="md-nav__link">
    Address Map
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#interrupt-map" class="md-nav__link">
    Interrupt Map
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#user-flow" class="md-nav__link">
    User Flow
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#environment-setup" class="md-nav__link">
    Environment Setup
  </a>
  
    <nav class="md-nav" aria-label="Environment Setup">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#tools-download-and-installation" class="md-nav__link">
    Tools Download and Installation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#installing-dependency-packages-for-sw-compilation" class="md-nav__link">
    Installing Dependency Packages for SW Compilation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#yocto-build-prerequisites-setup-environment" class="md-nav__link">
    Yocto Build Prerequisites /Setup Environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#package-download" class="md-nav__link">
    Package Download
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#compile-the-design" class="md-nav__link">
    Compile the Design
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#compiling-the-hardware-design" class="md-nav__link">
    Compiling the Hardware Design
  </a>
  
    <nav class="md-nav" aria-label="Compiling the Hardware Design">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#hardware-compilation" class="md-nav__link">
    Hardware Compilation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-hps-and-core-rbf-file" class="md-nav__link">
    Build HPS and CORE RBF file
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-qspi-image" class="md-nav__link">
    Build QSPI Image
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#software-compilation" class="md-nav__link">
    Software Compilation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-yocto" class="md-nav__link">
    Build Yocto
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#customize-yocto" class="md-nav__link">
    Customize Yocto
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#programming" class="md-nav__link">
    Programming
  </a>
  
    <nav class="md-nav" aria-label="Programming">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#programming-software-image" class="md-nav__link">
    Programming Software Image
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#programming-hardware-binary" class="md-nav__link">
    Programming Hardware binary
  </a>
  
    <nav class="md-nav" aria-label="Programming Hardware binary">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#write-qspi-flash" class="md-nav__link">
    Write QSPI Flash
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#program-fpga" class="md-nav__link">
    Program FPGA
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#linux-boot" class="md-nav__link">
    Linux Boot
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ethernet-link-status" class="md-nav__link">
    Ethernet Link status
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configuring-design" class="md-nav__link">
    Configuring Design
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configuring-design-by-automated-script" class="md-nav__link">
    Configuring Design by Automated script
  </a>
  
    <nav class="md-nav" aria-label="Configuring Design by Automated script">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-ethernet-interface" class="md-nav__link">
    Configure Ethernet Interface
  </a>
  
    <nav class="md-nav" aria-label="Configure Ethernet Interface">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1_1" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2_1" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-ingress-qos-l2-packet-switch" class="md-nav__link">
    Configure Ingress QOS - L2 Packet Switch
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-dma-with-ping-packets-switching" class="md-nav__link">
    Configure DMA with Ping packets switching
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-packets-to-highest-priority-dma" class="md-nav__link">
    Configure packets to Highest priority DMA
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-user-logic-packet-client" class="md-nav__link">
    Configure User Logic (Packet Client)
  </a>
  
    <nav class="md-nav" aria-label="Configure User Logic (Packet Client)">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1_2" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2_2" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-dma-with-ipv6-packets-routing" class="md-nav__link">
    Configure DMA with IPV6 packets routing
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-egress-qos-tc" class="md-nav__link">
    Configure Egress QOS - TC
  </a>
  
    <nav class="md-nav" aria-label="Configure Egress QOS - TC">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#creating-tc-qdisc" class="md-nav__link">
    Creating TC- QDISC
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configure-iperf-packets-switching-to-dma" class="md-nav__link">
    Configure Iperf packets switching to DMA
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ping-packets-switching-to-dma" class="md-nav__link">
    Ping packets switching to DMA
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#testing" class="md-nav__link">
    Testing
  </a>
  
    <nav class="md-nav" aria-label="Testing">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#link-testing-ping" class="md-nav__link">
    Link Testing - Ping
  </a>
  
    <nav class="md-nav" aria-label="Link Testing - Ping">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1_3" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2_3" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#iperf3-testing" class="md-nav__link">
    iPerf3 Testing
  </a>
  
    <nav class="md-nav" aria-label="iPerf3 Testing">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#development-kit-1_4" class="md-nav__link">
    Development Kit 1
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#development-kit-2_4" class="md-nav__link">
    Development Kit 2
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#user-logic-packet-client-testing" class="md-nav__link">
    User Logic (Packet client) Testing
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#simulation" class="md-nav__link">
    Simulation
  </a>
  
    <nav class="md-nav" aria-label="Simulation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#toolsip-pre-requisites" class="md-nav__link">
    Tools/IP Pre-requisites
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simulation-directory" class="md-nav__link">
    Simulation Directory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simulation-uvm-testing" class="md-nav__link">
    Simulation UVM Testing
  </a>
  
    <nav class="md-nav" aria-label="Simulation UVM Testing">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1-hps-ethernet-traffic-test" class="md-nav__link">
    1. HPS Ethernet Traffic Test
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2-user-logic-packet-client-ethernet-traffic-test" class="md-nav__link">
    2. User Logic (Packet Client) Ethernet Traffic Test
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3-hps-and-user-logic-packet-client-concurrent-ethernet-traffic-test" class="md-nav__link">
    3. HPS and User Logic (Packet Client) concurrent Ethernet Traffic Test
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4-sfp-controller-test" class="md-nav__link">
    4. SFP controller Test
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configuring-uvm-environment" class="md-nav__link">
    Configuring UVM environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simulating-test-cases" class="md-nav__link">
    Simulating Test cases
  </a>
  
    <nav class="md-nav" aria-label="Simulating Test cases">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#pre-requisites" class="md-nav__link">
    Pre-requisites
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simulation-steps" class="md-nav__link">
    Simulation Steps
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#waveform-generation" class="md-nav__link">
    Waveform Generation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#command-reference-summary" class="md-nav__link">
    Command Reference Summary
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#results" class="md-nav__link">
    Results
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#output-directory-structure" class="md-nav__link">
    Output Directory Structure
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#references" class="md-nav__link">
    References
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="agilextm-5-fpga-e-series-modular-development-kit-1x10g-ethernet-system-example-design">Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design<a class="headerlink" href="#agilextm-5-fpga-e-series-modular-development-kit-1x10g-ethernet-system-example-design" title="Permanent link">&para;</a></h1>
<h2 id="introduction">Introduction<a class="headerlink" href="#introduction" title="Permanent link">&para;</a></h2>
<p>This page presents Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design showcasing Ethernet functionality for applications that handle traffic up to 10G Ethernet speed/bandwidth using Agilex™ 5 Device on Agilex™ 5 FPGA E-Series Modular Development Kit. This design was created using Quartus IPs from Agilex™ 5 Device, facilitating the data and control paths between the Linux software stack running on HPS and the Hard Ethernet MAC with GTS Transceiver on Agilex™ 5 devices. This example design assists customers in leveraging and incorporating Ethernet solutions into their designs aimed at high-speed (10G data rate) Ethernet applications. The system example design is targeted to the Agilex™ 5 FPGA E-Series Modular Development Kit for demonstration purposes.</p>
<h3 id="overview">Overview<a class="headerlink" href="#overview" title="Permanent link">&para;</a></h3>
<p>The Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design developed using Altera® Quartus® Prime Pro Edition version 25.1. The design targets the <a href="https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html">Agilex™ 5 FPGA E-Series Modular Development Kit</a> and leverages the <a href="https://www.intel.com/content/www/us/en/docs/programmable/817676.html">GTS Ethernet Hard IP</a> and Hard Processing System (HPS). It runs on a Linux OS based on kernel version 6.12.19lts.
  The design features a configurable L2 Packet Switch service that parses incoming Ethernet packets and routes them either to internal User Logic port(Packet client) or to a set of priority queues designated for the HPS through DMA. A priority-based arbitration mechanism manages egress port access, granting it based on the packet's source.</p>
<p>This System example design demonstrates Ethernet functionality of the Altera® Agilex™ 5 FPGA supporting GTS transceivers. It provides a 1-Port, 10GbE design leveraging the GTS Ethernet IP</p>
<p>The primary components in the design are:</p>
<ul>
<li>Hard Processor Subsystem (HPS).</li>
</ul>
<ul>
<li>Channelized Modular scatter-Gather Direct Memory Access (MSGDMA) Subsystem.</li>
</ul>
<ul>
<li>L2 Packet Switch module.</li>
</ul>
<ul>
<li>User Logic (Packet Client).</li>
</ul>
<ul>
<li>GTS Ethernet Hard IP.</li>
</ul>
<p><a class="glightbox" href="../images/e10g_sed_functional_bd.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Figure 1" src="../images/e10g_sed_functional_bd.png" /></a></p>
<p>Figure 1. System Example Design high-level architecture diagram.</p>
<p>Important features of the design include,</p>
<ul>
<li>Single Ethernet port working at 10G speed.</li>
<li>Configurable L2 Packet Switch supporting multiple source streams to Ethernet port and packet rerouting from Ethernet port to multiple destinations like HPS or User Logic(Packet client).</li>
<li>Separate DMA channel per direction for HPS system memory accesses.  </li>
<li>Performance achievability matching the lane rate (10G) using User Logic (Packet Client) through the L2 Packet Switch.</li>
</ul>
<h3 id="glossary">Glossary<a class="headerlink" href="#glossary" title="Permanent link">&para;</a></h3>
<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HPS</td>
<td>Hard Processor System</td>
</tr>
<tr>
<td>mSGDMA</td>
<td>Modular Scatter-Gather Direct Memory Access</td>
</tr>
<tr>
<td>EHIP</td>
<td>Ethernet Hard IP</td>
</tr>
<tr>
<td>MDK</td>
<td>Modular Development Kit</td>
</tr>
<tr>
<td>FSM</td>
<td>Finite State Machine</td>
</tr>
<tr>
<td>TCAM</td>
<td>Ternary Content Addressable Memory</td>
</tr>
<tr>
<td>SOM</td>
<td>System-on-Module</td>
</tr>
<tr>
<td>AVMM</td>
<td>Avalon® Memory Mapped Interface</td>
</tr>
<tr>
<td>AVST</td>
<td>Avalon® Streaming Interface</td>
</tr>
<tr>
<td>AXI</td>
<td>Advanced eXtensible Interface</td>
</tr>
<tr>
<td>HSSI</td>
<td>High-Speed Serial Interface</td>
</tr>
</tbody>
</table>
<h3 id="prerequisites">Prerequisites<a class="headerlink" href="#prerequisites" title="Permanent link">&para;</a></h3>
<p>The following are required to fully exercise the Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design:</p>
<ul>
<li>2 Nos of Altera® Agilex™ 5 FPGA E-Series Modular Development Kit, ordering code MK-A5E065BB32AES1. Refer to <a href="https://www.intel.com/content/www/us/en/docs/programmable/820977/current/overview.html">board documentation</a> for more information about the development kit.<ul>
<li>Power supply.</li>
<li>2 x Micro USB Cable.</li>
<li>Ethernet Cable.</li>
<li>Micro SD card and USB card writer.</li>
</ul>
</li>
<li>SFP28 passive copper (DAC) cable with 3 Meter length.
 [Part Number: SFP-25G-PC03, Mfr: FS].</li>
<li>Host PC with<ul>
<li>64 GB of RAM recommended. (Less memory works only for exercising the binaries).</li>
<li>Linux OS installed. Ubuntu 22.04LTS recommended.</li>
<li>Serial terminal (for example GtkTerm or Minicom on Linux and TeraTerm or PuTTY on Windows).</li>
<li>Altera® Quartus® Prime Pro Edition Version 25.1.</li>
<li>Local Ethernet network, with DHCP server Internet connection. For downloading GitHub source package and rebuilding the Design.</li>
</ul>
</li>
</ul>
<p><em><strong>NOTE</strong></em>: For UVM Simulation, additional 3<sup>rd</sup> Party tools and IPs are required as mentioned in Section <a href="#toolsip-pre-requisites">Tools/IP Pre-requisites</a>.</p>
<h2 id="release-contents">Release Contents<a class="headerlink" href="#release-contents" title="Permanent link">&para;</a></h2>
<h3 id="binaries">Binaries<a class="headerlink" href="#binaries" title="Permanent link">&para;</a></h3>
<p>Release notes and pre-built binaries can be found in the <a href="https://github.com/altera-fpga/agilex5-ed-ethernet/releases/tag/SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1">GitHub repository</a>.</p>
<p>Directory Structure used in this example design:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a><span class="p">|</span>---<span class="w"> </span>a5e065b-mod-devkit-exp-es
<a id="__codelineno-0-2" name="__codelineno-0-2" href="#__codelineno-0-2"></a><span class="w">  </span><span class="p">|</span><span class="w">   </span><span class="p">|</span>---<span class="w"> </span>src
<a id="__codelineno-0-3" name="__codelineno-0-3" href="#__codelineno-0-3"></a><span class="w">  </span><span class="p">|</span><span class="w">   </span><span class="p">|</span><span class="w">   </span><span class="p">|</span>---<span class="w"> </span>hw
<a id="__codelineno-0-4" name="__codelineno-0-4" href="#__codelineno-0-4"></a><span class="w">  </span><span class="p">|</span><span class="w">   </span><span class="p">|</span><span class="w">   </span><span class="p">|</span>---<span class="w"> </span>sw
</code></pre></div>
<p>Clone the repository to get the source files as below.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/altera-fpga/agilex5-ed-ethernet.git
<a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a><span class="nb">cd</span><span class="w"> </span>agilex5-ed-ethernet/
<a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a>git<span class="w"> </span>checkout<span class="w"> </span>SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1
<a id="__codelineno-1-4" name="__codelineno-1-4" href="#__codelineno-1-4"></a><span class="nb">cd</span><span class="w"> </span>a5e065b-mod-devkit-exp-es/
<a id="__codelineno-1-5" name="__codelineno-1-5" href="#__codelineno-1-5"></a><span class="nb">export</span><span class="w"> </span><span class="nv">TOP_FOLDER</span><span class="o">=</span><span class="sb">`</span><span class="nb">pwd</span><span class="sb">`</span>
<a id="__codelineno-1-6" name="__codelineno-1-6" href="#__codelineno-1-6"></a>mkdir<span class="w"> </span>bin
</code></pre></div>
<p><em>The Pre-built Binaries (<code>Images.zip</code> and sdcard Image <code>sdimage.tar.gz</code>) are available in assets. Please extract and copy all files to <code>$TOP_FOLDER/bin</code> folder to exercise hardware testing on Development kit.</em></p>
<h3 id="sources">Sources<a class="headerlink" href="#sources" title="Permanent link">&para;</a></h3>
<table>
<thead>
<tr>
<th>Component</th>
<th>Location</th>
<th>Branch</th>
<th>Commit ID/Tag</th>
</tr>
</thead>
<tbody>
<tr>
<td>GHRD</td>
<td><a href="https://github.com/altera-fpga/agilex5-ed-ethernet/tree/rel/25.1/a5e065b-mod-devkit-exp-es/src/hw">https://github.com/altera-fpga/agilex5-ed-ethernet/tree/rel/25.1/a5e065b-mod-devkit-exp-es/src/hw</a></td>
<td>rel/25.1</td>
<td>SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1</td>
</tr>
<tr>
<td>Linux</td>
<td><a href="https://github.com/altera-fpga/linux-socfpga">https://github.com/altera-fpga/linux-socfpga</a></td>
<td>socfpga-6.12.19-lts-ethernet-sed</td>
<td>SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1</td>
</tr>
<tr>
<td>Arm Trusted Firmware</td>
<td><a href="https://github.com/altera-fpga/arm-trusted-firmware">https://github.com/altera-fpga/arm-trusted-firmware</a></td>
<td>socfpga_v2.11.0</td>
<td>QPDS24.3_REL_GSRD_PR</td>
</tr>
<tr>
<td>U-Boot</td>
<td><a href="https://github.com/altera-fpga/u-boot-socfpga">https://github.com/altera-fpga/u-boot-socfpga</a></td>
<td>socfpga_v2024.04</td>
<td>QPDS24.3_REL_GSRD_PR</td>
</tr>
<tr>
<td>Yocto Project: poky</td>
<td><a href="https://git.yoctoproject.org/poky/">https://git.yoctoproject.org/poky/</a></td>
<td>Scarthgap</td>
<td>d1c25a3ce446a23e453e40ac2ba8f22b0e7ccefd</td>
</tr>
<tr>
<td>Yocto Project: meta-intel-fpga</td>
<td><a href="https://git.yoctoproject.org/meta-intel-fpga/">https://git.yoctoproject.org/meta-intel-fpga/</a></td>
<td>scarthgap</td>
<td>9714ae1ef8f22302bac60b7d2081bbdf3199ca70</td>
</tr>
<tr>
<td>Yocto Project: meta-intel-fpga-refdes</td>
<td><a href="https://github.com/altera-fpga/meta-intel-fpga-refdes/">https://github.com/altera-fpga/meta-intel-fpga-refdes/</a></td>
<td>scarthgap</td>
<td>bffc5bc012f1653beb58878b54b44e74b0f27404</td>
</tr>
<tr>
<td>Yocto Project: meta-agilex5-sed</td>
<td><a href="https://github.com/altera-fpga/agilex5-ed-ethernet/tree/rel/25.1/a5e065b-mod-devkit-exp-es/src/sw/yocto/meta-agilex5-sed">https://github.com/altera-fpga/agilex5-ed-ethernet/tree/rel/25.1/a5e065b-mod-devkit-exp-es/src/sw/yocto/meta-agilex5-sed</a></td>
<td>scarthgap</td>
<td>SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1</td>
</tr>
<tr>
<td>GSRD Build Script: gsrd-socfpga</td>
<td><a href="https://github.com/altera-fpga/agilex5-ed-ethernet/blob/rel/25.1/a5e065b-mod-devkit-exp-es/src/sw/yocto/build.sh">https://github.com/altera-fpga/agilex5-ed-ethernet/blob/rel/25.1/a5e065b-mod-devkit-exp-es/src/sw/yocto/build.sh</a></td>
<td>rel/25.1</td>
<td>SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1</td>
</tr>
</tbody>
</table>
<h2 id="release-notes">Release Notes<a class="headerlink" href="#release-notes" title="Permanent link">&para;</a></h2>
<p>Refer to this link for <a href="https://github.com/altera-fpga/agilex5-ed-ethernet/releases/tag/SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1">Known Issues</a>.</p>
<h2 id="agilextm-5e-series-mdk-1x10g-ethernet-design-architecture">Agilex™ 5E-Series MDK 1x10G Ethernet Design Architecture<a class="headerlink" href="#agilextm-5e-series-mdk-1x10g-ethernet-design-architecture" title="Permanent link">&para;</a></h2>
<p>The Agilex™ 5 FPGA E-Series Modular Development Kit features 1x10G Ethernet system example design that incorporates a single 10G Ethernet port, targeting the GTS Ethernet Hard IP (EHIP) and GTS Transceiver, integrated Agilex™ 5 Hard Processor System (HPS) running Linux software stack.</p>
<h3 id="hardware-architecture">Hardware Architecture<a class="headerlink" href="#hardware-architecture" title="Permanent link">&para;</a></h3>
<p>The system's main components include:</p>
<ul>
<li>HPS Subsystem.</li>
<li>Channelized mSGDMA Subsystem.</li>
<li>Packet Switch Subsystem.</li>
<li>User Logic (Packet Client Generator/Checker).</li>
<li>Ethernet (HSSI) Subsystem.</li>
</ul>
<p><a class="glightbox" href="../images/e10g_sed_functional_bd.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Figure 2" src="../images/e10g_sed_functional_bd.png" /></a></p>
<p>Figure 2. System Example Design high-level architecture diagram.</p>
<h4 id="hps-subsystem">HPS Subsystem<a class="headerlink" href="#hps-subsystem" title="Permanent link">&para;</a></h4>
<p>The HPS Subsystem (<code>agilex_hps</code>) comprises the Agilex™ 5 Hard Processor System (HPS) and its supporting logic, functioning as the central hub that executes the Ethernet software stack on the Linux OS. It configures the full system on Power ON and additionally offers access to status and control registers for other system components used in the design. The HPS Subsystem uses Light Weight HPS to FPGA Manager (H2F) interface to communicate with FPGA fabric IP components.</p>
<p>Refer <a href="https://www.intel.com/content/www/us/en/docs/programmable/814346/current/introduction-to-the-hard-processor-system-43586.html">Hard Processor System Technical Reference Manual: Agilex™ 5 SoCs</a> for more information.</p>
<h4 id="dma-subsystem">DMA subsystem<a class="headerlink" href="#dma-subsystem" title="Permanent link">&para;</a></h4>
<p>The DMA Subsystem (<code>subsys_msgdma</code>) deploys mSGDMA engines that efficiently transfer data between the HPS Subsystem and the Ethernet (HSSI) Subsystem. It incorporates two DMA channels each per direction that handle TX and RX traffic. These channels optimize seamless Ethernet packet processing and ensure efficient data handling accurately. Additionally, users can configure individual DMA ports with either a single TX (transmit) or RX (receive) channel, which enables customized solutions for specific application requirements.
Beyond facilitating data transfers, the DMA Subsystem executes protocol translation between its native Avalon® Streaming interfaces and the AXI-Stream* (AXI-ST) interfaces of the Ethernet Subsystem. This module also manages clock domain crossing between the clock domains of the Ethernet Subsystem and the DMA Subsystem (HPS Clock).</p>
<p>The mSGDMA subsystem is formed using different components available in Platform Designer IP catalog like: Prefetcher, Read/Write Data Master, Dispatcher etc. per each direction. Each direction's mSGDMA subsystem exposes 3 independent AVMM interfaces as shown in Figure 2.</p>
<p>The mSGDMA Subsystem's user data width is fixed at 128b to ease timing constraints and the clock frequency is fixed across all the Ethernet data rates that design can support now (10G) and in future (25G). The current design scope is limited to 10G Ethernet which requires a user interface of 64 bits running at ~161 MHz. The HPS and mSGDMA subsystem can run at half the frequency of Ethernet as the width gets double to match the data rate. We chose 100MHz as HPS and DMA subsystem clock frequency, considering the descriptor fetch overhead of DMA channels.  </p>
<h4 id="packet-switch-subsystem">Packet Switch Subsystem<a class="headerlink" href="#packet-switch-subsystem" title="Permanent link">&para;</a></h4>
<p>The Packet Switch Subsystem (<code>packet_switch_subsys</code>) is L2 Packet Switch that processes incoming Ethernet packets. It routes packets based on user-defined rules in TCAM, allowing configuration to prioritize and direct specific data types to designated ports. The two source streams which are HPS (Hard Processor System) and User logic(Packet Client Generator/checker) can send and receive traffic via the Ethernet(HSSI) Subsystem.</p>
<p>Since the HPS processes packets at approximately 1.3 Gbps maximum bandwidth, the software processing in HPS cannot support the maximum bandwidth of Ethernet IP data rates, which reach speed of 10G.
The Packet Switch Subsystem operates as a channelizable component, and users only need to instantiate it N-times for an N-port design.</p>
<ul>
<li><strong>Packets from Ethernet SS port RX path</strong>: The system routes these packets either to HPS or to User logic (Packet Client) based on the Destination MAC address in L2 packets.</li>
<li><strong>Packets from HPS</strong>: The system routes these packets to the Ethernet SS port TX path.</li>
<li><strong>Packets from User logic</strong>: The system routes these packets to the Ethernet SS port TX path.</li>
</ul>
<p>Users can use it as a reference and modify filtering schemes according to their needs. This solution proposes a filtering scheme based on Destination MAC address (DA) in received L2 packets, which the HPS configures into the packet filtering logic.</p>
<p>The Packet Switch Subsystem's functionality is divided into two components: the TX (Transmit) and RX (Receive) datapaths.</p>
<p>The TX datapath arbitrates between packet requests from DMA Port in the DMA Subsystem and User Logic. This arbitration is priority based and can be configured via software. Notably, the TX datapath arbitration does not evaluate the Ethernet packet type; instead, it employs a priority round-robin scheme to manage requests from different sources.</p>
<p>The RX datapath processes all packets arriving from the HSSI Subsystem. An internal parser extracts L2 header field information to generate a lookup key for the Content Addressable Memory (TCAM) IP. The TCAM returns routing instructions for the current packet.</p>
<p>By default, packets without a matching entry in the TCAM are dropped. For matched entries, the TCAM determines whether the packet should be routed to DMA Port within the DMA Subsystem or to a User Logic(Packet Client-Generator/Checker). The TCAM is fully programmable through software, allowing dynamic updates to routing rules.</p>
<p>It is important to note that the RX datapath does not implement priority-based arbitration. Instead, the priority for incoming traffic to the HPS (Hard Processor System) is defined in software, where users can assign priority levels to each source port.</p>
<p><strong><em>NOTE:</em></strong> The word <code>ptpbridge</code> will be used interchangeably with <code>L2 Packet Switch</code> and vice versa in this page.</p>
<h4 id="user-logic-packet-client">User Logic (Packet Client)<a class="headerlink" href="#user-logic-packet-client" title="Permanent link">&para;</a></h4>
<p>The User Logic (Packet Client) serves as a placeholder for custom user logic(<code>eth_f_packet_client_top</code>) designed to handle  Ethernet traffic or other packets not destined for the HPS (Hard Processor System). In this system example design, the User Logic is equipped with generic Packet Generator, which is used to test and saturate the Ethernet port bandwidth. These Packet Generators are fully configurable through software.
The User Logic (Packet Client) module generates client-side Ethernet traffic with the control on Inter frame gap, Number of packets and features like dynamic payload size increment between the minimum packet size and maximum packet size.</p>
<ul>
<li>Supports the standard AXI-ST interface along with compatible additional Sideband TUSER signals.</li>
</ul>
<ul>
<li>Includes a traffic generator and checker or monitor.</li>
</ul>
<ul>
<li>Provides pause signals to Ethernet Subsystem for XON and XOFF generation.</li>
</ul>
<p>Path between Ethernet and Packet client works in a single clock domain and with the same data bus width matching the Ethernet data rate. Connections between both the modules are more of 1:1 mapping. Packet clients are maintained in HW itself and software functions do not implement data plane termination and sourcing at/from a Host. Also, Ethernet use cases are not limited to NIC where the packets to terminate at TCP port. It could be a L2, L3 function or a switch.</p>
<p>Packet client contains internal FSMs that generate packet data based on Control from CSR interface. Applications running on Host VMs can customize the design’s data traffic by programming the packet client registers. Host applications may also need to pause/stop the packet transfers during SA retire. It produces AVST data streams which need to be converted
to AXI-ST* using bridge adaptors.
Below is an example sequence of CSR access needed to enable packet client. Please note that below sequence does not cover all the available CSR options.</p>
<ul>
<li>Start Packet client Tx by setting <code>CFG_PKT_CL_CTRL[0]</code> to ‘1’ (offset 0x0, value 0x01).</li>
<li>Wait for Data traffic to complete &amp; counters to update.</li>
<li>Set Status Snapshot capture bit by setting <code>CFG_PKT_CL_CTRL[6]</code> to ‘1’ (offset 0x0, value 0x41).</li>
<li>Read Status counters (offsets 0x20 to 0x4C) &amp; verify.</li>
<li>Clear Status Snapshot capture bit by setting <code>CFG_PKT_CL_CTRL[6]</code> to ‘0’ (offset 0x0, value 0x1).</li>
<li>Set CSR Status Clear bit by setting <code>CFG_PKT_CL_CTRL[7]</code> to ‘1’ (offset 0x0, value 0x81).</li>
<li>Clear CSR Status Clear bit by setting <code>CFG_PKT_CL_CTRL[7]</code> to ‘0’ (offset 0x0, value 0x1).</li>
<li>Stop Packet client &amp; clear all internal counters (offset 0x0, value 0x100).</li>
</ul>
<h4 id="ethernet-hssi-subsystem">Ethernet (HSSI) Subsystem<a class="headerlink" href="#ethernet-hssi-subsystem" title="Permanent link">&para;</a></h4>
<p>The Ethernet (HSSI) Subsystem(<code>hssi_ss_top</code>) consists of GTS Ethernet QHIP along with dependent IPs such as GTS System PLL Clock , GTS Reset Sequencer and the AXI Bridges for system level interfacing with Packet switch Subsystem which runs on AXI-ST* protocol. Each QHIP comes with a separate reconfiguration interface space and the remapping of the same to system level register map is handled within Ethernet subsystem to maintain modularity for number of ports enabled.</p>
<p>The Ethernet (HSSI) Subsystem needs to be connected to SFP28 PHY connector at board level. Ethernet Subsystem provides packet network access. It includes Ethernet layer 1 and layer 2 components including MAC, PCS, FEC, and PMA which interface to external Ethernet PHY.</p>
<p>The Ethernet Subsystem can be easily scaled up to N-port by regenerating it in IP GUI with instances of GTS reset sequencer and System PLL as clocks can spread into multiple neighboring Quads.</p>
<p>The Ethernet (HSSI) Subsystem is an implementation of the <a href="https://www.intel.com/content/www/us/en/docs/programmable/817676.html">GTS Ethernet Hard IP</a>. It is responsible for configuring and managing the system's Ethernet interface. In this design, the Ethernet Subsystem is configured to support 1X10GE port, enabling high-speed data transmission and network connectivity.</p>
<h4 id="sfp28-phy-controller">SFP28 PHY Controller<a class="headerlink" href="#sfp28-phy-controller" title="Permanent link">&para;</a></h4>
<p>On the development kit, the system example design uses 1C Bank's XCVR Channel 3 as data path for the Ethernet port with external connectivity through SFP28 PHY. Control path of SFP28 PHY is controlled through I2C lane from FPGA fabric. The solution uses AXI-MM/AVMM to I2C Master to communicate with I2C slave in PHY from HPS along with additional CSR space for driving TX_DISABLE which should be 0 for data transfers. It also maintains additional CSR space for status on TX_FAULT (TX path), LOS (RX path) and MOD_DET.</p>
<p>SFP28 Controller (<code>sfp_top_inst</code>)  follows SFF-8472 for management interface which supports two I2C address spaces 0xA0 and 0xA2.</p>
<p><a class="glightbox" href="../images/e10g_sed_sfp_ctrl.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Figure 3" src="../images/e10g_sed_sfp_ctrl.png" /></a></p>
<p>Figure 3. SFP28 PHY Controller</p>
<h3 id="fpga-clocking-architecture">FPGA Clocking Architecture<a class="headerlink" href="#fpga-clocking-architecture" title="Permanent link">&para;</a></h3>
<p>The component and signal identifiers used in this section follow the naming convention from The Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet system example design Quartus® Prime project.</p>
<p>A high-level FPGA system-level clock architecture is shown in the figure below.</p>
<p><a class="glightbox" href="../images/e10g_sed_clocks.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Figure 4" src="../images/e10g_sed_clocks.png" /></a></p>
<p>Figure 4. System high-level clocking diagram.</p>
<p>For the clock frequencies associated with the Ethernet Subsystem IP ports <code>i_clk_ref_p</code> (PLL Reference clock), <code>i_clk_sys</code> (system PLL reference clock), the system example design follows the guidelines provided in the <a href="https://www.intel.com/content/www/us/en/docs/programmable/817676/current/implement-required-clocking.html">GTS Ethernet Hard IP User Guide: Implement Required Clocking</a>.</p>
<table>
<thead>
<tr>
<th><strong>Clock</strong></th>
<th><strong>Frequency</strong></th>
<th><strong>Reference Clock</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>hps_clk</td>
<td>100 MHz</td>
<td>fpga_clk_100 (100 MHz)</td>
<td>Reference clock for HPS F2H/HPS data path along with mSGDMA subsystem.</td>
</tr>
<tr>
<td>csr_clk</td>
<td>125 MHz</td>
<td>fpga_clk_100 (100 MHz)</td>
<td>For driving clocks for  <code>csr_clk</code>(125MHz) and H2F interfaces.</td>
</tr>
<tr>
<td>syspll_ref_clk_i</td>
<td>156.25MHz</td>
<td>i_clk_ref</td>
<td>System PLL reference clock .</td>
</tr>
<tr>
<td>tx_pll_ref_clk_i</td>
<td>156.25 MHz</td>
<td>i_clk_ref</td>
<td>TX Transceiver reference clock. This can be same as <code>syspll_ref_clk_i</code>.</td>
</tr>
<tr>
<td>tx_clk_i</td>
<td>161.132 MHz</td>
<td>o_clk_pll</td>
<td>For TX and RX user data path in Ethernet domain (Per Port). Derived from <code>o_clk_pll</code>.</td>
</tr>
<tr>
<td>rx_clk_i</td>
<td>161.132 MHz</td>
<td>o_clk_pll</td>
<td>For TX and RX user data path in Ethernet domain (Per Port). Derived from <code>o_clk_pll</code>.</td>
</tr>
</tbody>
</table>
<p>Table 1. General clock signals for the system example design  datapath.</p>
<h3 id="fpga-reset-architecture">FPGA Reset Architecture<a class="headerlink" href="#fpga-reset-architecture" title="Permanent link">&para;</a></h3>
<p>This example design triggers partial or full resets under three different scenarios:</p>
<ul>
<li><strong>Power-on Reset (NINIT_DONE):</strong> The system resets the entire mSGDMA subsystem for all Ethernet ports and all glue logic, including the L2 Packet Switch, User logic packet generators, and Ethernet subsystem during power-on.</li>
<li><strong>Peer Link Down:</strong> The system resets the Ethernet subsystem and glue logic for a specific port per direction when the peer on the LAN goes down. The mSGDMA subsystem for that particular port remains functional along with other ports in this partial reset scenario.</li>
<li><strong>Local Link Down:</strong> The local system brings down the link, which resets both the mSGDMA subsystem and the glue logic for the Ethernet port. The system limits this reset to the particular port being targeted while keeping the rest of the ports functional.</li>
</ul>
<p>The system can assert and de-assert reset domains independently of each other. However, due to the Host-centric nature of the design, the system must convey different conditions to the host, and the host must drive decisions as described below.</p>
<p><a class="glightbox" href="../images/e10g_sed_resets.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Figure 5" src="../images/e10g_sed_resets.png" /></a></p>
<p>Figure 5 . System high-level Reset Architecture.</p>
<h3 id="software-architecture">Software Architecture<a class="headerlink" href="#software-architecture" title="Permanent link">&para;</a></h3>
<p>The Software Archtecture of the Design described in the following sections.</p>
<h4 id="architecture-overview">Architecture Overview<a class="headerlink" href="#architecture-overview" title="Permanent link">&para;</a></h4>
<p>The Agilex™ 5 1x10G Ethernet System Example Design follows an HPS-first design approach. This section provides an overview of the design approach, Ethernet Subsystem IP control, L2 Switching and specific rules for packet handling.</p>
<p>The default priorities set in the arbiter is</p>
<ol>
<li>
<p>HPS DMA-0 is highest priority – This is traffic being routed to the HPS</p>
</li>
<li>
<p>User traffic is the 2<sup>nd</sup> priority – This would probably take all the user traffic</p>
</li>
</ol>
<h4 id="hps-first-design-approach">HPS-First Design Approach<a class="headerlink" href="#hps-first-design-approach" title="Permanent link">&para;</a></h4>
<p>The Hard Processor System (HPS) initializes first and then configures the FPGA fabric. The HPS loads the uBoot image from SPI flash. The secondary boot loader loads the final kernel and FPGA configuration bitstream. The uBoot secondary boot loader activates the HPS bridges and programs the FPGA through its connection to the SDM. Once the FPGA is programmed, the HPS proceeds to boot the Linux operating system.</p>
<h4 id="ethernet-subsystem">Ethernet Subsystem<a class="headerlink" href="#ethernet-subsystem" title="Permanent link">&para;</a></h4>
<p>The Ethernet Subsystem is controlled by the HPS as the primary system CPU. The SFP module is connected to the HPS through SFP Controller. The control pins of the SFP, including MODSEL, Presence, interrupt, and LP_MODE, are connected to the HPS using SFP Controller IP in FPGA.
The design leverages  mSGDMA IP for a single port. The mSGDMA IPs are connected to a L2 Packet Switch that provides ingress Packet switching functionality. This approach ensures effective prioritization and management of packets, reducing the likelihood of high-priority packet drops and enhancing overall system performance.</p>
<p>HPS Ethernet driver identifies all available DMA channels linked to the Ethernet physical port using information from the device tree. For each DMA channel, it sets up a dedicated Tx/Rx buffer ring and advertises these channels as independent hardware queues for the network interface (netdev). The driver manages each queue independently, handling tasks such as memory allocation, queue start/stop, and wake operations.</p>
<h4 id="egress-switching">Egress Switching<a class="headerlink" href="#egress-switching" title="Permanent link">&para;</a></h4>
<p>Egress Switching is managed by Linux software using open-source libraries like Traffic Class (tc) and qDisc. The Traffic Class (tc), provided by the network stack, enables different priority-based scheduling of packets. Integration of the TC library with netfilter and iptables allows for the prioritization of packets to different mSGDMA ports. Once the packet enters the mSGDMA ports, the FPGA implementation schedules the egress of the packet according to the priority rules set.</p>
<h4 id="ingress-switching">Ingress Switching<a class="headerlink" href="#ingress-switching" title="Permanent link">&para;</a></h4>
<p>Ingress Switching is handled by the L2 Packet Switch along with the packet-Arbiter. All ingress packets are deeply inspected and matched with TCAM rules that can be dynamically programmed by the host. The L2 Packet Switch sorts and segregates packets according to their priorities and sends them to different DMA ports. Once in the DMA port, the DMA prefetchers/dispatchers send the data to the CPU to be handled by the OS.
In this design example as there is only one single DMA to the HPS all the packets that are sent towards the HPS need to take the same port. All the packets destined towards the User Logic (Packet Client) module need to be routed to the user port.</p>
<h4 id="agilextm-5-soc-fpga-drivers">Agilex™ 5 SoC-FPGA  Drivers<a class="headerlink" href="#agilextm-5-soc-fpga-drivers" title="Permanent link">&para;</a></h4>
<h4 id="hssi-subsystem-drivers">HSSI Subsystem Drivers<a class="headerlink" href="#hssi-subsystem-drivers" title="Permanent link">&para;</a></h4>
<p>The HSSI Subsystem driver acts as a bridge between the software operating in the HPS and Ethernet subsystem which consists of GTS Ethernet Hard IP with associate IPs and sw glue logic. It provides various levels of abstraction to simplify communication with the underlying GTS Ethernet Hard IP. The HSSI Subsystem driver exposes APIs used by Ethernet netdev driver that higher-level software layers can utilize to interact with the Ethernet IP. Some of the abstractions offered by the HSSI Subsystem driver include:</p>
<ul>
<li>Get Link state.</li>
<li>Get MAC stats.</li>
</ul>
<p>These abstractions are used by the HSSI Ethernet netdev driver to provide Ethernet functionality to the above layers.</p>
<h4 id="hssi-ethernet-and-associated-driver">HSSI Ethernet and Associated Driver<a class="headerlink" href="#hssi-ethernet-and-associated-driver" title="Permanent link">&para;</a></h4>
<p>The HSSI Ethernet netdev driver offers a network device interface (Linux netdev interface) to the Linux kernel. It registers all the necessary interfaces to enable the corresponding functionalities provided by the system like:</p>
<ul>
<li>mSGDMA support for data movement.</li>
<li>PTP functionality support.</li>
<li>ToD driver functionality support.</li>
</ul>
<h4 id="sfp-driver-interface">SFP Driver Interface<a class="headerlink" href="#sfp-driver-interface" title="Permanent link">&para;</a></h4>
<p>The SFP driver is responsible for accessing the SFP+ controller module in Fabric to configure, control and status operations of SFP28 PHY module over I2C bus. SFP driver is responsible for reading Shadow CSR Register space A0 and A2 from SFP+ controller module.It configures the A0 CSR space therefore trigger the SFP+ controller to initialize and execute functions for SFP28 PHY module over I2C bus.</p>
<p>During power on, SFP+ controller can read all the 0xA0 page into shadow register space meant for 0xA0. Same can be requested through CSR by driver also during driver initialization. Once this page is read, SFP+ controller updates a register field that indicates that 0xA0 is read. driver to poll this bit, once asserted, it can assess whether additional pages with address 0xA2 implemented or not as indicated below for few important fields. Use of the paging system is optional so check before enabling polling for 0xA2 addresses.</p>
<p>Based on 0xA0 response data (read from SFP controller in shadow register space), if 0xA2 pages are implemented, then SW driver can enable poll_en. Post this, controller will repeatedly read the Pages of 0xA2 until <code>poll_en</code> is de-asserted by SW driver.</p>
<p><a class="glightbox" href="../images/e10g_sed_sfp.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Figure 6. SFP memory space" src="../images/e10g_sed_sfp.png" /></a></p>
<p>Figure 6. SFP memory space</p>
<h4 id="user-space-applications">User Space Applications<a class="headerlink" href="#user-space-applications" title="Permanent link">&para;</a></h4>
<h4 id="ethtool">ethtool<a class="headerlink" href="#ethtool" title="Permanent link">&para;</a></h4>
<p><code>ethtool</code> is a well-known open-source utility used to query network driver and hardware settings. For more information on ethtool, please refer to the <a href="https://linux.die.net/man/8/ethtool">ethtool man</a> page.</p>
<h4 id="packetgenerator">packetgenerator<a class="headerlink" href="#packetgenerator" title="Permanent link">&para;</a></h4>
<p>The <code>packetgenerator</code> application is a Linux-based utility designed to configure the User Logic (Packet Client) module integrated with Ethernet-based system example designs. This application is particularly useful for testing and validating the data pipeline and line rate of an FPGA by generating L2 packets.</p>
<ul>
<li>The application configures the User Logic (Packet Client) IP core in the FPGA, which is responsible for generating test packets.</li>
<li>It generates test L2 packets that can be used to test the FPGA data pipeline and measure the line rate.</li>
<li>The application supports multiple options to create a variety of traffic patterns, including:<ul>
<li>Different destination and source MAC addresses.</li>
<li>Various frame sizes.</li>
<li>Configurable idle packet gaps.</li>
</ul>
</li>
</ul>
<p><em>Usage:</em></p>
<p><code>packetgenerator [--device] [/dev/uioX] [options]</code></p>
<p><em>Options:</em></p>
<ul>
<li><code>--help</code>: Print this help contents</li>
<li><code>--device</code>: UIO device name</li>
<li><code>--dump</code>: Dump all register contents</li>
<li><code>--register-offset &lt;offset&gt;</code>: 32-bit aligned register offset to do direct register read/write</li>
<li><code>--register-value &lt;value&gt;</code>: 32-bit value to be written to the register</li>
<li><code>--dest-mac</code>: Destination MAC address in the packet</li>
<li><code>--src-mac</code>: Source MAC address in the packet</li>
<li><code>--traffic &lt;bool&gt;</code>: Enable or disable traffic</li>
<li><code>--one-shot &lt;bool&gt;</code>: Enable or disable one-shot mode</li>
<li><code>--soft-reset</code>: Trigger a soft reset</li>
<li><code>--dyn-pkt-mode &lt;bool&gt;</code>: Enable or disable dynamic packet mode</li>
<li><code>--packet-checker &lt;bool&gt;</code>: Enable or disable packet checker</li>
<li><code>--cntr-snapshot &lt;bool&gt;</code>: Take a counter snapshot</li>
<li><code>--cntr-clear &lt;bool&gt;</code>: Clear all counter CSRs</li>
<li><code>--cntr-internal-clear &lt;bool&gt;</code>: Clear all internal counters</li>
<li><code>--fixed-gap &lt;bool&gt;</code>: Enable or disable fixed gap between packets</li>
<li><code>--pkt-len-mode &lt;value&gt;</code>: Set packet generation length mode (Fixed/Incremental) [1,2]</li>
<li><code>--num-idle-cycles &lt;value&gt;</code>: Number of idle cycles to insert [0...255]</li>
<li><code>--tx-pkt-size &lt;value&gt;</code>: TX packet size [64...9216]</li>
<li><code>--tx-max-pkt-size &lt;value&gt;</code>: Maximum TX packet size [64...9216]</li>
<li><code>--num-packets &lt;value&gt;</code>: Number of packets to generate [0...0xFFFFFFFF]</li>
</ul>
<p><em>Example Usage:</em></p>
<ul>
<li>
<p>Configure Packet Generation</p>
<p>This command configures the User Logic (Packet Client) i.e., <code>packetgenerator</code> with specific parameters such as dynamic packet mode, fixed gap, packet length mode, idle cycles, packet checker, one-shot mode, and packet sizes before starting the traffic generation.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--traffic<span class="w"> </span><span class="nb">false</span><span class="w"> </span>--dyn-pkt-mode<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--fixed-gap<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--pkt-len-mode<span class="w"> </span>0x01<span class="w"> </span>--num-idle-cycles<span class="w"> </span><span class="m">22</span><span class="w"> </span>--packet-checker<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--one-shot<span class="w"> </span><span class="nb">false</span><span class="w"> </span>--tx-pkt-size<span class="w"> </span><span class="m">1024</span><span class="w"> </span>--tx-max-pkt-size<span class="w"> </span><span class="m">1024</span>
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Generate Packets</p>
<p>This command starts the traffic generation based on the previously configured settings.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--traffic<span class="w"> </span><span class="m">1</span>
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Check the Dump from Traffic Generation</p>
<p>This command dumps all register contents.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--dump
</code></pre></div>
</li>
</ul>
<p>The Source Code (Driver) Package can be located in below path.</p>
<p><code>$TOP_FOLDER/src/sw/yocto/meta-agilex5-sed/recipes-devtools/packetgenerator/files</code></p>
<h4 id="l2-packet-switch-ptpbridge">L2 Packet Switch (ptpbridge)<a class="headerlink" href="#l2-packet-switch-ptpbridge" title="Permanent link">&para;</a></h4>
<p>The L2 Packet Switch (<code>ptpbridge</code>) application is a Linux-based utility designed to configure and set up the L2 Packet Switch (PTP Bridge) IP used in Ethernet system example designs. This application is particularly useful for managing ingress Quality of Service (QoS) functionalities and routing packets to the network stack running on the Hard Processor System (HPS) or other entities connected through user ports.</p>
<ul>
<li>The application configures the L2 Packet Switch (PTPBridge) IP core in the FPGA, which is responsible for handling ingress QoS and packet routing.</li>
<li>It provides functionalities to manage the quality of service for incoming packets, ensuring that network traffic is handled efficiently and according to specified priorities.</li>
</ul>
<p><em>Usage:</em></p>
<p><code>ptpbridge [--device] [/dev/uioX] [Options]</code></p>
<p><em>Options:</em></p>
<ul>
<li><code>help</code>: Print this help contents</li>
<li><code>device</code>: UIO device name</li>
<li><code>dump</code>: Dump all register contents</li>
<li><code>set-key</code>: Set Key. Requires Key fields to be provided</li>
<li><code>remove-key</code>: Remove Key using key-index</li>
<li><code>flush-all-keys</code>: Flush all Key entries from the system</li>
<li><code>flush-all-counters</code>: Flush all debug counters value to 0</li>
<li><code>show-key</code>: Search for Keys fulfilling a search criteria for a port</li>
<li><code>register-rw</code>: Do a direct register read write</li>
<li><code>key-index</code>: Key index to work on</li>
<li><code>dest-mac</code>: Key - Destination MAC</li>
<li><code>src-mac</code>: Key - Source MAC</li>
<li><code>dest-ip</code>: Key - Destination IP Address</li>
<li><code>src-ip</code>: Key - Source IP address</li>
<li><code>dest-port</code>: Key - Destination L4 port</li>
<li><code>src-port</code>: Key - Source L4 port</li>
<li><code>vlanb</code>: Key - VALNB</li>
<li><code>vlana</code>: Key - VLANA</li>
<li><code>ethtype</code>: Key - Ethernet type</li>
<li><code>protocol</code>: Key - IP Protocol type</li>
<li><code>message</code>: Key - IP Message type</li>
<li><code>flag</code>: Key - Flag field</li>
<li><code>result</code>: Result</li>
<li><code>port</code>: Ethernet port index eth1-0 eth2-1 etc</li>
<li><code>register-offset</code>: Register offset to read/write to.</li>
<li><code>register-value</code>: Register value to write. Can be comma separated to write multiple values.</li>
<li><code>length</code>: Number of registers to read</li>
<li><code>mask</code>: Set Mask properties for fields manually</li>
</ul>
<p><em>Example Usage:</em></p>
<ul>
<li>Programming the L2 Packet Switch (PTP Bridge) Generic Rule:<p>This command sets a generic rule for the L2 Packet Switch (PTP Bridge) on port 0 with a specific key index and destination MAC address.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">0</span><span class="w"> </span>--dest-mac<span class="w"> </span><span class="s2">&quot;eth1&quot;</span><span class="w"> </span>--result<span class="w"> </span>0x2
</code></pre></div>
</li>
</ul>
<p>Source Code (Driver) Package can be found in below path:</p>
<p><code>$TOP_FOLDER/src/sw/yocto/meta-agilex5-sed/recipes-devtools/ptpbridge/files</code></p>
<h2 id="hardware-setup">Hardware Setup<a class="headerlink" href="#hardware-setup" title="Permanent link">&para;</a></h2>
<p>Refer this <a href="#prerequisites">Section</a> for hardware pre-requisites required to setup the Hardware.</p>
<p>The Board-to-Board hardware setup connection details are captured in the image below.</p>
<p><a class="glightbox" href="../images/e10g_sed_boardsetup.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Figure 7. Board level connection between Development kits" src="../images/e10g_sed_boardsetup.png" /></a></p>
<p>Figure 7. Board level connection between Development kits</p>
<h3 id="configure-boards">Configure Boards<a class="headerlink" href="#configure-boards" title="Permanent link">&para;</a></h3>
<ol>
<li>
<p>Leave all jumpers and switches in their default configuration. Please refer <a href="https://www.intel.com/content/www/us/en/docs/programmable/820977/current/default-settings.html">Development kit default switch settings</a>.</p>
</li>
<li>
<p>Connect micro USB cable from bottom left of the carrier board to PC. This will be used for JTAG communication.</p>
</li>
<li>
<p>Connect micro USB cable from bottom right of the SOM board to PC. This will be used for HPS UART communication.</p>
</li>
<li>
<p>Connect Ethernet cable from SOM board to an Ethernet switch connected to local network.</p>
</li>
<li>
<p>Connect two Agilex™ 5 FPGA E-Series Modular Development Kits using a SFP cable via the SFP0 port.</p>
</li>
<li>
<p>Power ON the boards. Please refer section <a href="https://www.intel.com/content/www/us/en/docs/programmable/820977/current/powering-up-the-development-kit.html">Powering Up the Development Kit</a> for Powering ON  process.</p>
<p><em>NOTE: Local network with  DCHP server is must if you are opting for TFTP Booting.</em></p>
</li>
</ol>
<h2 id="address-map-details">Address Map Details<a class="headerlink" href="#address-map-details" title="Permanent link">&para;</a></h2>
<h3 id="address-map">Address Map<a class="headerlink" href="#address-map" title="Permanent link">&para;</a></h3>
<table>
<thead>
<tr>
<th><strong>Subordinate Name</strong></th>
<th><strong>Component</strong></th>
<th><strong>Agilex™ HPS H2F AXI Master</strong></th>
<th><strong>Register Description</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>top.hssi_ss_top</td>
<td>Ethernet (HSSI) Subsystem CSR</td>
<td>0x4030_0000  - 0x406f_ffff</td>
<td></td>
</tr>
<tr>
<td>top.top_user_space_csr</td>
<td>User Space CSR</td>
<td>0x4020_0000 - 0x4020_0fff</td>
<td></td>
</tr>
<tr>
<td>top.hssi_top.u0</td>
<td>GTS Ethernet Hard IP</td>
<td>0x4030_0000 - 0x403f_ffff</td>
<td><a href="https://www.intel.com/content/www/us/en/docs/programmable/817676/current/appendix-b-configuration-registers.html">Register Map</a></td>
</tr>
<tr>
<td>top.hssi_top.u0</td>
<td>GTS Ethernet Hard IP - PLD Interface</td>
<td>0x4032_0000 - 0x4032_02ff</td>
<td></td>
</tr>
<tr>
<td>top.hssi_top.u0</td>
<td>GTS Ethernet Hard IP - deskew</td>
<td>0x4033_0000 - 0x4033_00ff</td>
<td></td>
</tr>
<tr>
<td>top.hssi_top.u0</td>
<td>GTS Ethernet Hard IP - MAC</td>
<td>0x4035_0000 - 0x4035_0f7f</td>
<td></td>
</tr>
<tr>
<td>top.hssi_top.u0</td>
<td>GTS Ethernet Hard IP - PCS,FEC</td>
<td>0x4035_1000 - 0x4037_ffff</td>
<td></td>
</tr>
<tr>
<td>top.hssi_top.u0</td>
<td>GTS Ethernet Hard IP - xcvr FIFO</td>
<td>0x4038_0000 - 0x4038_ffff</td>
<td></td>
</tr>
<tr>
<td>top.hssi_top.u0</td>
<td>GTS Ethernet Hard IP - xcvr PMA</td>
<td>0x4039_0000 - 0x403c_ffff</td>
<td></td>
</tr>
<tr>
<td>top.sfp_top_inst</td>
<td>SFP Controller</td>
<td>0x4404_0000 - 0x4404_ffff</td>
<td></td>
</tr>
<tr>
<td>top.soc_inst.subsys_msgdma</td>
<td>mSGDMA subsystem</td>
<td>0x4500_0000 - 0x4500_00ff</td>
<td><a href="https://www.intel.com/content/www/us/en/docs/programmable/683130/current/register-map-of-msgdma.html">Register Map</a></td>
</tr>
<tr>
<td>top.soc_inst.subsys_msgdma.tx_msgdma_prefetcher</td>
<td>mSGDMA TX 0 Prefetcher</td>
<td>0x4500_0000 - 0x4500_001f</td>
<td></td>
</tr>
<tr>
<td>top.soc_inst.subsys_msgdma.tx_msgdma_dispatcher</td>
<td>mSGDMA TX 0 Dispatcher</td>
<td>0x4500_0020 - 0x4500_003f</td>
<td></td>
</tr>
<tr>
<td>top.soc_inst.subsys_msgdma.tx_dma_fifo_0</td>
<td>mSGDMA TX 0 FIFO</td>
<td>0x4500_0040 - 0x4500_005f</td>
<td></td>
</tr>
<tr>
<td>top.soc_inst.subsys_msgdma.rx_msgdma_prefetcher</td>
<td>mSGDMA RX 0 Prefetcher</td>
<td>0x4500_0080 - 0x4500_009f</td>
<td></td>
</tr>
<tr>
<td>top.soc_inst.subsys_msgdma.rx_msgdma_dispatcher</td>
<td>mSGDMA RX 0 Dispatcher</td>
<td>0x4500_00a0 - 0x4500_00bf</td>
<td></td>
</tr>
<tr>
<td>top.soc_inst.subsys_msgdma.rx_gdma_fifo_0</td>
<td>mSGDMA RX 0 FIFO</td>
<td>0x4500_00c0 - 0x4500_00cf</td>
<td></td>
</tr>
<tr>
<td>top.eth_f_packet_client_top</td>
<td>User Port(Packet Client)</td>
<td>0x5000_0000 - 0x5000_ffff</td>
<td></td>
</tr>
<tr>
<td>top.ptp_bridge_subsys</td>
<td>L2 Packet Switch</td>
<td>0x5001_0000 - 0x5001_ffff</td>
<td></td>
</tr>
</tbody>
</table>
<p>Table 2.  system address map.</p>
<h3 id="interrupt-map">Interrupt Map<a class="headerlink" href="#interrupt-map" title="Permanent link">&para;</a></h3>
<p>Interrupts to be implemented in:</p>
<ul>
<li>mSGDMA subsystem (per port TX/RX) to indicate HPS that, packet has been transmitted/received from any of the Prefetcher.</li>
</ul>
<table>
<thead>
<tr>
<th>Interrupt</th>
<th>F2H IRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>mSGDMA 0 TX</td>
<td>2</td>
</tr>
<tr>
<td>mSGDMA 0 RX</td>
<td>3</td>
</tr>
</tbody>
</table>
<p>Table 3. Interrupt map.</p>
<h2 id="user-flow">User Flow<a class="headerlink" href="#user-flow" title="Permanent link">&para;</a></h2>
<p>There are two ways to test the design based on use case.</p>
<p><strong>User Flow 1</strong>: Testing with Prebuild Binaries.</p>
<p><strong>User Flow 2</strong>: Testing Complete Flow.</p>
<table>
<thead>
<tr>
<th>User Flow</th>
<th>Description</th>
<th>Required for User Flow 1</th>
<th>Required for User Flow 2</th>
</tr>
</thead>
<tbody>
<tr>
<td><a href="#environment-setup">Environment Setup</a></td>
<td><a href="#tools-download-and-installation">Tools Download and Installation</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#installing-dependency-packages-for-sw-compilation">Install dependency packages for SW compilation</a></td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#package-download">Package Download</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><a href="#compile-the-design">Compilation</a></td>
<td><a href="#hardware-compilation">HW compilation</a></td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#software-compilation">SW compilation</a></td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#customize-yocto">Custom SW compilation</a></td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td><a href="#programming">Programming</a></td>
<td><a href="#programming-hardware-binary">Programming the HW binary</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#programming-software-image">Programming the SW binary</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#linux-boot">Linux boot</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#ethernet-link-status">Ethernet Status</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#configuring-design">Configuring Design</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><a href="#testing">Testing</a></td>
<td><a href="#link-testing---ping">Run Ping Test</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#iperf3-testing">Run iPerf3 Test</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td><a href="#user-logic-packet-client-testing">Run User Logic (Packet client) Test</a></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><a href="#simulation">Simulation</a></td>
<td><a href="#simulating-test-cases">Simulating Test cases</a></td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>
<h2 id="environment-setup">Environment Setup<a class="headerlink" href="#environment-setup" title="Permanent link">&para;</a></h2>
<h3 id="tools-download-and-installation">Tools Download and Installation<a class="headerlink" href="#tools-download-and-installation" title="Permanent link">&para;</a></h3>
<ol>
<li>
<p>Altera® Quartus® Prime Pro</p>
<p>Download the Quartus® Prime Pro Edition software version 25.1 from the FPGA Software Download Center <a href="https://www.intel.com/content/www/us/en/software-kit/851652/intel-quartus-prime-pro-edition-design-software-version-25-1-for-linux.html">webpage</a> of the Intel website. Follow the on-screen instructions to complete the installation process. Choose an installation directory that is relative to the Quartus® Prime Pro Edition software installation directory.
  Set up the Altera® Quartus® tools in the PATH, so they are accessible without full path.
  Enable Altera® Quartus® tools to be called from command line:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR</span><span class="o">=</span>~/altera_pro/25.1/quartus/
<a id="__codelineno-6-2" name="__codelineno-6-2" href="#__codelineno-6-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/bin:<span class="nv">$QUARTUS_ROOTDIR</span>/linux64:<span class="nv">$QUARTUS_ROOTDIR</span>/../qsys/bin:<span class="nv">$PATH</span>
</code></pre></div>
</li>
<li>
<p>Win32 Disk Imager</p>
<p>Download and install the latest <a href="https://win32diskimager.org/">Win32 Disk Imager</a>. This tool will used for loading SD card image.</p>
</li>
</ol>
<h3 id="installing-dependency-packages-for-sw-compilation">Installing Dependency Packages for SW Compilation<a class="headerlink" href="#installing-dependency-packages-for-sw-compilation" title="Permanent link">&para;</a></h3>
<p>Download the compiler toolchain, add it to the PATH variable, to be used by the GHRD makefile to build the HPS Debug FSBL:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a>wget<span class="w"> </span>https://developer.arm.com/-/media/Files/downloads/gnu/11.2-2022.02/binrel/<span class="se">\</span>
<a id="__codelineno-7-2" name="__codelineno-7-2" href="#__codelineno-7-2"></a>gcc-arm-11.2-2022.02-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-7-3" name="__codelineno-7-3" href="#__codelineno-7-3"></a>tar<span class="w"> </span>xf<span class="w"> </span>gcc-arm-11.2-2022.02-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-7-4" name="__codelineno-7-4" href="#__codelineno-7-4"></a>rm<span class="w"> </span>-f<span class="w"> </span>gcc-arm-11.2-2022.02-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-7-5" name="__codelineno-7-5" href="#__codelineno-7-5"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="sb">`</span><span class="nb">pwd</span><span class="sb">`</span>/gcc-arm-11.2-2022.02-x86_64-aarch64-none-linux-gnu/bin:<span class="nv">$PATH</span>
<a id="__codelineno-7-6" name="__codelineno-7-6" href="#__codelineno-7-6"></a><span class="nb">export</span><span class="w"> </span><span class="nv">ARCH</span><span class="o">=</span>arm64
<a id="__codelineno-7-7" name="__codelineno-7-7" href="#__codelineno-7-7"></a><span class="nb">export</span><span class="w"> </span><span class="nv">CROSS_COMPILE</span><span class="o">=</span>aarch64-none-linux-gnu-
</code></pre></div>
<h3 id="yocto-build-prerequisites-setup-environment">Yocto Build Prerequisites /Setup Environment<a class="headerlink" href="#yocto-build-prerequisites-setup-environment" title="Permanent link">&para;</a></h3>
<p>Make sure you have Yocto system requirements met: <a href="https://docs.yoctoproject.org/3.4.1/ref-manual/system-requirements.html#supported-linux-distributions">https://docs.yoctoproject.org/3.4.1/ref-manual/system-requirements.html#supported-linux-distributions</a>.</p>
<p>The command to install the required packages on Ubuntu 22.04-LTS is:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a>sudo<span class="w"> </span>apt-get<span class="w"> </span>update
<a id="__codelineno-8-2" name="__codelineno-8-2" href="#__codelineno-8-2"></a>sudo<span class="w"> </span>apt-get<span class="w"> </span>upgrade
<a id="__codelineno-8-3" name="__codelineno-8-3" href="#__codelineno-8-3"></a>sudo<span class="w"> </span>apt-get<span class="w"> </span>install<span class="w"> </span>openssh-server<span class="w"> </span>mc<span class="w"> </span>libgmp3-dev<span class="w"> </span>libmpc-dev<span class="w"> </span>gawk<span class="w"> </span>wget<span class="w"> </span>git<span class="w"> </span>diffstat<span class="w"> </span>unzip<span class="w"> </span>texinfo<span class="w"> </span>gcc<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-4" name="__codelineno-8-4" href="#__codelineno-8-4"></a>build-essential<span class="w"> </span>chrpath<span class="w"> </span>socat<span class="w"> </span>cpio<span class="w"> </span>python3<span class="w"> </span>python3-pip<span class="w"> </span>python3-pexpect<span class="w"> </span>xz-utils<span class="w"> </span>debianutils<span class="w"> </span>iputils-ping<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-5" name="__codelineno-8-5" href="#__codelineno-8-5"></a>python3-git<span class="w"> </span>python3-jinja2<span class="w"> </span>libegl1-mesa<span class="w"> </span>libsdl1.2-dev<span class="w"> </span>pylint<span class="w"> </span>xterm<span class="w"> </span>python3-subunit<span class="w"> </span>mesa-common-dev<span class="w"> </span>zstd<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-6" name="__codelineno-8-6" href="#__codelineno-8-6"></a>liblz4-tool<span class="w"> </span>git<span class="w"> </span>fakeroot<span class="w"> </span>build-essential<span class="w"> </span>ncurses-dev<span class="w"> </span>xz-utils<span class="w"> </span>libssl-dev<span class="w"> </span>bc<span class="w"> </span>flex<span class="w"> </span>libelf-dev<span class="w"> </span>bison<span class="w"> </span>xinetd<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-7" name="__codelineno-8-7" href="#__codelineno-8-7"></a>tftpd<span class="w"> </span>tftp<span class="w"> </span>nfs-kernel-server<span class="w"> </span>libncurses5<span class="w"> </span>libc6-i386<span class="w"> </span>libstdc++6:i386<span class="w"> </span>libgcc++1:i386<span class="w"> </span>lib32z1<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-8" name="__codelineno-8-8" href="#__codelineno-8-8"></a>device-tree-compiler<span class="w"> </span>curl<span class="w"> </span>mtd-utils<span class="w"> </span>u-boot-tools<span class="w"> </span>net-tools<span class="w"> </span>swig<span class="w"> </span>-y
<a id="__codelineno-8-9" name="__codelineno-8-9" href="#__codelineno-8-9"></a><span class="nb">export</span><span class="w"> </span><span class="nv">LC_ALL</span><span class="o">=</span><span class="s2">&quot;en_US.UTF-8&quot;</span>
<a id="__codelineno-8-10" name="__codelineno-8-10" href="#__codelineno-8-10"></a><span class="nb">export</span><span class="w"> </span><span class="nv">LC_CTYPE</span><span class="o">=</span><span class="s2">&quot;en_US.UTF-8&quot;</span>
<a id="__codelineno-8-11" name="__codelineno-8-11" href="#__codelineno-8-11"></a><span class="nb">export</span><span class="w"> </span><span class="nv">LC_NUMERIC</span><span class="o">=</span><span class="s2">&quot;en_US.UTF-8&quot;</span>
<a id="__codelineno-8-12" name="__codelineno-8-12" href="#__codelineno-8-12"></a><span class="nb">export</span><span class="w"> </span><span class="nv">LANG</span><span class="o">=</span>en_US.UTF-8
<a id="__codelineno-8-13" name="__codelineno-8-13" href="#__codelineno-8-13"></a><span class="nb">export</span><span class="w"> </span><span class="nv">LANGUAGE</span><span class="o">=</span>en_US.UTF-8
</code></pre></div>
<p>On Ubuntu 22.04 you will also need to point the <code>/bin/sh</code> to <code>/bin/bash</code>, as the default is a link to /bin/dash:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a>sudo<span class="w"> </span>ln<span class="w"> </span>-sf<span class="w"> </span>/bin/bash<span class="w"> </span>/bin/sh
</code></pre></div>
<p>Note: You can also use a Docker container to build the Yocto recipes, refer to <a href="https://rocketboards.org/foswiki/Documentation/DockerYoctoBuild">https://rocketboards.org/foswiki/Documentation/DockerYoctoBuild</a> for details. When using a Docker container, it does not matter what Linux distribution or packages you have installed on your host, as all dependencies are provided by the Docker container.</p>
<h3 id="package-download">Package Download<a class="headerlink" href="#package-download" title="Permanent link">&para;</a></h3>
<p>Clone the repository to get the source package for the System Example Design</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/altera-fpga/agilex5-ed-ethernet.git
<a id="__codelineno-10-2" name="__codelineno-10-2" href="#__codelineno-10-2"></a><span class="nb">cd</span><span class="w"> </span>agilex5-ed-ethernet/
<a id="__codelineno-10-3" name="__codelineno-10-3" href="#__codelineno-10-3"></a>git<span class="w"> </span>checkout<span class="w"> </span>SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1
<a id="__codelineno-10-4" name="__codelineno-10-4" href="#__codelineno-10-4"></a><span class="nb">cd</span><span class="w"> </span>a5e065b-mod-devkit-exp-es/
<a id="__codelineno-10-5" name="__codelineno-10-5" href="#__codelineno-10-5"></a><span class="nb">export</span><span class="w"> </span><span class="nv">TOP_FOLDER</span><span class="o">=</span><span class="sb">`</span><span class="nb">pwd</span><span class="sb">`</span>
<a id="__codelineno-10-6" name="__codelineno-10-6" href="#__codelineno-10-6"></a>mkdir<span class="w"> </span>bin
</code></pre></div>
<h2 id="compile-the-design">Compile the Design<a class="headerlink" href="#compile-the-design" title="Permanent link">&para;</a></h2>
<p>Below section provides the steps to build both Hardware (hw) and Software (sw) files:</p>
<h2 id="compiling-the-hardware-design">Compiling the Hardware Design<a class="headerlink" href="#compiling-the-hardware-design" title="Permanent link">&para;</a></h2>
<p>The next section presents the steps to Compile the Hardware design using Altera® Quartus® Prime Pro 25.1 version.</p>
<h3 id="hardware-compilation">Hardware Compilation<a class="headerlink" href="#hardware-compilation" title="Permanent link">&para;</a></h3>
<p>The <code>synth</code> folder contains a <code>Makefile</code> and the Altera® Quartus® Project.The <code>Makefile</code> support various compile options such as,</p>
<ul>
<li><code>make compile</code> - runs the compile stage of Altera® Quartus®</li>
<li><code>make synth</code> - runs synthesis stage of Altera® Quartus®</li>
<li><code>make all</code> - runs a full Altera® Quartus® compile including the Assembler</li>
</ul>
<div class="highlight"><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/src/hw/synth/
<a id="__codelineno-11-2" name="__codelineno-11-2" href="#__codelineno-11-2"></a>make<span class="w"> </span>all
</code></pre></div>
<p>Alternatively, if using the GUI is preferred, the <code>top.qpf</code> file can be opened in Altera® Quartus® and compile option can be executed.</p>
<p>The following file will be generated:</p>
<p><code>$TOP_FOLDER/src/hw/output_files/top.sof</code></p>
<h3 id="build-hps-and-core-rbf-file">Build HPS and CORE RBF file<a class="headerlink" href="#build-hps-and-core-rbf-file" title="Permanent link">&para;</a></h3>
<p>The configuration bitstream generated after an Altera® Quartus® Prime compilation contains both the FPGA core and I/O sections, as well as the HPS First-Stage Bootloader (FSBL). Once the system example design is recompiled, you must integrate the <code>.hex</code> file containing the U-Boot FSBL into the new bitstream <a href="https://github.com/altera-fpga/agilex5-ed-ethernet/tree/rel/25.1/a5e065b-mod-devkit-exp-es/src/sw/artifacts/u-boot-spl-dtb.hex"><code>u-boot-spl-dtb.hex</code></a></p>
<p>To integrate the <code>.hex</code> file into the new bitstream execute the following command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-12-2" name="__codelineno-12-2" href="#__codelineno-12-2"></a>quartus_pfg<span class="w"> </span>-c<span class="w"> </span>-o<span class="w"> </span><span class="nv">hps</span><span class="o">=</span>on<span class="w"> </span>-o<span class="w"> </span><span class="nv">hps_path</span><span class="o">=</span>src/sw/artifacts/u-boot-spl-dtb.hex<span class="w"> </span>src/hw/synth/output_files/top.sof<span class="w"> </span>bin/top.rbf
</code></pre></div>
<p>The following files are generated:</p>
<ul>
<li><code>$TOP_FOLDER/bin/top.hps.rbf</code> - HPS First configuration bitstream, phase 1 (HPS and DDR)</li>
<li><code>$TOP_FOLDER/bin/top.core.rbf</code>- HPS First configuration bitstream, phase 2 (FPGA fabric)</li>
</ul>
<h3 id="build-qspi-image">Build QSPI Image<a class="headerlink" href="#build-qspi-image" title="Permanent link">&para;</a></h3>
<p>This step will generate the QSPI Flash Image for on-board QSPI Flash.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a>rm<span class="w"> </span>-f<span class="w"> </span>bin/top.hps.jic<span class="w"> </span>bin/top.core.rbf
<a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a>
<a id="__codelineno-13-4" name="__codelineno-13-4" href="#__codelineno-13-4"></a><span class="c1"># Note : If user doing compilation first time, download the prebuilt u-boot-spl-dtb.hex  file and create the following path $TOP_FOLDER/src/sw/agilex5_modular-gsrd-images/u-boot-agilex5-socdk-gsrd-atf/ and copy the u boot file here.</span>
<a id="__codelineno-13-5" name="__codelineno-13-5" href="#__codelineno-13-5"></a>
<a id="__codelineno-13-6" name="__codelineno-13-6" href="#__codelineno-13-6"></a>quartus_pfg<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-13-7" name="__codelineno-13-7" href="#__codelineno-13-7"></a>-c<span class="w"> </span>src/hw/synth/output_files/top.sof<span class="w"> </span>bin/top.jic<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-13-8" name="__codelineno-13-8" href="#__codelineno-13-8"></a>-o<span class="w"> </span><span class="nv">device</span><span class="o">=</span>MT25QU128<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-13-9" name="__codelineno-13-9" href="#__codelineno-13-9"></a>-o<span class="w"> </span><span class="nv">flash_loader</span><span class="o">=</span>A5ED065BB32AE6SR0<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-13-10" name="__codelineno-13-10" href="#__codelineno-13-10"></a>-o<span class="w"> </span><span class="nv">hps_path</span><span class="o">=</span>src/sw/artifacts/u-boot-spl-dtb.hex<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-13-11" name="__codelineno-13-11" href="#__codelineno-13-11"></a>-o<span class="w"> </span><span class="nv">mode</span><span class="o">=</span>ASX4<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-13-12" name="__codelineno-13-12" href="#__codelineno-13-12"></a>-o<span class="w"> </span><span class="nv">hps</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
<p>The following file will be created:</p>
<p><code>$TOP_FOLDER/bin/top.hps.jic</code></p>
<h3 id="software-compilation">Software Compilation<a class="headerlink" href="#software-compilation" title="Permanent link">&para;</a></h3>
<h3 id="build-yocto">Build Yocto<a class="headerlink" href="#build-yocto" title="Permanent link">&para;</a></h3>
<p>the Yocto builds everything required for a boot of the devkit with the design. To start building please use the devkit specific build script</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/src/sw/yocto/
<a id="__codelineno-14-2" name="__codelineno-14-2" href="#__codelineno-14-2"></a>.<span class="w"> </span>agilex5_modular-ETH_1P10G-build.sh
<a id="__codelineno-14-3" name="__codelineno-14-3" href="#__codelineno-14-3"></a>build_default
</code></pre></div>
<p>All the required images are captured in the agilex5_modular-gsrd-images directory after a successful build.
The build process time depends on the resource specifications of the Host being used to build the software. After a successful compilation process for the 10G system example design.
The following files are created:</p>
<ul>
<li><code>$TOP_FOLDER/src/sw/yocto/agilex5_modular-gsrd-images/u-boot-agilex5-socdk-gsrd-atf/u-boot-spl-dtb.hex</code></li>
<li><code>$TOP_FOLDER/src/sw/yocto/agilex5_modular-gsrd-images/u-boot.itb</code></li>
<li><code>$TOP_FOLDER/src/sw/yocto/agilex5_modular-gsrd-images/kernel_sed.itb</code></li>
<li><code>$TOP_FOLDER/src/sw/yocto/agilex5_modular-gsrd-images/sdimage.tar.gz</code></li>
</ul>
<p>Copy the <code>sdimage.tar.gz</code> and <code>kernel_sed.itb</code> to <code>bin</code> folder.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a>cp<span class="w"> </span>-rf<span class="w"> </span><span class="nv">$TOP_FOLDER</span>/src/sw/yocto/agilex5_modular-gsrd-images/sdimage.tar.gz<span class="w"> </span><span class="nv">$TOP_FOLDER</span>/bin/sdimage.tar.gz
<a id="__codelineno-15-2" name="__codelineno-15-2" href="#__codelineno-15-2"></a>cp<span class="w"> </span>-rf<span class="w"> </span><span class="nv">$TOP_FOLDER</span>/src/sw/yocto/agilex5_modular-gsrd-images/kernel_sed.itb<span class="w"> </span><span class="nv">$TOP_FOLDER</span>/bin/kernel_sed.itb
</code></pre></div>
<h3 id="customize-yocto">Customize Yocto<a class="headerlink" href="#customize-yocto" title="Permanent link">&para;</a></h3>
<p>If changes are made to the Hardware Design project, for example adding Signal Tap , you must rebuild the HPS software. The HPS second stage bootloader have the FPGA core bitstream SHA signature embedded in the compile process, with an bitstream update the SHA calculation change and needs to be updated in the second stage bootloader.
Follow the next steps to update the FPGA core bitstream used in the HPS second stage bootloader:</p>
<ol>
<li>
<p>Save the <code>top.core.rbf</code> as <code>$TOP_FOLDER/src/sw/yocto/meta-agilex5-sed/recipes-bsp/ghrd/files/agilex5_modular_gsrd_ghrd_ETH_1P10G.core.rbf</code></p>
</li>
<li>
<p>Update the recipe <code>$TOP_FOLDER/src/sw/yocto/meta-agilex5-sed/recipes-bsp/ghrd/hw-ref-design.bb</code>  from below commands:</p>
</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-16-2" name="__codelineno-16-2" href="#__codelineno-16-2"></a><span class="nv">CORE_RBF</span><span class="o">=</span>src/sw/yocto/meta-agilex5-sed/recipes-bsp/ghrd/files/agilex5_modular_gsrd_ghrd_ETH_1P10G.core.rbf
<a id="__codelineno-16-3" name="__codelineno-16-3" href="#__codelineno-16-3"></a>rm<span class="w"> </span>-rf<span class="w"> </span><span class="nv">$CORE_RBF</span>
<a id="__codelineno-16-4" name="__codelineno-16-4" href="#__codelineno-16-4"></a>cp<span class="w"> </span>-f<span class="w"> </span>bin/top.core.rbf<span class="w"> </span><span class="nv">$CORE_RBF</span>
<a id="__codelineno-16-5" name="__codelineno-16-5" href="#__codelineno-16-5"></a><span class="nv">FILE</span><span class="o">=</span>src/sw/yocto/meta-agilex5-sed/recipes-bsp/ghrd/hw-ref-design.bbappend
<a id="__codelineno-16-6" name="__codelineno-16-6" href="#__codelineno-16-6"></a><span class="nv">CORE_SHA</span><span class="o">=</span><span class="k">$(</span>sha256sum<span class="w"> </span><span class="nv">$CORE_RBF</span><span class="w"> </span><span class="p">|</span><span class="w"> </span>cut<span class="w"> </span>-f1<span class="w"> </span>-d<span class="s2">&quot; &quot;</span><span class="k">)</span><span class="w"> </span>
<a id="__codelineno-16-7" name="__codelineno-16-7" href="#__codelineno-16-7"></a><span class="nv">OLD_SHA</span><span class="o">=</span><span class="s2">&quot;.*sha256sum_ETH_1P10G.*&quot;</span>
<a id="__codelineno-16-8" name="__codelineno-16-8" href="#__codelineno-16-8"></a><span class="nv">NEW_SHA</span><span class="o">=</span><span class="s2">&quot;sha256sum_ETH_1P10G = \&quot;</span><span class="nv">$CORE_SHA</span><span class="s2">\&quot;&quot;</span><span class="w"> </span>
<a id="__codelineno-16-9" name="__codelineno-16-9" href="#__codelineno-16-9"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s2">&quot;s/</span><span class="nv">$OLD_SHA</span><span class="s2">/</span><span class="nv">$NEW_SHA</span><span class="s2">/&quot;</span><span class="w"> </span><span class="s2">&quot;</span><span class="nv">$FILE</span><span class="s2">&quot;</span>
</code></pre></div>
<p>After executing above step please proceed for rebuilding the design as mention <a href="#build-yocto">Build Yocto</a>.</p>
<h2 id="programming">Programming<a class="headerlink" href="#programming" title="Permanent link">&para;</a></h2>
<p><em>Note:</em></p>
<ul>
<li>Please download <a href="#binaries">Prebuilt Binaries</a>, if you are leveraging <strong>User Flow 1</strong>.</li>
<li>Leave all jumpers and switches in their default configuration.</li>
</ul>
<p>The Embedded Linux operating system running on the  Agilex™ 5 FPGA E-Series Modular Development Kit can be accessed using a Serial Communication program such as Mincom or Putty. Start by identifying the assigned ID for each of your serial connections between the host and the development kits. Please make sure to POWER ON the boards.</p>
<h3 id="programming-software-image">Programming Software Image<a class="headerlink" href="#programming-software-image" title="Permanent link">&para;</a></h3>
<p>The SD card image file <code>sdimage.tar.gz</code> is provided in  <a href="https://github.com/altera-fpga/agilex5-ed-ethernet/releases/tag/SED-1x10GE-a5e065b-mdk-Q25.1-Rel-1.1">Release package</a>, you may refer to <a href="#release-contents">Release Content</a> for more details.</p>
<p>Follow the instructions under <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/modular/gsrd/ug-gsrd-agx5e-modular/#booting-from-sd-card">"Write SD Card"</a> from the HPS GSRD User Guide for the Agilex™ 5 E-Series Modular Dev Kit to create a boot-able SD card with this image file.</p>
<h3 id="programming-hardware-binary">Programming Hardware binary<a class="headerlink" href="#programming-hardware-binary" title="Permanent link">&para;</a></h3>
<p>Users can choose either to flash the QSPI flash using <code>top.hps.jic</code> file or to program the FPGA with <code>top.hps.rbf</code> file. Below two section provide the details for both process. Flashing QSPI provides default Power-ON booting of the design where as the FPGA programming with hps.rbf needs to be carried out on every power cycle.</p>
<h4 id="write-qspi-flash">Write QSPI Flash<a class="headerlink" href="#write-qspi-flash" title="Permanent link">&para;</a></h4>
<p>Refer to the <a href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/modular/gsrd/ug-gsrd-agx5e-modular/#write-qspi-flash">Documentation</a> for detailed steps. Identify the FPGA device position in the JTAG chain by using <code>jtagconfig</code> and program flash using <code>quartus_pgm</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-17-2" name="__codelineno-17-2" href="#__codelineno-17-2"></a>jtagconfig
<a id="__codelineno-17-3" name="__codelineno-17-3" href="#__codelineno-17-3"></a>quartus_pgm<span class="w"> </span>-c<span class="w"> </span><span class="m">1</span><span class="w"> </span>-m<span class="w"> </span>jtag<span class="w"> </span>-o<span class="w"> </span><span class="s2">&quot;pvi;./bin/top.hps.jic@2&quot;</span><span class="w"> </span>
<a id="__codelineno-17-4" name="__codelineno-17-4" href="#__codelineno-17-4"></a><span class="c1">#  If FPGA device in position #1 no need to mention the position number, by default it will take position</span>
</code></pre></div>
<p>Please execute above command for both the development kits to update QSPI flash with new binaries.</p>
<h4 id="program-fpga">Program FPGA<a class="headerlink" href="#program-fpga" title="Permanent link">&para;</a></h4>
<p>Using the Intel® Quartus® Programmer Tool Version 25.1, configure the onboard Agilex™ 5 device with <code>top.hps.rbf</code>. Alternatively, you can achieve the same goal through command line with the following steps:
Verify that all devices from the development kit are recognized and check the JTAG cable number assigned to the development kit with</p>
<p><strong>Command:</strong></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-18-1" name="__codelineno-18-1" href="#__codelineno-18-1"></a>jtagconfig
</code></pre></div>
<p><strong>Output :</strong></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-19-1" name="__codelineno-19-1" href="#__codelineno-19-1"></a>mbk@bapvedev135t:~$<span class="w"> </span>jtagconfig
<a id="__codelineno-19-2" name="__codelineno-19-2" href="#__codelineno-19-2"></a><span class="m">1</span><span class="o">)</span><span class="w"> </span>Agilex_5E<span class="w"> </span>MDK<span class="w"> </span>Carrier<span class="w"> </span>on<span class="w"> </span><span class="m">10</span>.244.193.249<span class="w"> </span><span class="o">[</span>USB-1<span class="o">]</span>
<a id="__codelineno-19-3" name="__codelineno-19-3" href="#__codelineno-19-3"></a><span class="w">  </span>4BA06477<span class="w">   </span>ARM_CORESIGHT_SOC_600
<a id="__codelineno-19-4" name="__codelineno-19-4" href="#__codelineno-19-4"></a><span class="w">  </span>0364F0DD<span class="w">   </span>A5E<span class="o">(</span>C065BB32AR0<span class="p">|</span>D065BB32AR0<span class="o">)</span>
<a id="__codelineno-19-5" name="__codelineno-19-5" href="#__codelineno-19-5"></a><span class="w">  </span>020D10DD<span class="w">   </span>VTAP10
<a id="__codelineno-19-6" name="__codelineno-19-6" href="#__codelineno-19-6"></a>
<a id="__codelineno-19-7" name="__codelineno-19-7" href="#__codelineno-19-7"></a><span class="m">2</span><span class="o">)</span><span class="w"> </span>Agilex_5E<span class="w"> </span>MDK<span class="w"> </span>Carrier<span class="w"> </span>on<span class="w"> </span><span class="m">10</span>.244.193.249<span class="w"> </span><span class="o">[</span>USB-2<span class="o">]</span>
<a id="__codelineno-19-8" name="__codelineno-19-8" href="#__codelineno-19-8"></a><span class="w">  </span>4BA06477<span class="w">   </span>ARM_CORESIGHT_SOC_600
<a id="__codelineno-19-9" name="__codelineno-19-9" href="#__codelineno-19-9"></a><span class="w">  </span>0364F0DD<span class="w">   </span>A5E<span class="o">(</span>C065BB32AR0<span class="p">|</span>D065BB32AR0<span class="o">)</span>
<a id="__codelineno-19-10" name="__codelineno-19-10" href="#__codelineno-19-10"></a><span class="w">  </span>020D10DD<span class="w">   </span>VTAP10
<a id="__codelineno-19-11" name="__codelineno-19-11" href="#__codelineno-19-11"></a><span class="c1"># Here, FPGA device in position #2</span>
</code></pre></div>
<p>From the previous output, you can see that two Agilex™ 5 FPGA E-Series Modular Development Kit are visible, both of them have all their devices identified correctly and that they have been assigned to cable 1) and 2).
Now you can configure the development kits from your host with the following command:</p>
<p><strong>Command:</strong></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-20-1" name="__codelineno-20-1" href="#__codelineno-20-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-20-2" name="__codelineno-20-2" href="#__codelineno-20-2"></a>quartus_pgm<span class="w"> </span>-c<span class="w"> </span><span class="m">1</span><span class="w"> </span>-m<span class="w"> </span>jtag<span class="w"> </span>-o<span class="w"> </span><span class="s2">&quot;p;./bin/top.hps.rbf@2&quot;</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>quartus_pgm<span class="w"> </span>-c<span class="w"> </span><span class="m">2</span><span class="w"> </span>-m<span class="w"> </span>jtag<span class="w"> </span>-o<span class="w"> </span><span class="s2">&quot;p;./bin/top.hps.rbf@2&quot;</span>
</code></pre></div>
<p><strong>Output :</strong></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-21-1" name="__codelineno-21-1" href="#__codelineno-21-1"></a>mbk@bapvedev135t:~$<span class="w"> </span>quartus_pgm<span class="w"> </span>-c<span class="w"> </span><span class="m">1</span><span class="w"> </span>-m<span class="w"> </span>jtag<span class="w"> </span>-o<span class="w"> </span><span class="s2">&quot;p;./bin/top.hps.rbf@2&quot;</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>quartus_pgm<span class="w"> </span>-c<span class="w"> </span><span class="m">2</span><span class="w"> </span>-m<span class="w"> </span>jtag<span class="w"> </span>-o<span class="w"> </span><span class="s2">&quot;p;./bin/top.hps.rbf@2&quot;</span>
<a id="__codelineno-21-2" name="__codelineno-21-2" href="#__codelineno-21-2"></a>Info:<span class="w"> </span>*******************************************************************
<a id="__codelineno-21-3" name="__codelineno-21-3" href="#__codelineno-21-3"></a>Info:<span class="w"> </span>Running<span class="w"> </span>Quartus<span class="w"> </span>Prime<span class="w"> </span>Programmer
<a id="__codelineno-21-4" name="__codelineno-21-4" href="#__codelineno-21-4"></a><span class="w">    </span>Info:<span class="w"> </span>Version<span class="w"> </span><span class="m">25</span>.1.0<span class="w"> </span>Build<span class="w"> </span><span class="m">129</span><span class="w"> </span><span class="m">03</span>/26/2025<span class="w"> </span>SC<span class="w"> </span>Pro<span class="w"> </span>Edition
<a id="__codelineno-21-5" name="__codelineno-21-5" href="#__codelineno-21-5"></a><span class="w">    </span>Info:<span class="w"> </span>Copyright<span class="w"> </span><span class="o">(</span>C<span class="o">)</span><span class="w"> </span><span class="m">2025</span><span class="w">  </span>Altera<span class="w"> </span>Corporation.<span class="w"> </span>All<span class="w"> </span>rights<span class="w"> </span>reserved.
<a id="__codelineno-21-6" name="__codelineno-21-6" href="#__codelineno-21-6"></a><span class="w">    </span>Info:<span class="w"> </span>Your<span class="w"> </span>use<span class="w"> </span>of<span class="w"> </span>Altera<span class="w"> </span>Corporation<span class="w"> </span>design<span class="w"> </span>tools,<span class="w"> </span>logic<span class="w"> </span>functions
<a id="__codelineno-21-7" name="__codelineno-21-7" href="#__codelineno-21-7"></a><span class="w">    </span>Info:<span class="w"> </span>and<span class="w"> </span>other<span class="w"> </span>software<span class="w"> </span>and<span class="w"> </span>tools,<span class="w"> </span>and<span class="w"> </span>any<span class="w"> </span>partner<span class="w"> </span>logic
<a id="__codelineno-21-8" name="__codelineno-21-8" href="#__codelineno-21-8"></a><span class="w">    </span>Info:<span class="w"> </span>functions,<span class="w"> </span>and<span class="w"> </span>any<span class="w"> </span>output<span class="w"> </span>files<span class="w"> </span>from<span class="w"> </span>any<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>foregoing
<a id="__codelineno-21-9" name="__codelineno-21-9" href="#__codelineno-21-9"></a><span class="w">    </span>Info:<span class="w"> </span><span class="o">(</span>including<span class="w"> </span>device<span class="w"> </span>programming<span class="w"> </span>or<span class="w"> </span>simulation<span class="w"> </span>files<span class="o">)</span>,<span class="w"> </span>and<span class="w"> </span>any
<a id="__codelineno-21-10" name="__codelineno-21-10" href="#__codelineno-21-10"></a><span class="w">    </span>Info:<span class="w"> </span>associated<span class="w"> </span>documentation<span class="w"> </span>or<span class="w"> </span>information<span class="w"> </span>are<span class="w"> </span>expressly<span class="w"> </span>subject
<a id="__codelineno-21-11" name="__codelineno-21-11" href="#__codelineno-21-11"></a><span class="w">    </span>Info:<span class="w"> </span>to<span class="w"> </span>the<span class="w"> </span>terms<span class="w"> </span>and<span class="w"> </span>conditions<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>Altera<span class="w"> </span>Program<span class="w"> </span>License
<a id="__codelineno-21-12" name="__codelineno-21-12" href="#__codelineno-21-12"></a><span class="w">    </span>Info:<span class="w"> </span>Subscription<span class="w"> </span>Agreement,<span class="w"> </span>the<span class="w"> </span>Altera<span class="w"> </span>Quartus<span class="w"> </span>Prime<span class="w"> </span>License<span class="w"> </span>Agreement,
<a id="__codelineno-21-13" name="__codelineno-21-13" href="#__codelineno-21-13"></a><span class="w">    </span>Info:<span class="w"> </span>the<span class="w"> </span>Altera<span class="w"> </span>IP<span class="w"> </span>License<span class="w"> </span>Agreement,<span class="w"> </span>or<span class="w"> </span>other<span class="w"> </span>applicable<span class="w"> </span>license
<a id="__codelineno-21-14" name="__codelineno-21-14" href="#__codelineno-21-14"></a><span class="w">    </span>Info:<span class="w"> </span>agreement,<span class="w"> </span>including,<span class="w"> </span>without<span class="w"> </span>limitation,<span class="w"> </span>that<span class="w"> </span>your<span class="w"> </span>use<span class="w"> </span>is<span class="w"> </span><span class="k">for</span>
<a id="__codelineno-21-15" name="__codelineno-21-15" href="#__codelineno-21-15"></a><span class="w">    </span>Info:<span class="w"> </span>the<span class="w"> </span>sole<span class="w"> </span>purpose<span class="w"> </span>of<span class="w"> </span>programming<span class="w"> </span>logic<span class="w"> </span>devices<span class="w"> </span>manufactured<span class="w"> </span>by
<a id="__codelineno-21-16" name="__codelineno-21-16" href="#__codelineno-21-16"></a><span class="w">    </span>Info:<span class="w"> </span>Altera<span class="w"> </span>and<span class="w"> </span>sold<span class="w"> </span>by<span class="w"> </span>Altera<span class="w"> </span>or<span class="w"> </span>its<span class="w"> </span>authorized<span class="w"> </span>distributors.<span class="w">  </span>Please
<a id="__codelineno-21-17" name="__codelineno-21-17" href="#__codelineno-21-17"></a><span class="w">    </span>Info:<span class="w"> </span>refer<span class="w"> </span>to<span class="w"> </span>the<span class="w"> </span>Altera<span class="w"> </span>Software<span class="w"> </span>License<span class="w"> </span>Subscription<span class="w"> </span>Agreements
<a id="__codelineno-21-18" name="__codelineno-21-18" href="#__codelineno-21-18"></a><span class="w">    </span>Info:<span class="w"> </span>on<span class="w"> </span>the<span class="w"> </span>Quartus<span class="w"> </span>Prime<span class="w"> </span>software<span class="w"> </span>download<span class="w"> </span>page.
<a id="__codelineno-21-19" name="__codelineno-21-19" href="#__codelineno-21-19"></a><span class="w">    </span>Info:<span class="w"> </span>Processing<span class="w"> </span>started:<span class="w"> </span>Thu<span class="w"> </span>Aug<span class="w"> </span><span class="m">28</span><span class="w"> </span><span class="m">18</span>:11:52<span class="w"> </span><span class="m">2025</span>
<a id="__codelineno-21-20" name="__codelineno-21-20" href="#__codelineno-21-20"></a><span class="w">    </span>Info:<span class="w"> </span>System<span class="w"> </span>process<span class="w"> </span>ID:<span class="w"> </span><span class="m">1414995</span>
<a id="__codelineno-21-21" name="__codelineno-21-21" href="#__codelineno-21-21"></a>Info:<span class="w"> </span>Command:<span class="w"> </span>quartus_pgm<span class="w"> </span>-c<span class="w"> </span><span class="m">1</span><span class="w"> </span>-m<span class="w"> </span>jtag<span class="w"> </span>-o<span class="w"> </span>p<span class="p">;</span>./bin/top.hps.rbf@2
<a id="__codelineno-21-22" name="__codelineno-21-22" href="#__codelineno-21-22"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">213046</span><span class="o">)</span>:<span class="w"> </span>Using<span class="w"> </span>programming<span class="w"> </span>cable<span class="w"> </span><span class="s2">&quot;Agilex_5E MDK Carrier on 10.244.193.249 [USB-1]&quot;</span>
<a id="__codelineno-21-23" name="__codelineno-21-23" href="#__codelineno-21-23"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">213011</span><span class="o">)</span>:<span class="w"> </span>Using<span class="w"> </span>programming<span class="w"> </span>file<span class="w"> </span>top.hps.rbf<span class="w"> </span>with<span class="w"> </span>checksum<span class="w"> </span>0x1D4E6273<span class="w"> </span><span class="k">for</span><span class="w"> </span>device<span class="w"> </span>A5ED065BB32AR0@2
<a id="__codelineno-21-24" name="__codelineno-21-24" href="#__codelineno-21-24"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">209060</span><span class="o">)</span>:<span class="w"> </span>Started<span class="w"> </span>Programmer<span class="w"> </span>operation<span class="w"> </span>at<span class="w"> </span>Thu<span class="w"> </span>Aug<span class="w"> </span><span class="m">28</span><span class="w"> </span><span class="m">18</span>:11:58<span class="w"> </span><span class="m">2025</span>
<a id="__codelineno-21-25" name="__codelineno-21-25" href="#__codelineno-21-25"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">18942</span><span class="o">)</span>:<span class="w"> </span>Configuring<span class="w"> </span>device<span class="w"> </span>index<span class="w"> </span><span class="m">2</span>
<a id="__codelineno-21-26" name="__codelineno-21-26" href="#__codelineno-21-26"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">18943</span><span class="o">)</span>:<span class="w"> </span>Configuration<span class="w"> </span>succeeded<span class="w"> </span>at<span class="w"> </span>device<span class="w"> </span>index<span class="w"> </span><span class="m">2</span>
<a id="__codelineno-21-27" name="__codelineno-21-27" href="#__codelineno-21-27"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">209011</span><span class="o">)</span>:<span class="w"> </span>Successfully<span class="w"> </span>performed<span class="w"> </span>operation<span class="o">(</span>s<span class="o">)</span>
<a id="__codelineno-21-28" name="__codelineno-21-28" href="#__codelineno-21-28"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">209061</span><span class="o">)</span>:<span class="w"> </span>Ended<span class="w"> </span>Programmer<span class="w"> </span>operation<span class="w"> </span>at<span class="w"> </span>Thu<span class="w"> </span>Aug<span class="w"> </span><span class="m">28</span><span class="w"> </span><span class="m">18</span>:12:03<span class="w"> </span><span class="m">2025</span>
<a id="__codelineno-21-29" name="__codelineno-21-29" href="#__codelineno-21-29"></a>Info:<span class="w"> </span>Quartus<span class="w"> </span>Prime<span class="w"> </span>Programmer<span class="w"> </span>was<span class="w"> </span>successful.<span class="w"> </span><span class="m">0</span><span class="w"> </span>errors,<span class="w"> </span><span class="m">0</span><span class="w"> </span>warnings
<a id="__codelineno-21-30" name="__codelineno-21-30" href="#__codelineno-21-30"></a><span class="w">    </span>Info:<span class="w"> </span>Peak<span class="w"> </span>virtual<span class="w"> </span>memory:<span class="w"> </span><span class="m">1762</span><span class="w"> </span>megabytes
<a id="__codelineno-21-31" name="__codelineno-21-31" href="#__codelineno-21-31"></a><span class="w">    </span>Info:<span class="w"> </span>Processing<span class="w"> </span>ended:<span class="w"> </span>Thu<span class="w"> </span>Aug<span class="w"> </span><span class="m">28</span><span class="w"> </span><span class="m">18</span>:12:03<span class="w"> </span><span class="m">2025</span>
<a id="__codelineno-21-32" name="__codelineno-21-32" href="#__codelineno-21-32"></a><span class="w">    </span>Info:<span class="w"> </span>Elapsed<span class="w"> </span>time:<span class="w"> </span><span class="m">00</span>:00:11
<a id="__codelineno-21-33" name="__codelineno-21-33" href="#__codelineno-21-33"></a><span class="w">    </span>Info:<span class="w"> </span>System<span class="w"> </span>process<span class="w"> </span>ID:<span class="w"> </span><span class="m">1414995</span>
<a id="__codelineno-21-34" name="__codelineno-21-34" href="#__codelineno-21-34"></a>Info:<span class="w"> </span>*******************************************************************
<a id="__codelineno-21-35" name="__codelineno-21-35" href="#__codelineno-21-35"></a>Info:<span class="w"> </span>Running<span class="w"> </span>Quartus<span class="w"> </span>Prime<span class="w"> </span>Programmer
<a id="__codelineno-21-36" name="__codelineno-21-36" href="#__codelineno-21-36"></a><span class="w">    </span>Info:<span class="w"> </span>Version<span class="w"> </span><span class="m">25</span>.1.0<span class="w"> </span>Build<span class="w"> </span><span class="m">129</span><span class="w"> </span><span class="m">03</span>/26/2025<span class="w"> </span>SC<span class="w"> </span>Pro<span class="w"> </span>Edition
<a id="__codelineno-21-37" name="__codelineno-21-37" href="#__codelineno-21-37"></a><span class="w">    </span>Info:<span class="w"> </span>Copyright<span class="w"> </span><span class="o">(</span>C<span class="o">)</span><span class="w"> </span><span class="m">2025</span><span class="w">  </span>Altera<span class="w"> </span>Corporation.<span class="w"> </span>All<span class="w"> </span>rights<span class="w"> </span>reserved.
<a id="__codelineno-21-38" name="__codelineno-21-38" href="#__codelineno-21-38"></a><span class="w">    </span>Info:<span class="w"> </span>Your<span class="w"> </span>use<span class="w"> </span>of<span class="w"> </span>Altera<span class="w"> </span>Corporation<span class="w"> </span>design<span class="w"> </span>tools,<span class="w"> </span>logic<span class="w"> </span>functions
<a id="__codelineno-21-39" name="__codelineno-21-39" href="#__codelineno-21-39"></a><span class="w">    </span>Info:<span class="w"> </span>and<span class="w"> </span>other<span class="w"> </span>software<span class="w"> </span>and<span class="w"> </span>tools,<span class="w"> </span>and<span class="w"> </span>any<span class="w"> </span>partner<span class="w"> </span>logic
<a id="__codelineno-21-40" name="__codelineno-21-40" href="#__codelineno-21-40"></a><span class="w">    </span>Info:<span class="w"> </span>functions,<span class="w"> </span>and<span class="w"> </span>any<span class="w"> </span>output<span class="w"> </span>files<span class="w"> </span>from<span class="w"> </span>any<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>foregoing
<a id="__codelineno-21-41" name="__codelineno-21-41" href="#__codelineno-21-41"></a><span class="w">    </span>Info:<span class="w"> </span><span class="o">(</span>including<span class="w"> </span>device<span class="w"> </span>programming<span class="w"> </span>or<span class="w"> </span>simulation<span class="w"> </span>files<span class="o">)</span>,<span class="w"> </span>and<span class="w"> </span>any
<a id="__codelineno-21-42" name="__codelineno-21-42" href="#__codelineno-21-42"></a><span class="w">    </span>Info:<span class="w"> </span>associated<span class="w"> </span>documentation<span class="w"> </span>or<span class="w"> </span>information<span class="w"> </span>are<span class="w"> </span>expressly<span class="w"> </span>subject
<a id="__codelineno-21-43" name="__codelineno-21-43" href="#__codelineno-21-43"></a><span class="w">    </span>Info:<span class="w"> </span>to<span class="w"> </span>the<span class="w"> </span>terms<span class="w"> </span>and<span class="w"> </span>conditions<span class="w"> </span>of<span class="w"> </span>the<span class="w"> </span>Altera<span class="w"> </span>Program<span class="w"> </span>License
<a id="__codelineno-21-44" name="__codelineno-21-44" href="#__codelineno-21-44"></a><span class="w">    </span>Info:<span class="w"> </span>Subscription<span class="w"> </span>Agreement,<span class="w"> </span>the<span class="w"> </span>Altera<span class="w"> </span>Quartus<span class="w"> </span>Prime<span class="w"> </span>License<span class="w"> </span>Agreement,
<a id="__codelineno-21-45" name="__codelineno-21-45" href="#__codelineno-21-45"></a><span class="w">    </span>Info:<span class="w"> </span>the<span class="w"> </span>Altera<span class="w"> </span>IP<span class="w"> </span>License<span class="w"> </span>Agreement,<span class="w"> </span>or<span class="w"> </span>other<span class="w"> </span>applicable<span class="w"> </span>license
<a id="__codelineno-21-46" name="__codelineno-21-46" href="#__codelineno-21-46"></a><span class="w">    </span>Info:<span class="w"> </span>agreement,<span class="w"> </span>including,<span class="w"> </span>without<span class="w"> </span>limitation,<span class="w"> </span>that<span class="w"> </span>your<span class="w"> </span>use<span class="w"> </span>is<span class="w"> </span><span class="k">for</span>
<a id="__codelineno-21-47" name="__codelineno-21-47" href="#__codelineno-21-47"></a><span class="w">    </span>Info:<span class="w"> </span>the<span class="w"> </span>sole<span class="w"> </span>purpose<span class="w"> </span>of<span class="w"> </span>programming<span class="w"> </span>logic<span class="w"> </span>devices<span class="w"> </span>manufactured<span class="w"> </span>by
<a id="__codelineno-21-48" name="__codelineno-21-48" href="#__codelineno-21-48"></a><span class="w">    </span>Info:<span class="w"> </span>Altera<span class="w"> </span>and<span class="w"> </span>sold<span class="w"> </span>by<span class="w"> </span>Altera<span class="w"> </span>or<span class="w"> </span>its<span class="w"> </span>authorized<span class="w"> </span>distributors.<span class="w">  </span>Please
<a id="__codelineno-21-49" name="__codelineno-21-49" href="#__codelineno-21-49"></a><span class="w">    </span>Info:<span class="w"> </span>refer<span class="w"> </span>to<span class="w"> </span>the<span class="w"> </span>Altera<span class="w"> </span>Software<span class="w"> </span>License<span class="w"> </span>Subscription<span class="w"> </span>Agreements
<a id="__codelineno-21-50" name="__codelineno-21-50" href="#__codelineno-21-50"></a><span class="w">    </span>Info:<span class="w"> </span>on<span class="w"> </span>the<span class="w"> </span>Quartus<span class="w"> </span>Prime<span class="w"> </span>software<span class="w"> </span>download<span class="w"> </span>page.
<a id="__codelineno-21-51" name="__codelineno-21-51" href="#__codelineno-21-51"></a><span class="w">    </span>Info:<span class="w"> </span>Processing<span class="w"> </span>started:<span class="w"> </span>Thu<span class="w"> </span>Aug<span class="w"> </span><span class="m">28</span><span class="w"> </span><span class="m">18</span>:12:04<span class="w"> </span><span class="m">2025</span>
<a id="__codelineno-21-52" name="__codelineno-21-52" href="#__codelineno-21-52"></a><span class="w">    </span>Info:<span class="w"> </span>System<span class="w"> </span>process<span class="w"> </span>ID:<span class="w"> </span><span class="m">1420280</span>
<a id="__codelineno-21-53" name="__codelineno-21-53" href="#__codelineno-21-53"></a>Info:<span class="w"> </span>Command:<span class="w"> </span>quartus_pgm<span class="w"> </span>-c<span class="w"> </span><span class="m">2</span><span class="w"> </span>-m<span class="w"> </span>jtag<span class="w"> </span>-o<span class="w"> </span>p<span class="p">;</span>./bin/top.hps.rbf@2
<a id="__codelineno-21-54" name="__codelineno-21-54" href="#__codelineno-21-54"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">213046</span><span class="o">)</span>:<span class="w"> </span>Using<span class="w"> </span>programming<span class="w"> </span>cable<span class="w"> </span><span class="s2">&quot;Agilex_5E MDK Carrier on 10.244.193.249 [USB-2]&quot;</span>
<a id="__codelineno-21-55" name="__codelineno-21-55" href="#__codelineno-21-55"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">213011</span><span class="o">)</span>:<span class="w"> </span>Using<span class="w"> </span>programming<span class="w"> </span>file<span class="w"> </span>top.hps.rbf<span class="w"> </span>with<span class="w"> </span>checksum<span class="w"> </span>0x1D4E6273<span class="w"> </span><span class="k">for</span><span class="w"> </span>device<span class="w"> </span>A5ED065BB32AR0@2
<a id="__codelineno-21-56" name="__codelineno-21-56" href="#__codelineno-21-56"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">209060</span><span class="o">)</span>:<span class="w"> </span>Started<span class="w"> </span>Programmer<span class="w"> </span>operation<span class="w"> </span>at<span class="w"> </span>Thu<span class="w"> </span>Aug<span class="w"> </span><span class="m">28</span><span class="w"> </span><span class="m">18</span>:12:10<span class="w"> </span><span class="m">2025</span>
<a id="__codelineno-21-57" name="__codelineno-21-57" href="#__codelineno-21-57"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">18942</span><span class="o">)</span>:<span class="w"> </span>Configuring<span class="w"> </span>device<span class="w"> </span>index<span class="w"> </span><span class="m">2</span>
<a id="__codelineno-21-58" name="__codelineno-21-58" href="#__codelineno-21-58"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">18943</span><span class="o">)</span>:<span class="w"> </span>Configuration<span class="w"> </span>succeeded<span class="w"> </span>at<span class="w"> </span>device<span class="w"> </span>index<span class="w"> </span><span class="m">2</span>
<a id="__codelineno-21-59" name="__codelineno-21-59" href="#__codelineno-21-59"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">209011</span><span class="o">)</span>:<span class="w"> </span>Successfully<span class="w"> </span>performed<span class="w"> </span>operation<span class="o">(</span>s<span class="o">)</span>
<a id="__codelineno-21-60" name="__codelineno-21-60" href="#__codelineno-21-60"></a>Info<span class="w"> </span><span class="o">(</span><span class="m">209061</span><span class="o">)</span>:<span class="w"> </span>Ended<span class="w"> </span>Programmer<span class="w"> </span>operation<span class="w"> </span>at<span class="w"> </span>Thu<span class="w"> </span>Aug<span class="w"> </span><span class="m">28</span><span class="w"> </span><span class="m">18</span>:12:14<span class="w"> </span><span class="m">2025</span>
<a id="__codelineno-21-61" name="__codelineno-21-61" href="#__codelineno-21-61"></a>Info:<span class="w"> </span>Quartus<span class="w"> </span>Prime<span class="w"> </span>Programmer<span class="w"> </span>was<span class="w"> </span>successful.<span class="w"> </span><span class="m">0</span><span class="w"> </span>errors,<span class="w"> </span><span class="m">0</span><span class="w"> </span>warnings
<a id="__codelineno-21-62" name="__codelineno-21-62" href="#__codelineno-21-62"></a><span class="w">    </span>Info:<span class="w"> </span>Peak<span class="w"> </span>virtual<span class="w"> </span>memory:<span class="w"> </span><span class="m">1762</span><span class="w"> </span>megabytes
<a id="__codelineno-21-63" name="__codelineno-21-63" href="#__codelineno-21-63"></a><span class="w">    </span>Info:<span class="w"> </span>Processing<span class="w"> </span>ended:<span class="w"> </span>Thu<span class="w"> </span>Aug<span class="w"> </span><span class="m">28</span><span class="w"> </span><span class="m">18</span>:12:14<span class="w"> </span><span class="m">2025</span>
<a id="__codelineno-21-64" name="__codelineno-21-64" href="#__codelineno-21-64"></a><span class="w">    </span>Info:<span class="w"> </span>Elapsed<span class="w"> </span>time:<span class="w"> </span><span class="m">00</span>:00:10
<a id="__codelineno-21-65" name="__codelineno-21-65" href="#__codelineno-21-65"></a><span class="w">    </span>Info:<span class="w"> </span>System<span class="w"> </span>process<span class="w"> </span>ID:<span class="w"> </span><span class="m">1420280</span>
</code></pre></div>
<p>wait for the HPS to come up.</p>
<h3 id="linux-boot">Linux Boot<a class="headerlink" href="#linux-boot" title="Permanent link">&para;</a></h3>
<p>On the HPS UART (minicom connection) you will notice the HPS booting up.</p>
<p>HPS will boot up from the SD card to get the whole design up. Once the HPS is up, please login using root, no password is required. your system is ready to get configured.</p>
<p>If everything went as expected, each Minicom terminal shows the messages from the HPS booting Linux OS.</p>
<p>To login into the system use <code>root</code> as your login credentials with no password. You can execute <code>uname -a</code> and <code>cat /etc/os-release</code> commands to print current version of package as shown in below commands.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-22-1" name="__codelineno-22-1" href="#__codelineno-22-1"></a>agilex5modular<span class="w"> </span>login:<span class="w"> </span>root
<a id="__codelineno-22-2" name="__codelineno-22-2" href="#__codelineno-22-2"></a>
<a id="__codelineno-22-3" name="__codelineno-22-3" href="#__codelineno-22-3"></a>WARNING:<span class="w"> </span>Poky<span class="w"> </span>is<span class="w"> </span>a<span class="w"> </span>reference<span class="w"> </span>Yocto<span class="w"> </span>Project<span class="w"> </span>distribution<span class="w"> </span>that<span class="w"> </span>should<span class="w"> </span>be<span class="w"> </span>used<span class="w"> </span><span class="k">for</span>
<a id="__codelineno-22-4" name="__codelineno-22-4" href="#__codelineno-22-4"></a>testing<span class="w"> </span>and<span class="w"> </span>development<span class="w"> </span>purposes<span class="w"> </span>only.<span class="w"> </span>It<span class="w"> </span>is<span class="w"> </span>recommended<span class="w"> </span>that<span class="w"> </span>you<span class="w"> </span>create<span class="w"> </span>your
<a id="__codelineno-22-5" name="__codelineno-22-5" href="#__codelineno-22-5"></a>own<span class="w"> </span>distribution<span class="w"> </span><span class="k">for</span><span class="w"> </span>production<span class="w"> </span>use.
<a id="__codelineno-22-6" name="__codelineno-22-6" href="#__codelineno-22-6"></a>
<a id="__codelineno-22-7" name="__codelineno-22-7" href="#__codelineno-22-7"></a>root@agilex5modular:~#<span class="w"> </span>uname<span class="w"> </span>-a
<a id="__codelineno-22-8" name="__codelineno-22-8" href="#__codelineno-22-8"></a>Linux<span class="w"> </span>agilex5modular<span class="w"> </span><span class="m">6</span>.12.19-altera-eth-sed-release-R1.1<span class="w"> </span><span class="c1">#1 SMP PREEMPT Mon Sep  8 06:33:56 UTC 2025 aarch64 GNU/Linux</span>
<a id="__codelineno-22-9" name="__codelineno-22-9" href="#__codelineno-22-9"></a>root@agilex5modular:~#<span class="w"> </span>cat<span class="w"> </span>/etc/os-release
<a id="__codelineno-22-10" name="__codelineno-22-10" href="#__codelineno-22-10"></a><span class="nv">ID</span><span class="o">=</span>poky
<a id="__codelineno-22-11" name="__codelineno-22-11" href="#__codelineno-22-11"></a><span class="nv">NAME</span><span class="o">=</span><span class="s2">&quot;Poky (Yocto Project Reference Distro)&quot;</span>
<a id="__codelineno-22-12" name="__codelineno-22-12" href="#__codelineno-22-12"></a><span class="nv">VERSION</span><span class="o">=</span><span class="s2">&quot;5.0.5 (scarthgap)&quot;</span>
<a id="__codelineno-22-13" name="__codelineno-22-13" href="#__codelineno-22-13"></a><span class="nv">VERSION_ID</span><span class="o">=</span><span class="m">5</span>.0.5
<a id="__codelineno-22-14" name="__codelineno-22-14" href="#__codelineno-22-14"></a><span class="nv">VERSION_CODENAME</span><span class="o">=</span><span class="s2">&quot;scarthgap&quot;</span>
<a id="__codelineno-22-15" name="__codelineno-22-15" href="#__codelineno-22-15"></a><span class="nv">PRETTY_NAME</span><span class="o">=</span><span class="s2">&quot;Poky (Yocto Project Reference Distro) 5.0.5 (scarthgap)&quot;</span>
<a id="__codelineno-22-16" name="__codelineno-22-16" href="#__codelineno-22-16"></a><span class="nv">CPE_NAME</span><span class="o">=</span><span class="s2">&quot;cpe:/o:openembedded:poky:5.0.5&quot;</span>
</code></pre></div>
<p>Repeat the same steps for the second Agilex™ 5 FPGA E-Series Modular Development Kit.</p>
<h3 id="ethernet-link-status">Ethernet Link status<a class="headerlink" href="#ethernet-link-status" title="Permanent link">&para;</a></h3>
<p>Start by checking the network status on each Agilex™ 5 FPGA E-Series Modular Development Kit with the 'ip' command:</p>
<p><strong>Command:</strong></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-23-1" name="__codelineno-23-1" href="#__codelineno-23-1"></a>ip<span class="w"> </span>addr
</code></pre></div>
<p><strong>Output:</strong></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-24-1" name="__codelineno-24-1" href="#__codelineno-24-1"></a>root@agilex5modular:~#<span class="w"> </span>ip<span class="w"> </span>addr
<a id="__codelineno-24-2" name="__codelineno-24-2" href="#__codelineno-24-2"></a><span class="m">1</span>:<span class="w"> </span>lo:<span class="w"> </span>&lt;LOOPBACK,UP,LOWER_UP&gt;<span class="w"> </span>mtu<span class="w"> </span><span class="m">65536</span><span class="w"> </span>qdisc<span class="w"> </span>noqueue<span class="w"> </span>state<span class="w"> </span>UNKNOWN<span class="w"> </span>group<span class="w"> </span>default<span class="w"> </span>qlen<span class="w"> </span><span class="m">1000</span>
<a id="__codelineno-24-3" name="__codelineno-24-3" href="#__codelineno-24-3"></a><span class="w">    </span>link/loopback<span class="w"> </span><span class="m">00</span>:00:00:00:00:00<span class="w"> </span>brd<span class="w"> </span><span class="m">00</span>:00:00:00:00:00
<a id="__codelineno-24-4" name="__codelineno-24-4" href="#__codelineno-24-4"></a><span class="w">    </span>inet<span class="w"> </span><span class="m">127</span>.0.0.1/8<span class="w"> </span>scope<span class="w"> </span>host<span class="w"> </span>lo
<a id="__codelineno-24-5" name="__codelineno-24-5" href="#__codelineno-24-5"></a><span class="w">       </span>valid_lft<span class="w"> </span>forever<span class="w"> </span>preferred_lft<span class="w"> </span>forever
<a id="__codelineno-24-6" name="__codelineno-24-6" href="#__codelineno-24-6"></a><span class="w">    </span>inet6<span class="w"> </span>::1/128<span class="w"> </span>scope<span class="w"> </span>host<span class="w"> </span>noprefixroute
<a id="__codelineno-24-7" name="__codelineno-24-7" href="#__codelineno-24-7"></a><span class="w">       </span>valid_lft<span class="w"> </span>forever<span class="w"> </span>preferred_lft<span class="w"> </span>forever
<a id="__codelineno-24-8" name="__codelineno-24-8" href="#__codelineno-24-8"></a><span class="m">2</span>:<span class="w"> </span>eth1:<span class="w"> </span>&lt;BROADCAST,MULTICAST,DYNAMIC,UP,LOWER_UP&gt;<span class="w"> </span>mtu<span class="w"> </span><span class="m">1500</span><span class="w"> </span>qdisc<span class="w"> </span>mq<span class="w"> </span>state<span class="w"> </span>UP<span class="w"> </span>group<span class="w"> </span>default<span class="w"> </span>qlen<span class="w"> </span><span class="m">1000</span>
<a id="__codelineno-24-9" name="__codelineno-24-9" href="#__codelineno-24-9"></a><span class="w">    </span>link/ether<span class="w"> </span>6e:09:8c:a5:25:60<span class="w"> </span>brd<span class="w"> </span>ff:ff:ff:ff:ff:ff
<a id="__codelineno-24-10" name="__codelineno-24-10" href="#__codelineno-24-10"></a><span class="w">    </span>inet<span class="w"> </span><span class="m">169</span>.254.206.191/16<span class="w"> </span>brd<span class="w"> </span><span class="m">169</span>.254.255.255<span class="w"> </span>scope<span class="w"> </span>global<span class="w"> </span>eth1
<a id="__codelineno-24-11" name="__codelineno-24-11" href="#__codelineno-24-11"></a><span class="w">       </span>valid_lft<span class="w"> </span>forever<span class="w"> </span>preferred_lft<span class="w"> </span>forever
<a id="__codelineno-24-12" name="__codelineno-24-12" href="#__codelineno-24-12"></a><span class="w">    </span>inet6<span class="w"> </span>fe80::6c09:8cff:fea5:2560/64<span class="w"> </span>scope<span class="w"> </span>link<span class="w"> </span>proto<span class="w"> </span>kernel_ll
<a id="__codelineno-24-13" name="__codelineno-24-13" href="#__codelineno-24-13"></a><span class="w">       </span>valid_lft<span class="w"> </span>forever<span class="w"> </span>preferred_lft<span class="w"> </span>forever
<a id="__codelineno-24-14" name="__codelineno-24-14" href="#__codelineno-24-14"></a><span class="m">3</span>:<span class="w"> </span>eth0:<span class="w"> </span>&lt;BROADCAST,MULTICAST,DYNAMIC,UP,LOWER_UP&gt;<span class="w"> </span>mtu<span class="w"> </span><span class="m">1500</span><span class="w"> </span>qdisc<span class="w"> </span>mq<span class="w"> </span>state<span class="w"> </span>UP<span class="w"> </span>group<span class="w"> </span>default<span class="w"> </span>qlen<span class="w"> </span><span class="m">1000</span>
<a id="__codelineno-24-15" name="__codelineno-24-15" href="#__codelineno-24-15"></a><span class="w">    </span>link/ether<span class="w"> </span>2e:62:eb:74:1d:b5<span class="w"> </span>brd<span class="w"> </span>ff:ff:ff:ff:ff:ff
<a id="__codelineno-24-16" name="__codelineno-24-16" href="#__codelineno-24-16"></a><span class="w">    </span>inet<span class="w"> </span><span class="m">10</span>.244.194.75/22<span class="w"> </span>metric<span class="w"> </span><span class="m">10</span><span class="w"> </span>brd<span class="w"> </span><span class="m">10</span>.244.195.255<span class="w"> </span>scope<span class="w"> </span>global<span class="w"> </span>dynamic<span class="w"> </span>eth0
<a id="__codelineno-24-17" name="__codelineno-24-17" href="#__codelineno-24-17"></a><span class="w">       </span>valid_lft<span class="w"> </span>3509sec<span class="w"> </span>preferred_lft<span class="w"> </span>3509sec
<a id="__codelineno-24-18" name="__codelineno-24-18" href="#__codelineno-24-18"></a><span class="w">    </span>inet<span class="w"> </span><span class="m">169</span>.254.207.6/16<span class="w"> </span>brd<span class="w"> </span><span class="m">169</span>.254.255.255<span class="w"> </span>scope<span class="w"> </span>global<span class="w"> </span>eth0
<a id="__codelineno-24-19" name="__codelineno-24-19" href="#__codelineno-24-19"></a><span class="w">       </span>valid_lft<span class="w"> </span>forever<span class="w"> </span>preferred_lft<span class="w"> </span>forever
<a id="__codelineno-24-20" name="__codelineno-24-20" href="#__codelineno-24-20"></a><span class="w">    </span>inet6<span class="w"> </span>fe80::2c62:ebff:fe74:1db5/64<span class="w"> </span>scope<span class="w"> </span>link<span class="w"> </span>proto<span class="w"> </span>kernel_ll
<a id="__codelineno-24-21" name="__codelineno-24-21" href="#__codelineno-24-21"></a><span class="w">       </span>valid_lft<span class="w"> </span>forever<span class="w"> </span>preferred_lft<span class="w"> </span>forever
<a id="__codelineno-24-22" name="__codelineno-24-22" href="#__codelineno-24-22"></a><span class="m">4</span>:<span class="w"> </span>teql0:<span class="w"> </span>&lt;NOARP&gt;<span class="w"> </span>mtu<span class="w"> </span><span class="m">1500</span><span class="w"> </span>qdisc<span class="w"> </span>noop<span class="w"> </span>state<span class="w"> </span>DOWN<span class="w"> </span>group<span class="w"> </span>default<span class="w"> </span>qlen<span class="w"> </span><span class="m">100</span>
<a id="__codelineno-24-23" name="__codelineno-24-23" href="#__codelineno-24-23"></a><span class="w">    </span>link/void
<a id="__codelineno-24-24" name="__codelineno-24-24" href="#__codelineno-24-24"></a><span class="m">5</span>:<span class="w"> </span>sit0@NONE:<span class="w"> </span>&lt;NOARP&gt;<span class="w"> </span>mtu<span class="w"> </span><span class="m">1480</span><span class="w"> </span>qdisc<span class="w"> </span>noop<span class="w"> </span>state<span class="w"> </span>DOWN<span class="w"> </span>group<span class="w"> </span>default<span class="w"> </span>qlen<span class="w"> </span><span class="m">1000</span>
<a id="__codelineno-24-25" name="__codelineno-24-25" href="#__codelineno-24-25"></a><span class="w">    </span>link/sit<span class="w"> </span><span class="m">0</span>.0.0.0<span class="w"> </span>brd<span class="w"> </span><span class="m">0</span>.0.0.0
</code></pre></div>
<p>Please note There are Three Ethernet Links available.</p>
<ol>
<li><code>eth0</code> : HPS Ethernet Link(1Gbps)</li>
<li><code>eth1</code> : 10G Ethernet Port(10Gbps)</li>
</ol>
<p>Ethernet interfaces need to be in 'UP' state as shown in the previous transcript. The interfaces also have an assigned IP4 and IP6 address assigned to them.</p>
<h3 id="configuring-design">Configuring Design<a class="headerlink" href="#configuring-design" title="Permanent link">&para;</a></h3>
<p>The System Example design once booted in to Development Kits, its components needs to initialized with startup configuration.
the Components include DMA subsystem, User Logic (Packet Client), L2 Packet Switch, Ethernet configurations-switching, IPV6 Routing, Egress QoS-TC and Iperf configuration.
There are two methods of configuring system design.</p>
<ol>
<li>
<p>One-shot configuration via Automated script.</p>
</li>
<li>
<p>Step-by-Step configuration of each interface.</p>
</li>
</ol>
<p>User can proceed to run the script which contains full start-up configuration or choose to execute each config commands as described below,</p>
<h3 id="configuring-design-by-automated-script">Configuring Design by Automated script<a class="headerlink" href="#configuring-design-by-automated-script" title="Permanent link">&para;</a></h3>
<p>For Step-by-Step Configuration, skip this section and move to <a href="#configure-egress-qos---tc">Configure Ethernet Link</a>.</p>
<p>The <code>1Port.sh</code> script is included with the yocto rootfs image (in <code>/root/scripts/</code> folder). The script contains all the commands that were described above in a concise format so that it can be executed easily.</p>
<p>Please run the script with the devkit number [<code>. scripts/1Port.sh &lt;devkit number&gt;</code>] so that the correct details can be set.</p>
<h4 id="development-kit-1"><strong>Development Kit 1</strong><a class="headerlink" href="#development-kit-1" title="Permanent link">&para;</a></h4>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-25-1" name="__codelineno-25-1" href="#__codelineno-25-1"></a>.<span class="w"> </span>scripts/1Port.sh<span class="w"> </span><span class="m">1</span>
</code></pre></div>
<p>Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-26-1" name="__codelineno-26-1" href="#__codelineno-26-1"></a>root@agilex5modular:~#.<span class="w"> </span>scripts/1Port.sh<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-26-2" name="__codelineno-26-2" href="#__codelineno-26-2"></a>Programming<span class="w"> </span>the<span class="w"> </span>Basic<span class="w"> </span>IP<span class="w"> </span>address...
<a id="__codelineno-26-3" name="__codelineno-26-3" href="#__codelineno-26-3"></a>Clearing<span class="w"> </span>old<span class="w"> </span>PTPBridge<span class="w"> </span>rules<span class="w"> </span>Port<span class="w"> </span>-<span class="w"> </span><span class="m">0</span>...
<a id="__codelineno-26-4" name="__codelineno-26-4" href="#__codelineno-26-4"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-5" name="__codelineno-26-5" href="#__codelineno-26-5"></a>Key<span class="w"> </span>Flush<span class="w"> </span>successful...
<a id="__codelineno-26-6" name="__codelineno-26-6" href="#__codelineno-26-6"></a>Clearing<span class="w"> </span>old<span class="w"> </span>TC<span class="w"> </span>rules<span class="w"> </span>Port<span class="w"> </span>-<span class="w"> </span><span class="m">0</span>...
<a id="__codelineno-26-7" name="__codelineno-26-7" href="#__codelineno-26-7"></a>Error:<span class="w"> </span>Parent<span class="w"> </span>Qdisc<span class="w"> </span>doesn<span class="err">&#39;</span>t<span class="w"> </span>exists.
<a id="__codelineno-26-8" name="__codelineno-26-8" href="#__codelineno-26-8"></a>We<span class="w"> </span>have<span class="w"> </span>an<span class="w"> </span>error<span class="w"> </span>talking<span class="w"> </span>to<span class="w"> </span>the<span class="w"> </span>kernel
<a id="__codelineno-26-9" name="__codelineno-26-9" href="#__codelineno-26-9"></a>Error:<span class="w"> </span>Cannot<span class="w"> </span>find<span class="w"> </span>specified<span class="w"> </span>qdisc<span class="w"> </span>on<span class="w"> </span>specified<span class="w"> </span>device.
<a id="__codelineno-26-10" name="__codelineno-26-10" href="#__codelineno-26-10"></a>Flushing<span class="w"> </span>old<span class="w"> </span>IPv4<span class="w"> </span>and<span class="w"> </span>IPv6<span class="w"> </span>addresses<span class="w"> </span>and<span class="w"> </span>routes
<a id="__codelineno-26-11" name="__codelineno-26-11" href="#__codelineno-26-11"></a>Setting<span class="w"> </span>DEVKIT<span class="w"> </span>to<span class="w"> </span><span class="m">1</span>.
<a id="__codelineno-26-12" name="__codelineno-26-12" href="#__codelineno-26-12"></a>Running<span class="w"> </span>script<span class="w"> </span><span class="k">for</span><span class="w"> </span>Devkit<span class="w"> </span><span class="m">1</span>.
<a id="__codelineno-26-13" name="__codelineno-26-13" href="#__codelineno-26-13"></a><span class="w">    </span>link/ether<span class="w"> </span><span class="m">96</span>:86:3e:f7:84:48<span class="w"> </span>brd<span class="w"> </span>ff:ff:ff:ff:ff:ff
<a id="__codelineno-26-14" name="__codelineno-26-14" href="#__codelineno-26-14"></a><span class="w">    </span>link/ether<span class="w"> </span><span class="m">36</span>:6d:dc:04:db:1c<span class="w"> </span>brd<span class="w"> </span>ff:ff:ff:ff:ff:ff
<a id="__codelineno-26-15" name="__codelineno-26-15" href="#__codelineno-26-15"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>Port<span class="w"> </span>-<span class="w"> </span><span class="m">0</span>...
<a id="__codelineno-26-16" name="__codelineno-26-16" href="#__codelineno-26-16"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>Generic<span class="w"> </span>rule...
<a id="__codelineno-26-17" name="__codelineno-26-17" href="#__codelineno-26-17"></a>eth1<span class="w"> </span>-<span class="w"> </span><span class="m">96</span>:86:3e:f7:84:48
<a id="__codelineno-26-18" name="__codelineno-26-18" href="#__codelineno-26-18"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-19" name="__codelineno-26-19" href="#__codelineno-26-19"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-20" name="__codelineno-26-20" href="#__codelineno-26-20"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Success
<a id="__codelineno-26-21" name="__codelineno-26-21" href="#__codelineno-26-21"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-22" name="__codelineno-26-22" href="#__codelineno-26-22"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-23" name="__codelineno-26-23" href="#__codelineno-26-23"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-24" name="__codelineno-26-24" href="#__codelineno-26-24"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-25" name="__codelineno-26-25" href="#__codelineno-26-25"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>-<span class="w"> </span>Low<span class="w"> </span>priority<span class="w"> </span>rules...
<a id="__codelineno-26-26" name="__codelineno-26-26" href="#__codelineno-26-26"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-27" name="__codelineno-26-27" href="#__codelineno-26-27"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-28" name="__codelineno-26-28" href="#__codelineno-26-28"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">1</span><span class="w"> </span>Success
<a id="__codelineno-26-29" name="__codelineno-26-29" href="#__codelineno-26-29"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-30" name="__codelineno-26-30" href="#__codelineno-26-30"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-31" name="__codelineno-26-31" href="#__codelineno-26-31"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-32" name="__codelineno-26-32" href="#__codelineno-26-32"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-33" name="__codelineno-26-33" href="#__codelineno-26-33"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-34" name="__codelineno-26-34" href="#__codelineno-26-34"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-35" name="__codelineno-26-35" href="#__codelineno-26-35"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">2</span><span class="w"> </span>Success
<a id="__codelineno-26-36" name="__codelineno-26-36" href="#__codelineno-26-36"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-37" name="__codelineno-26-37" href="#__codelineno-26-37"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-38" name="__codelineno-26-38" href="#__codelineno-26-38"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-39" name="__codelineno-26-39" href="#__codelineno-26-39"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-40" name="__codelineno-26-40" href="#__codelineno-26-40"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>-<span class="w"> </span>IPERF<span class="w"> </span>540X<span class="w"> </span>to<span class="w"> </span>DMA0...
<a id="__codelineno-26-41" name="__codelineno-26-41" href="#__codelineno-26-41"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-42" name="__codelineno-26-42" href="#__codelineno-26-42"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-43" name="__codelineno-26-43" href="#__codelineno-26-43"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">3</span><span class="w"> </span>Success
<a id="__codelineno-26-44" name="__codelineno-26-44" href="#__codelineno-26-44"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-45" name="__codelineno-26-45" href="#__codelineno-26-45"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-46" name="__codelineno-26-46" href="#__codelineno-26-46"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-47" name="__codelineno-26-47" href="#__codelineno-26-47"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-48" name="__codelineno-26-48" href="#__codelineno-26-48"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-49" name="__codelineno-26-49" href="#__codelineno-26-49"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-50" name="__codelineno-26-50" href="#__codelineno-26-50"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">4</span><span class="w"> </span>Success
<a id="__codelineno-26-51" name="__codelineno-26-51" href="#__codelineno-26-51"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-52" name="__codelineno-26-52" href="#__codelineno-26-52"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-53" name="__codelineno-26-53" href="#__codelineno-26-53"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-54" name="__codelineno-26-54" href="#__codelineno-26-54"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-55" name="__codelineno-26-55" href="#__codelineno-26-55"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-56" name="__codelineno-26-56" href="#__codelineno-26-56"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-57" name="__codelineno-26-57" href="#__codelineno-26-57"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">5</span><span class="w"> </span>Success
<a id="__codelineno-26-58" name="__codelineno-26-58" href="#__codelineno-26-58"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-59" name="__codelineno-26-59" href="#__codelineno-26-59"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-60" name="__codelineno-26-60" href="#__codelineno-26-60"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-61" name="__codelineno-26-61" href="#__codelineno-26-61"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-62" name="__codelineno-26-62" href="#__codelineno-26-62"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-63" name="__codelineno-26-63" href="#__codelineno-26-63"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-64" name="__codelineno-26-64" href="#__codelineno-26-64"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">6</span><span class="w"> </span>Success
<a id="__codelineno-26-65" name="__codelineno-26-65" href="#__codelineno-26-65"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-66" name="__codelineno-26-66" href="#__codelineno-26-66"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-67" name="__codelineno-26-67" href="#__codelineno-26-67"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-68" name="__codelineno-26-68" href="#__codelineno-26-68"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-69" name="__codelineno-26-69" href="#__codelineno-26-69"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>-<span class="w"> </span>PTP<span class="w"> </span>Packets<span class="w"> </span>to<span class="w"> </span>DMA0...
<a id="__codelineno-26-70" name="__codelineno-26-70" href="#__codelineno-26-70"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-71" name="__codelineno-26-71" href="#__codelineno-26-71"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-72" name="__codelineno-26-72" href="#__codelineno-26-72"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">15</span><span class="w"> </span>Success
<a id="__codelineno-26-73" name="__codelineno-26-73" href="#__codelineno-26-73"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-74" name="__codelineno-26-74" href="#__codelineno-26-74"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-75" name="__codelineno-26-75" href="#__codelineno-26-75"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-76" name="__codelineno-26-76" href="#__codelineno-26-76"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-77" name="__codelineno-26-77" href="#__codelineno-26-77"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-78" name="__codelineno-26-78" href="#__codelineno-26-78"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-79" name="__codelineno-26-79" href="#__codelineno-26-79"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">16</span><span class="w"> </span>Success
<a id="__codelineno-26-80" name="__codelineno-26-80" href="#__codelineno-26-80"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-81" name="__codelineno-26-81" href="#__codelineno-26-81"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-82" name="__codelineno-26-82" href="#__codelineno-26-82"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-83" name="__codelineno-26-83" href="#__codelineno-26-83"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-84" name="__codelineno-26-84" href="#__codelineno-26-84"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-85" name="__codelineno-26-85" href="#__codelineno-26-85"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-86" name="__codelineno-26-86" href="#__codelineno-26-86"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">17</span><span class="w"> </span>Success
<a id="__codelineno-26-87" name="__codelineno-26-87" href="#__codelineno-26-87"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-88" name="__codelineno-26-88" href="#__codelineno-26-88"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-89" name="__codelineno-26-89" href="#__codelineno-26-89"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-90" name="__codelineno-26-90" href="#__codelineno-26-90"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-91" name="__codelineno-26-91" href="#__codelineno-26-91"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-92" name="__codelineno-26-92" href="#__codelineno-26-92"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-93" name="__codelineno-26-93" href="#__codelineno-26-93"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">18</span><span class="w"> </span>Success
<a id="__codelineno-26-94" name="__codelineno-26-94" href="#__codelineno-26-94"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-95" name="__codelineno-26-95" href="#__codelineno-26-95"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-96" name="__codelineno-26-96" href="#__codelineno-26-96"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-97" name="__codelineno-26-97" href="#__codelineno-26-97"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-98" name="__codelineno-26-98" href="#__codelineno-26-98"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>-<span class="w"> </span>Port<span class="w"> </span><span class="m">0</span><span class="w"> </span>User<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>User<span class="w"> </span>port...
<a id="__codelineno-26-99" name="__codelineno-26-99" href="#__codelineno-26-99"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-100" name="__codelineno-26-100" href="#__codelineno-26-100"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-101" name="__codelineno-26-101" href="#__codelineno-26-101"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">19</span><span class="w"> </span>Success
<a id="__codelineno-26-102" name="__codelineno-26-102" href="#__codelineno-26-102"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">8</span>.<span class="w"> </span>Success
<a id="__codelineno-26-103" name="__codelineno-26-103" href="#__codelineno-26-103"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-104" name="__codelineno-26-104" href="#__codelineno-26-104"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-105" name="__codelineno-26-105" href="#__codelineno-26-105"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-106" name="__codelineno-26-106" href="#__codelineno-26-106"></a>Programming<span class="w"> </span>the<span class="w"> </span>Packet<span class="w"> </span>Generator<span class="w"> </span>-<span class="w"> </span>Port<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-26-107" name="__codelineno-26-107" href="#__codelineno-26-107"></a>Tx<span class="w"> </span>traffic<span class="w"> </span>state<span class="w"> </span>set:<span class="w"> </span>Disabled
<a id="__codelineno-26-108" name="__codelineno-26-108" href="#__codelineno-26-108"></a>Dynamic<span class="w"> </span>Packet<span class="w"> </span>Mode<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-26-109" name="__codelineno-26-109" href="#__codelineno-26-109"></a>Fixed<span class="w"> </span>Gap<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-26-110" name="__codelineno-26-110" href="#__codelineno-26-110"></a>Packet<span class="w"> </span>length<span class="w"> </span>mode<span class="w"> </span>set:<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-26-111" name="__codelineno-26-111" href="#__codelineno-26-111"></a>Number<span class="w"> </span>of<span class="w"> </span>Idle<span class="w"> </span>Cycles<span class="w"> </span>set:<span class="w"> </span><span class="m">22</span>
<a id="__codelineno-26-112" name="__codelineno-26-112" href="#__codelineno-26-112"></a>Pkt<span class="w"> </span>Checker<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-26-113" name="__codelineno-26-113" href="#__codelineno-26-113"></a>One<span class="w"> </span>Shot<span class="w"> </span>mode<span class="w"> </span>set:<span class="w"> </span>Disabled
<a id="__codelineno-26-114" name="__codelineno-26-114" href="#__codelineno-26-114"></a>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-26-115" name="__codelineno-26-115" href="#__codelineno-26-115"></a>Max<span class="w"> </span>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-26-116" name="__codelineno-26-116" href="#__codelineno-26-116"></a>Programming<span class="w"> </span>the<span class="w"> </span>IPV6<span class="w"> </span>rules<span class="w"> </span>-<span class="w"> </span>Port<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-26-117" name="__codelineno-26-117" href="#__codelineno-26-117"></a>Setting<span class="w"> </span>IPv6<span class="w"> </span><span class="nb">local</span><span class="w"> </span>addresses
<a id="__codelineno-26-118" name="__codelineno-26-118" href="#__codelineno-26-118"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-119" name="__codelineno-26-119" href="#__codelineno-26-119"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-120" name="__codelineno-26-120" href="#__codelineno-26-120"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">20</span><span class="w"> </span>Success
<a id="__codelineno-26-121" name="__codelineno-26-121" href="#__codelineno-26-121"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-122" name="__codelineno-26-122" href="#__codelineno-26-122"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-123" name="__codelineno-26-123" href="#__codelineno-26-123"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-124" name="__codelineno-26-124" href="#__codelineno-26-124"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-125" name="__codelineno-26-125" href="#__codelineno-26-125"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-26-126" name="__codelineno-26-126" href="#__codelineno-26-126"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-26-127" name="__codelineno-26-127" href="#__codelineno-26-127"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">21</span><span class="w"> </span>Success
<a id="__codelineno-26-128" name="__codelineno-26-128" href="#__codelineno-26-128"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-26-129" name="__codelineno-26-129" href="#__codelineno-26-129"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-130" name="__codelineno-26-130" href="#__codelineno-26-130"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-26-131" name="__codelineno-26-131" href="#__codelineno-26-131"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-26-132" name="__codelineno-26-132" href="#__codelineno-26-132"></a>Traffic<span class="w"> </span>Class<span class="w"> </span>Egress<span class="w"> </span>QOS<span class="w"> </span>programming<span class="w"> </span>-<span class="w"> </span>Port<span class="w"> </span>-<span class="w"> </span>eth1
<a id="__codelineno-26-133" name="__codelineno-26-133" href="#__codelineno-26-133"></a>Create<span class="w"> </span>QDisc...
<a id="__codelineno-26-134" name="__codelineno-26-134" href="#__codelineno-26-134"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>PTP<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA0...
<a id="__codelineno-26-135" name="__codelineno-26-135" href="#__codelineno-26-135"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>IPERF<span class="w"> </span>540X<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA0...
<a id="__codelineno-26-136" name="__codelineno-26-136" href="#__codelineno-26-136"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>IPERF<span class="w"> </span>530X<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA1...
<a id="__codelineno-26-137" name="__codelineno-26-137" href="#__codelineno-26-137"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>IPERF<span class="w"> </span>520X<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA2...
<a id="__codelineno-26-138" name="__codelineno-26-138" href="#__codelineno-26-138"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>ICMP<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA2...
<a id="__codelineno-26-139" name="__codelineno-26-139" href="#__codelineno-26-139"></a>Configuration<span class="w"> </span><span class="k">for</span><span class="w"> </span>Devkit<span class="w"> </span><span class="m">1</span><span class="w"> </span><span class="nb">set</span>
</code></pre></div>
<h4 id="development-kit-2">Development Kit 2<a class="headerlink" href="#development-kit-2" title="Permanent link">&para;</a></h4>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-27-1" name="__codelineno-27-1" href="#__codelineno-27-1"></a>root@agilex5modular:~#<span class="w"> </span>.<span class="w"> </span>scripts/1Port.sh<span class="w"> </span><span class="m">2</span>
</code></pre></div>
<p>Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-28-1" name="__codelineno-28-1" href="#__codelineno-28-1"></a>root@agilex5modular:~#.<span class="w"> </span>scripts/1Port.sh<span class="w"> </span><span class="m">2</span>
<a id="__codelineno-28-2" name="__codelineno-28-2" href="#__codelineno-28-2"></a>Programming<span class="w"> </span>the<span class="w"> </span>Basic<span class="w"> </span>IP<span class="w"> </span>address...
<a id="__codelineno-28-3" name="__codelineno-28-3" href="#__codelineno-28-3"></a>Clearing<span class="w"> </span>old<span class="w"> </span>PTPBridge<span class="w"> </span>rules<span class="w"> </span>Port<span class="w"> </span>-<span class="w"> </span><span class="m">0</span>...
<a id="__codelineno-28-4" name="__codelineno-28-4" href="#__codelineno-28-4"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-5" name="__codelineno-28-5" href="#__codelineno-28-5"></a>Key<span class="w"> </span>Flush<span class="w"> </span>successful...
<a id="__codelineno-28-6" name="__codelineno-28-6" href="#__codelineno-28-6"></a>Clearing<span class="w"> </span>old<span class="w"> </span>TC<span class="w"> </span>rules<span class="w"> </span>Port<span class="w"> </span>-<span class="w"> </span><span class="m">0</span>...
<a id="__codelineno-28-7" name="__codelineno-28-7" href="#__codelineno-28-7"></a>Error:<span class="w"> </span>Parent<span class="w"> </span>Qdisc<span class="w"> </span>doesn<span class="err">&#39;</span>t<span class="w"> </span>exists.
<a id="__codelineno-28-8" name="__codelineno-28-8" href="#__codelineno-28-8"></a>We<span class="w"> </span>have<span class="w"> </span>an<span class="w"> </span>error<span class="w"> </span>talking<span class="w"> </span>to<span class="w"> </span>the<span class="w"> </span>kernel
<a id="__codelineno-28-9" name="__codelineno-28-9" href="#__codelineno-28-9"></a>Error:<span class="w"> </span>Cannot<span class="w"> </span>find<span class="w"> </span>specified<span class="w"> </span>qdisc<span class="w"> </span>on<span class="w"> </span>specified<span class="w"> </span>device.
<a id="__codelineno-28-10" name="__codelineno-28-10" href="#__codelineno-28-10"></a>Flushing<span class="w"> </span>old<span class="w"> </span>IPv4<span class="w"> </span>and<span class="w"> </span>IPv6<span class="w"> </span>addresses<span class="w"> </span>and<span class="w"> </span>routes
<a id="__codelineno-28-11" name="__codelineno-28-11" href="#__codelineno-28-11"></a>Setting<span class="w"> </span>DEVKIT<span class="w"> </span>to<span class="w"> </span><span class="m">2</span>.
<a id="__codelineno-28-12" name="__codelineno-28-12" href="#__codelineno-28-12"></a>Running<span class="w"> </span>script<span class="w"> </span><span class="k">for</span><span class="w"> </span>Devkit<span class="w"> </span><span class="m">2</span>.
<a id="__codelineno-28-13" name="__codelineno-28-13" href="#__codelineno-28-13"></a><span class="w">    </span>link/ether<span class="w"> </span>1a:6f:32:74:80:2f<span class="w"> </span>brd<span class="w"> </span>ff:ff:ff:ff:ff:ff
<a id="__codelineno-28-14" name="__codelineno-28-14" href="#__codelineno-28-14"></a><span class="w">    </span>link/ether<span class="w"> </span>a6:41:f7:35:1d:51<span class="w"> </span>brd<span class="w"> </span>ff:ff:ff:ff:ff:ff
<a id="__codelineno-28-15" name="__codelineno-28-15" href="#__codelineno-28-15"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>Port<span class="w"> </span>-<span class="w"> </span><span class="m">0</span>...
<a id="__codelineno-28-16" name="__codelineno-28-16" href="#__codelineno-28-16"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>Generic<span class="w"> </span>rule...
<a id="__codelineno-28-17" name="__codelineno-28-17" href="#__codelineno-28-17"></a>eth1<span class="w"> </span>-<span class="w"> </span>1a:6f:32:74:80:2f
<a id="__codelineno-28-18" name="__codelineno-28-18" href="#__codelineno-28-18"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-19" name="__codelineno-28-19" href="#__codelineno-28-19"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-20" name="__codelineno-28-20" href="#__codelineno-28-20"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Success
<a id="__codelineno-28-21" name="__codelineno-28-21" href="#__codelineno-28-21"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-22" name="__codelineno-28-22" href="#__codelineno-28-22"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-23" name="__codelineno-28-23" href="#__codelineno-28-23"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-24" name="__codelineno-28-24" href="#__codelineno-28-24"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-25" name="__codelineno-28-25" href="#__codelineno-28-25"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>-<span class="w"> </span>Low<span class="w"> </span>priority<span class="w"> </span>rules...
<a id="__codelineno-28-26" name="__codelineno-28-26" href="#__codelineno-28-26"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-27" name="__codelineno-28-27" href="#__codelineno-28-27"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-28" name="__codelineno-28-28" href="#__codelineno-28-28"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">1</span><span class="w"> </span>Success
<a id="__codelineno-28-29" name="__codelineno-28-29" href="#__codelineno-28-29"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-30" name="__codelineno-28-30" href="#__codelineno-28-30"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-31" name="__codelineno-28-31" href="#__codelineno-28-31"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-32" name="__codelineno-28-32" href="#__codelineno-28-32"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-33" name="__codelineno-28-33" href="#__codelineno-28-33"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-34" name="__codelineno-28-34" href="#__codelineno-28-34"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-35" name="__codelineno-28-35" href="#__codelineno-28-35"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">2</span><span class="w"> </span>Success
<a id="__codelineno-28-36" name="__codelineno-28-36" href="#__codelineno-28-36"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-37" name="__codelineno-28-37" href="#__codelineno-28-37"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-38" name="__codelineno-28-38" href="#__codelineno-28-38"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-39" name="__codelineno-28-39" href="#__codelineno-28-39"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-40" name="__codelineno-28-40" href="#__codelineno-28-40"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>-<span class="w"> </span>IPERF<span class="w"> </span>540X<span class="w"> </span>to<span class="w"> </span>DMA0...
<a id="__codelineno-28-41" name="__codelineno-28-41" href="#__codelineno-28-41"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-42" name="__codelineno-28-42" href="#__codelineno-28-42"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-43" name="__codelineno-28-43" href="#__codelineno-28-43"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">3</span><span class="w"> </span>Success
<a id="__codelineno-28-44" name="__codelineno-28-44" href="#__codelineno-28-44"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-45" name="__codelineno-28-45" href="#__codelineno-28-45"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-46" name="__codelineno-28-46" href="#__codelineno-28-46"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-47" name="__codelineno-28-47" href="#__codelineno-28-47"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-48" name="__codelineno-28-48" href="#__codelineno-28-48"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-49" name="__codelineno-28-49" href="#__codelineno-28-49"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-50" name="__codelineno-28-50" href="#__codelineno-28-50"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">4</span><span class="w"> </span>Success
<a id="__codelineno-28-51" name="__codelineno-28-51" href="#__codelineno-28-51"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-52" name="__codelineno-28-52" href="#__codelineno-28-52"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-53" name="__codelineno-28-53" href="#__codelineno-28-53"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-54" name="__codelineno-28-54" href="#__codelineno-28-54"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-55" name="__codelineno-28-55" href="#__codelineno-28-55"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-56" name="__codelineno-28-56" href="#__codelineno-28-56"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-57" name="__codelineno-28-57" href="#__codelineno-28-57"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">5</span><span class="w"> </span>Success
<a id="__codelineno-28-58" name="__codelineno-28-58" href="#__codelineno-28-58"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-59" name="__codelineno-28-59" href="#__codelineno-28-59"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-60" name="__codelineno-28-60" href="#__codelineno-28-60"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-61" name="__codelineno-28-61" href="#__codelineno-28-61"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-62" name="__codelineno-28-62" href="#__codelineno-28-62"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-63" name="__codelineno-28-63" href="#__codelineno-28-63"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-64" name="__codelineno-28-64" href="#__codelineno-28-64"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">6</span><span class="w"> </span>Success
<a id="__codelineno-28-65" name="__codelineno-28-65" href="#__codelineno-28-65"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-66" name="__codelineno-28-66" href="#__codelineno-28-66"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-67" name="__codelineno-28-67" href="#__codelineno-28-67"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-68" name="__codelineno-28-68" href="#__codelineno-28-68"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-69" name="__codelineno-28-69" href="#__codelineno-28-69"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>-<span class="w"> </span>PTP<span class="w"> </span>Packets<span class="w"> </span>to<span class="w"> </span>DMA0...
<a id="__codelineno-28-70" name="__codelineno-28-70" href="#__codelineno-28-70"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-71" name="__codelineno-28-71" href="#__codelineno-28-71"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-72" name="__codelineno-28-72" href="#__codelineno-28-72"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">15</span><span class="w"> </span>Success
<a id="__codelineno-28-73" name="__codelineno-28-73" href="#__codelineno-28-73"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-74" name="__codelineno-28-74" href="#__codelineno-28-74"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-75" name="__codelineno-28-75" href="#__codelineno-28-75"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-76" name="__codelineno-28-76" href="#__codelineno-28-76"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-77" name="__codelineno-28-77" href="#__codelineno-28-77"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-78" name="__codelineno-28-78" href="#__codelineno-28-78"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-79" name="__codelineno-28-79" href="#__codelineno-28-79"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">16</span><span class="w"> </span>Success
<a id="__codelineno-28-80" name="__codelineno-28-80" href="#__codelineno-28-80"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-81" name="__codelineno-28-81" href="#__codelineno-28-81"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-82" name="__codelineno-28-82" href="#__codelineno-28-82"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-83" name="__codelineno-28-83" href="#__codelineno-28-83"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-84" name="__codelineno-28-84" href="#__codelineno-28-84"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-85" name="__codelineno-28-85" href="#__codelineno-28-85"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-86" name="__codelineno-28-86" href="#__codelineno-28-86"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">17</span><span class="w"> </span>Success
<a id="__codelineno-28-87" name="__codelineno-28-87" href="#__codelineno-28-87"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-88" name="__codelineno-28-88" href="#__codelineno-28-88"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-89" name="__codelineno-28-89" href="#__codelineno-28-89"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-90" name="__codelineno-28-90" href="#__codelineno-28-90"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-91" name="__codelineno-28-91" href="#__codelineno-28-91"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-92" name="__codelineno-28-92" href="#__codelineno-28-92"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-93" name="__codelineno-28-93" href="#__codelineno-28-93"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">18</span><span class="w"> </span>Success
<a id="__codelineno-28-94" name="__codelineno-28-94" href="#__codelineno-28-94"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-95" name="__codelineno-28-95" href="#__codelineno-28-95"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-96" name="__codelineno-28-96" href="#__codelineno-28-96"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-97" name="__codelineno-28-97" href="#__codelineno-28-97"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-98" name="__codelineno-28-98" href="#__codelineno-28-98"></a>Programming<span class="w"> </span>the<span class="w"> </span>PTP<span class="w"> </span>Bridge<span class="w"> </span>-<span class="w"> </span>Port<span class="w"> </span><span class="m">0</span><span class="w"> </span>User<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>User<span class="w"> </span>port...
<a id="__codelineno-28-99" name="__codelineno-28-99" href="#__codelineno-28-99"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-100" name="__codelineno-28-100" href="#__codelineno-28-100"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-101" name="__codelineno-28-101" href="#__codelineno-28-101"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">19</span><span class="w"> </span>Success
<a id="__codelineno-28-102" name="__codelineno-28-102" href="#__codelineno-28-102"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">8</span>.<span class="w"> </span>Success
<a id="__codelineno-28-103" name="__codelineno-28-103" href="#__codelineno-28-103"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-104" name="__codelineno-28-104" href="#__codelineno-28-104"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-105" name="__codelineno-28-105" href="#__codelineno-28-105"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-106" name="__codelineno-28-106" href="#__codelineno-28-106"></a>Programming<span class="w"> </span>the<span class="w"> </span>Packet<span class="w"> </span>Generator<span class="w"> </span>-<span class="w"> </span>Port<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-28-107" name="__codelineno-28-107" href="#__codelineno-28-107"></a>Tx<span class="w"> </span>traffic<span class="w"> </span>state<span class="w"> </span>set:<span class="w"> </span>Disabled
<a id="__codelineno-28-108" name="__codelineno-28-108" href="#__codelineno-28-108"></a>Dynamic<span class="w"> </span>Packet<span class="w"> </span>Mode<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-28-109" name="__codelineno-28-109" href="#__codelineno-28-109"></a>Fixed<span class="w"> </span>Gap<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-28-110" name="__codelineno-28-110" href="#__codelineno-28-110"></a>Packet<span class="w"> </span>length<span class="w"> </span>mode<span class="w"> </span>set:<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-28-111" name="__codelineno-28-111" href="#__codelineno-28-111"></a>Number<span class="w"> </span>of<span class="w"> </span>Idle<span class="w"> </span>Cycles<span class="w"> </span>set:<span class="w"> </span><span class="m">22</span>
<a id="__codelineno-28-112" name="__codelineno-28-112" href="#__codelineno-28-112"></a>Pkt<span class="w"> </span>Checker<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-28-113" name="__codelineno-28-113" href="#__codelineno-28-113"></a>One<span class="w"> </span>Shot<span class="w"> </span>mode<span class="w"> </span>set:<span class="w"> </span>Disabled
<a id="__codelineno-28-114" name="__codelineno-28-114" href="#__codelineno-28-114"></a>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-28-115" name="__codelineno-28-115" href="#__codelineno-28-115"></a>Max<span class="w"> </span>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-28-116" name="__codelineno-28-116" href="#__codelineno-28-116"></a>Programming<span class="w"> </span>the<span class="w"> </span>IPV6<span class="w"> </span>rules<span class="w"> </span>-<span class="w"> </span>Port<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-28-117" name="__codelineno-28-117" href="#__codelineno-28-117"></a>Setting<span class="w"> </span>IPv6<span class="w"> </span><span class="nb">local</span><span class="w"> </span>addresses
<a id="__codelineno-28-118" name="__codelineno-28-118" href="#__codelineno-28-118"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-119" name="__codelineno-28-119" href="#__codelineno-28-119"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-120" name="__codelineno-28-120" href="#__codelineno-28-120"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">20</span><span class="w"> </span>Success
<a id="__codelineno-28-121" name="__codelineno-28-121" href="#__codelineno-28-121"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-122" name="__codelineno-28-122" href="#__codelineno-28-122"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-123" name="__codelineno-28-123" href="#__codelineno-28-123"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-124" name="__codelineno-28-124" href="#__codelineno-28-124"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-125" name="__codelineno-28-125" href="#__codelineno-28-125"></a>UIO<span class="w"> </span>device<span class="w"> </span>file<span class="w"> </span>found.<span class="w"> </span>Using<span class="w"> </span>/dev/uio2
<a id="__codelineno-28-126" name="__codelineno-28-126" href="#__codelineno-28-126"></a>Setting<span class="w"> </span>Entry:<span class="w"> </span>Success
<a id="__codelineno-28-127" name="__codelineno-28-127" href="#__codelineno-28-127"></a>Copying<span class="w"> </span>Keyfields:<span class="w"> </span>Port:<span class="w"> </span><span class="m">0</span><span class="w"> </span>Key<span class="w"> </span>index:<span class="w"> </span><span class="m">21</span><span class="w"> </span>Success
<a id="__codelineno-28-128" name="__codelineno-28-128" href="#__codelineno-28-128"></a>Setting<span class="w"> </span>Result<span class="w"> </span>Register:<span class="w"> </span><span class="m">0</span>.<span class="w"> </span>Success
<a id="__codelineno-28-129" name="__codelineno-28-129" href="#__codelineno-28-129"></a>Setting<span class="w"> </span>Mask<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-130" name="__codelineno-28-130" href="#__codelineno-28-130"></a>Setting<span class="w"> </span>Mgmt<span class="w"> </span>Cntrl<span class="w"> </span>Register:<span class="w"> </span>Success
<a id="__codelineno-28-131" name="__codelineno-28-131" href="#__codelineno-28-131"></a>Wait<span class="w"> </span>till<span class="w"> </span>operation<span class="w"> </span>is<span class="w"> </span><span class="k">done</span>:<span class="w"> </span>Key<span class="w"> </span>Insertion<span class="w"> </span>successful...
<a id="__codelineno-28-132" name="__codelineno-28-132" href="#__codelineno-28-132"></a>Traffic<span class="w"> </span>Class<span class="w"> </span>Egress<span class="w"> </span>QOS<span class="w"> </span>programming<span class="w"> </span>-<span class="w"> </span>Port<span class="w"> </span>-<span class="w"> </span>eth1
<a id="__codelineno-28-133" name="__codelineno-28-133" href="#__codelineno-28-133"></a>Create<span class="w"> </span>QDisc...
<a id="__codelineno-28-134" name="__codelineno-28-134" href="#__codelineno-28-134"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>PTP<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA0...
<a id="__codelineno-28-135" name="__codelineno-28-135" href="#__codelineno-28-135"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>IPERF<span class="w"> </span>540X<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA0...
<a id="__codelineno-28-136" name="__codelineno-28-136" href="#__codelineno-28-136"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>IPERF<span class="w"> </span>530X<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA1...
<a id="__codelineno-28-137" name="__codelineno-28-137" href="#__codelineno-28-137"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>IPERF<span class="w"> </span>520X<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA2...
<a id="__codelineno-28-138" name="__codelineno-28-138" href="#__codelineno-28-138"></a>Create<span class="w"> </span>Filters<span class="w"> </span>-<span class="w"> </span>ICMP<span class="w"> </span>packets<span class="w"> </span>to<span class="w"> </span>DMA2...
<a id="__codelineno-28-139" name="__codelineno-28-139" href="#__codelineno-28-139"></a>Configuration<span class="w"> </span><span class="k">for</span><span class="w"> </span>Devkit<span class="w"> </span><span class="m">2</span><span class="w"> </span><span class="nb">set</span>
</code></pre></div>
<h3 id="configure-ethernet-interface">Configure Ethernet Interface<a class="headerlink" href="#configure-ethernet-interface" title="Permanent link">&para;</a></h3>
<p><strong>Note: If you executed <a href="#configuring-design-by-automated-script">Configuring Design by Automated script</a> please skip to the section <a href="#testing">Testing The Agilex™ 5 1x10G Ethernet System Example Design</a>.</strong></p>
<p>Configure IP address on these ports using the ip addr commands. Also setup smp affinity for the interrupts so as to distribute the interrupt handling to different CPUs of the system.</p>
<p>Please execute following commands to respective development kits to configure the Ethernet links (eth1 &amp; eth2).</p>
<h4 id="development-kit-1_1">Development Kit 1<a class="headerlink" href="#development-kit-1_1" title="Permanent link">&para;</a></h4>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-29-1" name="__codelineno-29-1" href="#__codelineno-29-1"></a><span class="nb">echo</span><span class="w"> </span><span class="s2">&quot;8&quot;</span><span class="w"> </span>&gt;<span class="w"> </span>/proc/irq/24/smp_affinity<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="nb">echo</span><span class="w"> </span><span class="s2">&quot;8&quot;</span><span class="w"> </span>&gt;<span class="w"> </span>/proc/irq/23/smp_affinity
<a id="__codelineno-29-2" name="__codelineno-29-2" href="#__codelineno-29-2"></a>date<span class="w"> </span>--set<span class="w"> </span><span class="s2">&quot;2025-06-10 13:46:00&quot;</span>
<a id="__codelineno-29-3" name="__codelineno-29-3" href="#__codelineno-29-3"></a>ip<span class="w"> </span>link<span class="w"> </span><span class="nb">set</span><span class="w"> </span>eth1<span class="w"> </span>up<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>ip<span class="w"> </span>addr<span class="w"> </span>add<span class="w"> </span><span class="m">192</span>.168.121.1<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>ip<span class="w"> </span>route<span class="w"> </span>add<span class="w"> </span><span class="m">192</span>.168.121.0/24<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>src<span class="w"> </span><span class="m">192</span>.168.121.1
<a id="__codelineno-29-4" name="__codelineno-29-4" href="#__codelineno-29-4"></a>ip<span class="w"> </span>-6<span class="w"> </span>addr<span class="w"> </span>add<span class="w"> </span><span class="m">2001</span>:db8:abcd:0012::1/64<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>ip<span class="w"> </span>link<span class="w"> </span><span class="nb">set</span><span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>up
<a id="__codelineno-29-5" name="__codelineno-29-5" href="#__codelineno-29-5"></a>sleep<span class="w"> </span><span class="m">2</span>
<a id="__codelineno-29-6" name="__codelineno-29-6" href="#__codelineno-29-6"></a>ip<span class="w"> </span>-6<span class="w"> </span>route<span class="w"> </span>add<span class="w"> </span><span class="m">2001</span>:db8:abcd:0012::1/64<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>src<span class="w"> </span><span class="m">2001</span>:db8:abcd:0012::1
</code></pre></div>
<h4 id="development-kit-2_1">Development Kit 2<a class="headerlink" href="#development-kit-2_1" title="Permanent link">&para;</a></h4>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-30-1" name="__codelineno-30-1" href="#__codelineno-30-1"></a><span class="nb">echo</span><span class="w"> </span><span class="s2">&quot;8&quot;</span><span class="w"> </span>&gt;<span class="w"> </span>/proc/irq/24/smp_affinity<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="nb">echo</span><span class="w"> </span><span class="s2">&quot;8&quot;</span><span class="w"> </span>&gt;<span class="w"> </span>/proc/irq/23/smp_affinity
<a id="__codelineno-30-2" name="__codelineno-30-2" href="#__codelineno-30-2"></a>date<span class="w"> </span>--set<span class="w"> </span><span class="s2">&quot;2025-06-10 13:46:00&quot;</span>
<a id="__codelineno-30-3" name="__codelineno-30-3" href="#__codelineno-30-3"></a>ip<span class="w"> </span>link<span class="w"> </span><span class="nb">set</span><span class="w"> </span>eth1<span class="w"> </span>up<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>ip<span class="w"> </span>addr<span class="w"> </span>add<span class="w"> </span><span class="m">192</span>.168.121.2<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>ip<span class="w"> </span>route<span class="w"> </span>add<span class="w"> </span><span class="m">192</span>.168.121.0/24<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>src<span class="w"> </span><span class="m">192</span>.168.121.2
<a id="__codelineno-30-4" name="__codelineno-30-4" href="#__codelineno-30-4"></a>ip<span class="w"> </span>-6<span class="w"> </span>addr<span class="w"> </span>add<span class="w"> </span><span class="m">2001</span>:db8:abcd:0012::2/64<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>ip<span class="w"> </span>link<span class="w"> </span><span class="nb">set</span><span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>up
<a id="__codelineno-30-5" name="__codelineno-30-5" href="#__codelineno-30-5"></a>sleep<span class="w"> </span><span class="m">2</span>
<a id="__codelineno-30-6" name="__codelineno-30-6" href="#__codelineno-30-6"></a>ip<span class="w"> </span>-6<span class="w"> </span>route<span class="w"> </span>add<span class="w"> </span><span class="m">2001</span>:db8:abcd:0012::2/64<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>src<span class="w"> </span><span class="m">2001</span>:db8:abcd:0012::2
</code></pre></div>
<p>The first  command do interrupt routing to different CPUs to ensure they are balanced. Ethernet port has 2 interrupts – DMA having  1-Tx and 1-Rx Interrupts.</p>
<p>The second command configures the correct date and time.You need to change the date as required.</p>
<p>The 3<sup>rd</sup> and the 4<sup>th</sup> command sets the IP config parameters of the eth1. IP route is also set so that packets can be routed properly by the Linux networking stack.</p>
<h3 id="configure-ingress-qos-l2-packet-switch">Configure Ingress QOS - L2 Packet Switch<a class="headerlink" href="#configure-ingress-qos-l2-packet-switch" title="Permanent link">&para;</a></h3>
<p>For all ingress packets the L2 Packet Switch needs to be setup properly. By default the L2 Packet Switch will drop any packets that does not pass the programmed rules. The priority of the rule is as per the index – Higher index is of higher priority. If a packet passes multiple rules, then the highest key index is returned. We need to ensure that the most generic rule is programmed in the first and the specific rules are programmed in the later key-indices.</p>
<p>There are multiple rules to be setup in the L2 Packet Switch (<code>PTP bridge</code>) to ensure that it can route packets to the correct entities. These rules can be divided into different groups according to the functionality they provide.</p>
<h3 id="configure-dma-with-ping-packets-switching">Configure DMA with Ping packets switching<a class="headerlink" href="#configure-dma-with-ping-packets-switching" title="Permanent link">&para;</a></h3>
<p>We can also create rules to switch ping packets specifically to DMA-2 which is the lowest priority channel.
Please execute the following commands to both the development kits.</p>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-31-1" name="__codelineno-31-1" href="#__codelineno-31-1"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Programming the PTP Bridge Generic rule...&quot;</span>
<a id="__codelineno-31-2" name="__codelineno-31-2" href="#__codelineno-31-2"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">0</span><span class="w"> </span>--dest-mac<span class="w"> </span><span class="s2">&quot;eth1&quot;</span><span class="w">  </span>--result<span class="w"> </span>0x0
<a id="__codelineno-31-3" name="__codelineno-31-3" href="#__codelineno-31-3"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Programming the PTP Bridge - Low priority rules...&quot;</span>
<a id="__codelineno-31-4" name="__codelineno-31-4" href="#__codelineno-31-4"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">1</span><span class="w"> </span>--ethtype<span class="w"> </span>0x0806<span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-31-5" name="__codelineno-31-5" href="#__codelineno-31-5"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">2</span><span class="w"> </span>--ethtype<span class="w"> </span>0x0800<span class="w"> </span>--protocol<span class="w"> </span>0x01<span class="w"> </span>--result<span class="w"> </span>0x0
</code></pre></div>
<h3 id="configure-packets-to-highest-priority-dma">Configure packets to Highest priority DMA<a class="headerlink" href="#configure-packets-to-highest-priority-dma" title="Permanent link">&para;</a></h3>
<p>The first few rules provide the L2 Packet Switch (PTP Bridge) to route all packets to the highest priority DMA on both the Ethernet port. The below rules help the PTP Bridge to route the packets.
Please execute the following commands to both the development kits.</p>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-32-1" name="__codelineno-32-1" href="#__codelineno-32-1"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Programming the PTP Bridge Port - 0...&quot;</span>
<a id="__codelineno-32-2" name="__codelineno-32-2" href="#__codelineno-32-2"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Programming the PTP Bridge - IPERF 540X to DMA0...&quot;</span>
<a id="__codelineno-32-3" name="__codelineno-32-3" href="#__codelineno-32-3"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">3</span><span class="w"> </span>--ethtype<span class="w"> </span>0x0800<span class="w"> </span>--dest-port<span class="w"> </span><span class="m">5401</span><span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-32-4" name="__codelineno-32-4" href="#__codelineno-32-4"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">4</span><span class="w"> </span>--ethtype<span class="w"> </span>0x0800<span class="w"> </span>--dest-port<span class="w"> </span><span class="m">5402</span><span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-32-5" name="__codelineno-32-5" href="#__codelineno-32-5"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">5</span><span class="w"> </span>--ethtype<span class="w"> </span>0x0800<span class="w"> </span>--src-port<span class="w"> </span><span class="m">5401</span><span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-32-6" name="__codelineno-32-6" href="#__codelineno-32-6"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">6</span><span class="w"> </span>--ethtype<span class="w"> </span>0x0800<span class="w"> </span>--src-port<span class="w"> </span><span class="m">5402</span><span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-32-7" name="__codelineno-32-7" href="#__codelineno-32-7"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Programming the PTP Bridge - PTP Packets to DMA0...&quot;</span>
<a id="__codelineno-32-8" name="__codelineno-32-8" href="#__codelineno-32-8"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">15</span><span class="w"> </span>--dest-mac<span class="w"> </span><span class="s2">&quot;01:80:C2:00:00:0E&quot;</span><span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-32-9" name="__codelineno-32-9" href="#__codelineno-32-9"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">16</span><span class="w"> </span>--dest-mac<span class="w"> </span><span class="s2">&quot;01:1B:19:00:00:00&quot;</span><span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-32-10" name="__codelineno-32-10" href="#__codelineno-32-10"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">17</span><span class="w"> </span>--ethtype<span class="w"> </span>0x88F7<span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-32-11" name="__codelineno-32-11" href="#__codelineno-32-11"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">18</span><span class="w"> </span>--ethtype<span class="w"> </span>0x88F8<span class="w"> </span>--result<span class="w"> </span>0x0
</code></pre></div>
<p>The rules are pretty straight forward.</p>
<p>1) Port – 0 represents <code>eth1</code>.
2) Set-key is the command.
3) Key-index represents the index which needs to be programmed.
4) Result represents where the packet needs to be routed 0 -DMA0.
5) Others are the keys on which the search needs to be done.</p>
<h3 id="configure-user-logic-packet-client">Configure User Logic (Packet Client)<a class="headerlink" href="#configure-user-logic-packet-client" title="Permanent link">&para;</a></h3>
<p>Packets which are generated for the User Logic (Packet Client) needs to be switched to the User Logic (Packet Client) so that they can be processed.
Please execute following commands to respective development kits to configure the User Logic (Packet Client).</p>
<h4 id="development-kit-1_2">Development Kit 1<a class="headerlink" href="#development-kit-1_2" title="Permanent link">&para;</a></h4>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-33-1" name="__codelineno-33-1" href="#__codelineno-33-1"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Programming the PTP Bridge - Port 0 User packets to User port...&quot;</span>
<a id="__codelineno-33-2" name="__codelineno-33-2" href="#__codelineno-33-2"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--dest-mac<span class="w"> </span><span class="s2">&quot;12:34:56:78:0A:2&quot;</span><span class="w"> </span>--src-mac<span class="w"> </span><span class="s2">&quot;12:34:56:78:0A:1&quot;</span>
<a id="__codelineno-33-3" name="__codelineno-33-3" href="#__codelineno-33-3"></a>ptpbridge<span class="w"> </span>--set-key<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--key-index<span class="w"> </span><span class="m">19</span><span class="w"> </span>--dest-mac<span class="w"> </span><span class="s2">&quot;12:34:56:78:0A:1&quot;</span><span class="w"> </span>--result<span class="w"> </span>0x8
</code></pre></div>
<h4 id="development-kit-2_2">Development Kit 2<a class="headerlink" href="#development-kit-2_2" title="Permanent link">&para;</a></h4>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-34-1" name="__codelineno-34-1" href="#__codelineno-34-1"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Programming the PTP Bridge - Port 0 User packets to User port...&quot;</span>
<a id="__codelineno-34-2" name="__codelineno-34-2" href="#__codelineno-34-2"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--dest-mac<span class="w"> </span><span class="s2">&quot;12:34:56:78:0A:1&quot;</span><span class="w"> </span>--src-mac<span class="w"> </span><span class="s2">&quot;12:34:56:78:0A:2&quot;</span>
<a id="__codelineno-34-3" name="__codelineno-34-3" href="#__codelineno-34-3"></a>ptpbridge<span class="w"> </span>--set-key<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--key-index<span class="w"> </span><span class="m">19</span><span class="w"> </span>--dest-mac<span class="w"> </span><span class="s2">&quot;12:34:56:78:0A:2&quot;</span><span class="w"> </span>--result<span class="w"> </span>0x8
</code></pre></div>
<p>The first command sets the destination mac address and the source mac address that the packetgenerator uses to create L2 packets. The second command programs the ptpbridge to route the packets with these specific mac addresses to the correct user port (result = 0x8)</p>
<h3 id="configure-dma-with-ipv6-packets-routing">Configure DMA with IPV6 packets routing<a class="headerlink" href="#configure-dma-with-ipv6-packets-routing" title="Permanent link">&para;</a></h3>
<p>The below rule setup the L2Bridge to route ipv6 packets for the HPS to the correct DMA.</p>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-35-1" name="__codelineno-35-1" href="#__codelineno-35-1"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">20</span><span class="w"> </span>--ethtype<span class="w"> </span>0x86DD<span class="w"> </span>--result<span class="w"> </span>0x0
<a id="__codelineno-35-2" name="__codelineno-35-2" href="#__codelineno-35-2"></a>ptpbridge<span class="w"> </span>--port<span class="w"> </span><span class="m">0</span><span class="w"> </span>--set-key<span class="w"> </span>--key-index<span class="w"> </span><span class="m">21</span><span class="w"> </span>--ethtype<span class="w"> </span>0x86DD<span class="w"> </span>--protocol<span class="w"> </span>0x3A<span class="w">  </span>--result<span class="w"> </span>0x0
</code></pre></div>
<h3 id="configure-egress-qos-tc">Configure Egress QOS - TC<a class="headerlink" href="#configure-egress-qos-tc" title="Permanent link">&para;</a></h3>
<p>Egress QOS is provided by the Linux TC (traffic classification stack) along with the network stack. The below commands help us create an equivalent egress QOS rules on the system.</p>
<h4 id="creating-tc-qdisc">Creating TC- QDISC<a class="headerlink" href="#creating-tc-qdisc" title="Permanent link">&para;</a></h4>
<p>For TC, we create a simple QDISC based TC that can be then attached with filters that can route egress packets to different DMA paths. Note that the design does packet routing to different DMA paths using the skb priority field which needs to be modified according to the requirements.
Please execute the following commands to both the development kits.</p>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-36-1" name="__codelineno-36-1" href="#__codelineno-36-1"></a>tc<span class="w"> </span>qdisc<span class="w"> </span>add<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>clsact
</code></pre></div>
<h3 id="configure-iperf-packets-switching-to-dma">Configure Iperf packets switching to DMA<a class="headerlink" href="#configure-iperf-packets-switching-to-dma" title="Permanent link">&para;</a></h3>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-37-1" name="__codelineno-37-1" href="#__codelineno-37-1"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Create Filters - IPERF 540X packets to DMA0...&quot;</span>
<a id="__codelineno-37-2" name="__codelineno-37-2" href="#__codelineno-37-2"></a>tc<span class="w"> </span>filter<span class="w"> </span>add<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>egress<span class="w"> </span>prio<span class="w"> </span><span class="m">0</span><span class="w"> </span>u32<span class="w"> </span>match<span class="w"> </span>ip<span class="w"> </span>dport<span class="w"> </span><span class="m">5401</span><span class="w"> </span>0xffff<span class="w"> </span>match<span class="w"> </span>ip<span class="w"> </span>protocol<span class="w"> </span><span class="m">6</span><span class="w"> </span>0xff<span class="w"> </span>action<span class="w"> </span>skbedit<span class="w"> </span>priority<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-37-3" name="__codelineno-37-3" href="#__codelineno-37-3"></a>tc<span class="w"> </span>filter<span class="w"> </span>add<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>egress<span class="w"> </span>prio<span class="w"> </span><span class="m">0</span><span class="w"> </span>u32<span class="w"> </span>match<span class="w"> </span>ip<span class="w"> </span>sport<span class="w"> </span><span class="m">5401</span><span class="w"> </span>0xffff<span class="w"> </span>match<span class="w"> </span>ip<span class="w"> </span>protocol<span class="w"> </span><span class="m">6</span><span class="w"> </span>0xff<span class="w"> </span>action<span class="w"> </span>skbedit<span class="w"> </span>priority<span class="w"> </span><span class="m">0</span>
</code></pre></div>
<h3 id="ping-packets-switching-to-dma">Ping packets switching to DMA<a class="headerlink" href="#ping-packets-switching-to-dma" title="Permanent link">&para;</a></h3>
<p>Ping packets can be switched to DMA-2 by looking at the protocol fields.</p>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-38-1" name="__codelineno-38-1" href="#__codelineno-38-1"></a><span class="nb">echo</span><span class="w"> </span>-e<span class="w"> </span><span class="s2">&quot;Create Filters - ICMP packets to DMA0...&quot;</span>
<a id="__codelineno-38-2" name="__codelineno-38-2" href="#__codelineno-38-2"></a>tc<span class="w"> </span>filter<span class="w"> </span>add<span class="w"> </span>dev<span class="w"> </span>eth1<span class="w"> </span>egress<span class="w"> </span>prio<span class="w"> </span><span class="m">0</span><span class="w"> </span>u32<span class="w"> </span>match<span class="w"> </span>ip<span class="w"> </span>protocol<span class="w"> </span><span class="m">1</span><span class="w"> </span>0xff<span class="w"> </span>action<span class="w"> </span>skbedit<span class="w"> </span>priority<span class="w"> </span><span class="m">2</span>
</code></pre></div>
<p>Once the setup is done, the setup can be tested using variety of tools like ping, iperf.</p>
<h2 id="testing">Testing<a class="headerlink" href="#testing" title="Permanent link">&para;</a></h2>
<h3 id="link-testing-ping">Link Testing - Ping<a class="headerlink" href="#link-testing-ping" title="Permanent link">&para;</a></h3>
<p>Use the <code>ping</code> command to verify the connectivity between both development kits. Start by getting the IP address of eth1 from both development kits:</p>
<p>Development kit 1, <code>eth1</code> IP address: <code>192.168.121.1</code></p>
<p>Development kit 2, <code>eth1</code> IP address: <code>192.168.121.2</code></p>
<p>Both IP addresses must belong to the same sub network in order to communicate between each other. Execute the following command to test the connectivity:</p>
<h4 id="development-kit-1_3">Development Kit 1<a class="headerlink" href="#development-kit-1_3" title="Permanent link">&para;</a></h4>
<div class="highlight"><pre><span></span><code><a id="__codelineno-39-1" name="__codelineno-39-1" href="#__codelineno-39-1"></a>root@agilex5modular:~#<span class="w"> </span>ping<span class="w"> </span>-i<span class="w"> </span><span class="m">0</span>.0001<span class="w"> </span>-q<span class="w"> </span>-c<span class="w"> </span><span class="m">100000</span><span class="w"> </span>-I<span class="w"> </span>eth1<span class="w"> </span><span class="m">192</span>.168.121.2
<a id="__codelineno-39-2" name="__codelineno-39-2" href="#__codelineno-39-2"></a>PING<span class="w"> </span><span class="m">192</span>.168.121.2<span class="w"> </span><span class="o">(</span><span class="m">192</span>.168.121.2<span class="o">)</span>:<span class="w"> </span><span class="m">56</span><span class="w"> </span>data<span class="w"> </span>bytes
<a id="__codelineno-39-3" name="__codelineno-39-3" href="#__codelineno-39-3"></a>
<a id="__codelineno-39-4" name="__codelineno-39-4" href="#__codelineno-39-4"></a>---<span class="w"> </span><span class="m">192</span>.168.121.2<span class="w"> </span>ping<span class="w"> </span>statistics<span class="w"> </span>---
<a id="__codelineno-39-5" name="__codelineno-39-5" href="#__codelineno-39-5"></a><span class="m">100000</span><span class="w"> </span>packets<span class="w"> </span>transmitted,<span class="w"> </span><span class="m">100000</span><span class="w"> </span>packets<span class="w"> </span>received,<span class="w"> </span><span class="m">0</span>%<span class="w"> </span>packet<span class="w"> </span>loss
<a id="__codelineno-39-6" name="__codelineno-39-6" href="#__codelineno-39-6"></a>round-trip<span class="w"> </span>min/avg/max<span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">0</span>.055/0.086/1.239<span class="w"> </span>ms
<a id="__codelineno-39-7" name="__codelineno-39-7" href="#__codelineno-39-7"></a>root@agilex5modular:~#<span class="w"> </span>cat<span class="w"> </span>/proc/interrupts<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span>eth1
<a id="__codelineno-39-8" name="__codelineno-39-8" href="#__codelineno-39-8"></a><span class="w"> </span><span class="m">23</span>:<span class="w">         </span><span class="m">51</span><span class="w">          </span><span class="m">0</span><span class="w">          </span><span class="m">0</span><span class="w">     </span><span class="m">100029</span><span class="w">     </span>GICv3<span class="w">  </span><span class="m">51</span><span class="w"> </span>Level<span class="w">     </span>eth1
<a id="__codelineno-39-9" name="__codelineno-39-9" href="#__codelineno-39-9"></a><span class="w"> </span><span class="m">24</span>:<span class="w">          </span><span class="m">0</span><span class="w">          </span><span class="m">0</span><span class="w">          </span><span class="m">0</span><span class="w">      </span><span class="m">99985</span><span class="w">     </span>GICv3<span class="w">  </span><span class="m">52</span><span class="w"> </span>Level<span class="w">     </span>eth1
<a id="__codelineno-39-10" name="__codelineno-39-10" href="#__codelineno-39-10"></a>root@agilex5modular:~#
</code></pre></div>
<h4 id="development-kit-2_3">Development Kit 2<a class="headerlink" href="#development-kit-2_3" title="Permanent link">&para;</a></h4>
<div class="highlight"><pre><span></span><code><a id="__codelineno-40-1" name="__codelineno-40-1" href="#__codelineno-40-1"></a>root@agilex5modular:~#<span class="w"> </span>ping<span class="w"> </span>-i<span class="w"> </span><span class="m">0</span>.0001<span class="w"> </span>-q<span class="w"> </span>-c<span class="w"> </span><span class="m">100000</span><span class="w"> </span>-I<span class="w"> </span>eth1<span class="w"> </span><span class="m">192</span>.168.121.1
<a id="__codelineno-40-2" name="__codelineno-40-2" href="#__codelineno-40-2"></a>PING<span class="w"> </span><span class="m">192</span>.168.121.1<span class="w"> </span><span class="o">(</span><span class="m">192</span>.168.121.1<span class="o">)</span>:<span class="w"> </span><span class="m">56</span><span class="w"> </span>data<span class="w"> </span>bytes
<a id="__codelineno-40-3" name="__codelineno-40-3" href="#__codelineno-40-3"></a>
<a id="__codelineno-40-4" name="__codelineno-40-4" href="#__codelineno-40-4"></a>---<span class="w"> </span><span class="m">192</span>.168.121.1<span class="w"> </span>ping<span class="w"> </span>statistics<span class="w"> </span>---
<a id="__codelineno-40-5" name="__codelineno-40-5" href="#__codelineno-40-5"></a><span class="m">100000</span><span class="w"> </span>packets<span class="w"> </span>transmitted,<span class="w"> </span><span class="m">100000</span><span class="w"> </span>packets<span class="w"> </span>received,<span class="w"> </span><span class="m">0</span>%<span class="w"> </span>packet<span class="w"> </span>loss
<a id="__codelineno-40-6" name="__codelineno-40-6" href="#__codelineno-40-6"></a>round-trip<span class="w"> </span>min/avg/max<span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">0</span>.054/0.086/1.361<span class="w"> </span>ms
<a id="__codelineno-40-7" name="__codelineno-40-7" href="#__codelineno-40-7"></a>root@agilex5modular:~#<span class="w"> </span>cat<span class="w"> </span>/proc/interrupts<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span>eth1
<a id="__codelineno-40-8" name="__codelineno-40-8" href="#__codelineno-40-8"></a><span class="w"> </span><span class="m">23</span>:<span class="w">         </span><span class="m">79</span><span class="w">          </span><span class="m">0</span><span class="w">          </span><span class="m">0</span><span class="w">     </span><span class="m">200032</span><span class="w">     </span>GICv3<span class="w">  </span><span class="m">51</span><span class="w"> </span>Level<span class="w">     </span>eth1
<a id="__codelineno-40-9" name="__codelineno-40-9" href="#__codelineno-40-9"></a><span class="w"> </span><span class="m">24</span>:<span class="w">          </span><span class="m">0</span><span class="w">          </span><span class="m">0</span><span class="w">          </span><span class="m">0</span><span class="w">     </span><span class="m">199972</span><span class="w">     </span>GICv3<span class="w">  </span><span class="m">52</span><span class="w"> </span>Level<span class="w">     </span>eth1
<a id="__codelineno-40-10" name="__codelineno-40-10" href="#__codelineno-40-10"></a>root@agilex5modular:~#
</code></pre></div>
<p>In the above example, we can see clearly that the ping packets have been routed to the DMA which is serviced by the last 2 interrupts.</p>
<h3 id="iperf3-testing">iPerf3 Testing<a class="headerlink" href="#iperf3-testing" title="Permanent link">&para;</a></h3>
<p>Iperf can also be tested in the same way. Start the server on one devkit.</p>
<h4 id="development-kit-1_4">Development Kit 1<a class="headerlink" href="#development-kit-1_4" title="Permanent link">&para;</a></h4>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-41-1" name="__codelineno-41-1" href="#__codelineno-41-1"></a>iperf3<span class="w"> </span>-s<span class="w"> </span>-B<span class="w"> </span><span class="m">192</span>.168.121.1<span class="w"> </span>-p<span class="w"> </span><span class="m">5401</span><span class="w"> </span>&gt;<span class="w"> </span>/var/log/iperf.eth1.3<span class="w"> </span><span class="m">2</span>&gt;<span class="p">&amp;</span><span class="m">1</span><span class="w"> </span><span class="p">&amp;</span>
</code></pre></div>
<p>Start iperf client on the other devkit to do Tx packet testing. Please note that due to the CPU architecture it is better to test iperf on CPU&#8532; as they are better equipped to perform better. Please use taskset or other commands to pin the corresponding executables to the respective CPUs. The below command pins the iperf3 executables to CPU2.</p>
<h4 id="development-kit-2_4">Development Kit 2<a class="headerlink" href="#development-kit-2_4" title="Permanent link">&para;</a></h4>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-42-1" name="__codelineno-42-1" href="#__codelineno-42-1"></a>iperf3<span class="w"> </span>-M<span class="w"> </span><span class="m">1460</span><span class="w"> </span>-c<span class="w"> </span><span class="m">192</span>.168.121.1<span class="w"> </span>-t<span class="w"> </span><span class="m">80000</span><span class="w"> </span>-p<span class="w"> </span><span class="m">5401</span><span class="w"> </span>--cport<span class="w"> </span><span class="m">5402</span><span class="w"> </span>-w<span class="w"> </span><span class="m">102400</span><span class="w"> </span>-A<span class="w"> </span><span class="m">2</span>,2<span class="w"> </span>-R
</code></pre></div>
<p>Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-43-1" name="__codelineno-43-1" href="#__codelineno-43-1"></a>root@agilex5modular:~#<span class="w"> </span>iperf3<span class="w"> </span>-M<span class="w"> </span><span class="m">1460</span><span class="w"> </span>-c<span class="w"> </span><span class="m">192</span>.168.121.1<span class="w"> </span>-t<span class="w"> </span><span class="m">80000</span><span class="w"> </span>-p<span class="w"> </span><span class="m">5401</span><span class="w"> </span>--cport<span class="w"> </span><span class="m">5402</span><span class="w"> </span>-w<span class="w"> </span><span class="m">102400</span><span class="w"> </span>-A<span class="w"> </span><span class="m">2</span>,2<span class="w"> </span>-R
<a id="__codelineno-43-2" name="__codelineno-43-2" href="#__codelineno-43-2"></a>Connecting<span class="w"> </span>to<span class="w"> </span>host<span class="w"> </span><span class="m">192</span>.168.121.1,<span class="w"> </span>port<span class="w"> </span><span class="m">5401</span>
<a id="__codelineno-43-3" name="__codelineno-43-3" href="#__codelineno-43-3"></a>Reverse<span class="w"> </span>mode,<span class="w"> </span>remote<span class="w"> </span>host<span class="w"> </span><span class="m">192</span>.168.121.1<span class="w"> </span>is<span class="w"> </span>sending
<a id="__codelineno-43-4" name="__codelineno-43-4" href="#__codelineno-43-4"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w"> </span><span class="nb">local</span><span class="w"> </span><span class="m">192</span>.168.121.2<span class="w"> </span>port<span class="w"> </span><span class="m">5402</span><span class="w"> </span>connected<span class="w"> </span>to<span class="w"> </span><span class="m">192</span>.168.121.1<span class="w"> </span>port<span class="w"> </span><span class="m">5401</span>
<a id="__codelineno-43-5" name="__codelineno-43-5" href="#__codelineno-43-5"></a><span class="o">[</span><span class="w"> </span>ID<span class="o">]</span><span class="w"> </span>Interval<span class="w">           </span>Transfer<span class="w">     </span>Bitrate
<a id="__codelineno-43-6" name="__codelineno-43-6" href="#__codelineno-43-6"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">0</span>.00-1.00<span class="w">   </span>sec<span class="w">   </span><span class="m">114</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">954</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-7" name="__codelineno-43-7" href="#__codelineno-43-7"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">1</span>.00-2.00<span class="w">   </span>sec<span class="w">   </span><span class="m">116</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">970</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-8" name="__codelineno-43-8" href="#__codelineno-43-8"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">2</span>.00-3.00<span class="w">   </span>sec<span class="w">   </span><span class="m">115</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">965</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-9" name="__codelineno-43-9" href="#__codelineno-43-9"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">3</span>.00-4.00<span class="w">   </span>sec<span class="w">   </span><span class="m">116</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">973</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-10" name="__codelineno-43-10" href="#__codelineno-43-10"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">4</span>.00-5.00<span class="w">   </span>sec<span class="w">   </span><span class="m">113</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">950</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-11" name="__codelineno-43-11" href="#__codelineno-43-11"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">5</span>.00-6.00<span class="w">   </span>sec<span class="w">   </span><span class="m">115</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">967</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-12" name="__codelineno-43-12" href="#__codelineno-43-12"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">6</span>.00-7.00<span class="w">   </span>sec<span class="w">   </span><span class="m">116</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">975</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-13" name="__codelineno-43-13" href="#__codelineno-43-13"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">7</span>.00-8.00<span class="w">   </span>sec<span class="w">   </span><span class="m">116</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">972</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-14" name="__codelineno-43-14" href="#__codelineno-43-14"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">8</span>.00-9.00<span class="w">   </span>sec<span class="w">   </span><span class="m">114</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">959</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-15" name="__codelineno-43-15" href="#__codelineno-43-15"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">   </span><span class="m">9</span>.00-10.00<span class="w">  </span>sec<span class="w">   </span><span class="m">115</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">965</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-16" name="__codelineno-43-16" href="#__codelineno-43-16"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">10</span>.00-11.00<span class="w">  </span>sec<span class="w">   </span><span class="m">115</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">967</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-17" name="__codelineno-43-17" href="#__codelineno-43-17"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">11</span>.00-12.00<span class="w">  </span>sec<span class="w">   </span><span class="m">114</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">954</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-18" name="__codelineno-43-18" href="#__codelineno-43-18"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">12</span>.00-13.00<span class="w">  </span>sec<span class="w">   </span><span class="m">116</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">969</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-19" name="__codelineno-43-19" href="#__codelineno-43-19"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">13</span>.00-14.00<span class="w">  </span>sec<span class="w">   </span><span class="m">116</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">971</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-20" name="__codelineno-43-20" href="#__codelineno-43-20"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">14</span>.00-15.00<span class="w">  </span>sec<span class="w">   </span><span class="m">116</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">972</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-21" name="__codelineno-43-21" href="#__codelineno-43-21"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">15</span>.00-16.00<span class="w">  </span>sec<span class="w">   </span><span class="m">114</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">955</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-22" name="__codelineno-43-22" href="#__codelineno-43-22"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">16</span>.00-17.00<span class="w">  </span>sec<span class="w">   </span><span class="m">115</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">963</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-23" name="__codelineno-43-23" href="#__codelineno-43-23"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">17</span>.00-18.00<span class="w">  </span>sec<span class="w">   </span><span class="m">116</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">975</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-24" name="__codelineno-43-24" href="#__codelineno-43-24"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">18</span>.00-19.00<span class="w">  </span>sec<span class="w">   </span><span class="m">115</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">968</span><span class="w"> </span>Mbits/sec
<a id="__codelineno-43-25" name="__codelineno-43-25" href="#__codelineno-43-25"></a><span class="o">[</span><span class="w">  </span><span class="m">5</span><span class="o">]</span><span class="w">  </span><span class="m">19</span>.00-20.00<span class="w">  </span>sec<span class="w">   </span><span class="m">115</span><span class="w"> </span>MBytes<span class="w">   </span><span class="m">964</span><span class="w"> </span>Mbits/sec
</code></pre></div>
<p>From the above outputs we can clearly see that all iperf packets generated towards port 5401 is directed towards DMA-0. This is according to the rules set at the TC and the L2 Packet Switch (PTP Bridge).</p>
<h3 id="user-logic-packet-client-testing">User Logic (Packet client) Testing<a class="headerlink" href="#user-logic-packet-client-testing" title="Permanent link">&para;</a></h3>
<p>User Logic Port (Packet client) can be started which pumps the user port with traffic. This traffic can go upto line rate which helps us to test the whole Architecture.</p>
<p>Command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-44-1" name="__codelineno-44-1" href="#__codelineno-44-1"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--traffic<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--dyn-pkt-mode<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--fixed-gap<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--pkt-len-mode<span class="w"> </span>0x01<span class="w"> </span>--num-idle-cycles<span class="w"> </span><span class="m">8</span><span class="w"> </span>--packet-checker<span class="w"> </span><span class="nb">true</span><span class="w">  </span>--one-shot<span class="w"> </span><span class="nb">false</span><span class="w"> </span>--tx-pkt-size<span class="w"> </span><span class="m">512</span><span class="w"> </span>--tx-max-pkt-size<span class="w"> </span><span class="m">512</span>
<a id="__codelineno-44-2" name="__codelineno-44-2" href="#__codelineno-44-2"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--dump<span class="w"> </span>
<a id="__codelineno-44-3" name="__codelineno-44-3" href="#__codelineno-44-3"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--num-idle-cycles<span class="w"> </span><span class="m">16</span><span class="w"> </span>--tx-pkt-size<span class="w"> </span><span class="m">1024</span><span class="w"> </span>--tx-max-pkt-size<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-44-4" name="__codelineno-44-4" href="#__codelineno-44-4"></a>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--dump
</code></pre></div>
<p>Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-45-1" name="__codelineno-45-1" href="#__codelineno-45-1"></a>root@agilex5modular:~#<span class="w"> </span>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--traffic<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--dyn-pkt-mode<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--fixed-gap<span class="w"> </span><span class="nb">true</span><span class="w"> </span>--pkt-len-mode<span class="w"> </span>0x01<span class="w"> </span>--num-idle-cycles<span class="w"> </span><span class="m">8</span><span class="w"> </span>--packet-checker<span class="w"> </span><span class="nb">true</span><span class="w">  </span>--one-shot<span class="w"> </span><span class="nb">false</span><span class="w"> </span>--tx-pkt-size<span class="w"> </span><span class="m">512</span><span class="w"> </span>--tx-max-pkt-size<span class="w"> </span><span class="m">512</span>
<a id="__codelineno-45-2" name="__codelineno-45-2" href="#__codelineno-45-2"></a>Tx<span class="w"> </span>traffic<span class="w"> </span>state<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-45-3" name="__codelineno-45-3" href="#__codelineno-45-3"></a>Dynamic<span class="w"> </span>Packet<span class="w"> </span>Mode<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-45-4" name="__codelineno-45-4" href="#__codelineno-45-4"></a>Fixed<span class="w"> </span>Gap<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-45-5" name="__codelineno-45-5" href="#__codelineno-45-5"></a>Packet<span class="w"> </span>length<span class="w"> </span>mode<span class="w"> </span>set:<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-45-6" name="__codelineno-45-6" href="#__codelineno-45-6"></a>Number<span class="w"> </span>of<span class="w"> </span>Idle<span class="w"> </span>Cycles<span class="w"> </span>set:<span class="w"> </span><span class="m">8</span>
<a id="__codelineno-45-7" name="__codelineno-45-7" href="#__codelineno-45-7"></a>Pkt<span class="w"> </span>Checker<span class="w"> </span>set:<span class="w"> </span>Enabled
<a id="__codelineno-45-8" name="__codelineno-45-8" href="#__codelineno-45-8"></a>One<span class="w"> </span>Shot<span class="w"> </span>mode<span class="w"> </span>set:<span class="w"> </span>Disabled
<a id="__codelineno-45-9" name="__codelineno-45-9" href="#__codelineno-45-9"></a>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">512</span>
<a id="__codelineno-45-10" name="__codelineno-45-10" href="#__codelineno-45-10"></a>Max<span class="w"> </span>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">512</span>
<a id="__codelineno-45-11" name="__codelineno-45-11" href="#__codelineno-45-11"></a>root@agilex5modular:~#<span class="w"> </span>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--dump
<a id="__codelineno-45-12" name="__codelineno-45-12" href="#__codelineno-45-12"></a>Config<span class="w"> </span>Control:<span class="w"> </span>0x8635
<a id="__codelineno-45-13" name="__codelineno-45-13" href="#__codelineno-45-13"></a><span class="w">        </span>Tx<span class="w"> </span>traffic:<span class="w"> </span>Enabled
<a id="__codelineno-45-14" name="__codelineno-45-14" href="#__codelineno-45-14"></a><span class="w">        </span>Packet<span class="w"> </span>Generation<span class="w"> </span>Mode:<span class="w"> </span>Continuous
<a id="__codelineno-45-15" name="__codelineno-45-15" href="#__codelineno-45-15"></a><span class="w">        </span>Soft<span class="w"> </span>Reset:<span class="w"> </span>Disabled
<a id="__codelineno-45-16" name="__codelineno-45-16" href="#__codelineno-45-16"></a><span class="w">        </span>Dynamic<span class="w"> </span>Mode:<span class="w"> </span>Enabled
<a id="__codelineno-45-17" name="__codelineno-45-17" href="#__codelineno-45-17"></a><span class="w">        </span>Pkt<span class="w"> </span>Checker:<span class="w"> </span>Enabled
<a id="__codelineno-45-18" name="__codelineno-45-18" href="#__codelineno-45-18"></a><span class="w">        </span>Counter<span class="w"> </span>Snapshot<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-45-19" name="__codelineno-45-19" href="#__codelineno-45-19"></a><span class="w">        </span>Counter<span class="w"> </span>Clear<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-45-20" name="__codelineno-45-20" href="#__codelineno-45-20"></a><span class="w">        </span>Internal<span class="w"> </span>Counter<span class="w"> </span>Clear<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-45-21" name="__codelineno-45-21" href="#__codelineno-45-21"></a><span class="w">        </span>Fixed<span class="w"> </span>Gap:<span class="w"> </span>Enabled
<a id="__codelineno-45-22" name="__codelineno-45-22" href="#__codelineno-45-22"></a><span class="w">        </span>Packet<span class="w"> </span>Length<span class="w"> </span>Mode:<span class="w"> </span>Fixed
<a id="__codelineno-45-23" name="__codelineno-45-23" href="#__codelineno-45-23"></a><span class="w">        </span>Number<span class="w"> </span>of<span class="w"> </span>Idle<span class="w"> </span>Cycles:<span class="w"> </span><span class="m">8</span>
<a id="__codelineno-45-24" name="__codelineno-45-24" href="#__codelineno-45-24"></a>Destination<span class="w"> </span>Mac<span class="w"> </span>Address:<span class="w"> </span><span class="m">12</span>:34:56:78:0A:01
<a id="__codelineno-45-25" name="__codelineno-45-25" href="#__codelineno-45-25"></a>Source<span class="w"> </span>Mac<span class="w"> </span>Address:<span class="w"> </span><span class="m">12</span>:34:56:78:0A:02
<a id="__codelineno-45-26" name="__codelineno-45-26" href="#__codelineno-45-26"></a>Number<span class="w"> </span>of<span class="w"> </span>Packets:<span class="w"> </span><span class="m">4294967295</span>
<a id="__codelineno-45-27" name="__codelineno-45-27" href="#__codelineno-45-27"></a>Packet<span class="w"> </span>Size<span class="w"> </span>Config<span class="w"> </span>Control:<span class="w"> </span>0x2000200
<a id="__codelineno-45-28" name="__codelineno-45-28" href="#__codelineno-45-28"></a><span class="w">        </span>Tx<span class="w"> </span>Packet<span class="w"> </span>Size:<span class="w"> </span><span class="m">512</span><span class="w"> </span>Tx<span class="w"> </span>Max<span class="w"> </span>Packet<span class="w"> </span>Size:<span class="w"> </span><span class="m">512</span>
<a id="__codelineno-45-29" name="__codelineno-45-29" href="#__codelineno-45-29"></a>Packet<span class="w"> </span>Generator<span class="w"> </span>Status:<span class="w"> </span>0x1e
<a id="__codelineno-45-30" name="__codelineno-45-30" href="#__codelineno-45-30"></a><span class="w">        </span>SADB<span class="w"> </span>configuration<span class="w"> </span>status:<span class="w"> </span>Incomplete
<a id="__codelineno-45-31" name="__codelineno-45-31" href="#__codelineno-45-31"></a><span class="w">        </span>System<span class="w"> </span>Reset<span class="w"> </span>Sequence<span class="w"> </span>status:<span class="w"> </span>Complete
<a id="__codelineno-45-32" name="__codelineno-45-32" href="#__codelineno-45-32"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>tx_lanes_stable<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-45-33" name="__codelineno-45-33" href="#__codelineno-45-33"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>tx_pll_locked<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-45-34" name="__codelineno-45-34" href="#__codelineno-45-34"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>rx_pcs<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-45-35" name="__codelineno-45-35" href="#__codelineno-45-35"></a>Packet<span class="w"> </span>Checker<span class="w"> </span>Status:<span class="w"> </span>0x0
<a id="__codelineno-45-36" name="__codelineno-45-36" href="#__codelineno-45-36"></a><span class="w">        </span>Data<span class="w"> </span>Mismatch<span class="w"> </span>status:<span class="w"> </span>Not<span class="w"> </span>seen
<a id="__codelineno-45-37" name="__codelineno-45-37" href="#__codelineno-45-37"></a>TX<span class="w"> </span>Start<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">539935973</span>
<a id="__codelineno-45-38" name="__codelineno-45-38" href="#__codelineno-45-38"></a>TX<span class="w"> </span>End<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">539936120</span>
<a id="__codelineno-45-39" name="__codelineno-45-39" href="#__codelineno-45-39"></a>TX<span class="w"> </span>Error<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-45-40" name="__codelineno-45-40" href="#__codelineno-45-40"></a>RX<span class="w"> </span>Start<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">561194258</span>
<a id="__codelineno-45-41" name="__codelineno-45-41" href="#__codelineno-45-41"></a>RX<span class="w"> </span>End<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">561194326</span>
<a id="__codelineno-45-42" name="__codelineno-45-42" href="#__codelineno-45-42"></a>RX<span class="w"> </span>Error<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-45-43" name="__codelineno-45-43" href="#__codelineno-45-43"></a>Pkt<span class="w"> </span>Checker<span class="w"> </span>Live<span class="w"> </span>Counter:<span class="w"> </span><span class="m">561194401</span>
<a id="__codelineno-45-44" name="__codelineno-45-44" href="#__codelineno-45-44"></a>PKT<span class="w"> </span>TX<span class="w"> </span>Byte<span class="w"> </span>Count:<span class="w"> </span><span class="m">466666061288</span>
<a id="__codelineno-45-45" name="__codelineno-45-45" href="#__codelineno-45-45"></a>PKT<span class="w"> </span>RX<span class="w"> </span>Byte<span class="w"> </span>Count:<span class="w"> </span><span class="m">446405608520</span>
<a id="__codelineno-45-46" name="__codelineno-45-46" href="#__codelineno-45-46"></a>PKT<span class="w"> </span>TX<span class="w"> </span>Num<span class="w"> </span>Ticks<span class="w"> </span>Count:<span class="w"> </span><span class="m">58333275315</span>
<a id="__codelineno-45-47" name="__codelineno-45-47" href="#__codelineno-45-47"></a>PKT<span class="w"> </span>RX<span class="w"> </span>Num<span class="w"> </span>Ticks<span class="w"> </span>Count:<span class="w"> </span><span class="m">61768849382</span>
<a id="__codelineno-45-48" name="__codelineno-45-48" href="#__codelineno-45-48"></a>TX<span class="w"> </span>Bandwidth:<span class="w"> </span><span class="m">9166667008</span><span class="w"> </span>bps
<a id="__codelineno-45-49" name="__codelineno-45-49" href="#__codelineno-45-49"></a>RX<span class="w"> </span>Bandwidth:<span class="w"> </span><span class="m">9166666368</span><span class="w"> </span>bps
<a id="__codelineno-45-50" name="__codelineno-45-50" href="#__codelineno-45-50"></a>root@agilex5modular:~#<span class="w"> </span>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--num-idle-cycles<span class="w"> </span><span class="m">16</span><span class="w"> </span>--tx-pkt-size<span class="w"> </span><span class="m">1024</span><span class="w"> </span>--tx-max-pkt-size<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-45-51" name="__codelineno-45-51" href="#__codelineno-45-51"></a>Number<span class="w"> </span>of<span class="w"> </span>Idle<span class="w"> </span>Cycles<span class="w"> </span>set:<span class="w"> </span><span class="m">16</span>
<a id="__codelineno-45-52" name="__codelineno-45-52" href="#__codelineno-45-52"></a>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-45-53" name="__codelineno-45-53" href="#__codelineno-45-53"></a>Max<span class="w"> </span>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-45-54" name="__codelineno-45-54" href="#__codelineno-45-54"></a>root@agilex5modular:~#<span class="w"> </span>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--dump
<a id="__codelineno-45-55" name="__codelineno-45-55" href="#__codelineno-45-55"></a>Config<span class="w"> </span>Control:<span class="w"> </span>0x10635
<a id="__codelineno-45-56" name="__codelineno-45-56" href="#__codelineno-45-56"></a><span class="w">        </span>Tx<span class="w"> </span>traffic:<span class="w"> </span>Enabled
<a id="__codelineno-45-57" name="__codelineno-45-57" href="#__codelineno-45-57"></a><span class="w">        </span>Packet<span class="w"> </span>Generation<span class="w"> </span>Mode:<span class="w"> </span>Continuous
<a id="__codelineno-45-58" name="__codelineno-45-58" href="#__codelineno-45-58"></a><span class="w">        </span>Soft<span class="w"> </span>Reset:<span class="w"> </span>Disabled
<a id="__codelineno-45-59" name="__codelineno-45-59" href="#__codelineno-45-59"></a><span class="w">        </span>Dynamic<span class="w"> </span>Mode:<span class="w"> </span>Enabled
<a id="__codelineno-45-60" name="__codelineno-45-60" href="#__codelineno-45-60"></a><span class="w">        </span>Pkt<span class="w"> </span>Checker:<span class="w"> </span>Enabled
<a id="__codelineno-45-61" name="__codelineno-45-61" href="#__codelineno-45-61"></a><span class="w">        </span>Counter<span class="w"> </span>Snapshot<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-45-62" name="__codelineno-45-62" href="#__codelineno-45-62"></a><span class="w">        </span>Counter<span class="w"> </span>Clear<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-45-63" name="__codelineno-45-63" href="#__codelineno-45-63"></a><span class="w">        </span>Internal<span class="w"> </span>Counter<span class="w"> </span>Clear<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-45-64" name="__codelineno-45-64" href="#__codelineno-45-64"></a><span class="w">        </span>Fixed<span class="w"> </span>Gap:<span class="w"> </span>Enabled
<a id="__codelineno-45-65" name="__codelineno-45-65" href="#__codelineno-45-65"></a><span class="w">        </span>Packet<span class="w"> </span>Length<span class="w"> </span>Mode:<span class="w"> </span>Fixed
<a id="__codelineno-45-66" name="__codelineno-45-66" href="#__codelineno-45-66"></a><span class="w">        </span>Number<span class="w"> </span>of<span class="w"> </span>Idle<span class="w"> </span>Cycles:<span class="w"> </span><span class="m">16</span>
<a id="__codelineno-45-67" name="__codelineno-45-67" href="#__codelineno-45-67"></a>Destination<span class="w"> </span>Mac<span class="w"> </span>Address:<span class="w"> </span><span class="m">12</span>:34:56:78:0A:01
<a id="__codelineno-45-68" name="__codelineno-45-68" href="#__codelineno-45-68"></a>Source<span class="w"> </span>Mac<span class="w"> </span>Address:<span class="w"> </span><span class="m">12</span>:34:56:78:0A:02
<a id="__codelineno-45-69" name="__codelineno-45-69" href="#__codelineno-45-69"></a>Number<span class="w"> </span>of<span class="w"> </span>Packets:<span class="w"> </span><span class="m">4294967295</span>
<a id="__codelineno-45-70" name="__codelineno-45-70" href="#__codelineno-45-70"></a>Packet<span class="w"> </span>Size<span class="w"> </span>Config<span class="w"> </span>Control:<span class="w"> </span>0x4000400
<a id="__codelineno-45-71" name="__codelineno-45-71" href="#__codelineno-45-71"></a><span class="w">        </span>Tx<span class="w"> </span>Packet<span class="w"> </span>Size:<span class="w"> </span><span class="m">1024</span><span class="w"> </span>Tx<span class="w"> </span>Max<span class="w"> </span>Packet<span class="w"> </span>Size:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-45-72" name="__codelineno-45-72" href="#__codelineno-45-72"></a>Packet<span class="w"> </span>Generator<span class="w"> </span>Status:<span class="w"> </span>0x1e
<a id="__codelineno-45-73" name="__codelineno-45-73" href="#__codelineno-45-73"></a><span class="w">        </span>SADB<span class="w"> </span>configuration<span class="w"> </span>status:<span class="w"> </span>Incomplete
<a id="__codelineno-45-74" name="__codelineno-45-74" href="#__codelineno-45-74"></a><span class="w">        </span>System<span class="w"> </span>Reset<span class="w"> </span>Sequence<span class="w"> </span>status:<span class="w"> </span>Complete
<a id="__codelineno-45-75" name="__codelineno-45-75" href="#__codelineno-45-75"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>tx_lanes_stable<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-45-76" name="__codelineno-45-76" href="#__codelineno-45-76"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>tx_pll_locked<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-45-77" name="__codelineno-45-77" href="#__codelineno-45-77"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>rx_pcs<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-45-78" name="__codelineno-45-78" href="#__codelineno-45-78"></a>Packet<span class="w"> </span>Checker<span class="w"> </span>Status:<span class="w"> </span>0x0
<a id="__codelineno-45-79" name="__codelineno-45-79" href="#__codelineno-45-79"></a><span class="w">        </span>Data<span class="w"> </span>Mismatch<span class="w"> </span>status:<span class="w"> </span>Not<span class="w"> </span>seen
<a id="__codelineno-45-80" name="__codelineno-45-80" href="#__codelineno-45-80"></a>TX<span class="w"> </span>Start<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">568783278</span>
<a id="__codelineno-45-81" name="__codelineno-45-81" href="#__codelineno-45-81"></a>TX<span class="w"> </span>End<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">568783350</span>
<a id="__codelineno-45-82" name="__codelineno-45-82" href="#__codelineno-45-82"></a>TX<span class="w"> </span>Error<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-45-83" name="__codelineno-45-83" href="#__codelineno-45-83"></a>RX<span class="w"> </span>Start<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">576930886</span>
<a id="__codelineno-45-84" name="__codelineno-45-84" href="#__codelineno-45-84"></a>RX<span class="w"> </span>End<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">576930954</span>
<a id="__codelineno-45-85" name="__codelineno-45-85" href="#__codelineno-45-85"></a>RX<span class="w"> </span>Error<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-45-86" name="__codelineno-45-86" href="#__codelineno-45-86"></a>Pkt<span class="w"> </span>Checker<span class="w"> </span>Live<span class="w"> </span>Counter:<span class="w"> </span><span class="m">576931028</span>
<a id="__codelineno-45-87" name="__codelineno-45-87" href="#__codelineno-45-87"></a>PKT<span class="w"> </span>TX<span class="w"> </span>Byte<span class="w"> </span>Count:<span class="w"> </span><span class="m">482780342520</span>
<a id="__codelineno-45-88" name="__codelineno-45-88" href="#__codelineno-45-88"></a>PKT<span class="w"> </span>RX<span class="w"> </span>Byte<span class="w"> </span>Count:<span class="w"> </span><span class="m">462519915312</span>
<a id="__codelineno-45-89" name="__codelineno-45-89" href="#__codelineno-45-89"></a>PKT<span class="w"> </span>TX<span class="w"> </span>Num<span class="w"> </span>Ticks<span class="w"> </span>Count:<span class="w"> </span><span class="m">60347560438</span>
<a id="__codelineno-45-90" name="__codelineno-45-90" href="#__codelineno-45-90"></a>PKT<span class="w"> </span>RX<span class="w"> </span>Num<span class="w"> </span>Ticks<span class="w"> </span>Count:<span class="w"> </span><span class="m">64034923782</span>
<a id="__codelineno-45-91" name="__codelineno-45-91" href="#__codelineno-45-91"></a>TX<span class="w"> </span>Bandwidth:<span class="w"> </span><span class="m">9166666496</span><span class="w"> </span>bps
<a id="__codelineno-45-92" name="__codelineno-45-92" href="#__codelineno-45-92"></a>RX<span class="w"> </span>Bandwidth:<span class="w"> </span><span class="m">9166667328</span><span class="w"> </span>bps
<a id="__codelineno-45-93" name="__codelineno-45-93" href="#__codelineno-45-93"></a>root@agilex5modular:~#
</code></pre></div>
<p>Number of idle cycles <code>num-idle-cycles</code> and tx packet length <code>tx-pkt-size</code> can be changed as required to get the target bandwidth. Please note that <code>packetgenerator</code> can also be started on the other devkit to generate Rx Traffic on the user port.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-46-1" name="__codelineno-46-1" href="#__codelineno-46-1"></a>root@agilex5modular:~#<span class="w"> </span>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--num-idle-cycles<span class="w"> </span><span class="m">6</span><span class="w"> </span>--tx-pkt-size<span class="w"> </span><span class="m">1024</span><span class="w"> </span>--tx-max-pkt-size<span class="w"> </span><span class="m">102</span>
<a id="__codelineno-46-2" name="__codelineno-46-2" href="#__codelineno-46-2"></a><span class="m">4</span>
<a id="__codelineno-46-3" name="__codelineno-46-3" href="#__codelineno-46-3"></a>Number<span class="w"> </span>of<span class="w"> </span>Idle<span class="w"> </span>Cycles<span class="w"> </span>set:<span class="w"> </span><span class="m">6</span>
<a id="__codelineno-46-4" name="__codelineno-46-4" href="#__codelineno-46-4"></a>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-46-5" name="__codelineno-46-5" href="#__codelineno-46-5"></a>Max<span class="w"> </span>Tx<span class="w"> </span>Packet<span class="w"> </span>Size<span class="w"> </span>set:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-46-6" name="__codelineno-46-6" href="#__codelineno-46-6"></a>root@agilex5modular:~#<span class="w"> </span>packetgenerator<span class="w"> </span>--device<span class="w"> </span>/dev/uio0<span class="w"> </span>--dump
<a id="__codelineno-46-7" name="__codelineno-46-7" href="#__codelineno-46-7"></a>Config<span class="w"> </span>Control:<span class="w"> </span>0x6635
<a id="__codelineno-46-8" name="__codelineno-46-8" href="#__codelineno-46-8"></a><span class="w">        </span>Tx<span class="w"> </span>traffic:<span class="w"> </span>Enabled
<a id="__codelineno-46-9" name="__codelineno-46-9" href="#__codelineno-46-9"></a><span class="w">        </span>Packet<span class="w"> </span>Generation<span class="w"> </span>Mode:<span class="w"> </span>Continuous
<a id="__codelineno-46-10" name="__codelineno-46-10" href="#__codelineno-46-10"></a><span class="w">        </span>Soft<span class="w"> </span>Reset:<span class="w"> </span>Disabled
<a id="__codelineno-46-11" name="__codelineno-46-11" href="#__codelineno-46-11"></a><span class="w">        </span>Dynamic<span class="w"> </span>Mode:<span class="w"> </span>Enabled
<a id="__codelineno-46-12" name="__codelineno-46-12" href="#__codelineno-46-12"></a><span class="w">        </span>Pkt<span class="w"> </span>Checker:<span class="w"> </span>Enabled
<a id="__codelineno-46-13" name="__codelineno-46-13" href="#__codelineno-46-13"></a><span class="w">        </span>Counter<span class="w"> </span>Snapshot<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-46-14" name="__codelineno-46-14" href="#__codelineno-46-14"></a><span class="w">        </span>Counter<span class="w"> </span>Clear<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-46-15" name="__codelineno-46-15" href="#__codelineno-46-15"></a><span class="w">        </span>Internal<span class="w"> </span>Counter<span class="w"> </span>Clear<span class="w"> </span>Status:<span class="w"> </span>Disabled
<a id="__codelineno-46-16" name="__codelineno-46-16" href="#__codelineno-46-16"></a><span class="w">        </span>Fixed<span class="w"> </span>Gap:<span class="w"> </span>Enabled
<a id="__codelineno-46-17" name="__codelineno-46-17" href="#__codelineno-46-17"></a><span class="w">        </span>Packet<span class="w"> </span>Length<span class="w"> </span>Mode:<span class="w"> </span>Fixed
<a id="__codelineno-46-18" name="__codelineno-46-18" href="#__codelineno-46-18"></a><span class="w">        </span>Number<span class="w"> </span>of<span class="w"> </span>Idle<span class="w"> </span>Cycles:<span class="w"> </span><span class="m">6</span>
<a id="__codelineno-46-19" name="__codelineno-46-19" href="#__codelineno-46-19"></a>Destination<span class="w"> </span>Mac<span class="w"> </span>Address:<span class="w"> </span><span class="m">12</span>:34:56:78:0A:01
<a id="__codelineno-46-20" name="__codelineno-46-20" href="#__codelineno-46-20"></a>Source<span class="w"> </span>Mac<span class="w"> </span>Address:<span class="w"> </span><span class="m">12</span>:34:56:78:0A:02
<a id="__codelineno-46-21" name="__codelineno-46-21" href="#__codelineno-46-21"></a>Number<span class="w"> </span>of<span class="w"> </span>Packets:<span class="w"> </span><span class="m">4294967295</span>
<a id="__codelineno-46-22" name="__codelineno-46-22" href="#__codelineno-46-22"></a>Packet<span class="w"> </span>Size<span class="w"> </span>Config<span class="w"> </span>Control:<span class="w"> </span>0x4000400
<a id="__codelineno-46-23" name="__codelineno-46-23" href="#__codelineno-46-23"></a><span class="w">        </span>Tx<span class="w"> </span>Packet<span class="w"> </span>Size:<span class="w"> </span><span class="m">1024</span><span class="w"> </span>Tx<span class="w"> </span>Max<span class="w"> </span>Packet<span class="w"> </span>Size:<span class="w"> </span><span class="m">1024</span>
<a id="__codelineno-46-24" name="__codelineno-46-24" href="#__codelineno-46-24"></a>Packet<span class="w"> </span>Generator<span class="w"> </span>Status:<span class="w"> </span>0x1e
<a id="__codelineno-46-25" name="__codelineno-46-25" href="#__codelineno-46-25"></a><span class="w">        </span>SADB<span class="w"> </span>configuration<span class="w"> </span>status:<span class="w"> </span>Incomplete
<a id="__codelineno-46-26" name="__codelineno-46-26" href="#__codelineno-46-26"></a><span class="w">        </span>System<span class="w"> </span>Reset<span class="w"> </span>Sequence<span class="w"> </span>status:<span class="w"> </span>Complete
<a id="__codelineno-46-27" name="__codelineno-46-27" href="#__codelineno-46-27"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>tx_lanes_stable<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-46-28" name="__codelineno-46-28" href="#__codelineno-46-28"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>tx_pll_locked<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-46-29" name="__codelineno-46-29" href="#__codelineno-46-29"></a><span class="w">        </span>HSSI<span class="w"> </span>SS<span class="w"> </span>rx_pcs<span class="w"> </span>status:<span class="w"> </span>Asserted
<a id="__codelineno-46-30" name="__codelineno-46-30" href="#__codelineno-46-30"></a>Packet<span class="w"> </span>Checker<span class="w"> </span>Status:<span class="w"> </span>0x0
<a id="__codelineno-46-31" name="__codelineno-46-31" href="#__codelineno-46-31"></a><span class="w">        </span>Data<span class="w"> </span>Mismatch<span class="w"> </span>status:<span class="w"> </span>Not<span class="w"> </span>seen
<a id="__codelineno-46-32" name="__codelineno-46-32" href="#__codelineno-46-32"></a>TX<span class="w"> </span>Start<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">665621143</span>
<a id="__codelineno-46-33" name="__codelineno-46-33" href="#__codelineno-46-33"></a>TX<span class="w"> </span>End<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">665621221</span>
<a id="__codelineno-46-34" name="__codelineno-46-34" href="#__codelineno-46-34"></a>TX<span class="w"> </span>Error<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-46-35" name="__codelineno-46-35" href="#__codelineno-46-35"></a>RX<span class="w"> </span>Start<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">675105489</span>
<a id="__codelineno-46-36" name="__codelineno-46-36" href="#__codelineno-46-36"></a>RX<span class="w"> </span>End<span class="w"> </span>of<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">675105562</span>
<a id="__codelineno-46-37" name="__codelineno-46-37" href="#__codelineno-46-37"></a>RX<span class="w"> </span>Error<span class="w"> </span>Packet<span class="w"> </span>Count:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-46-38" name="__codelineno-46-38" href="#__codelineno-46-38"></a>Pkt<span class="w"> </span>Checker<span class="w"> </span>Live<span class="w"> </span>Counter:<span class="w"> </span><span class="m">675105641</span>
<a id="__codelineno-46-39" name="__codelineno-46-39" href="#__codelineno-46-39"></a>PKT<span class="w"> </span>TX<span class="w"> </span>Byte<span class="w"> </span>Count:<span class="w"> </span><span class="m">581951256920</span>
<a id="__codelineno-46-40" name="__codelineno-46-40" href="#__codelineno-46-40"></a>PKT<span class="w"> </span>RX<span class="w"> </span>Byte<span class="w"> </span>Count:<span class="w"> </span><span class="m">563050728328</span>
<a id="__codelineno-46-41" name="__codelineno-46-41" href="#__codelineno-46-41"></a>PKT<span class="w"> </span>TX<span class="w"> </span>Num<span class="w"> </span>Ticks<span class="w"> </span>Count:<span class="w"> </span><span class="m">72743926111</span>
<a id="__codelineno-46-42" name="__codelineno-46-42" href="#__codelineno-46-42"></a>PKT<span class="w"> </span>RX<span class="w"> </span>Num<span class="w"> </span>Ticks<span class="w"> </span>Count:<span class="w"> </span><span class="m">77961399687</span>
<a id="__codelineno-46-43" name="__codelineno-46-43" href="#__codelineno-46-43"></a>TX<span class="w"> </span>Bandwidth:<span class="w"> </span><span class="m">9852729856</span><span class="w"> </span>bps
<a id="__codelineno-46-44" name="__codelineno-46-44" href="#__codelineno-46-44"></a>RX<span class="w"> </span>Bandwidth:<span class="w"> </span><span class="m">9808429056</span><span class="w"> </span>bps
<a id="__codelineno-46-45" name="__codelineno-46-45" href="#__codelineno-46-45"></a>root@agilex5modular:~#
</code></pre></div>
<h2 id="simulation">Simulation<a class="headerlink" href="#simulation" title="Permanent link">&para;</a></h2>
<p>The Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design includes a comprehensive suite of standalone hardware design UVM simulation tests. These tests enable verification of the Quartus® Design project within a UVM (Universal Verification Methodology) environment, providing thorough validation of the system's functionality and performance characteristics.</p>
<p>The UVM test suite offers a structured approach to hardware verification, allowing users to execute comprehensive simulation scenarios that validate the design's behavior under various operating conditions and use cases.</p>
<h3 id="toolsip-pre-requisites">Tools/IP Pre-requisites<a class="headerlink" href="#toolsip-pre-requisites" title="Permanent link">&para;</a></h3>
<p>Following 3<sup>rd</sup> Party tools and dependent 3<sup>rd</sup> Party Verification IPs with thier valid licenses are required to execute Design UVM Simulation Test cases.</p>
<table>
<thead>
<tr>
<th>Design Tool /Verification IP</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Synopsys VCS* Tool</td>
<td>U-2023.03-SP2-1</td>
</tr>
<tr>
<td>Altera® Quartus® Prime Pro  Tool</td>
<td>25.1</td>
</tr>
<tr>
<td>Synopsys Verdi* Tool</td>
<td>U-2023.03-SP2-1</td>
</tr>
<tr>
<td>AXI4 Synopsys Verification IP</td>
<td>U-2023.03</td>
</tr>
</tbody>
</table>
<p>It is mandatory to define these parameter variables and their installation location by the user as shown in the Section <a href="#configuring-uvm-environment">Configuring UVM environment</a> before proceeding to simulation.</p>
<h3 id="simulation-directory">Simulation Directory<a class="headerlink" href="#simulation-directory" title="Permanent link">&para;</a></h3>
<div class="highlight"><pre><span></span><code><a id="__codelineno-47-1" name="__codelineno-47-1" href="#__codelineno-47-1"></a><span class="nv">$TOP_FOLDER</span>/src/hw/verification
</code></pre></div>
<h3 id="simulation-uvm-testing">Simulation UVM Testing<a class="headerlink" href="#simulation-uvm-testing" title="Permanent link">&para;</a></h3>
<p>This Design provides 4 test simulation cases to evaluate design functionality in UVM simulation environment.</p>
<ul>
<li>HPS Ethernet Traffic Test.</li>
<li>User Logic (Packet Client) Ethernet Traffic Test.</li>
<li>HPS and User Logic (Packet Client) concurrent Ethernet Traffic Test.</li>
<li>SFP controller Test.</li>
</ul>
<h4 id="1-hps-ethernet-traffic-test">1. HPS Ethernet Traffic Test<a class="headerlink" href="#1-hps-ethernet-traffic-test" title="Permanent link">&para;</a></h4>
<p>This test validates the DMA-based data transfer path from the HPS host memory to the Ethernet subsystem. The test sequence initiates DMA operations to fetch data from HPS host memory and transmit it through the Ethernet subsystem. The DUT's internal loopback mechanism triggers the RX DMA to receive the transmitted data and write it back to host memory. The test configures payload lengths and descriptor counts to thoroughly exercise the TX/RX FIFO depth capabilities. This test case operates with descriptor polling disabled in the DMA path configuration.</p>
<p>Test Case Sequence identifier : <code>sm_eth_h2d0_fifo_depth_cover_seq.sv</code></p>
<h4 id="2-user-logic-packet-client-ethernet-traffic-test">2. User Logic (Packet Client) Ethernet Traffic Test<a class="headerlink" href="#2-user-logic-packet-client-ethernet-traffic-test" title="Permanent link">&para;</a></h4>
<p>This test validates traffic generation and reception through the user client (Packet Client) interface. The test sequence initiates traffic generation from the user client, which transmits data to the Ethernet subsystem. Through the DUT's loopback, the transmitted data returns to the user client (Packet Client) for reception verification.</p>
<p>Test Case Sequence identifier : <code>sm_eth_user0_seq.sv</code></p>
<h4 id="3-hps-and-user-logic-packet-client-concurrent-ethernet-traffic-test">3. HPS and User Logic (Packet Client) concurrent Ethernet Traffic Test<a class="headerlink" href="#3-hps-and-user-logic-packet-client-concurrent-ethernet-traffic-test" title="Permanent link">&para;</a></h4>
<p>This Ttest validates simultaneous operation of both User Logic (Packet Client) and HPS DMA paths. The test sequence generates concurrent traffic on both the user client interface and the DMA path, with each descriptor configured for 64-byte payloads. This test case operates with descriptor polling disabled in the DMA path configuration.</p>
<p>Test Case Sequence identifier : <code>sm_eth_all_ports_64B_traffic_seq.sv</code></p>
<p>The following test cases validate DMA path functionality with descriptor polling enabled:</p>
<p>Test Case Sequence identifier : <code>sm_eth_h2d0_path_poll_en_seq.sv</code></p>
<p>Test Case Sequence identifier : <code>sm_eth_all_ports_dma_desc_poll_en_seq.sv</code></p>
<h4 id="4-sfp-controller-test">4. SFP controller Test<a class="headerlink" href="#4-sfp-controller-test" title="Permanent link">&para;</a></h4>
<p>This test case validate the SFP controller's I2C communication functionality. The test sequences configure the I2C TFR_CMD register to initiate I2C read operations from the controller. The controller then retrieves the read data from the SFP controller CSR register space. The DMA path configuration operates with descriptor polling disabled for these test cases.</p>
<p>Test Case Sequence identifier : <code>sm_eth_sfp_a0_fifo_read_seq</code></p>
<p>Test Case Sequence identifier : <code>sm_eth_sfp_a2_fifo_read_seq</code></p>
<p><em><strong>Enhanced SFP Controller Test with Polling</strong></em></p>
<p>The following test case enables the poller FSM for both A0 and A2 pages. Upon simulation completion, the system retrieves the read data from the shadow register space.</p>
<p>Test Case Sequence identifier : <code>sm_eth_sfp_a0_a2_poll_enable_seq</code></p>
<h3 id="configuring-uvm-environment">Configuring UVM environment<a class="headerlink" href="#configuring-uvm-environment" title="Permanent link">&para;</a></h3>
<p>Set the environment variables for simulation these can be set by modifying <code>setup.sh</code> with values from user setup environment.This <code>setup.sh</code> can be found in below path.</p>
<p><code>$TOP_FOLDER/src/hw/verification/setup.sh</code></p>
<p>Paramater variable which are essential for simulation as list below.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-48-1" name="__codelineno-48-1" href="#__codelineno-48-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">ROOTDIR</span><span class="o">=</span><span class="nv">$TOP_FOLDER</span>/src/hw
<a id="__codelineno-48-2" name="__codelineno-48-2" href="#__codelineno-48-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">WORKDIR</span><span class="o">=</span><span class="nv">$ROOTDIR</span>
<a id="__codelineno-48-3" name="__codelineno-48-3" href="#__codelineno-48-3"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_HOME</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-48-4" name="__codelineno-48-4" href="#__codelineno-48-4"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_INSTALL_DIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-48-5" name="__codelineno-48-5" href="#__codelineno-48-5"></a><span class="nb">export</span><span class="w"> </span><span class="nv">DESIGNWARE_HOME</span><span class="o">=</span>&lt;synopsys<span class="w"> </span>vip<span class="w"> </span>location&gt;
<a id="__codelineno-48-6" name="__codelineno-48-6" href="#__codelineno-48-6"></a><span class="nb">export</span><span class="w"> </span><span class="nv">VERDIR</span><span class="o">=</span><span class="nv">$WORKDIR</span>/verification
<a id="__codelineno-48-7" name="__codelineno-48-7" href="#__codelineno-48-7"></a><span class="nb">export</span><span class="w"> </span><span class="nv">DESIGN</span><span class="o">=</span>src
<a id="__codelineno-48-8" name="__codelineno-48-8" href="#__codelineno-48-8"></a><span class="nb">export</span><span class="w"> </span><span class="nv">DESIGN_DIR</span><span class="o">=</span><span class="nv">$ROOTDIR</span>/<span class="nv">$DESIGN</span>/
<a id="__codelineno-48-9" name="__codelineno-48-9" href="#__codelineno-48-9"></a><span class="nb">export</span><span class="w"> </span><span class="nv">VCS_HOME</span><span class="o">=</span>&lt;Synopsys<span class="w"> </span>VCS<span class="w"> </span>simulation<span class="w"> </span>installation<span class="w"> </span>dir&gt;
<a id="__codelineno-48-10" name="__codelineno-48-10" href="#__codelineno-48-10"></a><span class="nb">export</span><span class="w"> </span><span class="nv">UVM_HOME</span><span class="o">=</span><span class="nv">$VCS_HOME</span>/etc/uvm-1.2
</code></pre></div>
<h3 id="simulating-test-cases">Simulating Test cases<a class="headerlink" href="#simulating-test-cases" title="Permanent link">&para;</a></h3>
<p>This section outlines the step-by-step procedures for simulating each of the test cases listed above.</p>
<h4 id="pre-requisites">Pre-requisites<a class="headerlink" href="#pre-requisites" title="Permanent link">&para;</a></h4>
<p>Navigate to the verification scripts directory:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-49-1" name="__codelineno-49-1" href="#__codelineno-49-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$ROOTDIR</span>/verification/scripts
</code></pre></div>
<p>Invoke Altera® Quartus®, Synopsys VCS* and Synopsys Verdi tool licenses.</p>
<h4 id="simulation-steps">Simulation Steps<a class="headerlink" href="#simulation-steps" title="Permanent link">&para;</a></h4>
<ol>
<li>
<p>Initial Compilation (One-time Setup)</p>
<p>Execute this command when compiling the DUT for the first time or after any IP changes:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-50-1" name="__codelineno-50-1" href="#__codelineno-50-1"></a>make<span class="w"> </span>-f<span class="w"> </span>Makefile.mk<span class="w"> </span>cmplib
</code></pre></div>
<p>Note: This is a one-time operation required only during initial setup or when IP modifications occur.</p>
</li>
<li>
<p>Build DUT and Testbench</p>
<p>Compile and elaborate the Design Under Test (DUT) and testbench:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-51-1" name="__codelineno-51-1" href="#__codelineno-51-1"></a>make<span class="w"> </span>-f<span class="w"> </span>Makefile.mk<span class="w"> </span>build
</code></pre></div>
</li>
<li>
<p>Execute Test Sequence</p>
<p>Run a specific test sequence using the following command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-52-1" name="__codelineno-52-1" href="#__codelineno-52-1"></a>make<span class="w"> </span>-f<span class="w"> </span>Makefile.mk<span class="w"> </span>run<span class="w"> </span><span class="nv">SEQNAME</span><span class="o">=</span>&lt;sequence_identifier&gt;
</code></pre></div>
<p>EX:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-53-1" name="__codelineno-53-1" href="#__codelineno-53-1"></a>make<span class="w"> </span>-f<span class="w"> </span>Makefile.mk<span class="w"> </span>run<span class="w"> </span><span class="nv">SEQNAME</span><span class="o">=</span>sm_eth_all_ports_64B_traffic_seq
</code></pre></div>
</li>
<li>
<p>Combined Build and Run (Alternative)</p>
<p>Steps 2 and 3 can be combined into a single command for efficiency:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-54-1" name="__codelineno-54-1" href="#__codelineno-54-1"></a>make<span class="w"> </span>-f<span class="w"> </span>Makefile.mk<span class="w"> </span>build<span class="w"> </span>run<span class="w"> </span><span class="nv">SEQNAME</span><span class="o">=</span>sm_eth_all_ports_64B_traffic_seq
</code></pre></div>
</li>
</ol>
<h4 id="waveform-generation">Waveform Generation<a class="headerlink" href="#waveform-generation" title="Permanent link">&para;</a></h4>
<p>To enable waveform dumping, add the DUMP=1 option to the build and run commands.</p>
<p><strong>Method 1:</strong> Separate Build and Run Commands</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-55-1" name="__codelineno-55-1" href="#__codelineno-55-1"></a>make<span class="w"> </span>-f<span class="w"> </span>Makefile.mk<span class="w"> </span>build<span class="w"> </span><span class="nv">DUMP</span><span class="o">=</span><span class="m">1</span>
<a id="__codelineno-55-2" name="__codelineno-55-2" href="#__codelineno-55-2"></a>make<span class="w"> </span>-f<span class="w"> </span>Makefile.mk<span class="w"> </span>run<span class="w"> </span><span class="nv">SEQNAME</span><span class="o">=</span>sm_eth_all_ports_64B_traffic_seq<span class="w"> </span><span class="nv">DUMP</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
<p><strong>Method 2:</strong> Combined Command</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-56-1" name="__codelineno-56-1" href="#__codelineno-56-1"></a>make<span class="w"> </span>-f<span class="w"> </span>Makefile.mk<span class="w"> </span>build<span class="w"> </span>run<span class="w"> </span><span class="nv">SEQNAME</span><span class="o">=</span>sm_eth_all_ports_64B_traffic_seq<span class="w"> </span><span class="nv">DUMP</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
<h4 id="command-reference-summary">Command Reference Summary<a class="headerlink" href="#command-reference-summary" title="Permanent link">&para;</a></h4>
<table>
<thead>
<tr>
<th>Operation</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial compilation</td>
<td><code>make -f Makefile.mk cmplib</code></td>
</tr>
<tr>
<td>Build DUT/Testbench</td>
<td><code>make -f Makefile.mk build</code></td>
</tr>
<tr>
<td>Run Test sequence</td>
<td><code>make -f Makefile.mk run SEQNAME=&lt;sequence_identifier&gt;</code></td>
</tr>
<tr>
<td>Combined build/run</td>
<td><code>make -f Makefile.mk build run SEQNAME=&lt;sequence_identifier&gt;</code></td>
</tr>
</tbody>
</table>
<p>Enable waveform dump Add DUMP=1 to any build/run command.</p>
<p>Replace <code>&lt;sequence_identifier&gt;</code> with the appropriate Test Case Sequence identifier for your specific test case.</p>
<h4 id="results">Results<a class="headerlink" href="#results" title="Permanent link">&para;</a></h4>
<p>Simulation of each of the test cases listed above can be carried out from below steps.</p>
<ol>
<li>
<p><code>cd $ROOTDIR/verification/scripts</code></p>
</li>
<li>
<p>Below is a one time run that needs to be given when compiling
   the DUT for the first time or if there is any change in the IP</p>
<p><code>make -f Makefile.mk cmplib</code></p>
</li>
<li>
<p>Run below make commands to compile and elaborate the DUT and TESTBENCH</p>
<p><code>make -f Makefile.mk build</code></p>
</li>
<li>
<p>Run below command to run a sequence</p>
<p><code>make -f Makefile.mk run SEQNAME=&lt;sequence name&gt;</code></p>
<p>Eg:
     <code>make -f Makefile.mk run SEQNAME=sm_eth_all_ports_64B_traffic_seq</code></p>
</li>
<li>
<p>Steps 3 and 4 can be combined and run in a single step</p>
<p><code>make -f Makefile.mk build run SEQNAME=sm_eth_all_ports_64B_traffic_seq</code></p>
</li>
<li>
<p>Dumping a waveform
  Please add option DUMP=1 to steps 3 and 4 or step 5 to enable waveform dumping</p>
<p>Eg 1:</p>
<p><code>make -f Makefile.mk build DUMP=1</code></p>
<p><code>make -f Makefile.mk run SEQNAME=sm_eth_all_ports_64B_traffic_seq DUMP=1</code></p>
<p>Eg 2:</p>
<p><code>make -f Makefile.mk build run SEQNAME=sm_eth_all_ports_64B_traffic_seq DUMP=1</code></p>
</li>
</ol>
<h4 id="output-directory-structure">Output Directory Structure<a class="headerlink" href="#output-directory-structure" title="Permanent link">&para;</a></h4>
<ul>
<li>The simulation framework stores test results in <code>$ROOTDIR/verification/sim</code>.</li>
</ul>
<ul>
<li>When the library compilation step (step 2) executes again, the system automatically renames the existing <code>sim</code> directory to <code>sim.#</code> where <code>#</code> represents an incremental number.</li>
</ul>
<ul>
<li>A fresh sim directory is then created for new results</li>
</ul>
<ul>
<li>The system saves logs and waveform files in <code>$ROOTDIR/verification/sim/&lt;sequence_identifier&gt;</code> directory</li>
</ul>
<ul>
<li>When running the same sequence multiple times, the system preserves previous results by renaming the existing sequence directory to <code>$ROOTDIR/verification/sim/&lt;sequence_identifier&gt;.#</code>.</li>
</ul>
<ul>
<li>A new <code>$ROOTDIR/verification/sim/&lt;sequence_identifier&gt;</code> directory is created for the current run.</li>
</ul>
<ul>
<li>This versioning system ensures that historical simulation data remains accessible while providing a clean workspace for new test executions.</li>
</ul>
<h2 id="references">References<a class="headerlink" href="#references" title="Permanent link">&para;</a></h2>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/817676.html">GTS Ethernet Hard IP</a></li>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/814346/current/introduction-to-the-hard-processor-system-43586.html">Hard Processor System Technical Reference Manual: Agilex™ 5 SoCs</a></li>
<li><a href="https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html">Altera® Agilex™ 5 FPGA E-Series 065B Modular Development Kit</a></li>
</ul>
<h2 id="notices-disclaimers">Notices &amp; Disclaimers<a class="headerlink" href="#notices-disclaimers" title="Permanent link">&para;</a></h2>
<p>Altera® Corporation technologies may require enabled hardware, software or service activation. No product or component can be absolutely secure. Performance varies by use, configuration and other factors. Your costs and results may vary. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Altera or Intel products described herein. You agree to grant Altera Corporation a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that you may publish an unmodified copy. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Altera or Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Altera disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. You are responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards. © Altera Corporation. Altera, the Altera logo, and other Altera marks are trademarks of Altera Corporation. Other names and brands may be claimed as the property of others.</p>
<p>OpenCL*and the OpenCL* logo are trademarks of Apple Inc. used by permission of the Khronos Group™.</p>

  <hr>
<div class="md-source-file">
  <small>
    
      Last update:
      <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-date">October 10, 2025</span>
      
        <br>
        Created:
        <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-date">October 10, 2025</span>
      
    
  </small>
</div>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            Back to top
          </button>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="Footer" >
        
          
          <a href="../../../camera/camera_4k/camera_4k/" class="md-footer__link md-footer__link--prev" aria-label="Previous: 4Kp60 Multi-Sensor HDR Camera Solution System Example Design for Agilex™ 5 Devices" rel="prev">
            <div class="md-footer__button md-icon">
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Previous
              </span>
              <div class="md-ellipsis">
                4Kp60 Multi-Sensor HDR Camera Solution System Example Design for Agilex™ 5 Devices
              </div>
            </div>
          </a>
        
        
          
          <a href="../../../../../common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/" class="md-footer__link md-footer__link--next" aria-label="Next: Simics Linux GSRD" rel="next">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Next
              </span>
              <div class="md-ellipsis">
                Simics Linux GSRD
              </div>
            </div>
            <div class="md-footer__button md-icon">
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://www.altera.com" target="_blank" rel="noopener" title="www.altera.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M16.36 14c.08-.66.14-1.32.14-2 0-.68-.06-1.34-.14-2h3.38c.16.64.26 1.31.26 2s-.1 1.36-.26 2m-5.15 5.56c.6-1.11 1.06-2.31 1.38-3.56h2.95a8.03 8.03 0 0 1-4.33 3.56M14.34 14H9.66c-.1-.66-.16-1.32-.16-2 0-.68.06-1.35.16-2h4.68c.09.65.16 1.32.16 2 0 .68-.07 1.34-.16 2M12 19.96c-.83-1.2-1.5-2.53-1.91-3.96h3.82c-.41 1.43-1.08 2.76-1.91 3.96M8 8H5.08A7.923 7.923 0 0 1 9.4 4.44C8.8 5.55 8.35 6.75 8 8m-2.92 8H8c.35 1.25.8 2.45 1.4 3.56A8.008 8.008 0 0 1 5.08 16m-.82-2C4.1 13.36 4 12.69 4 12s.1-1.36.26-2h3.38c-.08.66-.14 1.32-.14 2 0 .68.06 1.34.14 2M12 4.03c.83 1.2 1.5 2.54 1.91 3.97h-3.82c.41-1.43 1.08-2.77 1.91-3.97M18.92 8h-2.95a15.65 15.65 0 0 0-1.38-3.56c1.84.63 3.37 1.9 4.33 3.56M12 2C6.47 2 2 6.5 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10A10 10 0 0 0 12 2Z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://github.com/altera-fpga" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://www.linkedin.com/company/altera-fpga/" target="_blank" rel="noopener" title="www.linkedin.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M416 32H31.9C14.3 32 0 46.5 0 64.3v383.4C0 465.5 14.3 480 31.9 480H416c17.6 0 32-14.5 32-32.3V64.3c0-17.8-14.4-32.3-32-32.3zM135.4 416H69V202.2h66.5V416zm-33.2-243c-21.3 0-38.5-17.3-38.5-38.5S80.9 96 102.2 96c21.2 0 38.5 17.3 38.5 38.5 0 21.3-17.2 38.5-38.5 38.5zm282.1 243h-66.4V312c0-24.8-.5-56.7-34.5-56.7-34.6 0-39.9 27-39.9 54.9V416h-66.4V202.2h63.7v29.2h.9c8.9-16.8 30.6-34.5 62.9-34.5 67.2 0 79.7 44.3 79.7 101.9V416z"/></svg>
    </a>
  
    
    
    
    
    <a href="https://community.intel.com/t5/FPGA/ct-p/fpga" target="_blank" rel="noopener" title="Need Help" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M11 18h2v-2h-2v2m1-16A10 10 0 0 0 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10A10 10 0 0 0 12 2m0 18c-4.41 0-8-3.59-8-8s3.59-8 8-8 8 3.59 8 8-3.59 8-8 8m0-14a4 4 0 0 0-4 4h2a2 2 0 0 1 2-2 2 2 0 0 1 2 2c0 2-3 1.75-3 5h2c0-2.25 3-2.5 3-5a4 4 0 0 0-4-4Z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../../../../../..", "features": ["navigation.instant", "navigation.tracking", "navigation.top", "navigation.indexes", "navigation.footer", "navigation.path", "navigation.tabs", "navigation.tabs.sticky", "search.suggest", "search.highlight", "content.code.copy", "navigation.indexes", "toc.follow"], "search": "../../../../../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": {"provider": "mike"}}</script>
    
    
  <script defer src="https://cloud.umami.is/script.js" data-website-id="95a45ca2-f7f4-47e3-ab82-76a7057c6f0f"></script>
  
      <script src="../../../../../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
        <script src="https://unpkg.com/tablefilter@0.7.3/dist/tablefilter/tablefilter.js"></script>
      
        <script src="../../../../../../../assets/tables.js"></script>
      
        <script src="../../../../../../../assets/extra.js"></script>
      
    
  <!-- Floating Need Help Button -->
  <a href="https://community.intel.com/t5/FPGA/ct-p/fpga" class="floating-help-button" target="_blank" aria-label="Ask a question in the FPGA Forum">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
      <circle cx="12" cy="12" r="10"></circle>
      <path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path>
      <line x1="12" y1="17" x2="12.01" y2="17"></line>
    </svg>
    <span>Ask in the Forum</span>
  </a>

  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>