/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [12:0] celloutsig_0_45z;
  wire [26:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [14:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_71z;
  wire [4:0] celloutsig_0_72z;
  reg [10:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[90] ? in_data[47] : in_data[79];
  assign celloutsig_0_40z = celloutsig_0_0z ? celloutsig_0_19z[7] : celloutsig_0_33z;
  assign celloutsig_1_13z = celloutsig_1_9z ? celloutsig_1_6z[6] : celloutsig_1_6z[4];
  assign celloutsig_0_22z = celloutsig_0_6z[6] ? celloutsig_0_6z[9] : celloutsig_0_9z;
  assign celloutsig_0_24z = ~(celloutsig_0_5z | celloutsig_0_6z[1]);
  assign celloutsig_0_48z = celloutsig_0_7z[5] | celloutsig_0_18z[3];
  assign celloutsig_0_23z = celloutsig_0_4z[13] | celloutsig_0_1z[16];
  assign celloutsig_0_36z = celloutsig_0_18z + { celloutsig_0_28z[12:10], celloutsig_0_30z };
  assign celloutsig_0_45z = { celloutsig_0_20z[16:11], celloutsig_0_10z[4:1], celloutsig_0_10z[1], celloutsig_0_40z, celloutsig_0_30z } + { celloutsig_0_18z[3:1], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_42z };
  assign celloutsig_1_15z = celloutsig_1_12z[4:1] + celloutsig_1_14z[7:4];
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_17z } + { celloutsig_0_4z[12:4], celloutsig_0_10z[4:1], celloutsig_0_10z[1] };
  assign celloutsig_0_71z = celloutsig_0_35z[4:1] / { 1'h1, celloutsig_0_46z[10:8] };
  assign celloutsig_1_0z = in_data[106] ? in_data[137:125] : in_data[161:149];
  assign celloutsig_1_2z = celloutsig_1_0z[8] ? in_data[159:150] : { celloutsig_1_0z[12:9], 1'h0, celloutsig_1_0z[7:3] };
  assign celloutsig_1_8z = celloutsig_1_2z[0] ? { in_data[99], celloutsig_1_1z, celloutsig_1_4z } : celloutsig_1_2z[8:4];
  assign celloutsig_1_19z = celloutsig_1_1z ? { celloutsig_1_16z[1], celloutsig_1_0z, celloutsig_1_7z } : { celloutsig_1_15z, celloutsig_1_14z, 1'h0 };
  assign celloutsig_0_10z[4:1] = celloutsig_0_5z ? { celloutsig_0_7z[2:0], 1'h1 } : { celloutsig_0_1z[7:5], celloutsig_0_9z };
  assign celloutsig_0_18z = celloutsig_0_2z[6] ? { 1'h1, celloutsig_0_2z[5], celloutsig_0_5z, celloutsig_0_9z } : celloutsig_0_8z[6:3];
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_3z } != celloutsig_0_1z[12:7];
  assign celloutsig_0_9z = celloutsig_0_3z[2:0] != celloutsig_0_7z[6:4];
  assign celloutsig_0_12z = celloutsig_0_11z[3:0] != celloutsig_0_2z[6:3];
  assign celloutsig_0_42z = - { in_data[87], celloutsig_0_30z, celloutsig_0_24z };
  assign celloutsig_1_10z = - { in_data[169:164], celloutsig_1_2z };
  assign celloutsig_0_15z = - { celloutsig_0_7z[6:3], celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_1z = - in_data[60:44];
  assign celloutsig_0_20z = - { celloutsig_0_19z[11:5], celloutsig_0_10z[4:1], celloutsig_0_10z[1], celloutsig_0_15z };
  assign celloutsig_0_28z = - celloutsig_0_1z[12:0];
  assign celloutsig_0_29z = ~ { celloutsig_0_19z[6:4], celloutsig_0_17z, celloutsig_0_27z };
  assign celloutsig_0_33z = | celloutsig_0_19z[6:2];
  assign celloutsig_1_3z = | celloutsig_1_0z[12:6];
  assign celloutsig_1_9z = | celloutsig_1_6z[10:6];
  assign celloutsig_0_13z = | { celloutsig_0_7z[7:4], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_31z = | { celloutsig_0_3z[3:2], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_44z = | { celloutsig_0_2z, in_data[29:27] };
  assign celloutsig_1_1z = | celloutsig_1_0z[9:1];
  assign celloutsig_0_30z = | celloutsig_0_28z[11:2];
  assign celloutsig_0_46z = { celloutsig_0_9z, celloutsig_0_42z, celloutsig_0_44z, celloutsig_0_29z, celloutsig_0_1z } << { celloutsig_0_45z[12:1], celloutsig_0_4z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z } << { celloutsig_1_4z[1], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_16z = { celloutsig_0_4z[11:3], celloutsig_0_14z, celloutsig_0_13z } << in_data[81:71];
  assign celloutsig_1_6z = { in_data[116:111], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } <<< in_data[165:155];
  assign celloutsig_0_8z = celloutsig_0_6z[13:1] <<< { celloutsig_0_7z[3:2], celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_2z[7:1] <<< celloutsig_0_8z[12:6];
  assign celloutsig_0_4z = celloutsig_0_1z[15:1] >>> { celloutsig_0_1z[13:4], celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_1z[14:10] ^ in_data[9:5];
  assign celloutsig_0_35z = { celloutsig_0_15z[5:4], celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_30z } ^ celloutsig_0_6z[4:0];
  assign celloutsig_0_38z = { celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_23z, celloutsig_0_13z } ^ celloutsig_0_7z[7:1];
  assign celloutsig_0_72z = { celloutsig_0_38z[2:0], celloutsig_0_48z, celloutsig_0_17z } ^ celloutsig_0_45z[12:8];
  assign celloutsig_1_7z = { celloutsig_1_4z[1:0], celloutsig_1_5z } ^ celloutsig_1_0z[6:4];
  assign celloutsig_1_12z = celloutsig_1_8z ^ { celloutsig_1_6z[6:3], celloutsig_1_3z };
  assign celloutsig_1_16z = celloutsig_1_10z[14:9] ^ celloutsig_1_0z[8:3];
  assign celloutsig_0_2z = celloutsig_0_1z[15:5] ^ celloutsig_0_1z[13:3];
  assign celloutsig_1_5z = ~((celloutsig_1_0z[1] & in_data[101]) | in_data[132]);
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_7z[1]) | celloutsig_1_2z[1]);
  assign celloutsig_0_14z = ~((celloutsig_0_11z[4] & celloutsig_0_4z[14]) | celloutsig_0_1z[12]);
  assign celloutsig_0_17z = ~((celloutsig_0_6z[1] & in_data[34]) | celloutsig_0_9z);
  assign celloutsig_0_27z = ~((celloutsig_0_24z & celloutsig_0_22z) | celloutsig_0_1z[16]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_1z[5:4], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_7z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = celloutsig_0_1z[11:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_4z = celloutsig_1_2z[6:4];
  assign celloutsig_0_10z[0] = celloutsig_0_10z[1];
  assign { out_data[128], out_data[112:96], out_data[35:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
