Analysis & Synthesis report for ad9238_test
Sun Sep 08 12:15:28 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ad9238_test|uart:u4|uart_stat
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: pll:U1|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: uart:u4|uarttx:u1
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: volt_cal:u3|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: volt_cal:u3|lpm_mult:Mult1
 23. altpll Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "uart:u4|uarttx:u1"
 26. Port Connectivity Checks: "pll:U1"
 27. Signal Tap Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 08 12:15:28 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; ad9238_test                                 ;
; Top-level Entity Name              ; ad9238_test                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,749                                       ;
;     Total combinational functions  ; 1,249                                       ;
;     Dedicated logic registers      ; 1,072                                       ;
; Total registers                    ; 1072                                        ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,304                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; ad9238_test        ; ad9238_test        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+
; srcs/volt_cal.v                                                    ; yes             ; User Verilog HDL File                        ; E:/Project/test/an9238/srcs/volt_cal.v                                                    ;             ;
; srcs/uarttx.v                                                      ; yes             ; User Verilog HDL File                        ; E:/Project/test/an9238/srcs/uarttx.v                                                      ;             ;
; srcs/uart.v                                                        ; yes             ; User Verilog HDL File                        ; E:/Project/test/an9238/srcs/uart.v                                                        ;             ;
; srcs/clkdiv.v                                                      ; yes             ; User Verilog HDL File                        ; E:/Project/test/an9238/srcs/clkdiv.v                                                      ;             ;
; srcs/bcd.v                                                         ; yes             ; User Verilog HDL File                        ; E:/Project/test/an9238/srcs/bcd.v                                                         ;             ;
; srcs/ad9238_test.v                                                 ; yes             ; User Verilog HDL File                        ; E:/Project/test/an9238/srcs/ad9238_test.v                                                 ;             ;
; srcs/ad.v                                                          ; yes             ; User Verilog HDL File                        ; E:/Project/test/an9238/srcs/ad.v                                                          ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/Project/test/an9238/pll.v                                                              ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                         ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/pll_altpll.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; db/altsyncram_ab24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/altsyncram_ab24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/cntr_ggi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                        ; altera_sld  ;
; db/ip/sld406342c6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Project/test/an9238/db/ip/sld406342c6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                       ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                       ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf                       ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc                        ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc                       ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc                        ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc                       ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc                     ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc                   ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                 ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                        ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf                       ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                    ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc                        ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc                       ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc            ;             ;
; db/add_sub_qgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/add_sub_qgh.tdf                                                 ;             ;
; db/add_sub_lgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/Project/test/an9238/db/add_sub_lgh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,749                                                                     ;
;                                             ;                                                                           ;
; Total combinational functions               ; 1249                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 462                                                                       ;
;     -- 3 input functions                    ; 405                                                                       ;
;     -- <=2 input functions                  ; 382                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 900                                                                       ;
;     -- arithmetic mode                      ; 349                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 1072                                                                      ;
;     -- Dedicated logic registers            ; 1072                                                                      ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 30                                                                        ;
; Total memory bits                           ; 98304                                                                     ;
;                                             ;                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                         ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; pll:U1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 616                                                                       ;
; Total fan-out                               ; 7597                                                                      ;
; Average fan-out                             ; 3.15                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ad9238_test                                                                                                                            ; 1249 (1)            ; 1072 (0)                  ; 98304       ; 0            ; 0       ; 0         ; 30   ; 0            ; |ad9238_test                                                                                                                                                                                                                                                                                                                                            ; ad9238_test                       ; work         ;
;    |ad:u2|                                                                                                                              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|ad:u2                                                                                                                                                                                                                                                                                                                                      ; ad                                ; work         ;
;    |pll:U1|                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|pll:U1                                                                                                                                                                                                                                                                                                                                     ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|pll:U1|altpll:altpll_component                                                                                                                                                                                                                                                                                                             ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|pll:U1|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                   ; pll_altpll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 441 (2)             ; 656 (48)                  ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 439 (0)             ; 608 (0)                   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 439 (88)            ; 608 (180)                 ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ab24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab24:auto_generated                                                                                                                                                 ; altsyncram_ab24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 58 (1)              ; 136 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 48 (0)              ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 48 (0)              ; 48 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 9 (9)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 112 (9)             ; 97 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                             ; cntr_fgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart:u4|                                                                                                                            ; 241 (164)           ; 83 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|uart:u4                                                                                                                                                                                                                                                                                                                                    ; uart                              ; work         ;
;       |clkdiv:u0|                                                                                                                       ; 29 (29)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|uart:u4|clkdiv:u0                                                                                                                                                                                                                                                                                                                          ; clkdiv                            ; work         ;
;       |uarttx:u1|                                                                                                                       ; 48 (48)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|uart:u4|uarttx:u1                                                                                                                                                                                                                                                                                                                          ; uarttx                            ; work         ;
;    |volt_cal:u3|                                                                                                                        ; 440 (58)            ; 218 (88)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3                                                                                                                                                                                                                                                                                                                                ; volt_cal                          ; work         ;
;       |bcd:bcd1_ist|                                                                                                                    ; 138 (138)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|bcd:bcd1_ist                                                                                                                                                                                                                                                                                                                   ; bcd                               ; work         ;
;       |bcd:bcd2_ist|                                                                                                                    ; 138 (138)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|bcd:bcd2_ist                                                                                                                                                                                                                                                                                                                   ; bcd                               ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 53 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_qgh:auto_generated|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated                                                                                                                                                                                                                              ; add_sub_qgh                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_qgh:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qgh:auto_generated                                                                                                                                                                                                                              ; add_sub_qgh                       ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 53 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_qgh:auto_generated|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated                                                                                                                                                                                                                              ; add_sub_qgh                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                   |add_sub_qgh:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ad9238_test|volt_cal:u3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_qgh:auto_generated                                                                                                                                                                                                                              ; add_sub_qgh                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 24           ; 4096         ; 24           ; 98304 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |ad9238_test|pll:U1                                                                                                                                                                                                                                                              ; pll.v           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ad9238_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |ad9238_test|uart:u4|uart_stat                ;
+---------------+---------------+---------------+---------------+
; Name          ; uart_stat.000 ; uart_stat.010 ; uart_stat.001 ;
+---------------+---------------+---------------+---------------+
; uart_stat.000 ; 0             ; 0             ; 0             ;
; uart_stat.001 ; 1             ; 0             ; 1             ;
; uart_stat.010 ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; uart:u4|uart_ad[22][3]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[20][3]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[8][3]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[5][3]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[9][3]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[18][3]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[7][3]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[21][3]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[7][1]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[21][1]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[20][1]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[18][1]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[17][1]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[8][1]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[5][1]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[4][1]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[9][1]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[22][1]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[7][2]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[21][2]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[20][2]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[18][2]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[17][2]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[8][2]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[5][2]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[4][2]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[9][2]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[22][2]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[22][0]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[20][0]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[8][0]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[5][0]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[9][0]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[18][0]                              ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[7][0]                               ; uart:u4|uart_stat.000 ; yes                    ;
; uart:u4|uart_ad[21][0]                              ; uart:u4|uart_stat.000 ; yes                    ;
; Number of user-specified and inferred latches = 36  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+----------------------------------------+-----------------------------------------------+
; Register name                          ; Reason for Removal                            ;
+----------------------------------------+-----------------------------------------------+
; volt_cal:u3|ch2_sig[0]                 ; Stuck at VCC due to stuck port data_in        ;
; volt_cal:u3|ch1_sig[6,7]               ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|ch1_sig[5]                 ; Stuck at VCC due to stuck port data_in        ;
; volt_cal:u3|ch1_sig[4]                 ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|ch1_sig[0,3]               ; Stuck at VCC due to stuck port data_in        ;
; volt_cal:u3|ch2_sig[6,7]               ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|ch2_sig[5]                 ; Stuck at VCC due to stuck port data_in        ;
; volt_cal:u3|ch2_sig[4]                 ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|ch2_sig[3]                 ; Stuck at VCC due to stuck port data_in        ;
; volt_cal:u3|ch1_data_reg[26]           ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|ch2_data_reg[26]           ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|ch1_vol[15]                ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|ch2_vol[15]                ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd2_ist|rhexd[0]      ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd2_ist|rhexc[0]      ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd2_ist|rhexb[0]      ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd2_ist|rhexd[11,12]  ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd2_ist|rhex[3][3]    ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd1_ist|rhexd[0]      ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd1_ist|rhexc[0]      ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd1_ist|rhexb[0]      ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd1_ist|rhexd[11,12]  ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|bcd:bcd1_ist|rhex[3][3]    ; Stuck at GND due to stuck port data_in        ;
; volt_cal:u3|ch1_sig[1]                 ; Merged with volt_cal:u3|ch1_sig[2]            ;
; volt_cal:u3|ch2_sig[1]                 ; Merged with volt_cal:u3|ch2_sig[2]            ;
; volt_cal:u3|bcd:bcd2_ist|rhexd[5]      ; Merged with volt_cal:u3|bcd:bcd2_ist|rhexd[6] ;
; volt_cal:u3|bcd:bcd2_ist|rhexd[1]      ; Merged with volt_cal:u3|bcd:bcd2_ist|rhexd[4] ;
; volt_cal:u3|bcd:bcd2_ist|rhexd[14]     ; Merged with volt_cal:u3|bcd:bcd2_ist|rhexd[2] ;
; volt_cal:u3|bcd:bcd2_ist|rhexc[1]      ; Merged with volt_cal:u3|bcd:bcd2_ist|rhexc[4] ;
; volt_cal:u3|bcd:bcd2_ist|rhexb[1]      ; Merged with volt_cal:u3|bcd:bcd2_ist|rhexb[4] ;
; volt_cal:u3|bcd:bcd1_ist|rhexd[5]      ; Merged with volt_cal:u3|bcd:bcd1_ist|rhexd[6] ;
; volt_cal:u3|bcd:bcd1_ist|rhexd[1]      ; Merged with volt_cal:u3|bcd:bcd1_ist|rhexd[4] ;
; volt_cal:u3|bcd:bcd1_ist|rhexd[14]     ; Merged with volt_cal:u3|bcd:bcd1_ist|rhexd[2] ;
; volt_cal:u3|bcd:bcd1_ist|rhexc[1]      ; Merged with volt_cal:u3|bcd:bcd1_ist|rhexc[4] ;
; volt_cal:u3|bcd:bcd1_ist|rhexb[1]      ; Merged with volt_cal:u3|bcd:bcd1_ist|rhexb[4] ;
; uart:u4|txdata[7]                      ; Stuck at GND due to stuck port data_in        ;
; uart:u4|uart_stat~7                    ; Lost fanout                                   ;
; Total Number of Removed Registers = 42 ;                                               ;
+----------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                       ;
+------------------------------+---------------------------+--------------------------------------------------------------+
; volt_cal:u3|ch1_data_reg[26] ; Stuck at GND              ; volt_cal:u3|ch1_vol[15], volt_cal:u3|bcd:bcd1_ist|rhex[3][3] ;
;                              ; due to stuck port data_in ;                                                              ;
; volt_cal:u3|ch2_data_reg[26] ; Stuck at GND              ; volt_cal:u3|ch2_vol[15], volt_cal:u3|bcd:bcd2_ist|rhex[3][3] ;
;                              ; due to stuck port data_in ;                                                              ;
; volt_cal:u3|ch1_sig[7]       ; Stuck at GND              ; uart:u4|txdata[7]                                            ;
;                              ; due to stuck port data_in ;                                                              ;
+------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1072  ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 98    ;
; Number of registers using Asynchronous Clear ; 270   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 453   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|uart:u4|uarttx:u1|cnt[1]         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ad9238_test|uart:u4|uart_cnt[12]             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ad9238_test|uart:u4|k[0]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|volt_cal:u3|bcd:bcd2_ist|resa[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|volt_cal:u3|bcd:bcd2_ist|resb[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|volt_cal:u3|bcd:bcd1_ist|resa[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|volt_cal:u3|bcd:bcd1_ist|resb[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|volt_cal:u3|bcd:bcd2_ist|resd[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|volt_cal:u3|bcd:bcd1_ist|resd[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|volt_cal:u3|bcd:bcd2_ist|resc[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ad9238_test|volt_cal:u3|bcd:bcd1_ist|resc[2] ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |ad9238_test|uart:u4|txdata[4]                ;
; 28:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; Yes        ; |ad9238_test|uart:u4|txdata[3]                ;
; 28:1               ; 2 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |ad9238_test|uart:u4|txdata[2]                ;
; 257:1              ; 5 bits    ; 855 LEs       ; 45 LEs               ; 810 LEs                ; Yes        ; |ad9238_test|uart:u4|uarttx:u1|cnt[6]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ad9238_test|volt_cal:u3|bcd:bcd2_ist|addbcd4 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ad9238_test|volt_cal:u3|bcd:bcd2_ist|addbcd4 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ad9238_test|volt_cal:u3|bcd:bcd1_ist|addbcd4 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ad9238_test|volt_cal:u3|bcd:bcd1_ist|addbcd4 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:U1|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 13                    ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK0_DIVIDE_BY                ; 10                    ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_USED             ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u4|uarttx:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; paritymode     ; 0     ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                               ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 98                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 24                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u3|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: volt_cal:u3|lpm_mult:Mult1         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 2                          ;
; Entity Instance                       ; volt_cal:u3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                         ;
;     -- LPM_WIDTHB                     ; 13                         ;
;     -- LPM_WIDTHP                     ; 26                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; volt_cal:u3|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 13                         ;
;     -- LPM_WIDTHB                     ; 13                         ;
;     -- LPM_WIDTHP                     ; 26                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:u4|uarttx:u1"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; idle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:U1"                  ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 24                  ; 24               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 325                         ;
;     ENA               ; 20                          ;
;     ENA SCLR          ; 25                          ;
;     ENA SLD           ; 3                           ;
;     SLD               ; 26                          ;
;     plain             ; 251                         ;
; cycloneiii_lcell_comb ; 682                         ;
;     arith             ; 254                         ;
;         2 data inputs ; 152                         ;
;         3 data inputs ; 102                         ;
;     normal            ; 428                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 233                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 20.90                       ;
; Average LUT depth     ; 6.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                              ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                         ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+
; ad1_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:U1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; ad1_in[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[0]                                                                 ; N/A     ;
; ad1_in[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[0]                                                                 ; N/A     ;
; ad1_in[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[10]                                                                ; N/A     ;
; ad1_in[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[10]                                                                ; N/A     ;
; ad1_in[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[11]                                                                ; N/A     ;
; ad1_in[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[11]                                                                ; N/A     ;
; ad1_in[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[1]                                                                 ; N/A     ;
; ad1_in[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[1]                                                                 ; N/A     ;
; ad1_in[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[2]                                                                 ; N/A     ;
; ad1_in[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[2]                                                                 ; N/A     ;
; ad1_in[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[3]                                                                 ; N/A     ;
; ad1_in[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[3]                                                                 ; N/A     ;
; ad1_in[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[4]                                                                 ; N/A     ;
; ad1_in[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[4]                                                                 ; N/A     ;
; ad1_in[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[5]                                                                 ; N/A     ;
; ad1_in[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[5]                                                                 ; N/A     ;
; ad1_in[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[6]                                                                 ; N/A     ;
; ad1_in[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[6]                                                                 ; N/A     ;
; ad1_in[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[7]                                                                 ; N/A     ;
; ad1_in[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[7]                                                                 ; N/A     ;
; ad1_in[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[8]                                                                 ; N/A     ;
; ad1_in[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[8]                                                                 ; N/A     ;
; ad1_in[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[9]                                                                 ; N/A     ;
; ad1_in[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad1_in[9]                                                                 ; N/A     ;
; ad2_in[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[0]                                                                 ; N/A     ;
; ad2_in[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[0]                                                                 ; N/A     ;
; ad2_in[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[10]                                                                ; N/A     ;
; ad2_in[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[10]                                                                ; N/A     ;
; ad2_in[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[11]                                                                ; N/A     ;
; ad2_in[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[11]                                                                ; N/A     ;
; ad2_in[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[1]                                                                 ; N/A     ;
; ad2_in[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[1]                                                                 ; N/A     ;
; ad2_in[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[2]                                                                 ; N/A     ;
; ad2_in[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[2]                                                                 ; N/A     ;
; ad2_in[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[3]                                                                 ; N/A     ;
; ad2_in[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[3]                                                                 ; N/A     ;
; ad2_in[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[4]                                                                 ; N/A     ;
; ad2_in[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[4]                                                                 ; N/A     ;
; ad2_in[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[5]                                                                 ; N/A     ;
; ad2_in[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[5]                                                                 ; N/A     ;
; ad2_in[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[6]                                                                 ; N/A     ;
; ad2_in[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[6]                                                                 ; N/A     ;
; ad2_in[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[7]                                                                 ; N/A     ;
; ad2_in[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[7]                                                                 ; N/A     ;
; ad2_in[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[8]                                                                 ; N/A     ;
; ad2_in[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[8]                                                                 ; N/A     ;
; ad2_in[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[9]                                                                 ; N/A     ;
; ad2_in[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ad2_in[9]                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                       ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Sep 08 12:14:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ad9238_test -c ad9238_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file srcs/volt_cal.v
    Info (12023): Found entity 1: volt_cal File: E:/Project/test/an9238/srcs/volt_cal.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file srcs/uarttx.v
    Info (12023): Found entity 1: uarttx File: E:/Project/test/an9238/srcs/uarttx.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file srcs/uart.v
    Info (12023): Found entity 1: uart File: E:/Project/test/an9238/srcs/uart.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file srcs/clkdiv.v
    Info (12023): Found entity 1: clkdiv File: E:/Project/test/an9238/srcs/clkdiv.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file srcs/bcd.v
    Info (12023): Found entity 1: bcd File: E:/Project/test/an9238/srcs/bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file srcs/ad9238_test.v
    Info (12023): Found entity 1: ad9238_test File: E:/Project/test/an9238/srcs/ad9238_test.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file srcs/ad.v
    Info (12023): Found entity 1: ad File: E:/Project/test/an9238/srcs/ad.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/Project/test/an9238/pll.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at uart.v(132): created implicit net for "clk" File: E:/Project/test/an9238/srcs/uart.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at uart.v(140): created implicit net for "idle" File: E:/Project/test/an9238/srcs/uart.v Line: 140
Info (12127): Elaborating entity "ad9238_test" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:U1" File: E:/Project/test/an9238/srcs/ad9238_test.v Line: 42
Info (12128): Elaborating entity "altpll" for hierarchy "pll:U1|altpll:altpll_component" File: E:/Project/test/an9238/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll:U1|altpll:altpll_component" File: E:/Project/test/an9238/pll.v Line: 103
Info (12133): Instantiated megafunction "pll:U1|altpll:altpll_component" with the following parameter: File: E:/Project/test/an9238/pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/Project/test/an9238/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:U1|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ad" for hierarchy "ad:u2" File: E:/Project/test/an9238/srcs/ad9238_test.v Line: 52
Info (12128): Elaborating entity "volt_cal" for hierarchy "volt_cal:u3" File: E:/Project/test/an9238/srcs/ad9238_test.v Line: 66
Info (12128): Elaborating entity "bcd" for hierarchy "volt_cal:u3|bcd:bcd1_ist" File: E:/Project/test/an9238/srcs/volt_cal.v Line: 71
Info (12128): Elaborating entity "uart" for hierarchy "uart:u4" File: E:/Project/test/an9238/srcs/ad9238_test.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at uart.v(24): variable "uart_stat" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at uart.v(29): variable "ch1_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at uart.v(30): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 30
Warning (10230): Verilog HDL assignment warning at uart.v(30): truncated value with size 32 to match size of target (8) File: E:/Project/test/an9238/srcs/uart.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at uart.v(32): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 32
Warning (10230): Verilog HDL assignment warning at uart.v(32): truncated value with size 32 to match size of target (8) File: E:/Project/test/an9238/srcs/uart.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at uart.v(33): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 33
Warning (10230): Verilog HDL assignment warning at uart.v(33): truncated value with size 32 to match size of target (8) File: E:/Project/test/an9238/srcs/uart.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at uart.v(34): variable "ch1_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 34
Warning (10230): Verilog HDL assignment warning at uart.v(34): truncated value with size 32 to match size of target (8) File: E:/Project/test/an9238/srcs/uart.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at uart.v(42): variable "ch2_sig" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at uart.v(43): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 43
Warning (10230): Verilog HDL assignment warning at uart.v(43): truncated value with size 32 to match size of target (8) File: E:/Project/test/an9238/srcs/uart.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at uart.v(45): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 45
Warning (10230): Verilog HDL assignment warning at uart.v(45): truncated value with size 32 to match size of target (8) File: E:/Project/test/an9238/srcs/uart.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at uart.v(46): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 46
Warning (10230): Verilog HDL assignment warning at uart.v(46): truncated value with size 32 to match size of target (8) File: E:/Project/test/an9238/srcs/uart.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at uart.v(47): variable "ch2_dec" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Project/test/an9238/srcs/uart.v Line: 47
Warning (10230): Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8) File: E:/Project/test/an9238/srcs/uart.v Line: 47
Info (10041): Inferred latch for "uart_ad[0][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[0][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[0][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[0][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[0][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[0][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[0][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[0][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[1][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[1][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[1][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[1][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[1][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[1][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[1][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[1][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[2][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[2][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[2][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[2][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[2][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[2][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[2][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[2][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[3][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[3][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[3][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[3][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[3][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[3][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[3][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[3][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[4][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[4][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[4][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[4][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[4][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[4][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[4][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[4][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[5][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[5][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[5][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[5][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[5][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[5][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[5][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[5][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[6][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[6][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[6][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[6][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[6][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[6][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[6][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[6][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[7][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[7][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[7][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[7][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[7][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[7][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[7][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[7][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[8][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[8][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[8][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[8][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[8][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[8][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[8][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[8][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[9][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[9][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[9][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[9][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[9][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[9][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[9][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[9][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[10][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[10][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[10][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[10][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[10][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[10][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[10][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[10][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[11][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[11][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[11][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[11][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[11][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[11][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[11][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[11][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[12][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[12][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[12][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[12][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[12][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[12][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[12][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[12][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[13][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[13][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[13][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[13][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[13][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[13][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[13][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[13][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[14][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[14][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[14][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[14][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[14][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[14][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[14][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[14][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[15][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[15][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[15][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[15][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[15][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[15][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[15][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[15][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[16][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[16][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[16][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[16][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[16][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[16][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[16][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[16][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[17][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[17][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[17][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[17][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[17][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[17][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[17][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[17][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[18][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[18][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[18][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[18][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[18][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[18][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[18][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[18][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[19][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[19][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[19][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[19][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[19][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[19][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[19][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[19][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[20][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[20][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[20][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[20][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[20][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[20][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[20][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[20][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[21][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[21][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[21][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[21][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[21][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[21][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[21][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[21][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[22][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[22][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[22][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[22][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[22][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[22][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[22][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[22][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[23][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[23][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[23][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[23][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[23][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[23][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[23][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[23][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[24][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[24][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[24][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[24][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[24][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[24][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[24][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[24][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[25][0]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[25][1]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[25][2]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[25][3]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[25][4]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[25][5]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[25][6]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (10041): Inferred latch for "uart_ad[25][7]" at uart.v(22) File: E:/Project/test/an9238/srcs/uart.v Line: 22
Info (12128): Elaborating entity "clkdiv" for hierarchy "uart:u4|clkdiv:u0" File: E:/Project/test/an9238/srcs/uart.v Line: 133
Info (12128): Elaborating entity "uarttx" for hierarchy "uart:u4|uarttx:u1" File: E:/Project/test/an9238/srcs/uart.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab24.tdf
    Info (12023): Found entity 1: altsyncram_ab24 File: E:/Project/test/an9238/db/altsyncram_ab24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: E:/Project/test/an9238/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/Project/test/an9238/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: E:/Project/test/an9238/db/cntr_fgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/Project/test/an9238/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: E:/Project/test/an9238/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: E:/Project/test/an9238/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/Project/test/an9238/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/Project/test/an9238/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.09.08.12:15:14 Progress: Loading sld406342c6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Project/test/an9238/db/ip/sld406342c6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Project/test/an9238/db/ip/sld406342c6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u3|Mult0" File: E:/Project/test/an9238/srcs/volt_cal.v Line: 58
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "volt_cal:u3|Mult1" File: E:/Project/test/an9238/srcs/volt_cal.v Line: 59
Info (12130): Elaborated megafunction instantiation "volt_cal:u3|lpm_mult:Mult0" File: E:/Project/test/an9238/srcs/volt_cal.v Line: 58
Info (12133): Instantiated megafunction "volt_cal:u3|lpm_mult:Mult0" with the following parameter: File: E:/Project/test/an9238/srcs/volt_cal.v Line: 58
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "volt_cal:u3|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "volt_cal:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "volt_cal:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "volt_cal:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: E:/Project/test/an9238/db/add_sub_qgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "volt_cal:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "volt_cal:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "volt_cal:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: E:/Project/test/an9238/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "volt_cal:u3|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "volt_cal:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx" File: E:/Project/test/an9238/srcs/ad9238_test.v Line: 9
Info (21057): Implemented 1827 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1767 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 718 megabytes
    Info: Processing ended: Sun Sep 08 12:15:28 2019
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:57


