library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Mux2to1 is
    Port ( D0  : in  STD_LOGIC;
           D1  : in  STD_LOGIC;
           Sel : in  STD_LOGIC;
           Out : out STD_LOGIC);
end Mux2to1;

architecture Behavioral of Mux2to1 is
begin
    Out <= D0 when (Sel = '0') else D1;
end Behavioral;