Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue May 17 22:27:20 2022
| Host         : DESKTOP-QCTR6OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.401        0.000                      0                  127        0.151        0.000                      0                  127        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.401        0.000                      0                  127        0.151        0.000                      0                  127        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 u_uart_rx/cnt0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/cnt0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 2.170ns (47.198%)  route 2.428ns (52.802%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    u_uart_rx/CLK
    SLICE_X82Y116        FDCE                                         r  u_uart_rx/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDCE (Prop_fdce_C_Q)         0.456     5.764 f  u_uart_rx/cnt0_reg[0]/Q
                         net (fo=4, routed)           0.860     6.624    u_uart_rx/cnt0_reg[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I0_O)        0.152     6.776 r  u_uart_rx/cnt1[3]_i_3/O
                         net (fo=1, routed)           0.953     7.729    u_uart_rx/cnt1[3]_i_3_n_0
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.326     8.055 f  u_uart_rx/cnt1[3]_i_1/O
                         net (fo=10, routed)          0.615     8.670    u_uart_rx/add_cnt1
    SLICE_X82Y116        LUT2 (Prop_lut2_I1_O)        0.124     8.794 r  u_uart_rx/cnt0[0]_i_4/O
                         net (fo=1, routed)           0.000     8.794    u_uart_rx/cnt0[0]_i_4_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.344 r  u_uart_rx/cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.344    u_uart_rx/cnt0_reg[0]_i_1_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  u_uart_rx/cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    u_uart_rx/cnt0_reg[4]_i_1_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  u_uart_rx/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.572    u_uart_rx/cnt0_reg[8]_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.906 r  u_uart_rx/cnt0_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.906    u_uart_rx/cnt0_reg[12]_i_1_n_6
    SLICE_X82Y119        FDCE                                         r  u_uart_rx/cnt0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.583    15.005    u_uart_rx/CLK
    SLICE_X82Y119        FDCE                                         r  u_uart_rx/cnt0_reg[13]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X82Y119        FDCE (Setup_fdce_C_D)        0.062    15.307    u_uart_rx/cnt0_reg[13]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 u_uart_rx/cnt0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/cnt0_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 2.149ns (46.956%)  route 2.428ns (53.044%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    u_uart_rx/CLK
    SLICE_X82Y116        FDCE                                         r  u_uart_rx/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDCE (Prop_fdce_C_Q)         0.456     5.764 f  u_uart_rx/cnt0_reg[0]/Q
                         net (fo=4, routed)           0.860     6.624    u_uart_rx/cnt0_reg[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I0_O)        0.152     6.776 r  u_uart_rx/cnt1[3]_i_3/O
                         net (fo=1, routed)           0.953     7.729    u_uart_rx/cnt1[3]_i_3_n_0
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.326     8.055 f  u_uart_rx/cnt1[3]_i_1/O
                         net (fo=10, routed)          0.615     8.670    u_uart_rx/add_cnt1
    SLICE_X82Y116        LUT2 (Prop_lut2_I1_O)        0.124     8.794 r  u_uart_rx/cnt0[0]_i_4/O
                         net (fo=1, routed)           0.000     8.794    u_uart_rx/cnt0[0]_i_4_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.344 r  u_uart_rx/cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.344    u_uart_rx/cnt0_reg[0]_i_1_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  u_uart_rx/cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    u_uart_rx/cnt0_reg[4]_i_1_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  u_uart_rx/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.572    u_uart_rx/cnt0_reg[8]_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.885 r  u_uart_rx/cnt0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.885    u_uart_rx/cnt0_reg[12]_i_1_n_4
    SLICE_X82Y119        FDCE                                         r  u_uart_rx/cnt0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.583    15.005    u_uart_rx/CLK
    SLICE_X82Y119        FDCE                                         r  u_uart_rx/cnt0_reg[15]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X82Y119        FDCE (Setup_fdce_C_D)        0.062    15.307    u_uart_rx/cnt0_reg[15]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 u_uart_rx/cnt0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/cnt0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 2.075ns (46.084%)  route 2.428ns (53.916%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    u_uart_rx/CLK
    SLICE_X82Y116        FDCE                                         r  u_uart_rx/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDCE (Prop_fdce_C_Q)         0.456     5.764 f  u_uart_rx/cnt0_reg[0]/Q
                         net (fo=4, routed)           0.860     6.624    u_uart_rx/cnt0_reg[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I0_O)        0.152     6.776 r  u_uart_rx/cnt1[3]_i_3/O
                         net (fo=1, routed)           0.953     7.729    u_uart_rx/cnt1[3]_i_3_n_0
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.326     8.055 f  u_uart_rx/cnt1[3]_i_1/O
                         net (fo=10, routed)          0.615     8.670    u_uart_rx/add_cnt1
    SLICE_X82Y116        LUT2 (Prop_lut2_I1_O)        0.124     8.794 r  u_uart_rx/cnt0[0]_i_4/O
                         net (fo=1, routed)           0.000     8.794    u_uart_rx/cnt0[0]_i_4_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.344 r  u_uart_rx/cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.344    u_uart_rx/cnt0_reg[0]_i_1_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  u_uart_rx/cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    u_uart_rx/cnt0_reg[4]_i_1_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  u_uart_rx/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.572    u_uart_rx/cnt0_reg[8]_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.811 r  u_uart_rx/cnt0_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.811    u_uart_rx/cnt0_reg[12]_i_1_n_5
    SLICE_X82Y119        FDCE                                         r  u_uart_rx/cnt0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.583    15.005    u_uart_rx/CLK
    SLICE_X82Y119        FDCE                                         r  u_uart_rx/cnt0_reg[14]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X82Y119        FDCE (Setup_fdce_C_D)        0.062    15.307    u_uart_rx/cnt0_reg[14]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 u_uart_rx/cnt0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/cnt0_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.059ns (45.892%)  route 2.428ns (54.108%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    u_uart_rx/CLK
    SLICE_X82Y116        FDCE                                         r  u_uart_rx/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDCE (Prop_fdce_C_Q)         0.456     5.764 f  u_uart_rx/cnt0_reg[0]/Q
                         net (fo=4, routed)           0.860     6.624    u_uart_rx/cnt0_reg[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I0_O)        0.152     6.776 r  u_uart_rx/cnt1[3]_i_3/O
                         net (fo=1, routed)           0.953     7.729    u_uart_rx/cnt1[3]_i_3_n_0
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.326     8.055 f  u_uart_rx/cnt1[3]_i_1/O
                         net (fo=10, routed)          0.615     8.670    u_uart_rx/add_cnt1
    SLICE_X82Y116        LUT2 (Prop_lut2_I1_O)        0.124     8.794 r  u_uart_rx/cnt0[0]_i_4/O
                         net (fo=1, routed)           0.000     8.794    u_uart_rx/cnt0[0]_i_4_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.344 r  u_uart_rx/cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.344    u_uart_rx/cnt0_reg[0]_i_1_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  u_uart_rx/cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    u_uart_rx/cnt0_reg[4]_i_1_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  u_uart_rx/cnt0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.572    u_uart_rx/cnt0_reg[8]_i_1_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.795 r  u_uart_rx/cnt0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.795    u_uart_rx/cnt0_reg[12]_i_1_n_7
    SLICE_X82Y119        FDCE                                         r  u_uart_rx/cnt0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.583    15.005    u_uart_rx/CLK
    SLICE_X82Y119        FDCE                                         r  u_uart_rx/cnt0_reg[12]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X82Y119        FDCE (Setup_fdce_C_D)        0.062    15.307    u_uart_rx/cnt0_reg[12]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 u_uart_rx/cnt0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/cnt0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.056ns (45.856%)  route 2.428ns (54.144%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    u_uart_rx/CLK
    SLICE_X82Y116        FDCE                                         r  u_uart_rx/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDCE (Prop_fdce_C_Q)         0.456     5.764 f  u_uart_rx/cnt0_reg[0]/Q
                         net (fo=4, routed)           0.860     6.624    u_uart_rx/cnt0_reg[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I0_O)        0.152     6.776 r  u_uart_rx/cnt1[3]_i_3/O
                         net (fo=1, routed)           0.953     7.729    u_uart_rx/cnt1[3]_i_3_n_0
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.326     8.055 f  u_uart_rx/cnt1[3]_i_1/O
                         net (fo=10, routed)          0.615     8.670    u_uart_rx/add_cnt1
    SLICE_X82Y116        LUT2 (Prop_lut2_I1_O)        0.124     8.794 r  u_uart_rx/cnt0[0]_i_4/O
                         net (fo=1, routed)           0.000     8.794    u_uart_rx/cnt0[0]_i_4_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.344 r  u_uart_rx/cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.344    u_uart_rx/cnt0_reg[0]_i_1_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  u_uart_rx/cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    u_uart_rx/cnt0_reg[4]_i_1_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.792 r  u_uart_rx/cnt0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.792    u_uart_rx/cnt0_reg[8]_i_1_n_6
    SLICE_X82Y118        FDCE                                         r  u_uart_rx/cnt0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.584    15.006    u_uart_rx/CLK
    SLICE_X82Y118        FDCE                                         r  u_uart_rx/cnt0_reg[9]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X82Y118        FDCE (Setup_fdce_C_D)        0.062    15.308    u_uart_rx/cnt0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u_uart_tx/cnt0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/cnt0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.980ns (43.850%)  route 2.535ns (56.150%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    u_uart_tx/CLK
    SLICE_X88Y114        FDCE                                         r  u_uart_tx/cnt0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDCE (Prop_fdce_C_Q)         0.518     5.831 r  u_uart_tx/cnt0_reg[7]/Q
                         net (fo=5, routed)           1.160     6.992    u_uart_tx/cnt0_reg[7]
    SLICE_X89Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.116 r  u_uart_tx/cnt1[3]_i_8/O
                         net (fo=1, routed)           0.571     7.687    u_uart_tx/cnt1[3]_i_8_n_0
    SLICE_X89Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.811 r  u_uart_tx/cnt1[3]_i_6/O
                         net (fo=10, routed)          0.804     8.615    u_uart_tx/cnt1[3]_i_6_n_0
    SLICE_X88Y113        LUT4 (Prop_lut4_I1_O)        0.124     8.739 r  u_uart_tx/cnt0[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.739    u_uart_tx/cnt0[0]_i_4__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.272 r  u_uart_tx/cnt0_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    u_uart_tx/cnt0_reg[0]_i_1__0_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  u_uart_tx/cnt0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.389    u_uart_tx/cnt0_reg[4]_i_1__0_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  u_uart_tx/cnt0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.506    u_uart_tx/cnt0_reg[8]_i_1__0_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.829 r  u_uart_tx/cnt0_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.829    u_uart_tx/cnt0_reg[12]_i_1__0_n_6
    SLICE_X88Y116        FDCE                                         r  u_uart_tx/cnt0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    u_uart_tx/CLK
    SLICE_X88Y116        FDCE                                         r  u_uart_tx/cnt0_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X88Y116        FDCE (Setup_fdce_C_D)        0.109    15.360    u_uart_tx/cnt0_reg[13]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 u_uart_rx/cnt0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/cnt0_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 2.035ns (45.601%)  route 2.428ns (54.399%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    u_uart_rx/CLK
    SLICE_X82Y116        FDCE                                         r  u_uart_rx/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDCE (Prop_fdce_C_Q)         0.456     5.764 f  u_uart_rx/cnt0_reg[0]/Q
                         net (fo=4, routed)           0.860     6.624    u_uart_rx/cnt0_reg[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I0_O)        0.152     6.776 r  u_uart_rx/cnt1[3]_i_3/O
                         net (fo=1, routed)           0.953     7.729    u_uart_rx/cnt1[3]_i_3_n_0
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.326     8.055 f  u_uart_rx/cnt1[3]_i_1/O
                         net (fo=10, routed)          0.615     8.670    u_uart_rx/add_cnt1
    SLICE_X82Y116        LUT2 (Prop_lut2_I1_O)        0.124     8.794 r  u_uart_rx/cnt0[0]_i_4/O
                         net (fo=1, routed)           0.000     8.794    u_uart_rx/cnt0[0]_i_4_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.344 r  u_uart_rx/cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.344    u_uart_rx/cnt0_reg[0]_i_1_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  u_uart_rx/cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    u_uart_rx/cnt0_reg[4]_i_1_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.771 r  u_uart_rx/cnt0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.771    u_uart_rx/cnt0_reg[8]_i_1_n_4
    SLICE_X82Y118        FDCE                                         r  u_uart_rx/cnt0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.584    15.006    u_uart_rx/CLK
    SLICE_X82Y118        FDCE                                         r  u_uart_rx/cnt0_reg[11]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X82Y118        FDCE (Setup_fdce_C_D)        0.062    15.308    u_uart_rx/cnt0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 u_uart_tx/cnt0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/cnt0_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.972ns (43.750%)  route 2.535ns (56.250%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    u_uart_tx/CLK
    SLICE_X88Y114        FDCE                                         r  u_uart_tx/cnt0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDCE (Prop_fdce_C_Q)         0.518     5.831 r  u_uart_tx/cnt0_reg[7]/Q
                         net (fo=5, routed)           1.160     6.992    u_uart_tx/cnt0_reg[7]
    SLICE_X89Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.116 r  u_uart_tx/cnt1[3]_i_8/O
                         net (fo=1, routed)           0.571     7.687    u_uart_tx/cnt1[3]_i_8_n_0
    SLICE_X89Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.811 r  u_uart_tx/cnt1[3]_i_6/O
                         net (fo=10, routed)          0.804     8.615    u_uart_tx/cnt1[3]_i_6_n_0
    SLICE_X88Y113        LUT4 (Prop_lut4_I1_O)        0.124     8.739 r  u_uart_tx/cnt0[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.739    u_uart_tx/cnt0[0]_i_4__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.272 r  u_uart_tx/cnt0_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    u_uart_tx/cnt0_reg[0]_i_1__0_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  u_uart_tx/cnt0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.389    u_uart_tx/cnt0_reg[4]_i_1__0_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  u_uart_tx/cnt0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.506    u_uart_tx/cnt0_reg[8]_i_1__0_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.821 r  u_uart_tx/cnt0_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.821    u_uart_tx/cnt0_reg[12]_i_1__0_n_4
    SLICE_X88Y116        FDCE                                         r  u_uart_tx/cnt0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    u_uart_tx/CLK
    SLICE_X88Y116        FDCE                                         r  u_uart_tx/cnt0_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X88Y116        FDCE (Setup_fdce_C_D)        0.109    15.360    u_uart_tx/cnt0_reg[15]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_uart_rx/cnt0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/cnt0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.961ns (44.684%)  route 2.428ns (55.316%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.706     5.308    u_uart_rx/CLK
    SLICE_X82Y116        FDCE                                         r  u_uart_rx/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDCE (Prop_fdce_C_Q)         0.456     5.764 f  u_uart_rx/cnt0_reg[0]/Q
                         net (fo=4, routed)           0.860     6.624    u_uart_rx/cnt0_reg[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I0_O)        0.152     6.776 r  u_uart_rx/cnt1[3]_i_3/O
                         net (fo=1, routed)           0.953     7.729    u_uart_rx/cnt1[3]_i_3_n_0
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.326     8.055 f  u_uart_rx/cnt1[3]_i_1/O
                         net (fo=10, routed)          0.615     8.670    u_uart_rx/add_cnt1
    SLICE_X82Y116        LUT2 (Prop_lut2_I1_O)        0.124     8.794 r  u_uart_rx/cnt0[0]_i_4/O
                         net (fo=1, routed)           0.000     8.794    u_uart_rx/cnt0[0]_i_4_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.344 r  u_uart_rx/cnt0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.344    u_uart_rx/cnt0_reg[0]_i_1_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  u_uart_rx/cnt0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    u_uart_rx/cnt0_reg[4]_i_1_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.697 r  u_uart_rx/cnt0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.697    u_uart_rx/cnt0_reg[8]_i_1_n_5
    SLICE_X82Y118        FDCE                                         r  u_uart_rx/cnt0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.584    15.006    u_uart_rx/CLK
    SLICE_X82Y118        FDCE                                         r  u_uart_rx/cnt0_reg[10]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X82Y118        FDCE (Setup_fdce_C_D)        0.062    15.308    u_uart_rx/cnt0_reg[10]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 u_uart_tx/cnt0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/cnt0_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.896ns (42.785%)  route 2.535ns (57.215%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.711     5.313    u_uart_tx/CLK
    SLICE_X88Y114        FDCE                                         r  u_uart_tx/cnt0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDCE (Prop_fdce_C_Q)         0.518     5.831 r  u_uart_tx/cnt0_reg[7]/Q
                         net (fo=5, routed)           1.160     6.992    u_uart_tx/cnt0_reg[7]
    SLICE_X89Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.116 r  u_uart_tx/cnt1[3]_i_8/O
                         net (fo=1, routed)           0.571     7.687    u_uart_tx/cnt1[3]_i_8_n_0
    SLICE_X89Y115        LUT6 (Prop_lut6_I0_O)        0.124     7.811 r  u_uart_tx/cnt1[3]_i_6/O
                         net (fo=10, routed)          0.804     8.615    u_uart_tx/cnt1[3]_i_6_n_0
    SLICE_X88Y113        LUT4 (Prop_lut4_I1_O)        0.124     8.739 r  u_uart_tx/cnt0[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.739    u_uart_tx/cnt0[0]_i_4__0_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.272 r  u_uart_tx/cnt0_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    u_uart_tx/cnt0_reg[0]_i_1__0_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  u_uart_tx/cnt0_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.389    u_uart_tx/cnt0_reg[4]_i_1__0_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  u_uart_tx/cnt0_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.506    u_uart_tx/cnt0_reg[8]_i_1__0_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.745 r  u_uart_tx/cnt0_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.745    u_uart_tx/cnt0_reg[12]_i_1__0_n_5
    SLICE_X88Y116        FDCE                                         r  u_uart_tx/cnt0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.589    15.011    u_uart_tx/CLK
    SLICE_X88Y116        FDCE                                         r  u_uart_tx/cnt0_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X88Y116        FDCE (Setup_fdce_C_D)        0.109    15.360    u_uart_tx/cnt0_reg[14]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  5.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_uart_rx/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/din_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    u_uart_rx/CLK
    SLICE_X85Y115        FDCE                                         r  u_uart_rx/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_uart_rx/dout_reg[2]/Q
                         net (fo=1, routed)           0.117     1.773    u_uart_tx/D[2]
    SLICE_X86Y115        FDCE                                         r  u_uart_tx/din_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    u_uart_tx/CLK
    SLICE_X86Y115        FDCE                                         r  u_uart_tx/din_tmp_reg[2]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X86Y115        FDCE (Hold_fdce_C_D)         0.070     1.622    u_uart_tx/din_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_uart_rx/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/din_tmp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    u_uart_rx/CLK
    SLICE_X85Y117        FDCE                                         r  u_uart_rx/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_uart_rx/dout_reg[7]/Q
                         net (fo=1, routed)           0.120     1.774    u_uart_tx/D[7]
    SLICE_X86Y117        FDCE                                         r  u_uart_tx/din_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    u_uart_tx/CLK
    SLICE_X86Y117        FDCE                                         r  u_uart_tx/din_tmp_reg[7]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X86Y117        FDCE (Hold_fdce_C_D)         0.072     1.622    u_uart_tx/din_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_uart_rx/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    u_uart_rx/CLK
    SLICE_X82Y115        FDCE                                         r  u_uart_rx/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_uart_rx/cnt1_reg[3]/Q
                         net (fo=7, routed)           0.074     1.731    u_uart_rx/cnt1_reg[3]
    SLICE_X83Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  u_uart_rx/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    u_uart_rx/data[3]_i_1_n_0
    SLICE_X83Y115        FDCE                                         r  u_uart_rx/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.031    u_uart_rx/CLK
    SLICE_X83Y115        FDCE                                         r  u_uart_rx/data_reg[3]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X83Y115        FDCE (Hold_fdce_C_D)         0.092     1.620    u_uart_rx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_uart_rx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    u_uart_rx/CLK
    SLICE_X83Y115        FDCE                                         r  u_uart_rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_uart_rx/data_reg[0]/Q
                         net (fo=2, routed)           0.121     1.778    u_uart_rx/data[0]
    SLICE_X83Y116        FDCE                                         r  u_uart_rx/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.865     2.030    u_uart_rx/CLK
    SLICE_X83Y116        FDCE                                         r  u_uart_rx/dout_reg[0]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X83Y116        FDCE (Hold_fdce_C_D)         0.070     1.598    u_uart_rx/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_uart_rx/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/din_tmp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.515    u_uart_rx/CLK
    SLICE_X85Y115        FDCE                                         r  u_uart_rx/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_uart_rx/dout_reg[1]/Q
                         net (fo=1, routed)           0.161     1.818    u_uart_tx/D[1]
    SLICE_X86Y115        FDCE                                         r  u_uart_tx/din_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     2.032    u_uart_tx/CLK
    SLICE_X86Y115        FDCE                                         r  u_uart_tx/din_tmp_reg[1]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X86Y115        FDCE (Hold_fdce_C_D)         0.066     1.618    u_uart_tx/din_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_uart_rx/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/din_tmp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    u_uart_rx/CLK
    SLICE_X85Y117        FDCE                                         r  u_uart_rx/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_uart_rx/dout_reg[4]/Q
                         net (fo=1, routed)           0.167     1.821    u_uart_tx/D[4]
    SLICE_X86Y117        FDCE                                         r  u_uart_tx/din_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    u_uart_tx/CLK
    SLICE_X86Y117        FDCE                                         r  u_uart_tx/din_tmp_reg[4]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X86Y117        FDCE (Hold_fdce_C_D)         0.070     1.620    u_uart_tx/din_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_uart_rx/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    u_uart_rx/CLK
    SLICE_X84Y116        FDCE                                         r  u_uart_rx/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDCE (Prop_fdce_C_Q)         0.164     1.678 r  u_uart_rx/data_reg[7]/Q
                         net (fo=2, routed)           0.121     1.800    u_uart_rx/data[7]
    SLICE_X85Y117        FDCE                                         r  u_uart_rx/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.029    u_uart_rx/CLK
    SLICE_X85Y117        FDCE                                         r  u_uart_rx/dout_reg[7]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X85Y117        FDCE (Hold_fdce_C_D)         0.070     1.597    u_uart_rx/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_uart_rx/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_rx/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    u_uart_rx/CLK
    SLICE_X84Y116        FDCE                                         r  u_uart_rx/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDCE (Prop_fdce_C_Q)         0.164     1.678 r  u_uart_rx/data_reg[4]/Q
                         net (fo=2, routed)           0.123     1.802    u_uart_rx/data[4]
    SLICE_X85Y117        FDCE                                         r  u_uart_rx/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.029    u_uart_rx/CLK
    SLICE_X85Y117        FDCE                                         r  u_uart_rx/dout_reg[4]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X85Y117        FDCE (Hold_fdce_C_D)         0.070     1.597    u_uart_rx/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_uart_rx/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/din_tmp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    u_uart_rx/CLK
    SLICE_X83Y116        FDCE                                         r  u_uart_rx/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_uart_rx/dout_reg[3]/Q
                         net (fo=1, routed)           0.170     1.826    u_uart_tx/D[3]
    SLICE_X87Y117        FDCE                                         r  u_uart_tx/din_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    u_uart_tx/CLK
    SLICE_X87Y117        FDCE                                         r  u_uart_tx/din_tmp_reg[3]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X87Y117        FDCE (Hold_fdce_C_D)         0.070     1.620    u_uart_tx/din_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_uart_rx/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/din_tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.594     1.513    u_uart_rx/CLK
    SLICE_X85Y117        FDCE                                         r  u_uart_rx/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_uart_rx/dout_reg[5]/Q
                         net (fo=1, routed)           0.169     1.823    u_uart_tx/D[5]
    SLICE_X86Y117        FDCE                                         r  u_uart_tx/din_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.030    u_uart_tx/CLK
    SLICE_X86Y117        FDCE                                         r  u_uart_tx/din_tmp_reg[5]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X86Y117        FDCE (Hold_fdce_C_D)         0.066     1.616    u_uart_tx/din_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y116   u_uart_rx/cnt0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y118   u_uart_rx/cnt0_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y118   u_uart_rx/cnt0_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   u_uart_rx/cnt0_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   u_uart_rx/cnt0_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   u_uart_rx/cnt0_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y119   u_uart_rx/cnt0_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y116   u_uart_rx/cnt0_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y116   u_uart_rx/cnt0_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y116   u_uart_rx/cnt0_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y116   u_uart_rx/cnt0_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y118   u_uart_rx/cnt0_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y118   u_uart_rx/cnt0_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y118   u_uart_rx/cnt0_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y118   u_uart_rx/cnt0_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y119   u_uart_rx/cnt0_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y119   u_uart_rx/cnt0_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y119   u_uart_rx/cnt0_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y119   u_uart_rx/cnt0_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y116   u_uart_rx/cnt0_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y116   u_uart_rx/cnt0_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y118   u_uart_rx/cnt0_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y118   u_uart_rx/cnt0_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y118   u_uart_rx/cnt0_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y118   u_uart_rx/cnt0_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y119   u_uart_rx/cnt0_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y119   u_uart_rx/cnt0_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y119   u_uart_rx/cnt0_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y119   u_uart_rx/cnt0_reg[13]/C



