# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# 22 compiles, 0 failed with no errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v failed with 1 errors.
# 22 compiles, 1 failed with 1 error.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# 22 compiles, 0 failed with no errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.floatAdd
# vsim work.floatAdd 
# Start time: 13:38:06 on May 05,2024
# Loading work.floatAdd
vsim work.tb_floatAdd
# End time: 13:38:14 on May 05,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.tb_floatAdd 
# Start time: 13:38:14 on May 05,2024
# Loading work.tb_floatAdd
# Loading work.floatAdd
add wave -position insertpoint  \
sim:/tb_floatAdd/floatA \
sim:/tb_floatAdd/floatB \
sim:/tb_floatAdd/sum
run 
# At time                    0, floatA = 0000000000000000 (0000), floatB = 0000000000000000 (0000), sum = 0000000000000000 (0000)
run 1us
# At time                10000, floatA = 0011010001000000 (3440), floatB = 0000000000000000 (0000), sum = 0011010001000000 (3440)
# At time                20000, floatA = 0011111100000000 (3f00), floatB = 0100001000000000 (4200), sum = 0100010011000000 (44c0)
# At time                30000, floatA = 0111011110000000 (7780), floatB = 0111011110000000 (7780), sum = 0111101110000000 (7b80)
# At time                40000, floatA = 0011001100110011 (3333), floatB = 1100100000000000 (c800), sum = 1100011111001000 (c7c8)
# At time                50000, floatA = 0011000110011001 (3199), floatB = 0011001100110011 (3333), sum = 0011011001100110 (3666)
# At time                60000, floatA = 0100000100000000 (4100), floatB = 1011101000000000 (ba00), sum = 0011111100000000 (3f00)
# At time                70000, floatA = 0011100000000000 (3800), floatB = 1100010000000000 (c400), sum = 1100001100000000 (c300)
# ** Note: $finish    : C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_ADD.v(55)
#    Time: 80 ns  Iteration: 0  Instance: /tb_floatAdd
# 1
# Break in Module tb_floatAdd at C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_ADD.v line 55
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.tb_floatAdd
# End time: 13:53:20 on May 05,2024, Elapsed time: 0:15:06
# Errors: 0, Warnings: 0
# vsim work.tb_floatAdd 
# Start time: 13:53:20 on May 05,2024
# Loading work.tb_floatAdd
# Loading work.floatAdd
add wave -position insertpoint  \
sim:/tb_floatAdd/floatA \
sim:/tb_floatAdd/floatB \
sim:/tb_floatAdd/sum
run 1us
# At time                    0, floatA = 0000000000000000 (0000), floatB = 0000000000000000 (0000), sum = 0000000000000000 (0000)
# At time                10000, floatA = 0011111100000000 (3f00), floatB = 0100001000000000 (4200), sum = 0100010011000000 (44c0)
# At time                20000, floatA = 0101101110000000 (5b80), floatB = 0101101110000000 (5b80), sum = 0101111110000000 (5f80)
# At time                30000, floatA = 0011001001100110 (3266), floatB = 1100110000010011 (cc13), sum = 1100110000000111 (cc07)
# At time                40000, floatA = 0011000011001101 (30cd), floatB = 0011001001100110 (3266), sum = 0011010110011001 (3599)
# At time                50000, floatA = 0100000010101110 (40ae), floatB = 1100000010100100 (c0a4), sum = 0010010100000000 (2500)
# At time                60000, floatA = 0100010111000101 (45c5), floatB = 1100010111001101 (c5cd), sum = 1010100000000000 (a800)
# At time                70000, floatA = 0011100000000000 (3800), floatB = 1100010000000000 (c400), sum = 1100001100000000 (c300)
# ** Note: $finish    : C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_ADD.v(55)
#    Time: 80 ns  Iteration: 0  Instance: /tb_floatAdd
# 1
# Break in Module tb_floatAdd at C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_FP16_ADD.v line 55
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.matrix_dot_tb
# End time: 15:07:00 on May 05,2024, Elapsed time: 1:13:40
# Errors: 0, Warnings: 0
# vsim work.matrix_dot_tb 
# Start time: 15:07:00 on May 05,2024
# Loading work.matrix_dot_tb
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
run 100us
restart
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/matrix_dot_tb/uut/IDLE \
sim:/matrix_dot_tb/uut/CALC \
sim:/matrix_dot_tb/uut/WRITE \
sim:/matrix_dot_tb/uut/DONE \
sim:/matrix_dot_tb/uut/clk \
sim:/matrix_dot_tb/uut/reset \
sim:/matrix_dot_tb/uut/start \
sim:/matrix_dot_tb/uut/done \
sim:/matrix_dot_tb/uut/src1_start_address \
sim:/matrix_dot_tb/uut/src2_start_address \
sim:/matrix_dot_tb/uut/src1_address \
sim:/matrix_dot_tb/uut/src1_readdata \
sim:/matrix_dot_tb/uut/src1_write_en \
sim:/matrix_dot_tb/uut/src2_address \
sim:/matrix_dot_tb/uut/src2_readdata \
sim:/matrix_dot_tb/uut/src2_write_en \
sim:/matrix_dot_tb/uut/src1_row_size \
sim:/matrix_dot_tb/uut/src1_col_size \
sim:/matrix_dot_tb/uut/src2_row_size \
sim:/matrix_dot_tb/uut/src2_col_size \
sim:/matrix_dot_tb/uut/dest_start_address \
sim:/matrix_dot_tb/uut/dest_address \
sim:/matrix_dot_tb/uut/dest_writedata \
sim:/matrix_dot_tb/uut/dest_write_en \
sim:/matrix_dot_tb/uut/state \
sim:/matrix_dot_tb/uut/next_state \
sim:/matrix_dot_tb/uut/product \
sim:/matrix_dot_tb/uut/i \
sim:/matrix_dot_tb/uut/j \
sim:/matrix_dot_tb/uut/k \
sim:/matrix_dot_tb/uut/sum
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.matrix_dot_tb
# End time: 15:21:43 on May 05,2024, Elapsed time: 0:14:43
# Errors: 1, Warnings: 10
# vsim work.matrix_dot_tb 
# Start time: 15:21:43 on May 05,2024
# Loading work.matrix_dot_tb
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.matrix_dot_tb
# End time: 15:22:46 on May 05,2024, Elapsed time: 0:01:03
# Errors: 0, Warnings: 5
# vsim work.matrix_dot_tb 
# Start time: 15:22:46 on May 05,2024
# Loading work.matrix_dot_tb
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
run 100us
restart
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
add wave -position insertpoint  \
sim:/matrix_dot_tb/uut/IDLE \
sim:/matrix_dot_tb/uut/CALC \
sim:/matrix_dot_tb/uut/WRITE \
sim:/matrix_dot_tb/uut/DONE \
sim:/matrix_dot_tb/uut/clk \
sim:/matrix_dot_tb/uut/reset \
sim:/matrix_dot_tb/uut/start \
sim:/matrix_dot_tb/uut/done \
sim:/matrix_dot_tb/uut/src1_start_address \
sim:/matrix_dot_tb/uut/src2_start_address \
sim:/matrix_dot_tb/uut/src1_address \
sim:/matrix_dot_tb/uut/src1_readdata \
sim:/matrix_dot_tb/uut/src1_write_en \
sim:/matrix_dot_tb/uut/src2_address \
sim:/matrix_dot_tb/uut/src2_readdata \
sim:/matrix_dot_tb/uut/src2_write_en \
sim:/matrix_dot_tb/uut/src1_row_size \
sim:/matrix_dot_tb/uut/src1_col_size \
sim:/matrix_dot_tb/uut/src2_row_size \
sim:/matrix_dot_tb/uut/src2_col_size \
sim:/matrix_dot_tb/uut/dest_start_address \
sim:/matrix_dot_tb/uut/dest_address \
sim:/matrix_dot_tb/uut/dest_writedata \
sim:/matrix_dot_tb/uut/dest_write_en \
sim:/matrix_dot_tb/uut/state \
sim:/matrix_dot_tb/uut/next_state \
sim:/matrix_dot_tb/uut/product \
sim:/matrix_dot_tb/uut/i \
sim:/matrix_dot_tb/uut/j \
sim:/matrix_dot_tb/uut/k \
sim:/matrix_dot_tb/uut/sum
run 100us
run 1000us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.matrix_dot_tb
# End time: 15:24:38 on May 05,2024, Elapsed time: 0:01:52
# Errors: 0, Warnings: 10
# vsim work.matrix_dot_tb 
# Start time: 15:24:38 on May 05,2024
# Loading work.matrix_dot_tb
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
add wave -position insertpoint  \
sim:/matrix_dot_tb/uut/IDLE \
sim:/matrix_dot_tb/uut/CALC \
sim:/matrix_dot_tb/uut/WRITE \
sim:/matrix_dot_tb/uut/DONE \
sim:/matrix_dot_tb/uut/clk \
sim:/matrix_dot_tb/uut/reset \
sim:/matrix_dot_tb/uut/start \
sim:/matrix_dot_tb/uut/done \
sim:/matrix_dot_tb/uut/src1_start_address \
sim:/matrix_dot_tb/uut/src2_start_address \
sim:/matrix_dot_tb/uut/src1_address \
sim:/matrix_dot_tb/uut/src1_readdata \
sim:/matrix_dot_tb/uut/src1_write_en \
sim:/matrix_dot_tb/uut/src2_address \
sim:/matrix_dot_tb/uut/src2_readdata \
sim:/matrix_dot_tb/uut/src2_write_en \
sim:/matrix_dot_tb/uut/src1_row_size \
sim:/matrix_dot_tb/uut/src1_col_size \
sim:/matrix_dot_tb/uut/src2_row_size \
sim:/matrix_dot_tb/uut/src2_col_size \
sim:/matrix_dot_tb/uut/dest_start_address \
sim:/matrix_dot_tb/uut/dest_address \
sim:/matrix_dot_tb/uut/dest_writedata \
sim:/matrix_dot_tb/uut/dest_write_en \
sim:/matrix_dot_tb/uut/state \
sim:/matrix_dot_tb/uut/next_state \
sim:/matrix_dot_tb/uut/product \
sim:/matrix_dot_tb/uut/i \
sim:/matrix_dot_tb/uut/j \
sim:/matrix_dot_tb/uut/k \
sim:/matrix_dot_tb/uut/sum
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.matrix_dot_tb
# End time: 15:26:42 on May 05,2024, Elapsed time: 0:02:04
# Errors: 0, Warnings: 5
# vsim work.matrix_dot_tb 
# Start time: 15:26:42 on May 05,2024
# Loading work.matrix_dot_tb
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
add wave -position insertpoint  \
sim:/matrix_dot_tb/uut/IDLE \
sim:/matrix_dot_tb/uut/CALC \
sim:/matrix_dot_tb/uut/WRITE \
sim:/matrix_dot_tb/uut/DONE \
sim:/matrix_dot_tb/uut/clk \
sim:/matrix_dot_tb/uut/reset \
sim:/matrix_dot_tb/uut/start \
sim:/matrix_dot_tb/uut/done \
sim:/matrix_dot_tb/uut/src1_start_address \
sim:/matrix_dot_tb/uut/src2_start_address \
sim:/matrix_dot_tb/uut/src1_address \
sim:/matrix_dot_tb/uut/src1_readdata \
sim:/matrix_dot_tb/uut/src1_write_en \
sim:/matrix_dot_tb/uut/src2_address \
sim:/matrix_dot_tb/uut/src2_readdata \
sim:/matrix_dot_tb/uut/src2_write_en \
sim:/matrix_dot_tb/uut/src1_row_size \
sim:/matrix_dot_tb/uut/src1_col_size \
sim:/matrix_dot_tb/uut/src2_row_size \
sim:/matrix_dot_tb/uut/src2_col_size \
sim:/matrix_dot_tb/uut/dest_start_address \
sim:/matrix_dot_tb/uut/dest_address \
sim:/matrix_dot_tb/uut/dest_writedata \
sim:/matrix_dot_tb/uut/dest_write_en \
sim:/matrix_dot_tb/uut/state \
sim:/matrix_dot_tb/uut/next_state \
sim:/matrix_dot_tb/uut/product \
sim:/matrix_dot_tb/uut/i \
sim:/matrix_dot_tb/uut/j \
sim:/matrix_dot_tb/uut/k \
sim:/matrix_dot_tb/uut/sum
run 100us
run 500us
run 1000us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v failed with 4 errors.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 1 failed with 4 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v failed with 1 errors.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 1 failed with 1 error.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.matrix_dot_tb
# End time: 15:50:13 on May 05,2024, Elapsed time: 0:23:31
# Errors: 0, Warnings: 5
# vsim work.matrix_dot_tb 
# Start time: 15:50:13 on May 05,2024
# Loading work.matrix_dot_tb
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
add wave -position insertpoint  \
sim:/matrix_dot_tb/uut/IDLE \
sim:/matrix_dot_tb/uut/CALC \
sim:/matrix_dot_tb/uut/WRITE \
sim:/matrix_dot_tb/uut/DONE \
sim:/matrix_dot_tb/uut/clk \
sim:/matrix_dot_tb/uut/reset \
sim:/matrix_dot_tb/uut/start \
sim:/matrix_dot_tb/uut/done \
sim:/matrix_dot_tb/uut/src1_start_address \
sim:/matrix_dot_tb/uut/src2_start_address \
sim:/matrix_dot_tb/uut/src1_address \
sim:/matrix_dot_tb/uut/src1_readdata \
sim:/matrix_dot_tb/uut/src1_write_en \
sim:/matrix_dot_tb/uut/src2_address \
sim:/matrix_dot_tb/uut/src2_readdata \
sim:/matrix_dot_tb/uut/src2_write_en \
sim:/matrix_dot_tb/uut/src1_row_size \
sim:/matrix_dot_tb/uut/src1_col_size \
sim:/matrix_dot_tb/uut/src2_row_size \
sim:/matrix_dot_tb/uut/src2_col_size \
sim:/matrix_dot_tb/uut/dest_start_address \
sim:/matrix_dot_tb/uut/dest_address \
sim:/matrix_dot_tb/uut/dest_writedata \
sim:/matrix_dot_tb/uut/dest_write_en \
sim:/matrix_dot_tb/uut/state \
sim:/matrix_dot_tb/uut/next_state \
sim:/matrix_dot_tb/uut/product \
sim:/matrix_dot_tb/uut/i \
sim:/matrix_dot_tb/uut/j \
sim:/matrix_dot_tb/uut/k \
sim:/matrix_dot_tb/uut/sum
run 100us
run 50us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.matrix_dot_tb
# End time: 16:02:37 on May 05,2024, Elapsed time: 0:12:24
# Errors: 0, Warnings: 5
# vsim work.matrix_dot_tb 
# Start time: 16:02:37 on May 05,2024
# Loading work.matrix_dot_tb
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Too few port connections. Expected 20, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/DOT.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src1_write_en'.
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(29): [TFMPC] - Missing connection for port 'src2_write_en'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(50): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_dot.v(58): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /matrix_dot_tb/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
vsim work.tb_proc
# End time: 16:02:43 on May 05,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 5
# vsim work.tb_proc 
# Start time: 16:02:43 on May 05,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.floatAdd
# Loading work.matrix_maxpool
# Loading work.matrix_relu
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.mux16to1
# Loading work.M10K_sram
# Loading work.mux24to1
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(139): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/matrix_relu_instance File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Relu.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(139): [TFMPC] - Missing connection for port 'src2_start_address'.
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_250 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/relu_src1_address \
sim:/tb_proc/npu/relu_src2_address \
sim:/tb_proc/npu/relu_dest_address \
sim:/tb_proc/npu/relu_src1_start_address \
sim:/tb_proc/npu/relu_src2_start_address \
sim:/tb_proc/npu/relu_dest_start_address \
sim:/tb_proc/npu/relu_dest_readdata \
sim:/tb_proc/npu/relu_src1_readdata \
sim:/tb_proc/npu/relu_src2_readdata \
sim:/tb_proc/npu/relu_dest_writedata \
sim:/tb_proc/npu/relu_src1_writedata \
sim:/tb_proc/npu/relu_src2_writedata \
sim:/tb_proc/npu/relu_src1_row_size \
sim:/tb_proc/npu/relu_src1_col_size \
sim:/tb_proc/npu/relu_src2_row_size \
sim:/tb_proc/npu/relu_src2_col_size \
sim:/tb_proc/npu/relu_src1_write_en \
sim:/tb_proc/npu/relu_src2_write_en \
sim:/tb_proc/npu/relu_dest_write_en \
sim:/tb_proc/npu/relu_start \
sim:/tb_proc/npu/relu_done \
sim:/tb_proc/npu/dot_src1_address \
sim:/tb_proc/npu/dot_src2_address \
sim:/tb_proc/npu/dot_dest_address \
sim:/tb_proc/npu/dot_src1_start_address \
sim:/tb_proc/npu/dot_src2_start_address \
sim:/tb_proc/npu/dot_dest_start_address \
sim:/tb_proc/npu/dot_dest_readdata \
sim:/tb_proc/npu/dot_src1_readdata \
sim:/tb_proc/npu/dot_src2_readdata \
sim:/tb_proc/npu/dot_dest_writedata \
sim:/tb_proc/npu/dot_src1_writedata \
sim:/tb_proc/npu/dot_src2_writedata \
sim:/tb_proc/npu/dot_src1_row_size \
sim:/tb_proc/npu/dot_src1_col_size \
sim:/tb_proc/npu/dot_src2_row_size \
sim:/tb_proc/npu/dot_src2_col_size \
sim:/tb_proc/npu/dot_src1_write_en \
sim:/tb_proc/npu/dot_src2_write_en \
sim:/tb_proc/npu/dot_dest_write_en \
sim:/tb_proc/npu/dot_start \
sim:/tb_proc/npu/dot_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/dot_src1_row_D \
sim:/tb_proc/npu/dot_src1_col_D \
sim:/tb_proc/npu/dot_src2_row_D \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/relu_start_I \
sim:/tb_proc/npu/dot_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/relu_start_E \
sim:/tb_proc/npu/dot_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev \
sim:/tb_proc/npu/relu_done_prev \
sim:/tb_proc/npu/dot_done_prev
run 100us
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 16:04:40 on May 05,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2
# vsim work.tb_proc 
# Start time: 16:04:40 on May 05,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.floatAdd
# Loading work.matrix_maxpool
# Loading work.matrix_relu
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.mux16to1
# Loading work.M10K_sram
# Loading work.mux24to1
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(139): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/matrix_relu_instance File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Relu.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(139): [TFMPC] - Missing connection for port 'src2_start_address'.
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_250 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/relu_src1_address \
sim:/tb_proc/npu/relu_src2_address \
sim:/tb_proc/npu/relu_dest_address \
sim:/tb_proc/npu/relu_src1_start_address \
sim:/tb_proc/npu/relu_src2_start_address \
sim:/tb_proc/npu/relu_dest_start_address \
sim:/tb_proc/npu/relu_dest_readdata \
sim:/tb_proc/npu/relu_src1_readdata \
sim:/tb_proc/npu/relu_src2_readdata \
sim:/tb_proc/npu/relu_dest_writedata \
sim:/tb_proc/npu/relu_src1_writedata \
sim:/tb_proc/npu/relu_src2_writedata \
sim:/tb_proc/npu/relu_src1_row_size \
sim:/tb_proc/npu/relu_src1_col_size \
sim:/tb_proc/npu/relu_src2_row_size \
sim:/tb_proc/npu/relu_src2_col_size \
sim:/tb_proc/npu/relu_src1_write_en \
sim:/tb_proc/npu/relu_src2_write_en \
sim:/tb_proc/npu/relu_dest_write_en \
sim:/tb_proc/npu/relu_start \
sim:/tb_proc/npu/relu_done \
sim:/tb_proc/npu/dot_src1_address \
sim:/tb_proc/npu/dot_src2_address \
sim:/tb_proc/npu/dot_dest_address \
sim:/tb_proc/npu/dot_src1_start_address \
sim:/tb_proc/npu/dot_src2_start_address \
sim:/tb_proc/npu/dot_dest_start_address \
sim:/tb_proc/npu/dot_dest_readdata \
sim:/tb_proc/npu/dot_src1_readdata \
sim:/tb_proc/npu/dot_src2_readdata \
sim:/tb_proc/npu/dot_dest_writedata \
sim:/tb_proc/npu/dot_src1_writedata \
sim:/tb_proc/npu/dot_src2_writedata \
sim:/tb_proc/npu/dot_src1_row_size \
sim:/tb_proc/npu/dot_src1_col_size \
sim:/tb_proc/npu/dot_src2_row_size \
sim:/tb_proc/npu/dot_src2_col_size \
sim:/tb_proc/npu/dot_src1_write_en \
sim:/tb_proc/npu/dot_src2_write_en \
sim:/tb_proc/npu/dot_dest_write_en \
sim:/tb_proc/npu/dot_start \
sim:/tb_proc/npu/dot_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/dot_src1_row_D \
sim:/tb_proc/npu/dot_src1_col_D \
sim:/tb_proc/npu/dot_src2_row_D \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/relu_start_I \
sim:/tb_proc/npu/dot_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/relu_start_E \
sim:/tb_proc/npu/dot_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev \
sim:/tb_proc/npu/relu_done_prev \
sim:/tb_proc/npu/dot_done_prev
run 200us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# 23 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 20:57:30 on May 05,2024, Elapsed time: 4:52:50
# Errors: 0, Warnings: 2
# vsim work.tb_proc 
# Start time: 20:57:30 on May 05,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.floatAdd
# Loading work.matrix_maxpool
# Loading work.matrix_relu
# Loading work.matrix_dot
# Loading work.signed_mult
# Loading work.mux16to1
# Loading work.M10K_sram
# Loading work.mux24to1
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(139): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/matrix_relu_instance File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Relu.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(139): [TFMPC] - Missing connection for port 'src2_start_address'.
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_250 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/relu_src1_address \
sim:/tb_proc/npu/relu_src2_address \
sim:/tb_proc/npu/relu_dest_address \
sim:/tb_proc/npu/relu_src1_start_address \
sim:/tb_proc/npu/relu_src2_start_address \
sim:/tb_proc/npu/relu_dest_start_address \
sim:/tb_proc/npu/relu_dest_readdata \
sim:/tb_proc/npu/relu_src1_readdata \
sim:/tb_proc/npu/relu_src2_readdata \
sim:/tb_proc/npu/relu_dest_writedata \
sim:/tb_proc/npu/relu_src1_writedata \
sim:/tb_proc/npu/relu_src2_writedata \
sim:/tb_proc/npu/relu_src1_row_size \
sim:/tb_proc/npu/relu_src1_col_size \
sim:/tb_proc/npu/relu_src2_row_size \
sim:/tb_proc/npu/relu_src2_col_size \
sim:/tb_proc/npu/relu_src1_write_en \
sim:/tb_proc/npu/relu_src2_write_en \
sim:/tb_proc/npu/relu_dest_write_en \
sim:/tb_proc/npu/relu_start \
sim:/tb_proc/npu/relu_done \
sim:/tb_proc/npu/dot_src1_address \
sim:/tb_proc/npu/dot_src2_address \
sim:/tb_proc/npu/dot_dest_address \
sim:/tb_proc/npu/dot_src1_start_address \
sim:/tb_proc/npu/dot_src2_start_address \
sim:/tb_proc/npu/dot_dest_start_address \
sim:/tb_proc/npu/dot_dest_readdata \
sim:/tb_proc/npu/dot_src1_readdata \
sim:/tb_proc/npu/dot_src2_readdata \
sim:/tb_proc/npu/dot_dest_writedata \
sim:/tb_proc/npu/dot_src1_writedata \
sim:/tb_proc/npu/dot_src2_writedata \
sim:/tb_proc/npu/dot_src1_row_size \
sim:/tb_proc/npu/dot_src1_col_size \
sim:/tb_proc/npu/dot_src2_row_size \
sim:/tb_proc/npu/dot_src2_col_size \
sim:/tb_proc/npu/dot_src1_write_en \
sim:/tb_proc/npu/dot_src2_write_en \
sim:/tb_proc/npu/dot_dest_write_en \
sim:/tb_proc/npu/dot_start \
sim:/tb_proc/npu/dot_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/dot_src1_row_D \
sim:/tb_proc/npu/dot_src1_col_D \
sim:/tb_proc/npu/dot_src2_row_D \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/relu_start_I \
sim:/tb_proc/npu/dot_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/relu_start_E \
sim:/tb_proc/npu/dot_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev \
sim:/tb_proc/npu/relu_done_prev \
sim:/tb_proc/npu/dot_done_prev
run 20us
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v failed with 1 errors.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v failed with 4 errors.
# 24 compiles, 2 failed with 5 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v failed with 4 errors.
# 24 compiles, 1 failed with 4 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v failed with 3 errors.
# Compile of tb_conv.v failed with 2 errors.
# 25 compiles, 2 failed with 5 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v failed with 2 errors.
# 25 compiles, 1 failed with 2 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
# Compile of Processor.v was successful.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 22:22:27 on May 05,2024, Elapsed time: 1:24:57
# Errors: 0, Warnings: 2
# vsim work.tb_conv 
# Start time: 22:22:27 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(29): [TFMPC] - Too few port connections. Expected 23, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(29): [PCDPC] - Port size (16) does not match connection size (1) for port 'src2_writedata'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(29): [TFMPC] - Missing connection for port 'dest_readdata'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v(198): [PCDPC] - Port size (16) does not match connection size (1) for port 'sum'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/FP16_ADD.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/uut/floatadd File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/FP16_ADD.v
# ** Error (suppressible): (vsim-3053) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(54): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/src1 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Error (suppressible): (vsim-3053) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(62): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(62): [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(62): [PCDPC] - Port size (14) does not match connection size (1) for port 'address'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# Error loading design
# End time: 22:22:27 on May 05,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 6
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# vsim work.tb_conv 
# Start time: 22:25:23 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(31): [TFMPC] - Too few port connections. Expected 23, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(31): [TFMPC] - Missing connection for port 'dest_readdata'.
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v(198): [PCDPC] - Port size (16) does not match connection size (1) for port 'sum'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/FP16_ADD.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/uut/floatadd File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/FP16_ADD.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(64): [PCDPC] - Port size (14) does not match connection size (1) for port 'address'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/src2 File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/sram.v
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 22:26:42 on May 05,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 4
# vsim work.tb_conv 
# Start time: 22:26:42 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
# ** Warning: (vsim-3017) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(31): [TFMPC] - Too few port connections. Expected 23, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /tb_conv/uut File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Conv.v
# ** Warning: (vsim-3722) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(31): [TFMPC] - Missing connection for port 'dest_readdata'.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v failed with 1 errors.
# 25 compiles, 1 failed with 1 error.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 22:28:29 on May 05,2024, Elapsed time: 0:01:47
# Errors: 0, Warnings: 2
# vsim work.tb_conv 
# Start time: 22:28:29 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
run 10us
# ** Note: $finish    : C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(116)
#    Time: 50 ns  Iteration: 2  Instance: /tb_conv
# 1
# Break in Module tb_conv at C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v line 116
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/k \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
restart
run 100us
# ** Note: $finish    : C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v(116)
#    Time: 50 ns  Iteration: 2  Instance: /tb_conv
# 1
# Break in Module tb_conv at C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/tb_conv.v line 116
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 22:30:24 on May 05,2024, Elapsed time: 0:01:55
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 22:30:24 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/k \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 22:32:07 on May 05,2024, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 22:32:07 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/k \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 22:33:14 on May 05,2024, Elapsed time: 0:01:07
# Errors: 1, Warnings: 0
# vsim work.tb_conv 
# Start time: 22:33:14 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/k \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 22:34:33 on May 05,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 22:34:34 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/k \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v failed with 2 errors.
# Compile of tb_conv.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v failed with 2 errors.
# Compile of tb_conv.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v failed with 2 errors.
# Compile of tb_conv.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 23:28:27 on May 05,2024, Elapsed time: 0:53:53
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 23:28:27 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 23:30:08 on May 05,2024, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 23:30:08 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v failed with 2 errors.
# Compile of tb_conv.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 23:33:55 on May 05,2024, Elapsed time: 0:03:47
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 23:33:55 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 23:37:55 on May 05,2024, Elapsed time: 0:04:00
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 23:37:55 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v failed with 2 errors.
# Compile of tb_conv.v was successful.
# 25 compiles, 1 failed with 2 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 23:43:35 on May 05,2024, Elapsed time: 0:05:40
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 23:43:35 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 23:51:45 on May 05,2024, Elapsed time: 0:08:10
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 23:51:45 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 23:53:30 on May 05,2024, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 23:53:30 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 23:54:36 on May 05,2024, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 23:54:36 on May 05,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# Compile of tb_FP16_MULT.v was successful.
# Compile of FP16_MULT.v was successful.
# Compile of tb_relu.v was successful.
# Compile of Relu.v was successful.
# Compile of tb_dot.v was successful.
# Compile of mux16to1.v was successful.
# Compile of FP16_ADD.v was successful.
# Compile of tb_FP16_ADD.v was successful.
# Compile of Conv.v was successful.
# Compile of tb_conv.v was successful.
# 25 compiles, 0 failed with no errors.
vsim work.tb_conv
# End time: 00:01:38 on May 06,2024, Elapsed time: 0:07:02
# Errors: 0, Warnings: 0
# vsim work.tb_conv 
# Start time: 00:01:38 on May 06,2024
# Loading work.tb_conv
# Loading work.conv
# Loading work.floatMult
# Loading work.floatAdd
# Loading work.M10K_sram
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/tb_conv/clk \
sim:/tb_conv/clk_300 \
sim:/tb_conv/reset \
sim:/tb_conv/conv_start \
sim:/tb_conv/conv_done \
sim:/tb_conv/conv_src1_start_address \
sim:/tb_conv/conv_src2_start_address \
sim:/tb_conv/conv_src1_address \
sim:/tb_conv/conv_src1_readdata \
sim:/tb_conv/conv_src2_readdata \
sim:/tb_conv/conv_src1_writedata \
sim:/tb_conv/conv_src1_write_en \
sim:/tb_conv/conv_src2_address \
sim:/tb_conv/conv_src2_writedata \
sim:/tb_conv/conv_src2_write_en \
sim:/tb_conv/conv_dest_readdata \
sim:/tb_conv/conv_dest_address \
sim:/tb_conv/conv_dest_writedata \
sim:/tb_conv/conv_dest_write_en \
sim:/tb_conv/conv_src1_row_size \
sim:/tb_conv/conv_src1_col_size \
sim:/tb_conv/conv_src2_row_size \
sim:/tb_conv/conv_src2_col_size \
sim:/tb_conv/conv_dest_start_address
add wave -position insertpoint  \
sim:/tb_conv/uut/IDLE \
sim:/tb_conv/uut/READ_KERNEL \
sim:/tb_conv/uut/CALC \
sim:/tb_conv/uut/SLIDE \
sim:/tb_conv/uut/WRITE \
sim:/tb_conv/uut/DONE \
sim:/tb_conv/uut/clk \
sim:/tb_conv/uut/reset \
sim:/tb_conv/uut/start \
sim:/tb_conv/uut/done \
sim:/tb_conv/uut/src1_start_address \
sim:/tb_conv/uut/src2_start_address \
sim:/tb_conv/uut/src1_address \
sim:/tb_conv/uut/src1_readdata \
sim:/tb_conv/uut/src1_writedata \
sim:/tb_conv/uut/src1_write_en \
sim:/tb_conv/uut/src2_address \
sim:/tb_conv/uut/src2_readdata \
sim:/tb_conv/uut/src2_writedata \
sim:/tb_conv/uut/src2_write_en \
sim:/tb_conv/uut/src1_row_size \
sim:/tb_conv/uut/src1_col_size \
sim:/tb_conv/uut/src2_row_size \
sim:/tb_conv/uut/src2_col_size \
sim:/tb_conv/uut/dest_start_address \
sim:/tb_conv/uut/dest_address \
sim:/tb_conv/uut/dest_readdata \
sim:/tb_conv/uut/dest_writedata \
sim:/tb_conv/uut/dest_write_en \
sim:/tb_conv/uut/i \
sim:/tb_conv/uut/j \
sim:/tb_conv/uut/m \
sim:/tb_conv/uut/n \
sim:/tb_conv/uut/i_k \
sim:/tb_conv/uut/j_k \
sim:/tb_conv/uut/kernel \
sim:/tb_conv/uut/kernel_address \
sim:/tb_conv/uut/state \
sim:/tb_conv/uut/next_state \
sim:/tb_conv/uut/sum \
sim:/tb_conv/uut/product \
sim:/tb_conv/uut/sum_plus_product
run 10us
run 10us
run 20us
run 100us
run 100us
# End time: 00:16:25 on May 06,2024, Elapsed time: 0:14:47
# Errors: 1, Warnings: 0
