Utilities
=========

Verilator bindings
------------------

Verilator is a high performance Verilog to cpp simulator converter.
This wrapper simplifies building a simulator from a Migen HDL and a CPP testbench.


Module Details
**************

.. automodule:: hmmc.utils.verilator
	:members:
