scenario: Basic Write Operation
description: Enable both bytes (byteena=2'b11) and write 16'hABCD to verify basic register functionality on positive clock edge

scenario: Upper Byte Write Only
description: Set byteena=2'b10 and write 16'hFFFF, verify only upper byte (FF) is written while lower byte maintains previous value

scenario: Lower Byte Write Only
description: Set byteena=2'b01 and write 16'hFFFF, verify only lower byte (FF) is written while upper byte maintains previous value

scenario: No Byte Enable
description: Set byteena=2'b00 and write 16'hFFFF, verify no bytes are written and previous values are maintained

scenario: Synchronous Reset
description: Assert resetn low for one clock cycle while writing data, verify all bits reset to 0 on next positive clock edge

scenario: Alternating Byte Enables
description: Toggle between upper and lower byte enables every clock cycle with different data patterns to verify independent byte control

scenario: Reset During Byte Enable
description: Assert resetn while different byte enables are active to verify reset priority over byte enable functionality

scenario: Setup Time Verification
description: Change input data and byte enables close to clock edge to verify proper setup time requirements
