// Seed: 2364233866
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6,
    output logic id_7
);
  logic id_8;
  logic id_9;
  type_13(
      1, id_3, 1'b0, 1'b0, 1'h0, 1
  );
  assign id_5[1] = id_1;
endmodule
module module_1 (
    input id_0,
    output id_1,
    output logic id_2,
    output id_3
    , id_8
);
  type_12(
      1, 1, 1, 1 < 1
  );
  logic id_9 = id_0;
  logic id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
endmodule
