$date
	Mon Jul 17 22:51:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_tb $end
$var wire 1 ! ALU1_out $end
$var parameter 32 " clk_period_p $end
$var reg 1 # Ctrl0 $end
$var reg 1 $ Ctrl1 $end
$var reg 1 % Ctrl2 $end
$var reg 1 & Ctrl3 $end
$var reg 1 ' Ctrl4 $end
$var reg 1 ( Ctrl5 $end
$var reg 1 ) c_flag $end
$scope module decode_ALU1 $end
$var wire 1 # Ctrl0 $end
$var wire 1 $ Ctrl1 $end
$var wire 1 % Ctrl2 $end
$var wire 1 & Ctrl3 $end
$var wire 1 ' Ctrl4 $end
$var wire 1 ( Ctrl5 $end
$var wire 1 ) c_flag $end
$var wire 1 * tmp2 $end
$var wire 1 + tmp1 $end
$var wire 1 ! ALU1_out $end
$scope module NAND1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 + y $end
$var wire 1 . tmp $end
$scope module AND $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . x $end
$upscope $end
$upscope $end
$scope module NAND2 $end
$var wire 1 + a $end
$var wire 1 + b $end
$var wire 1 * y $end
$var wire 1 / tmp $end
$scope module AND $end
$var wire 1 + a $end
$var wire 1 + b $end
$var wire 1 / x $end
$upscope $end
$upscope $end
$scope module NAND3 $end
$var wire 1 * a $end
$var wire 1 % b $end
$var wire 1 ! y $end
$var wire 1 0 tmp $end
$scope module AND $end
$var wire 1 * a $end
$var wire 1 % b $end
$var wire 1 0 x $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
00
1/
0.
0-
1,
1+
0*
x)
0(
1'
0&
0%
1$
0#
1!
$end
#10
1(
0'
#20
0!
10
1*
0/
0+
1.
1-
0(
1'
1%
0$
#30
0'
1&
#40
1'
#50
1!
00
0%
#60
0'
0&
#70
0*
1/
1+
1!
0.
00
0-
1(
1'
1%
1$
#80
0(
0'
#90
1-
0,
1&
0%
0$
1#
#100
0&
#110
1'
#120
0'
1&
1%
#130
0&
#140
1'
#150
