{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612368037693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612368037694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 21:30:37 2021 " "Processing started: Wed Feb 03 21:30:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612368037694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612368037694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612368037694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612368037986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612368037986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2-ARCH " "Found design unit 1: lab2-ARCH" {  } { { "lab2.vhd" "" { Text "D:/quartus-projects/lab2/lab2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368046951 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.vhd" "" { Text "D:/quartus-projects/lab2/lab2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368046951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612368046951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByOneMux-ARCH " "Found design unit 1: TwoByOneMux-ARCH" {  } { { "TwoByOneMux.vhd" "" { Text "D:/quartus-projects/lab2/TwoByOneMux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368046952 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByOneMux " "Found entity 1: TwoByOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "D:/quartus-projects/lab2/TwoByOneMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368046952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612368046952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbyOneMux-ARCH " "Found design unit 1: FourbyOneMux-ARCH" {  } { { "FourbyOneMux.vhd" "" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368046953 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbyOneMux " "Found entity 1: FourbyOneMux" {  } { { "FourbyOneMux.vhd" "" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368046953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612368046953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612368047222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourbyOneMux FourbyOneMux:Chip1 " "Elaborating entity \"FourbyOneMux\" for hierarchy \"FourbyOneMux:Chip1\"" {  } { { "lab2.vhd" "Chip1" { Text "D:/quartus-projects/lab2/lab2.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368047668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoByOneMux FourbyOneMux:Chip1\|TwoByOneMux:Chip1 " "Elaborating entity \"TwoByOneMux\" for hierarchy \"FourbyOneMux:Chip1\|TwoByOneMux:Chip1\"" {  } { { "FourbyOneMux.vhd" "Chip1" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368047829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "orgate.vhd 2 1 " "Using design file orgate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-Struct " "Found design unit 1: OrGate-Struct" {  } { { "orgate.vhd" "" { Text "D:/quartus-projects/lab2/orgate.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368048027 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "orgate.vhd" "" { Text "D:/quartus-projects/lab2/orgate.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368048027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612368048027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate FourbyOneMux:Chip1\|TwoByOneMux:Chip1\|OrGate:Chip1 " "Elaborating entity \"OrGate\" for hierarchy \"FourbyOneMux:Chip1\|TwoByOneMux:Chip1\|OrGate:Chip1\"" {  } { { "TwoByOneMux.vhd" "Chip1" { Text "D:/quartus-projects/lab2/TwoByOneMux.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "andgate.vhd 2 1 " "Using design file andgate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Struct " "Found design unit 1: AndGate-Struct" {  } { { "andgate.vhd" "" { Text "D:/quartus-projects/lab2/andgate.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368048081 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "andgate.vhd" "" { Text "D:/quartus-projects/lab2/andgate.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368048081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612368048081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate FourbyOneMux:Chip1\|TwoByOneMux:Chip1\|AndGate:Chip2 " "Elaborating entity \"AndGate\" for hierarchy \"FourbyOneMux:Chip1\|TwoByOneMux:Chip1\|AndGate:Chip2\"" {  } { { "TwoByOneMux.vhd" "Chip2" { Text "D:/quartus-projects/lab2/TwoByOneMux.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "notgate.vhd 2 1 " "Using design file notgate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotGate-Struct " "Found design unit 1: NotGate-Struct" {  } { { "notgate.vhd" "" { Text "D:/quartus-projects/lab2/notgate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368048107 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotGate " "Found entity 1: NotGate" {  } { { "notgate.vhd" "" { Text "D:/quartus-projects/lab2/notgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612368048107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612368048107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotGate FourbyOneMux:Chip1\|TwoByOneMux:Chip1\|NotGate:Chip4 " "Elaborating entity \"NotGate\" for hierarchy \"FourbyOneMux:Chip1\|TwoByOneMux:Chip1\|NotGate:Chip4\"" {  } { { "TwoByOneMux.vhd" "Chip4" { Text "D:/quartus-projects/lab2/TwoByOneMux.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048108 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a Chip3 " "Port \"a\" does not exist in macrofunction \"Chip3\"" {  } { { "FourbyOneMux.vhd" "Chip3" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 25 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048294 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b Chip3 " "Port \"b\" does not exist in macrofunction \"Chip3\"" {  } { { "FourbyOneMux.vhd" "Chip3" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 25 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048294 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c Chip3 " "Port \"c\" does not exist in macrofunction \"Chip3\"" {  } { { "FourbyOneMux.vhd" "Chip3" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 25 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048294 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a Chip2 " "Port \"a\" does not exist in macrofunction \"Chip2\"" {  } { { "FourbyOneMux.vhd" "Chip2" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048295 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b Chip2 " "Port \"b\" does not exist in macrofunction \"Chip2\"" {  } { { "FourbyOneMux.vhd" "Chip2" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048295 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c Chip2 " "Port \"c\" does not exist in macrofunction \"Chip2\"" {  } { { "FourbyOneMux.vhd" "Chip2" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 22 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048295 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a Chip1 " "Port \"a\" does not exist in macrofunction \"Chip1\"" {  } { { "FourbyOneMux.vhd" "Chip1" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048295 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b Chip1 " "Port \"b\" does not exist in macrofunction \"Chip1\"" {  } { { "FourbyOneMux.vhd" "Chip1" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048295 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c Chip1 " "Port \"c\" does not exist in macrofunction \"Chip1\"" {  } { { "FourbyOneMux.vhd" "Chip1" { Text "D:/quartus-projects/lab2/FourbyOneMux.vhd" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612368048295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1612368048448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612368048858 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 03 21:30:48 2021 " "Processing ended: Wed Feb 03 21:30:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612368048858 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612368048858 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612368048858 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612368048858 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612368049557 ""}
