$date
	Wed Mar 26 15:15:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter_gen $end
$var wire 8 ! cnt [7:0] $end
$var parameter 32 " NBIT $end
$var parameter 32 # RST_CYCLES $end
$var parameter 96 $ RST_TIME $end
$var parameter 32 % SIM_CYCLES $end
$var parameter 96 & SIM_TIME $end
$var parameter 64 ' TCLK $end
$var parameter 32 ( TCLK_2 $end
$var reg 1 ) clk $end
$var reg 1 * rstn $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 + detect $end
$var wire 1 * rstn $end
$var wire 8 , _39_ [7:0] $end
$var wire 8 - _38_ [7:0] $end
$var wire 1 . _37_ $end
$var wire 1 / _36_ $end
$var wire 1 0 _35_ $end
$var wire 1 1 _34_ $end
$var wire 1 2 _33_ $end
$var wire 1 3 _32_ $end
$var wire 1 4 _31_ $end
$var wire 1 5 _30_ $end
$var wire 1 6 _29_ $end
$var wire 1 7 _28_ $end
$var wire 1 8 _27_ $end
$var wire 1 9 _26_ $end
$var wire 1 : _25_ $end
$var wire 1 ; _24_ $end
$var wire 1 < _23_ $end
$var wire 1 = _22_ $end
$var wire 1 > _21_ $end
$var wire 1 ? _20_ $end
$var wire 1 @ _19_ $end
$var wire 1 A _18_ $end
$var wire 1 B _17_ $end
$var wire 1 C _16_ $end
$var wire 1 D _15_ $end
$var wire 1 E _14_ $end
$var wire 1 F _13_ $end
$var wire 1 G _12_ $end
$var wire 1 H _11_ $end
$var wire 1 I _10_ $end
$var wire 3 J _00_ [2:0] $end
$var reg 8 K out [7:0] $end
$var reg 3 L watermark_shift [2:0] $end
$scope module _40_ $end
$var wire 1 . A $end
$var wire 1 M VGND $end
$var wire 1 N VNB $end
$var wire 1 O VPB $end
$var wire 1 P VPWR $end
$var wire 1 I Y $end
$scope module base $end
$var wire 1 . A $end
$var wire 1 I Y $end
$var wire 1 Q not0_out_Y $end
$upscope $end
$upscope $end
$scope module _41_ $end
$var wire 1 8 A $end
$var wire 1 R VGND $end
$var wire 1 S VNB $end
$var wire 1 T VPB $end
$var wire 1 U VPWR $end
$var wire 1 H Y $end
$scope module base $end
$var wire 1 8 A $end
$var wire 1 H Y $end
$var wire 1 V not0_out_Y $end
$upscope $end
$upscope $end
$scope module _42_ $end
$var wire 1 . A $end
$var wire 1 0 B $end
$var wire 1 W VGND $end
$var wire 1 X VNB $end
$var wire 1 Y VPB $end
$var wire 1 Z VPWR $end
$var wire 1 ? Y $end
$scope module base $end
$var wire 1 . A $end
$var wire 1 0 B $end
$var wire 1 ? Y $end
$var wire 1 [ nand0_out_Y $end
$upscope $end
$upscope $end
$scope module _43_ $end
$var wire 1 / A $end
$var wire 1 ? B $end
$var wire 1 \ VGND $end
$var wire 1 ] VNB $end
$var wire 1 ^ VPB $end
$var wire 1 _ VPWR $end
$var wire 1 @ Y $end
$scope module base $end
$var wire 1 / A $end
$var wire 1 ? B $end
$var wire 1 @ Y $end
$var wire 1 ` nor0_out_Y $end
$upscope $end
$upscope $end
$scope module _44_ $end
$var wire 1 8 A $end
$var wire 1 7 B $end
$var wire 1 a VGND $end
$var wire 1 b VNB $end
$var wire 1 c VPB $end
$var wire 1 d VPWR $end
$var wire 1 > Y $end
$scope module base $end
$var wire 1 8 A $end
$var wire 1 7 B $end
$var wire 1 > Y $end
$var wire 1 e nand0_out_Y $end
$upscope $end
$upscope $end
$scope module _45_ $end
$var wire 1 8 A $end
$var wire 1 7 B $end
$var wire 1 f VGND $end
$var wire 1 g VNB $end
$var wire 1 h VPB $end
$var wire 1 i VPWR $end
$var wire 1 G X $end
$scope module base $end
$var wire 1 8 A $end
$var wire 1 7 B $end
$var wire 1 G X $end
$var wire 1 j xor0_out_X $end
$upscope $end
$upscope $end
$scope module _46_ $end
$var wire 1 6 A $end
$var wire 1 > B $end
$var wire 1 k VGND $end
$var wire 1 l VNB $end
$var wire 1 m VPB $end
$var wire 1 n VPWR $end
$var wire 1 F Y $end
$scope module base $end
$var wire 1 6 A $end
$var wire 1 > B $end
$var wire 1 F Y $end
$var wire 1 o xnor0_out_Y $end
$upscope $end
$upscope $end
$scope module _47_ $end
$var wire 1 8 A $end
$var wire 1 7 B $end
$var wire 1 6 C $end
$var wire 1 5 D $end
$var wire 1 p VGND $end
$var wire 1 q VNB $end
$var wire 1 r VPB $end
$var wire 1 s VPWR $end
$var wire 1 = X $end
$scope module base $end
$var wire 1 8 A $end
$var wire 1 7 B $end
$var wire 1 6 C $end
$var wire 1 5 D $end
$var wire 1 = X $end
$var wire 1 t and0_out_X $end
$upscope $end
$upscope $end
$scope module _48_ $end
$var wire 1 8 A1 $end
$var wire 1 7 A2 $end
$var wire 1 6 A3 $end
$var wire 1 5 B1 $end
$var wire 1 u VGND $end
$var wire 1 v VNB $end
$var wire 1 w VPB $end
$var wire 1 x VPWR $end
$var wire 1 < Y $end
$scope module base $end
$var wire 1 8 A1 $end
$var wire 1 7 A2 $end
$var wire 1 6 A3 $end
$var wire 1 5 B1 $end
$var wire 1 < Y $end
$var wire 1 y and0_out $end
$var wire 1 z nor0_out_Y $end
$upscope $end
$upscope $end
$scope module _49_ $end
$var wire 1 = A $end
$var wire 1 < B $end
$var wire 1 { VGND $end
$var wire 1 | VNB $end
$var wire 1 } VPB $end
$var wire 1 ~ VPWR $end
$var wire 1 E Y $end
$scope module base $end
$var wire 1 = A $end
$var wire 1 < B $end
$var wire 1 E Y $end
$var wire 1 !" nor0_out_Y $end
$upscope $end
$upscope $end
$scope module _50_ $end
$var wire 1 4 A $end
$var wire 1 = B $end
$var wire 1 "" VGND $end
$var wire 1 #" VNB $end
$var wire 1 $" VPB $end
$var wire 1 %" VPWR $end
$var wire 1 ; Y $end
$scope module base $end
$var wire 1 4 A $end
$var wire 1 = B $end
$var wire 1 ; Y $end
$var wire 1 &" nand0_out_Y $end
$upscope $end
$upscope $end
$scope module _51_ $end
$var wire 1 4 A $end
$var wire 1 = B $end
$var wire 1 '" VGND $end
$var wire 1 (" VNB $end
$var wire 1 )" VPB $end
$var wire 1 *" VPWR $end
$var wire 1 D X $end
$scope module base $end
$var wire 1 4 A $end
$var wire 1 = B $end
$var wire 1 D X $end
$var wire 1 +" xor0_out_X $end
$upscope $end
$upscope $end
$scope module _52_ $end
$var wire 1 3 A $end
$var wire 1 ; B $end
$var wire 1 ," VGND $end
$var wire 1 -" VNB $end
$var wire 1 ." VPB $end
$var wire 1 /" VPWR $end
$var wire 1 C Y $end
$scope module base $end
$var wire 1 3 A $end
$var wire 1 ; B $end
$var wire 1 C Y $end
$var wire 1 0" xnor0_out_Y $end
$upscope $end
$upscope $end
$scope module _53_ $end
$var wire 1 4 A $end
$var wire 1 3 B $end
$var wire 1 2 C $end
$var wire 1 = D $end
$var wire 1 1" VGND $end
$var wire 1 2" VNB $end
$var wire 1 3" VPB $end
$var wire 1 4" VPWR $end
$var wire 1 : Y $end
$scope module base $end
$var wire 1 4 A $end
$var wire 1 3 B $end
$var wire 1 2 C $end
$var wire 1 = D $end
$var wire 1 : Y $end
$var wire 1 5" nand0_out_Y $end
$upscope $end
$upscope $end
$scope module _54_ $end
$var wire 1 4 A1 $end
$var wire 1 3 A2 $end
$var wire 1 = A3 $end
$var wire 1 2 B1 $end
$var wire 1 6" VGND $end
$var wire 1 7" VNB $end
$var wire 1 8" VPB $end
$var wire 1 9" VPWR $end
$var wire 1 9 Y $end
$scope module base $end
$var wire 1 4 A1 $end
$var wire 1 3 A2 $end
$var wire 1 = A3 $end
$var wire 1 2 B1 $end
$var wire 1 9 Y $end
$var wire 1 :" and0_out $end
$var wire 1 ;" nor0_out_Y $end
$upscope $end
$upscope $end
$scope module _55_ $end
$var wire 1 : A $end
$var wire 1 9 SLEEP $end
$var wire 1 <" VGND $end
$var wire 1 =" VNB $end
$var wire 1 >" VPB $end
$var wire 1 ?" VPWR $end
$var wire 1 B X $end
$scope module base $end
$var wire 1 : A $end
$var wire 1 9 SLEEP $end
$var wire 1 B X $end
$var wire 1 @" and0_out_X $end
$var wire 1 A" not0_out $end
$upscope $end
$upscope $end
$scope module _56_ $end
$var wire 1 1 A $end
$var wire 1 : B $end
$var wire 1 B" VGND $end
$var wire 1 C" VNB $end
$var wire 1 D" VPB $end
$var wire 1 E" VPWR $end
$var wire 1 A Y $end
$scope module base $end
$var wire 1 1 A $end
$var wire 1 : B $end
$var wire 1 A Y $end
$var wire 1 F" xnor0_out_Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 (
b1010 '
b11001000 &
b10100 %
b10100 $
b10 #
b1000 "
$end
#0
$dumpvars
0F"
1E"
1D"
0C"
0B"
0A"
0@"
1?"
1>"
0="
0<"
1;"
0:"
19"
18"
07"
06"
15"
14"
13"
02"
01"
00"
1/"
1."
0-"
0,"
0+"
1*"
1)"
0("
0'"
1&"
1%"
1$"
0#"
0""
0!"
1~
1}
0|
0{
1z
0y
1x
1w
0v
0u
0t
1s
1r
0q
0p
0o
1n
1m
0l
0k
0j
1i
1h
0g
0f
1e
1d
1c
0b
0a
0`
1_
1^
0]
0\
1[
1Z
1Y
0X
0W
1V
1U
1T
0S
0R
1Q
1P
1O
0N
0M
b1 L
b0 K
b11 J
1I
1H
0G
0F
0E
0D
0C
0B
0A
0@
1?
1>
0=
1<
1;
1:
19
08
07
06
05
04
03
02
01
10
0/
0.
b1 -
b1 ,
0+
0*
0)
b0 !
$end
#5000
1)
#10000
0)
#15000
1)
#20000
0)
1*
#25000
b0 -
0H
b10 ,
1G
0V
1j
18
b111 J
1/
b1 !
b1 K
b11 L
1)
#30000
0)
#35000
b11 ,
b110 J
0I
0?
1H
0Q
0[
1V
1.
08
b11 -
17
b111 L
b10 !
b10 K
1)
#40000
0)
#45000
1F
1o
b10 -
0H
0>
b100 ,
0G
1?
0V
0e
0j
1[
18
b100 J
00
b11 !
b11 K
b110 L
1)
#50000
0)
#55000
1H
1>
b101 ,
1F
1V
1e
1o
b0 J
0/
08
07
b101 -
16
b100 L
b100 !
b100 K
1)
#60000
0)
#65000
b100 -
0H
b110 ,
1G
b1 J
1I
0V
1j
1Q
18
0.
b101 !
b101 K
b0 L
1)
#70000
0)
#75000
b111 ,
1H
1V
b11 J
10
08
b111 -
17
b1 L
b110 !
b110 K
1)
#80000
0)
#85000
1E
0F
1!"
0o
0<
b110 -
0H
0>
b1000 ,
0G
0z
0V
0e
0j
1y
18
b111 J
1/
b111 !
b111 K
b11 L
1)
#90000
0)
#95000
b110 J
0I
0?
1H
1>
b1001 ,
0F
0Q
0[
1V
1e
0o
0y
1.
08
07
06
b1001 -
15
b111 L
b1000 !
b1000 K
1)
#100000
0)
#105000
b1000 -
0H
b1010 ,
1G
1?
0V
1j
1[
18
b100 J
00
b1001 !
b1001 K
b110 L
1)
#110000
0)
#115000
b1011 ,
1H
1V
b0 J
0/
08
b1011 -
17
b100 L
b1010 !
b1010 K
1)
#120000
0)
#125000
1F
1o
b1010 -
0H
0>
b1100 ,
0G
b1 J
1I
0V
0e
0j
1Q
18
0.
b1011 !
b1011 K
b0 L
1)
#130000
0)
#135000
1H
1>
b1101 ,
1F
1V
1e
1o
b11 J
10
08
07
b1101 -
16
b1 L
b1100 !
b1100 K
1)
#140000
0)
#145000
b1100 -
0H
b1110 ,
1G
0V
1j
18
b111 J
1/
b1101 !
b1101 K
b11 L
1)
#150000
0)
#155000
b1111 ,
b110 J
0I
0?
1H
0Q
0[
1V
1.
08
b1111 -
17
b111 L
b1110 !
b1110 K
1)
#160000
0)
#165000
0F
0E
1D
0o
0!"
1+"
b1110 -
0H
0>
b10000 ,
0G
1=
1?
0V
0e
0j
1t
1y
1[
18
b100 J
00
b1111 !
b1111 K
b110 L
1)
#170000
0)
#175000
0E
0C
1<
0!"
00"
1H
1>
0F
1z
0=
1;
b10001 ,
1D
1V
1e
0o
0y
0t
1&"
1+"
b0 J
0/
08
07
06
05
b10001 -
14
b100 L
b10000 !
b10000 K
1)
#180000
0)
#185000
b10000 -
0H
b10010 ,
1G
b1 J
1I
0V
1j
1Q
18
0.
b10001 !
b10001 K
b0 L
1)
#190000
0)
#195000
b10011 ,
1H
1V
b11 J
10
08
b10011 -
17
b1 L
b10010 !
b10010 K
1)
#200000
0)
#205000
1F
1o
b10010 -
0H
0>
b10100 ,
0G
0V
0e
0j
18
b111 J
1/
b10011 !
b10011 K
b11 L
1)
#210000
0)
#215000
b110 J
0I
0?
1H
1>
b10101 ,
1F
0Q
0[
1V
1e
1o
1.
08
07
b10101 -
16
b111 L
b10100 !
b10100 K
1)
#220000
0)
