 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: Q-2019.12
Date   : Wed Dec 11 15:57:54 2024
****************************************

Operating Conditions: fast   Library: fast
Wire Load Model Mode: top

  Startpoint: clk_r_REG228_S5
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: myLUT_mySRAM_DP_LUT_R1
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl10           fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  clk_r_REG228_S5/CK (DFFQX1)                             0.00       0.50 r
  clk_r_REG228_S5/Q (DFFQX1)                              0.37       0.87 r
  U4409/Y (INVX1)                                         0.14       1.01 f
  U1660/Y (OAI21XL)                                       0.37       1.38 r
  U3001/Y (INVX1)                                         0.12       1.50 f
  DP_OP_781J1_147_9388_U309/CO (ADDFX2)                   0.26       1.75 f
  U1885/Y (NAND2BX2)                                      0.10       1.85 r
  U1678/Y (MXI2X6)                                        0.04       1.90 f
  U6988/Y (XOR2X2)                                        0.08       1.98 f
  U1840/Y (XOR2X1)                                        0.10       2.07 f
  DP_OP_781J1_147_9388_U288/CO (ADDFX2)                   0.21       2.29 f
  U1694/Y (NAND2XL)                                       0.12       2.41 r
  U6955/Y (CLKINVX1)                                      0.07       2.48 f
  DP_OP_781J1_147_9388_U286/CO (ADDFX2)                   0.15       2.63 f
  DP_OP_781J1_147_9388_U285/CO (ADDFX2)                   0.14       2.77 f
  DP_OP_781J1_147_9388_U284/CO (ADDFX2)                   0.14       2.91 f
  DP_OP_781J1_147_9388_U283/CO (ADDFX2)                   0.14       3.06 f
  DP_OP_781J1_147_9388_U282/CO (ADDFX2)                   0.14       3.20 f
  DP_OP_781J1_147_9388_U281/CO (ADDFX2)                   0.14       3.34 f
  U5640/Y (XOR2X1)                                        0.22       3.56 r
  U2258/Y (NAND2X1)                                       0.07       3.63 f
  U5652/Y (NAND2X1)                                       0.29       3.92 r
  myLUT_mySRAM_DP_LUT_R1/AA[11] (SRAM_DP_test5)           0.00       3.92 r
  data arrival time                                                  3.92

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.50       4.50
  clock uncertainty                                      -0.10       4.40
  myLUT_mySRAM_DP_LUT_R1/CLKA (SRAM_DP_test5)             0.00       4.40 r
  library setup time                                     -0.48       3.92
  data required time                                                 3.92
  --------------------------------------------------------------------------
  data required time                                                 3.92
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
