;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 0, 402
	ADD 210, 30
	JMN 0, 40
	SUB 300, 90
	JMN 0, 40
	DAT #0, #603
	ADD 19, 30
	DAT <0, #-19
	DAT <0, #-19
	DAT <0, #-19
	ADD 210, 60
	DJN 1, @20
	SLT 0, 7
	ADD #20, 992
	SUB 0, -54
	DAT <100, #10
	ADD -1, <-20
	DJN 1, @20
	ADD -1, <-20
	SUB 0, 60
	SPL 20, 402
	SUB <0, 60
	SPL 20, 402
	SPL 20, 402
	SUB @0, 70
	DAT #300, #-90
	JMZ <20, 992
	SUB #0, -5
	DAT #300, #-90
	SLT 300, 90
	DAT <100, #610
	SPL 3, 20
	SUB @3, 0
	SPL <3
	SPL 3, 20
	CMP -207, <-120
	SUB @3, 0
	ADD @0, 70
	CMP -207, <-120
	SPL @0, -19
	SUB #0, -40
	JMZ <20, 992
	MOV -1, <-20
	ADD 210, 30
	SPL 0, <-54
	CMP -207, <-120
