{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "vivado",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_area.ys",
            "verific": true
        }
    "vivado":
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "IR_Remote",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl", 
            "top_module": "top"
        },
        {
            "name": "adder_128",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "adder_64",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "adder_columns",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_columns",
            "top_module": "adder_columns"
        },
        {
            "name": "adder_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_max",
            "top_module": "adder_max"
        },
        {
            "name": "bin2seven",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bin2seven/rtl",
            "top_module": "top"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16",
            "top_module": "top"
        },
        {
            "name": "cf_rca_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_rca_16/rtl",
            "top_module": "top"
        },
        {
            "name": "conv2d",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d",
            "top_module": "top"
        },
        {
            "name": "conv2d_no_ksa",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d_no_ksa",
            "top_module": "top"
        },
        {
            "name": "des_perf",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/des_perf/rtl",
            "top_module": "des_perf"
        },
        {
            "name": "io_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_max",
            "top_module": "io_max"
        },
        {
            "name": "io_reg_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_max",
            "top_module": "io_reg_max"
        },
        {
            "name": "io_reg_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_tc1",
            "top_module": "io_reg_tc1"
        },
        {
            "name": "io_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_tc1",
            "top_module": "io_tc1"
        },
        {
            "name": "mac_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mac_16/rtl",
            "top_module": "mac_16"
        },
        {
            "name": "multi_enc_decx2x4",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4",
            "top_module": "top"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "osc_alu",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/osc_alu/rtl",
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl",
            "top_module": "top"
        },
        {
            "name": "smithwaterman",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/smithwaterman/rtl",
            "top_module": "smithwaterman"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl",
            "top_module": "spi_master_top"
        },
        {
            "name": "top_120_13",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/top_120_13",
            "top_module": "top_120_13"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl",
            "top_module": "top"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ycrcb2rgb",
            "top_module": "top"
        }
    ]
}

