## 2018 RISC-V巴塞罗那 Workshop特别报道 (2)

### Fast Interrupts for RISC-V, Krste Asanovic, University of California, Berkeley
### RISC-V DSP (P) Extension Proposal, Chuan-Hua Chang, Andes Technologies and Richard Herveille, RoaLogic BV
![Andes DSP P-ext](/assets/images/articles/risc-v-workshop-barcelona/andes-1.jpg)
### RISC-V ISA Cryptographic Extensions Proposal Summary, Richard Newell, Microsemi 
### Formal Assurance for RISC-V Implementatons, Daniel Zimmerman, Galois and Joseph Kiniry, Galois
### Undefned, Unspecifed, Non-deterministc, and Implementaton Defned Behavior in Veri fable Specifcatons, Cliford Wolf, Symbiotc EDA
### Foundatonal HPC Systems for 2020 and Beyond, Steven Wallach, Micron Technology
### Keynote: European Processor Initatve & RISC-V, Mateo Valero, Barcelona Supercomputng Center
### Securing High-performance RISC-V Processors from Time Speculaton, Christopher Celio, Esperanto and Jose Renau, Esperanto
![Espertante](/assets/images/articles/risc-v-workshop-barcelona/esperante-1.jpg)
### Use of RISC-V on Pixel Visual Core, Mat Cockrell 
![Google RISC-V RI5CY](/assets/images/articles/risc-v-workshop-barcelona/google-ri5cy.jpg)
### Linux-Ready RV-GC AndesCore with Architecture Extensions, Charlie Su, Andes Technologies
### Processor Trace in a Holistc World, Gajinder Panesar, UltraSoC
![UltraSoC 1](/assets/images/articles/risc-v-workshop-barcelona/ultrasoc-1.jpg)
![UltraSoC 2](/assets/images/articles/risc-v-workshop-barcelona/ultrasoc-2.jpg)
### RISC-V Meets 22FDX: an Open Source Ultra-low Power Microcontroller Platorm for Advanced FDSOI Technologies, Pasquale Davide Schiavone, ETH Zurich, Sanjay Charagulla, GlobalFoundries
### Ariane: An Open-Source 64-bit RISC-V Applicaton Class Processor and latest Improvements, Florian Zaruba, ETH Zurich and Luca Benini, ETH Zurich
![PULP-1](/assets/images/articles/risc-v-workshop-barcelona/pulp-1.jpg)
![PULP-2](/assets/images/articles/risc-v-workshop-barcelona/pulp-2.jpg)
![PULP-3](/assets/images/articles/risc-v-workshop-barcelona/pulp-3.jpg)
![PULP-4](/assets/images/articles/risc-v-workshop-barcelona/pulp-4.jpg)
![PULP-5](/assets/images/articles/risc-v-workshop-barcelona/pulp-5.jpg)
![PULP Ariane 1](/assets/images/articles/risc-v-workshop-barcelona/pulp-ariane-0.jpg)
![PULP Ariane 2](/assets/images/articles/risc-v-workshop-barcelona/pulp-ariane.jpg)
### RISC-V Support for Persistent Memory Systems, Matheus Ogleari, Western Digital
### The Hybrid Threading Processor for Sparse Data Kernels, Tony Brewer, Micron Technology
### How PULP-based Platorms are Helping Security Research, Frank Gurkaynak, ETH Zurich
### RISC-V Virtual Platorms for Early RISC-V Embedded Sofware Development Lee Moore, Imperas and Hugh O'Keefe, Ashling
### RISC-V Workshop Barcelona Conclusion, Rick O’Connor, RISC-V Foundaton


----

作者：宋威

编辑：CNRV编辑部

----

<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/"><img alt="知识共享许可协议" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-sa/3.0/cn/80x15.png" /></a><br />本作品采用<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/">知识共享署名-非商业性使用-相同方式共享 3.0 中国大陆许可协议</a>进行许可。商业转载请联系作者。
