Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue May 17 16:52:53 2022
| Host         : PC-096 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.286        0.000                      0                  170        0.217        0.000                      0                  170        9.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.286        0.000                      0                  170        0.217        0.000                      0                  170        9.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.286ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.660%)  route 3.339ns (81.340%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  UART_Tx_block_i/bit_cnt_reg[23]/Q
                         net (fo=2, routed)           1.138     7.027    UART_Tx_block_i/bit_cnt_reg[23]
    SLICE_X43Y88         LUT4 (Prop_lut4_I2_O)        0.124     7.151 r  UART_Tx_block_i/bit_cnt[0]_i_4/O
                         net (fo=1, routed)           1.105     8.257    UART_Tx_block_i/bit_cnt[0]_i_4_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.124     8.381 r  UART_Tx_block_i/bit_cnt[0]_i_3/O
                         net (fo=33, routed)          1.096     9.476    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.561    24.919    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[28]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y90         FDRE (Setup_fdre_C_R)       -0.524    24.762    UART_Tx_block_i/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         24.762    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 15.286    

Slack (MET) :             15.286ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.660%)  route 3.339ns (81.340%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  UART_Tx_block_i/bit_cnt_reg[23]/Q
                         net (fo=2, routed)           1.138     7.027    UART_Tx_block_i/bit_cnt_reg[23]
    SLICE_X43Y88         LUT4 (Prop_lut4_I2_O)        0.124     7.151 r  UART_Tx_block_i/bit_cnt[0]_i_4/O
                         net (fo=1, routed)           1.105     8.257    UART_Tx_block_i/bit_cnt[0]_i_4_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.124     8.381 r  UART_Tx_block_i/bit_cnt[0]_i_3/O
                         net (fo=33, routed)          1.096     9.476    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.561    24.919    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[29]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y90         FDRE (Setup_fdre_C_R)       -0.524    24.762    UART_Tx_block_i/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         24.762    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 15.286    

Slack (MET) :             15.286ns  (required time - arrival time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.660%)  route 3.339ns (81.340%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  UART_Tx_block_i/bit_cnt_reg[23]/Q
                         net (fo=2, routed)           1.138     7.027    UART_Tx_block_i/bit_cnt_reg[23]
    SLICE_X43Y88         LUT4 (Prop_lut4_I2_O)        0.124     7.151 r  UART_Tx_block_i/bit_cnt[0]_i_4/O
                         net (fo=1, routed)           1.105     8.257    UART_Tx_block_i/bit_cnt[0]_i_4_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.124     8.381 r  UART_Tx_block_i/bit_cnt[0]_i_3/O
                         net (fo=33, routed)          1.096     9.476    UART_Tx_block_i/bit_cnt[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.561    24.919    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[30]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y90         FDRE (Setup_fdre_C_R)       -0.524    24.762    UART_Tx_block_i/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         24.762    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                 15.286    

Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.890ns (21.951%)  route 3.165ns (78.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.811     6.701    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.825 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.799     7.624    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.748 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.551     8.299    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.423 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.003     9.427    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[5]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X42Y58         FDRE (Setup_fdre_C_R)       -0.524    24.763    seg_disp_driver_i/cnt_clk_en_seg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.763    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 15.336    

Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.890ns (21.951%)  route 3.165ns (78.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.811     6.701    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.825 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.799     7.624    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.748 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.551     8.299    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.423 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.003     9.427    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[6]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X42Y58         FDRE (Setup_fdre_C_R)       -0.524    24.763    seg_disp_driver_i/cnt_clk_en_seg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.763    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 15.336    

Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.890ns (21.951%)  route 3.165ns (78.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.811     6.701    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.825 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.799     7.624    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.748 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.551     8.299    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.423 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.003     9.427    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X42Y58         FDRE (Setup_fdre_C_R)       -0.524    24.763    seg_disp_driver_i/cnt_clk_en_seg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.763    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 15.336    

Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.890ns (21.951%)  route 3.165ns (78.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.811     6.701    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.825 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.799     7.624    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.748 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.551     8.299    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.423 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.003     9.427    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[8]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X42Y58         FDRE (Setup_fdre_C_R)       -0.524    24.763    seg_disp_driver_i/cnt_clk_en_seg_reg[8]
  -------------------------------------------------------------------
                         required time                         24.763    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 15.336    

Slack (MET) :             15.344ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.890ns (21.999%)  route 3.156ns (78.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.811     6.701    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.825 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.799     7.624    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.748 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.551     8.299    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.423 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.994     9.418    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y60         FDRE (Setup_fdre_C_R)       -0.524    24.762    seg_disp_driver_i/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.762    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 15.344    

Slack (MET) :             15.344ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.890ns (21.999%)  route 3.156ns (78.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.811     6.701    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.825 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.799     7.624    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.748 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.551     8.299    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.423 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.994     9.418    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y60         FDRE (Setup_fdre_C_R)       -0.524    24.762    seg_disp_driver_i/cnt_clk_en_seg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.762    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 15.344    

Slack (MET) :             15.344ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.890ns (21.999%)  route 3.156ns (78.001%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.811     6.701    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.825 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.799     7.624    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.748 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.551     8.299    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.423 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.994     9.418    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y60         FDRE (Setup_fdre_C_R)       -0.524    24.762    seg_disp_driver_i/cnt_clk_en_seg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.762    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 15.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.082     1.675    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.099     1.774 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.092     1.557    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.083     1.676    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.099     1.775 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.091     1.556    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.147     1.753    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  seg_disp_driver_i/disp_dig_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    seg_disp_driver_i/disp_dig_s[4]
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.092     1.573    seg_disp_driver_i/disp_dig_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.580     1.458    gen_btn_in[0].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/Q
                         net (fo=1, routed)           0.172     1.771    gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg
    SLICE_X43Y83         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    gen_btn_in[0].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X43Y83         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/C
                         clock pessimism             -0.501     1.475    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.070     1.545    gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.620%)  route 0.148ns (44.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.148     1.754    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  seg_disp_driver_i/disp_dig_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    seg_disp_driver_i/disp_dig_s[3]
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.091     1.572    seg_disp_driver_i/disp_dig_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.744%)  route 0.154ns (45.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.154     1.760    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  seg_disp_driver_i/disp_dig_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    seg_disp_driver_i/disp_dig_s[2]
    SLICE_X43Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X43Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.092     1.572    seg_disp_driver_i/disp_dig_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.583%)  route 0.155ns (45.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X43Y59         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.155     1.761    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.806 r  seg_disp_driver_i/disp_dig_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    seg_disp_driver_i/disp_dig_s[1]
    SLICE_X43Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X43Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.091     1.571    seg_disp_driver_i/disp_dig_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    gen_btn_in[0].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[1]/Q
                         net (fo=2, routed)           0.181     1.784    gen_btn_in[0].btn_in_inst/debouncer_i/shreg[1]
    SLICE_X41Y86         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.853     1.978    gen_btn_in[0].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[2]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.066     1.528    gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.463    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  UART_Tx_block_i/bit_cnt_reg[18]/Q
                         net (fo=2, routed)           0.125     1.753    UART_Tx_block_i/bit_cnt_reg[18]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  UART_Tx_block_i/bit_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    UART_Tx_block_i/bit_cnt_reg[16]_i_1_n_5
    SLICE_X42Y87         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.854     1.979    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[18]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.134     1.597    UART_Tx_block_i/bit_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_Tx_block_i/bit_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Tx_block_i/bit_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.586     1.464    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  UART_Tx_block_i/bit_cnt_reg[22]/Q
                         net (fo=2, routed)           0.125     1.754    UART_Tx_block_i/bit_cnt_reg[22]
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  UART_Tx_block_i/bit_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    UART_Tx_block_i/bit_cnt_reg[20]_i_1_n_5
    SLICE_X42Y88         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     1.981    UART_Tx_block_i/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  UART_Tx_block_i/bit_cnt_reg[22]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.134     1.598    UART_Tx_block_i/bit_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y84    UART_Tx_block_i/Tx_Data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y84    UART_Tx_block_i/Tx_enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y84    UART_Tx_block_i/UART_Tx_busy_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y84    UART_Tx_block_i/UART_data_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y84    UART_Tx_block_i/UART_data_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y84    UART_Tx_block_i/UART_data_reg_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y84    UART_Tx_block_i/UART_data_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y84    UART_Tx_block_i/UART_data_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y83    UART_Tx_block_i/bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    UART_Tx_block_i/bit_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    UART_Tx_block_i/bit_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    UART_Tx_block_i/bit_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y88    UART_Tx_block_i/bit_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y90    UART_Tx_block_i/bit_cnt_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y90    UART_Tx_block_i/bit_cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y90    UART_Tx_block_i/bit_cnt_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    seg_disp_driver_i/clk_en_seg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C



