0.6
2017.4
Dec 15 2017
21:07:18
D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.sim/sim_1/synth/timing/xsim/simu_time_synth.v,1555333630,verilog,,D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sim_1/new/simu.v,,DDS;DDS_ROM;DDS_ROM_dist_mem_gen_v8_0_12;PhaseAdder;glbl,,,,,,,,
D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sim_1/new/simu.v,1555309434,verilog,,,,simu,,,,,,,,
