#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 10 22:34:01 2020
# Process ID: 6304
# Current directory: D:/Study/Advanced Computer Hardware Design/Mips_processorUARTAlphav2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14412 D:\Study\Advanced Computer Hardware Design\Mips_processorUARTAlphav2\Mips_processorUARTAlphav2.xpr
# Log file: D:/Study/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/vivado.log
# Journal file: D:/Study/Advanced Computer Hardware Design/Mips_processorUARTAlphav2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Study/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 923.137 ; gain = 262.875
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 10 22:37:18 2020...
