# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do conv_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Source_Competition/FPGA/conv_1 {E:/Source_Competition/FPGA/conv_1/conv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:13 on Nov 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Source_Competition/FPGA/conv_1" E:/Source_Competition/FPGA/conv_1/conv.v 
# -- Compiling module conv
# 
# Top level modules:
# 	conv
# End time: 20:28:13 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Source_Competition/FPGA/conv_1 {E:/Source_Competition/FPGA/conv_1/tb_conv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:14 on Nov 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Source_Competition/FPGA/conv_1" E:/Source_Competition/FPGA/conv_1/tb_conv.v 
# -- Compiling module tb_conv
# 
# Top level modules:
# 	tb_conv
# End time: 20:28:14 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_conv
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_conv 
# Start time: 20:28:14 on Nov 15,2022
# Loading work.tb_conv
# Loading work.conv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-AQ1HAFV  ProcessID: 17660
#           Attempting to use alternate WLF file "./wlftakxivw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftakxivw
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : E:/Source_Competition/FPGA/conv_1/tb_conv.v(70)
#    Time: 1000030 ns  Iteration: 0  Instance: /tb_conv
# 1
# Break in Module tb_conv at E:/Source_Competition/FPGA/conv_1/tb_conv.v line 70
# End time: 20:28:50 on Nov 15,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
