A configurable FIFO implementation written in VHDL targeting Xilinx FPGAs.

It support both Block and Distributed RAM style and offer programmable full/empty multiple threshold control signals.
