#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 16 16:55:08 2021
# Process ID: 18378
# Current directory: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/vivado.log
# Journal file: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Fri Apr 16 16:55:21 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Apr 16 16:55:21 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Fri Apr 16 16:55:21 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.457 ; gain = 0.000 ; free physical = 86914 ; free virtual = 129692
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-29251-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-29251-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.457 ; gain = 0.000 ; free physical = 86900 ; free virtual = 129681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.457 ; gain = 0.000 ; free physical = 87613 ; free virtual = 130394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.457 ; gain = 0.000 ; free physical = 87627 ; free virtual = 130409
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.457 ; gain = 0.000 ; free physical = 87614 ; free virtual = 130396
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.391 ; gain = 0.000 ; free physical = 87497 ; free virtual = 130279
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2458.391 ; gain = 0.000 ; free physical = 87497 ; free virtual = 130279
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.391 ; gain = 63.934 ; free physical = 87505 ; free virtual = 130287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.391 ; gain = 63.934 ; free physical = 87505 ; free virtual = 130287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.391 ; gain = 63.934 ; free physical = 87504 ; free virtual = 130286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2458.391 ; gain = 63.934 ; free physical = 87506 ; free virtual = 130289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.391 ; gain = 63.934 ; free physical = 87486 ; free virtual = 130271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2458.391 ; gain = 63.934 ; free physical = 86556 ; free virtual = 129342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2458.391 ; gain = 63.934 ; free physical = 86556 ; free virtual = 129342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2465.406 ; gain = 70.949 ; free physical = 86551 ; free virtual = 129336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.344 ; gain = 76.887 ; free physical = 86353 ; free virtual = 129139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.344 ; gain = 76.887 ; free physical = 86353 ; free virtual = 129139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.344 ; gain = 76.887 ; free physical = 86353 ; free virtual = 129139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.344 ; gain = 76.887 ; free physical = 86353 ; free virtual = 129139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.344 ; gain = 76.887 ; free physical = 86353 ; free virtual = 129139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.344 ; gain = 76.887 ; free physical = 86353 ; free virtual = 129139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.344 ; gain = 76.887 ; free physical = 86353 ; free virtual = 129139
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2471.344 ; gain = 12.953 ; free physical = 86409 ; free virtual = 129195
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2471.352 ; gain = 76.887 ; free physical = 86409 ; free virtual = 129195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2471.352 ; gain = 0.000 ; free physical = 86402 ; free virtual = 129188
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.250 ; gain = 0.000 ; free physical = 86367 ; free virtual = 129161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2480.250 ; gain = 85.891 ; free physical = 86494 ; free virtual = 129287
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 16:56:30 2021...
[Fri Apr 16 16:56:41 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 86988 ; free virtual = 129818
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 86789 ; free virtual = 129620
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.488 ; gain = 0.000 ; free physical = 86702 ; free virtual = 129532
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 16:56:44 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  182 |     0 |     53200 |  0.34 |
|   LUT as Logic          |  182 |     0 |     53200 |  0.34 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  409 |     0 |    106400 |  0.38 |
|   Register as Flip Flop |  409 |     0 |    106400 |  0.38 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 408   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  408 |        Flop & Latch |
| LUT2     |   70 |                 LUT |
| LUT3     |   67 |                 LUT |
| LUT4     |   65 |                 LUT |
| CARRY4   |   17 |          CarryLogic |
| LUT6     |   14 |                 LUT |
| LUT1     |    2 |                 LUT |
| LUT5     |    1 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
| DSP48E1  |    1 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.566 ; gain = 280.078 ; free physical = 86258 ; free virtual = 129090
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 16:56:49 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.014        0.000                      0                  531        0.252        0.000                      0                  531        4.500        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.014        0.000                      0                  531        0.252        0.000                      0                  531        4.500        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 3.607ns (72.444%)  route 1.372ns (27.556%))
  Logic Levels:           18  (CARRY4=16 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[63]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp[63]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.051 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.060    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.177 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.177    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.294 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.294    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.411 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.411    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.528 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.528    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.645 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.645    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.762 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.762    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.879 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     3.879    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.996 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, unplaced)         0.000     3.996    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.113 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     4.113    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.230 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, unplaced)         0.000     4.230    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.347 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, unplaced)         0.000     4.347    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.464 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, unplaced)         0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.581 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, unplaced)         0.000     4.581    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.698 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, unplaced)         0.000     4.698    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.035 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/O[1]
                         net (fo=1, unplaced)         0.611     5.646    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14_n_6
                         LUT4 (Prop_lut4_I3_O)        0.306     5.952 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[61]_i_1/O
                         net (fo=1, unplaced)         0.000     5.952    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[61]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[61]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                  5.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[9]/Q
                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp[9]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp[10]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[10]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/dividend_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                bd_0_i/hls_inst/inst/mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[0]/C




INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Apr 16 16:56:49 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Fri Apr 16 16:56:49 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2395.312 ; gain = 0.000 ; free physical = 85684 ; free virtual = 128519
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2397.426 ; gain = 0.000 ; free physical = 85643 ; free virtual = 128487
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.375 ; gain = 0.000 ; free physical = 85033 ; free virtual = 127885
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.375 ; gain = 244.031 ; free physical = 85033 ; free virtual = 127885
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.812 ; gain = 117.562 ; free physical = 84981 ; free virtual = 127834

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14269bbb6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2766.812 ; gain = 0.000 ; free physical = 84982 ; free virtual = 127834

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14269bbb6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2854.766 ; gain = 3.969 ; free physical = 84776 ; free virtual = 127629
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d6887b0f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2854.766 ; gain = 3.969 ; free physical = 84778 ; free virtual = 127631
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18c6127a1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2854.766 ; gain = 3.969 ; free physical = 84781 ; free virtual = 127634
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18c6127a1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2854.766 ; gain = 3.969 ; free physical = 84782 ; free virtual = 127635
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18c6127a1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2854.766 ; gain = 3.969 ; free physical = 84783 ; free virtual = 127635
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18c6127a1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2854.766 ; gain = 3.969 ; free physical = 84784 ; free virtual = 127636
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.766 ; gain = 0.000 ; free physical = 84792 ; free virtual = 127644
Ending Logic Optimization Task | Checksum: 75b53784

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2854.766 ; gain = 3.969 ; free physical = 84793 ; free virtual = 127645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 75b53784

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2854.766 ; gain = 0.000 ; free physical = 84801 ; free virtual = 127653

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 75b53784

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.766 ; gain = 0.000 ; free physical = 84801 ; free virtual = 127653

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.766 ; gain = 0.000 ; free physical = 84801 ; free virtual = 127653
Ending Netlist Obfuscation Task | Checksum: 75b53784

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.766 ; gain = 0.000 ; free physical = 84801 ; free virtual = 127653
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.809 ; gain = 0.000 ; free physical = 84464 ; free virtual = 127317
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 44610395

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3011.809 ; gain = 0.000 ; free physical = 84464 ; free virtual = 127317
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.809 ; gain = 0.000 ; free physical = 84463 ; free virtual = 127316

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 32a0dca1

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3035.820 ; gain = 24.012 ; free physical = 84459 ; free virtual = 127312

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: acb2ac48

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3067.836 ; gain = 56.027 ; free physical = 84447 ; free virtual = 127299

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: acb2ac48

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3067.836 ; gain = 56.027 ; free physical = 84446 ; free virtual = 127298
Phase 1 Placer Initialization | Checksum: acb2ac48

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3067.836 ; gain = 56.027 ; free physical = 84444 ; free virtual = 127297

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 96bb74f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3083.844 ; gain = 72.035 ; free physical = 84417 ; free virtual = 127270

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 3f422e1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3083.844 ; gain = 72.035 ; free physical = 84422 ; free virtual = 127274

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 84122 ; free virtual = 126975

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 16bfb9a65

Time (s): cpu = 00:00:19 ; elapsed = 00:00:03 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84117 ; free virtual = 126970
Phase 2.3 Global Placement Core | Checksum: c7917432

Time (s): cpu = 00:00:19 ; elapsed = 00:00:03 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84112 ; free virtual = 126965
Phase 2 Global Placement | Checksum: c7917432

Time (s): cpu = 00:00:19 ; elapsed = 00:00:03 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84111 ; free virtual = 126964

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9e04aab4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:03 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84108 ; free virtual = 126960

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bad1d758

Time (s): cpu = 00:00:20 ; elapsed = 00:00:03 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84100 ; free virtual = 126953

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2065e6e71

Time (s): cpu = 00:00:20 ; elapsed = 00:00:03 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84099 ; free virtual = 126952

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20dd9c89d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:03 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84098 ; free virtual = 126951

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b130b226

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84075 ; free virtual = 126928

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e6238be3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84073 ; free virtual = 126926

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b06c42b5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84072 ; free virtual = 126925
Phase 3 Detail Placement | Checksum: 1b06c42b5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84078 ; free virtual = 126930

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1662f51fd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.374 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 102dc6abf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 84074 ; free virtual = 126927
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 141d077ed

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 84074 ; free virtual = 126927
Phase 4.1.1.1 BUFG Insertion | Checksum: 1662f51fd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84073 ; free virtual = 126926
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.374. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84073 ; free virtual = 126926
Phase 4.1 Post Commit Optimization | Checksum: 1734027c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84073 ; free virtual = 126926

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1734027c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84072 ; free virtual = 126925

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1734027c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84072 ; free virtual = 126925
Phase 4.3 Placer Reporting | Checksum: 1734027c9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84072 ; free virtual = 126925

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 84072 ; free virtual = 126925

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84072 ; free virtual = 126925
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11480b8f3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84072 ; free virtual = 126925
Ending Placer Task | Checksum: b1bcd528

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84072 ; free virtual = 126925
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3091.848 ; gain = 80.039 ; free physical = 84095 ; free virtual = 126948
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 84076 ; free virtual = 126931
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 83996 ; free virtual = 126850
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 83965 ; free virtual = 126818
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 83923 ; free virtual = 126778
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 94a71b2d ConstDB: 0 ShapeSum: 1d15b9fb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10264a4ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 83648 ; free virtual = 126502
Post Restoration Checksum: NetGraph: 2588cff1 NumContArr: dcdbd4c9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10264a4ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3091.848 ; gain = 0.000 ; free physical = 83647 ; free virtual = 126502

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10264a4ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3094.480 ; gain = 2.633 ; free physical = 83612 ; free virtual = 126467

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10264a4ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3094.480 ; gain = 2.633 ; free physical = 83612 ; free virtual = 126467
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 136ae63d6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3116.363 ; gain = 24.516 ; free physical = 83600 ; free virtual = 126455
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.561  | TNS=0.000  | WHS=0.090  | THS=0.000  |

Phase 2 Router Initialization | Checksum: daa619bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3116.363 ; gain = 24.516 ; free physical = 83598 ; free virtual = 126453

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 470
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 470
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: daa619bc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83593 ; free virtual = 126448
Phase 3 Initial Routing | Checksum: 1f206bc56

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83592 ; free virtual = 126447

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.310  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1366613a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83589 ; free virtual = 126444
Phase 4 Rip-up And Reroute | Checksum: 1366613a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83589 ; free virtual = 126444

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1366613a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83589 ; free virtual = 126444

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1366613a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83589 ; free virtual = 126444
Phase 5 Delay and Skew Optimization | Checksum: 1366613a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83589 ; free virtual = 126444

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1299f7220

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83587 ; free virtual = 126442
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.310  | TNS=0.000  | WHS=0.123  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1299f7220

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83586 ; free virtual = 126441
Phase 6 Post Hold Fix | Checksum: 1299f7220

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83586 ; free virtual = 126441

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0279072 %
  Global Horizontal Routing Utilization  = 0.0285666 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ddbb9136

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83581 ; free virtual = 126436

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ddbb9136

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.363 ; gain = 25.516 ; free physical = 83579 ; free virtual = 126434

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29ebe06ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3149.379 ; gain = 57.531 ; free physical = 83585 ; free virtual = 126440

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.310  | TNS=0.000  | WHS=0.123  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29ebe06ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3149.379 ; gain = 57.531 ; free physical = 83585 ; free virtual = 126440
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3149.379 ; gain = 57.531 ; free physical = 83621 ; free virtual = 126476

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3149.379 ; gain = 57.531 ; free physical = 83621 ; free virtual = 126476
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3149.379 ; gain = 0.000 ; free physical = 83611 ; free virtual = 126469
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 16:57:35 2021...
[Fri Apr 16 16:57:46 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:57 . Memory (MB): peak = 2858.586 ; gain = 0.000 ; free physical = 86184 ; free virtual = 129064
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.586 ; gain = 0.000 ; free physical = 86173 ; free virtual = 129053
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2995.824 ; gain = 0.000 ; free physical = 86067 ; free virtual = 128934
Restored from archive | CPU: 0.040000 secs | Memory: 0.582260 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2995.824 ; gain = 0.000 ; free physical = 86067 ; free virtual = 128934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2995.824 ; gain = 0.000 ; free physical = 86067 ; free virtual = 128934
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         746 :
       # of nets not needing routing.......... :         274 :
           # of internally routed nets........ :         198 :
           # of implicitly routed ports....... :          76 :
       # of routable nets..................... :         472 :
           # of fully routed nets............. :         472 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 16:57:47 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 3.265ns (49.212%)  route 3.370ns (50.788%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.869     7.313    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.295     7.608 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.608    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.265ns (49.197%)  route 3.372ns (50.803%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.871     7.315    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.295     7.610 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.610    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 3.265ns (51.046%)  route 3.131ns (48.954%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.631     7.074    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y66         LUT5 (Prop_lut5_I3_O)        0.295     7.369 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 3.265ns (51.070%)  route 3.128ns (48.930%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.628     7.071    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y66         LUT4 (Prop_lut4_I2_O)        0.295     7.366 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.366    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.265ns (52.264%)  route 2.982ns (47.736%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.482     6.925    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y67         LUT4 (Prop_lut4_I2_O)        0.295     7.220 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     7.220    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 3.265ns (52.289%)  route 2.979ns (47.711%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.479     6.922    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y67         LUT4 (Prop_lut4_I2_O)        0.295     7.217 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     7.217    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 3.265ns (53.392%)  route 2.850ns (46.608%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.350     6.793    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y69         LUT4 (Prop_lut4_I2_O)        0.295     7.088 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     7.088    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 3.265ns (53.392%)  route 2.850ns (46.608%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.350     6.793    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y70         LUT4 (Prop_lut4_I2_O)        0.295     7.088 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.088    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 3.265ns (53.419%)  route 2.847ns (46.581%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.347     6.790    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y70         LUT4 (Prop_lut4_I2_O)        0.295     7.085 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.085    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y70         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 3.265ns (53.496%)  route 2.838ns (46.504%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.338     6.781    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.295     7.076 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     7.076    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  3.845    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 16:57:47 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  180 |     0 |     53200 |  0.34 |
|   LUT as Logic          |  180 |     0 |     53200 |  0.34 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |  409 |     0 |    106400 |  0.38 |
|   Register as Flip Flop |  409 |     0 |    106400 |  0.38 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 408   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   87 |     0 |     13300 |  0.65 |
|   SLICEL                                   |   48 |     0 |           |       |
|   SLICEM                                   |   39 |     0 |           |       |
| LUT as Logic                               |  180 |     0 |     53200 |  0.34 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  141 |       |           |       |
|   using O5 and O6                          |   39 |       |           |       |
| LUT as Memory                              |    0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  409 |     0 |    106400 |  0.38 |
|   Register driven from within the Slice    |  149 |       |           |       |
|   Register driven from outside the Slice   |  260 |       |           |       |
|     LUT in front of the register is unused |  205 |       |           |       |
|     LUT in front of the register is used   |   55 |       |           |       |
| Unique Control Sets                        |    6 |       |     13300 |  0.05 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  408 |        Flop & Latch |
| LUT2     |   70 |                 LUT |
| LUT3     |   67 |                 LUT |
| LUT4     |   65 |                 LUT |
| CARRY4   |   17 |          CarryLogic |
| LUT6     |   14 |                 LUT |
| LUT1     |    2 |                 LUT |
| LUT5     |    1 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
| DSP48E1  |    1 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 16:57:47 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.310        0.000                      0                  531        0.129        0.000                      0                  531        4.500        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.310        0.000                      0                  531        0.129        0.000                      0                  531        4.500        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 3.265ns (49.212%)  route 3.370ns (50.788%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=99, routed)          1.492     2.921    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.045 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.045    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_5_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.578 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.578    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.812    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.046    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.163 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.163    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.280 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.397 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.406    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.523 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.523    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.640 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.640    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.757    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.874    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.991    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.108 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.108    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.225 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.225    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.444 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.869     7.313    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X29Y66         LUT4 (Prop_lut4_I2_O)        0.295     7.608 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.608    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X29Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0/remd_tmp_reg[35]/Q
                         net (fo=3, routed)           0.092     0.643    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/fn1_urem_64s_11ns_64_68_seq_1_div_u_0_n_29
    SLICE_X30Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=409, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/ap_clk
    SLICE_X30Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/urem_64s_11ns_64_68_seq_1_U1/fn1_urem_64s_11ns_64_68_seq_1_div_U/remd_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y24   bd_0_i/hls_inst/inst/mac_muladd_8s_17s_16ns_24_4_1_U2/fn1_mac_muladd_8s_17s_16ns_24_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y60  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y60  bd_0_i/hls_inst/inst/add_ln23_1_reg_163_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=3.310449, worst hold slack (WHS)=0.128652, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 87 180 409 1 0 0 0 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 16 16:57:47 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:           87
LUT:            180
FF:             409
DSP:              1
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.986
CP achieved post-implementation:    6.690
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/dfg_61/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 16:57:47 2021...
