# Logic_Gates
This project includes the schematic, layout and testbenches of different logic gates which includes not, nand, and, or, nor and xor gates.

The schematic, layout and testbenches of these logic gates is created using Cadence Virtuoso. So, for accessing these files one must have the license of Cadense Virtuoso and it should be installed on the device.
