#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jun 25 15:06:14 2024
# Process ID: 2856
# Current directory: /home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1
# Command line: vivado -log mb_preset_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_preset_wrapper.tcl -notrace
# Log file: /home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/mb_preset_wrapper.vdi
# Journal file: /home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/vivado.jou
# Running On: hermite, OS: Linux, CPU Frequency: 2095.991 MHz, CPU Physical cores: 12, Host memory: 7972 MB
#-----------------------------------------------------------
source mb_preset_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.320 ; gain = 12.898 ; free physical = 2853 ; free virtual = 6589
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/share/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top mb_preset_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0.dcp' for cell 'mb_preset_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.dcp' for cell 'mb_preset_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0.dcp' for cell 'mb_preset_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0.dcp' for cell 'mb_preset_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0.dcp' for cell 'mb_preset_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_preset_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_xbar_0/mb_preset_xbar_0.dcp' for cell 'mb_preset_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_bram_if_cntlr_0/mb_preset_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/mb_preset_dlmb_v10_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_ilmb_bram_if_cntlr_0/mb_preset_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_ilmb_v10_0/mb_preset_ilmb_v10_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_lmb_bram_0/mb_preset_lmb_bram_0.dcp' for cell 'mb_preset_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 1709.320 ; gain = 0.000 ; free physical = 2406 ; free virtual = 6142
INFO: [Netlist 29-17] Analyzing 348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0_board.xdc] for cell 'mb_preset_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0_board.xdc] for cell 'mb_preset_i/axi_uartlite_0/U0'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0.xdc] for cell 'mb_preset_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_0/mb_preset_axi_uartlite_0_0.xdc] for cell 'mb_preset_i/axi_uartlite_0/U0'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0.xdc] for cell 'mb_preset_i/microblaze_0/U0'
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0.xdc] for cell 'mb_preset_i/microblaze_0/U0'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_board.xdc] for cell 'mb_preset_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_board.xdc] for cell 'mb_preset_i/clk_wiz_1/inst'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.xdc] for cell 'mb_preset_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.668 ; gain = 551.820 ; free physical = 1851 ; free virtual = 5588
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0.xdc] for cell 'mb_preset_i/clk_wiz_1/inst'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.srcs/constrs_1/imports/digilent-xdc/Arty-A7-100-Master.xdc]
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.srcs/constrs_1/imports/digilent-xdc/Arty-A7-100-Master.xdc]
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0.xdc] for cell 'mb_preset_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0.xdc:4]
Finished Parsing XDC File [/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0.xdc] for cell 'mb_preset_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_preset_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.gen/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.785 ; gain = 0.000 ; free physical = 1855 ; free virtual = 5592
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2664.785 ; gain = 1350.668 ; free physical = 1855 ; free virtual = 5592
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2664.785 ; gain = 0.000 ; free physical = 1845 ; free virtual = 5582

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 21851b485

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.613 ; gain = 0.000 ; free physical = 1569 ; free virtual = 5306

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21851b485

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.613 ; gain = 0.000 ; free physical = 1569 ; free virtual = 5306
Phase 1 Initialization | Checksum: 21851b485

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.613 ; gain = 0.000 ; free physical = 1569 ; free virtual = 5306

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 21851b485

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5251

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21851b485

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5251
Phase 2 Timer Update And Timing Data Collection | Checksum: 21851b485

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5251

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cfdc3ad3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5251
Retarget | Checksum: 1cfdc3ad3
INFO: [Opt 31-389] Phase Retarget created 168 cells and removed 250 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 15b7abd95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5251
Constant propagation | Checksum: 15b7abd95
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 19bc1738e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5251
Sweep | Checksum: 19bc1738e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1f1d617e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5251
BUFG optimization | Checksum: 1f1d617e7
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f1d617e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5250
Shift Register Optimization | Checksum: 1f1d617e7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7a100t is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f1d617e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5250
Post Processing Netlist | Checksum: 1f1d617e7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18a9a7532

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5250

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2827.426 ; gain = 0.000 ; free physical = 1514 ; free virtual = 5250
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18a9a7532

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5250
Phase 9 Finalization | Checksum: 18a9a7532

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5250
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             168  |             250  |                                              3  |
|  Constant propagation         |               3  |              20  |                                              1  |
|  Sweep                        |               0  |              65  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18a9a7532

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.426 ; gain = 51.812 ; free physical = 1514 ; free virtual = 5250
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.426 ; gain = 0.000 ; free physical = 1514 ; free virtual = 5250

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2827.426 ; gain = 0.000 ; free physical = 1514 ; free virtual = 5250
Ending Netlist Obfuscation Task | Checksum: 18a9a7532

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2827.426 ; gain = 0.000 ; free physical = 1514 ; free virtual = 5250
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file mb_preset_wrapper_drc_opted.rpt -pb mb_preset_wrapper_drc_opted.pb -rpx mb_preset_wrapper_drc_opted.rpx
Command: report_drc -file mb_preset_wrapper_drc_opted.rpt -pb mb_preset_wrapper_drc_opted.pb -rpx mb_preset_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/mb_preset_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.445 ; gain = 0.000 ; free physical = 1506 ; free virtual = 5243
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.445 ; gain = 0.000 ; free physical = 1506 ; free virtual = 5243
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.445 ; gain = 0.000 ; free physical = 1506 ; free virtual = 5243
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2867.445 ; gain = 0.000 ; free physical = 1506 ; free virtual = 5243
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.445 ; gain = 0.000 ; free physical = 1506 ; free virtual = 5243
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.445 ; gain = 0.000 ; free physical = 1506 ; free virtual = 5243
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2867.445 ; gain = 0.000 ; free physical = 1506 ; free virtual = 5243
INFO: [Common 17-1381] The checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/mb_preset_wrapper_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.316 ; gain = 0.000 ; free physical = 1482 ; free virtual = 5221
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1144186f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.316 ; gain = 0.000 ; free physical = 1482 ; free virtual = 5221
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.316 ; gain = 0.000 ; free physical = 1482 ; free virtual = 5221

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a0c6270

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2874.316 ; gain = 0.000 ; free physical = 1482 ; free virtual = 5221

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10be40792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1482 ; free virtual = 5221

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10be40792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1482 ; free virtual = 5221
Phase 1 Placer Initialization | Checksum: 10be40792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1482 ; free virtual = 5221

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d2a9b5d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1475 ; free virtual = 5214

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1651fba44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1483 ; free virtual = 5222

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1651fba44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1483 ; free virtual = 5222

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1fa244bfe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 89 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 36 nets or LUTs. Breaked 0 LUT, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5215

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             36  |                    36  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             36  |                    36  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a7e5a86e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215
Phase 2.4 Global Placement Core | Checksum: 142dd1294

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215
Phase 2 Global Placement | Checksum: 142dd1294

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f1a7d1cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 237b8143a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29314f2df

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 225143ed5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f1fd49ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15ccb0b9e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c167a71a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215
Phase 3 Detail Placement | Checksum: 1c167a71a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1476 ; free virtual = 5215

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1100d77e8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.987 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 180ef2329

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1464 ; free virtual = 5203
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 180ef2329

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1464 ; free virtual = 5203
Phase 4.1.1.1 BUFG Insertion | Checksum: 1100d77e8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.987. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 194c82402

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203
Phase 4.1 Post Commit Optimization | Checksum: 194c82402

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 194c82402

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 194c82402

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203
Phase 4.3 Placer Reporting | Checksum: 194c82402

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1464 ; free virtual = 5203

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21323e457

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203
Ending Placer Task | Checksum: 188f1f53e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2881.344 ; gain = 7.027 ; free physical = 1464 ; free virtual = 5203
89 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2881.344 ; gain = 13.898 ; free physical = 1464 ; free virtual = 5203
INFO: [runtcl-4] Executing : report_io -file mb_preset_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1464 ; free virtual = 5203
INFO: [runtcl-4] Executing : report_utilization -file mb_preset_wrapper_utilization_placed.rpt -pb mb_preset_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_preset_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1464 ; free virtual = 5203
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1455 ; free virtual = 5195
Wrote PlaceDB: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1446 ; free virtual = 5189
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1446 ; free virtual = 5189
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1445 ; free virtual = 5189
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1445 ; free virtual = 5189
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1445 ; free virtual = 5189
Write Physdb Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2881.344 ; gain = 0.000 ; free physical = 1445 ; free virtual = 5189
INFO: [Common 17-1381] The checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/mb_preset_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2893.184 ; gain = 0.000 ; free physical = 1443 ; free virtual = 5184
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.184 ; gain = 0.000 ; free physical = 1436 ; free virtual = 5178
Wrote PlaceDB: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2893.184 ; gain = 0.000 ; free physical = 1428 ; free virtual = 5174
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.184 ; gain = 0.000 ; free physical = 1428 ; free virtual = 5174
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2893.184 ; gain = 0.000 ; free physical = 1430 ; free virtual = 5176
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.184 ; gain = 0.000 ; free physical = 1430 ; free virtual = 5176
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.184 ; gain = 0.000 ; free physical = 1429 ; free virtual = 5176
Write Physdb Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2893.184 ; gain = 0.000 ; free physical = 1429 ; free virtual = 5176
INFO: [Common 17-1381] The checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/mb_preset_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9add2ad9 ConstDB: 0 ShapeSum: ee14ca65 RouteDB: 0
Post Restoration Checksum: NetGraph: cc47587f | NumContArr: 9604d20c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e79e1fc5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3030.789 ; gain = 89.945 ; free physical = 1289 ; free virtual = 5033

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e79e1fc5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3030.789 ; gain = 89.945 ; free physical = 1289 ; free virtual = 5033

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e79e1fc5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3030.789 ; gain = 89.945 ; free physical = 1289 ; free virtual = 5033
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a88d9e62

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3060.992 ; gain = 120.148 ; free physical = 1256 ; free virtual = 5001
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.097  | TNS=0.000  | WHS=-0.277 | THS=-113.522|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2726
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2726
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20962a084

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3069.273 ; gain = 128.430 ; free physical = 1250 ; free virtual = 4994

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20962a084

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3069.273 ; gain = 128.430 ; free physical = 1250 ; free virtual = 4994

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2bd56d5d2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902
Phase 3 Initial Routing | Checksum: 2bd56d5d2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 502
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.985  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c02e5fc8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.985  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29b3d3f7c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902
Phase 4 Rip-up And Reroute | Checksum: 29b3d3f7c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 29b3d3f7c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 29b3d3f7c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902
Phase 5 Delay and Skew Optimization | Checksum: 29b3d3f7c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27cf10478

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.064  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2d46ea8d2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902
Phase 6 Post Hold Fix | Checksum: 2d46ea8d2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.797885 %
  Global Horizontal Routing Utilization  = 0.84335 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2d46ea8d2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1158 ; free virtual = 4902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2d46ea8d2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1157 ; free virtual = 4901

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ee4bb00c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1157 ; free virtual = 4901

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.062  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 2cfafe343

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1157 ; free virtual = 4901
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 2208a980f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1157 ; free virtual = 4901
Ending Routing Task | Checksum: 2208a980f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 3162.273 ; gain = 221.430 ; free physical = 1157 ; free virtual = 4901

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3162.273 ; gain = 269.090 ; free physical = 1157 ; free virtual = 4901
INFO: [runtcl-4] Executing : report_drc -file mb_preset_wrapper_drc_routed.rpt -pb mb_preset_wrapper_drc_routed.pb -rpx mb_preset_wrapper_drc_routed.rpx
Command: report_drc -file mb_preset_wrapper_drc_routed.rpt -pb mb_preset_wrapper_drc_routed.pb -rpx mb_preset_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/mb_preset_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_preset_wrapper_methodology_drc_routed.rpt -pb mb_preset_wrapper_methodology_drc_routed.pb -rpx mb_preset_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mb_preset_wrapper_methodology_drc_routed.rpt -pb mb_preset_wrapper_methodology_drc_routed.pb -rpx mb_preset_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/mb_preset_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_preset_wrapper_power_routed.rpt -pb mb_preset_wrapper_power_summary_routed.pb -rpx mb_preset_wrapper_power_routed.rpx
Command: report_power -file mb_preset_wrapper_power_routed.rpt -pb mb_preset_wrapper_power_summary_routed.pb -rpx mb_preset_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_preset_wrapper_route_status.rpt -pb mb_preset_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_preset_wrapper_timing_summary_routed.rpt -pb mb_preset_wrapper_timing_summary_routed.pb -rpx mb_preset_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_preset_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_preset_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_preset_wrapper_bus_skew_routed.rpt -pb mb_preset_wrapper_bus_skew_routed.pb -rpx mb_preset_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3242.312 ; gain = 0.000 ; free physical = 1156 ; free virtual = 4907
Wrote PlaceDB: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3242.312 ; gain = 0.000 ; free physical = 1153 ; free virtual = 4908
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.312 ; gain = 0.000 ; free physical = 1153 ; free virtual = 4908
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3242.312 ; gain = 0.000 ; free physical = 1152 ; free virtual = 4907
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.312 ; gain = 0.000 ; free physical = 1152 ; free virtual = 4907
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3242.312 ; gain = 0.000 ; free physical = 1151 ; free virtual = 4908
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3242.312 ; gain = 0.000 ; free physical = 1151 ; free virtual = 4908
INFO: [Common 17-1381] The checkpoint '/home/sazzalin/customdev/xlnx/microblaze_ex/microblaze_ex.runs/impl_1/mb_preset_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 15:07:46 2024...
