

================================================================
== Vivado HLS Report for 'ItoZero'
================================================================
* Date:           Sat Feb  9 15:55:07 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.43|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   15|   15|   16|   16| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

 <State 1> : 1.43ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !79"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !83"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !87"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !91"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !95"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @ItoZero_str) nounwind"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [ItoZero.cpp:35]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:37]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:38]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:39]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:40]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_i_V_0, i1* @data_reg_i_V_1, i1* @data_reg_i_V_2, i1* @data_reg_i_V_3, i1* @data_reg_i_V_4, i1* @data_reg_i_V_5, i1* @data_reg_i_V_6, i1* @data_reg_i_V_7, i1* @data_reg_i_V_8, i1* @data_reg_i_V_9, i1* @data_reg_i_V_10, i1* @data_reg_i_V_11, i1* @data_reg_i_V_12, i1* @data_reg_i_V_13, i1* @data_reg_i_V_14, i1* @data_reg_i_V_15, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:42]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset([16 x i16]* @data_reg_q_V, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:45]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:50]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @firstLoad_V, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:52]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:60]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%currentwrState_load = load i1* @currentwrState, align 1" [ItoZero.cpp:64]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentwrState, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:64]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = load i24* @data_valid_reg_V, align 4" [ItoZero.cpp:77]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 12)" [ItoZero.cpp:77]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %currentwrState_load, label %2, label %0" [ItoZero.cpp:70]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge207" [ItoZero.cpp:72]
ST_1 : Operation 40 [1/1] (1.06ns)   --->   "store i1 true, i1* @currentwrState, align 1" [ItoZero.cpp:73]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge207" [ItoZero.cpp:73]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge206" [ItoZero.cpp:74]
ST_1 : Operation 43 [1/1] (1.06ns)   --->   "store i1 %tmp_2, i1* @currentwrState, align 1" [ItoZero.cpp:80]
ST_1 : Operation 44 [2/2] (1.42ns)   --->   "%data_reg_q_V_load = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i24 %p_Val2_s to i23" [ItoZero.cpp:97]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_4 = call i24 @llvm.part.set.i24.i23(i24 %p_Val2_s, i23 %tmp_3, i32 1, i32 23)" [ItoZero.cpp:97]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [ItoZero.cpp:100]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%firstLoad_V_load = load i1* @firstLoad_V, align 1" [ItoZero.cpp:108]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %5, label %3" [ItoZero.cpp:100]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %4, label %._crit_edge209" [ItoZero.cpp:102]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)" [ItoZero.cpp:107]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %7" [ItoZero.cpp:107]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %firstLoad_V_load, label %.loopexit, label %.preheader.0" [ItoZero.cpp:108]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_15, align 1" [ItoZero.cpp:111]
ST_1 : Operation 55 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_1 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_14, align 1" [ItoZero.cpp:111]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_13, align 1" [ItoZero.cpp:111]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_11, align 1" [ItoZero.cpp:111]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_10, align 1" [ItoZero.cpp:111]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_9, align 1" [ItoZero.cpp:111]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_8, align 1" [ItoZero.cpp:111]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_7, align 1" [ItoZero.cpp:111]
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_6, align 1" [ItoZero.cpp:111]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_5, align 1" [ItoZero.cpp:111]
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_4, align 1" [ItoZero.cpp:111]
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_3, align 1" [ItoZero.cpp:111]
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_2, align 1" [ItoZero.cpp:111]
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_1, align 1" [ItoZero.cpp:111]

 <State 2> : 1.43ns
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%data_reg_i_V_12_load = load i1* @data_reg_i_V_12, align 1"
ST_2 : Operation 70 [1/2] (1.42ns)   --->   "%data_reg_q_V_load = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %data_reg_i_V_12_load, i16 %data_reg_q_V_load)" [ItoZero.cpp:83]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_2 = zext i17 %tmp_1 to i32" [ItoZero.cpp:83]
ST_2 : Operation 73 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_2, i1 false)" [ItoZero.cpp:84]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_1 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 75 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_2 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 76 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_3 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_12, align 1" [ItoZero.cpp:111]

 <State 3> : 1.43ns
ST_3 : Operation 78 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_2, i1 false)" [ItoZero.cpp:84]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_2 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_3 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 81 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_4 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 82 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_5 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 4> : 1.43ns
ST_4 : Operation 83 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_4 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 84 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_5 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 85 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_6 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 86 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_7 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 5> : 1.43ns
ST_5 : Operation 87 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_6 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 88 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_7 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 89 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_8 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 90 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_9 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 6> : 1.43ns
ST_6 : Operation 91 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_8 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 92 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_9 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 93 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_10 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 94 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_11 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 7> : 1.43ns
ST_7 : Operation 95 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_10 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 96 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_11 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 97 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_12 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 98 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_13 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 8> : 1.43ns
ST_8 : Operation 99 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_12 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 100 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_13 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 101 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_14 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 102 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_15 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 9> : 1.43ns
ST_9 : Operation 103 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_1, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 15), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 104 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_2, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 105 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_14 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 106 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_15 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 10> : 1.43ns
ST_10 : Operation 107 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_3, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_10 : Operation 108 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_4, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 11> : 1.43ns
ST_11 : Operation 109 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_5, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_11 : Operation 110 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_6, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 12> : 1.43ns
ST_12 : Operation 111 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_7, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 112 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_8, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 13> : 1.43ns
ST_13 : Operation 113 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_9, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 114 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_10, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 14> : 1.43ns
ST_14 : Operation 115 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_11, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 116 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_12, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 15> : 1.43ns
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [ItoZero.cpp:103]
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br label %._crit_edge209" [ItoZero.cpp:103]
ST_15 : Operation 119 [1/1] (1.06ns)   --->   "store i1 true, i1* @firstLoad_V, align 1" [ItoZero.cpp:104]
ST_15 : Operation 120 [1/1] (1.12ns)   --->   "br label %mergeST" [ItoZero.cpp:105]
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_s = shl i24 %p_Val2_s, 1" [ItoZero.cpp:121]
ST_15 : Operation 122 [1/1] (1.12ns)   --->   "br label %mergeST"
ST_15 : Operation 123 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_13, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 124 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_14, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 16> : 1.43ns
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge206" [ItoZero.cpp:86]
ST_16 : Operation 126 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_15, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2" [ItoZero.cpp:112]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [ItoZero.cpp:114]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [ItoZero.cpp:114]
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i32 %tmp_data_V to i16" [ItoZero.cpp:115]
ST_16 : Operation 131 [1/1] (1.42ns)   --->   "store i16 %tmp_5, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16" [ItoZero.cpp:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 31)" [ItoZero.cpp:116]
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "store i16 %p_Result_3, i16* @data_reg_i_V_0, align 16" [ItoZero.cpp:116]
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %tmp_3, i1 true)" [ItoZero.cpp:117]
ST_16 : Operation 135 [1/1] (1.06ns)   --->   "store i1 false, i1* @firstLoad_V, align 1" [ItoZero.cpp:118]
ST_16 : Operation 136 [1/1] (1.12ns)   --->   "br label %mergeST" [ItoZero.cpp:120]
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%data_valid_reg_V_new_1 = phi i24 [ %p_Result_4, %._crit_edge209 ], [ %p_Result_1, %.loopexit ], [ %p_Result_s, %7 ]"
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "store i24 %data_valid_reg_V_new_1, i24* @data_valid_reg_V, align 4" [ItoZero.cpp:97]
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "ret void" [ItoZero.cpp:126]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentwrState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_valid_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_reg_i_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ firstLoad_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_reg_i_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_q_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17            (specbitsmap   ) [ 00000000000000000]
StgValue_18            (specbitsmap   ) [ 00000000000000000]
StgValue_19            (specbitsmap   ) [ 00000000000000000]
StgValue_20            (specbitsmap   ) [ 00000000000000000]
StgValue_21            (specbitsmap   ) [ 00000000000000000]
StgValue_22            (spectopmodule ) [ 00000000000000000]
start_V_read           (read          ) [ 00111111111111110]
StgValue_24            (specresource  ) [ 00000000000000000]
StgValue_25            (specinterface ) [ 00000000000000000]
StgValue_26            (specinterface ) [ 00000000000000000]
StgValue_27            (specinterface ) [ 00000000000000000]
StgValue_28            (specpipeline  ) [ 00000000000000000]
StgValue_29            (specreset     ) [ 00000000000000000]
StgValue_30            (specreset     ) [ 00000000000000000]
StgValue_31            (specreset     ) [ 00000000000000000]
StgValue_32            (specreset     ) [ 00000000000000000]
StgValue_33            (specreset     ) [ 00000000000000000]
currentwrState_load    (load          ) [ 01111111111111111]
StgValue_35            (specreset     ) [ 00000000000000000]
p_Val2_s               (load          ) [ 00111111111111110]
tmp_2                  (bitselect     ) [ 01000000000000000]
StgValue_38            (br            ) [ 00000000000000000]
StgValue_39            (br            ) [ 00000000000000000]
StgValue_40            (store         ) [ 00000000000000000]
StgValue_41            (br            ) [ 00000000000000000]
StgValue_42            (br            ) [ 00000000000000000]
StgValue_43            (store         ) [ 00000000000000000]
tmp_3                  (trunc         ) [ 00111111111111111]
p_Result_4             (partset       ) [ 00111111111111111]
currentState_load      (load          ) [ 01111111111111111]
firstLoad_V_load       (load          ) [ 01111111111111111]
StgValue_49            (br            ) [ 00000000000000000]
StgValue_50            (br            ) [ 00000000000000000]
tmp                    (nbreadreq     ) [ 01111111111111111]
StgValue_52            (br            ) [ 00000000000000000]
StgValue_53            (br            ) [ 00000000000000000]
StgValue_54            (store         ) [ 00000000000000000]
StgValue_56            (store         ) [ 00000000000000000]
StgValue_57            (store         ) [ 00000000000000000]
StgValue_58            (store         ) [ 00000000000000000]
StgValue_59            (store         ) [ 00000000000000000]
StgValue_60            (store         ) [ 00000000000000000]
StgValue_61            (store         ) [ 00000000000000000]
StgValue_62            (store         ) [ 00000000000000000]
StgValue_63            (store         ) [ 00000000000000000]
StgValue_64            (store         ) [ 00000000000000000]
StgValue_65            (store         ) [ 00000000000000000]
StgValue_66            (store         ) [ 00000000000000000]
StgValue_67            (store         ) [ 00000000000000000]
StgValue_68            (store         ) [ 00000000000000000]
data_reg_i_V_12_load   (load          ) [ 00000000000000000]
data_reg_q_V_load      (load          ) [ 00000000000000000]
tmp_1                  (bitconcatenate) [ 00000000000000000]
p_Result_2             (zext          ) [ 00010000000000000]
data_reg_q_V_load_1    (load          ) [ 00011111110000000]
StgValue_77            (store         ) [ 00000000000000000]
StgValue_78            (write         ) [ 00000000000000000]
data_reg_q_V_load_2    (load          ) [ 00001111110000000]
data_reg_q_V_load_3    (load          ) [ 00001111111000000]
data_reg_q_V_load_4    (load          ) [ 00000111111000000]
data_reg_q_V_load_5    (load          ) [ 00000111111100000]
data_reg_q_V_load_6    (load          ) [ 00000011111100000]
data_reg_q_V_load_7    (load          ) [ 00000011111110000]
data_reg_q_V_load_8    (load          ) [ 00000001111110000]
data_reg_q_V_load_9    (load          ) [ 00000001111111000]
data_reg_q_V_load_10   (load          ) [ 00000000111111000]
data_reg_q_V_load_11   (load          ) [ 00000000111111100]
data_reg_q_V_load_12   (load          ) [ 00000000011111100]
data_reg_q_V_load_13   (load          ) [ 00000000011111110]
StgValue_103           (store         ) [ 00000000000000000]
StgValue_104           (store         ) [ 00000000000000000]
data_reg_q_V_load_14   (load          ) [ 00000000001111110]
data_reg_q_V_load_15   (load          ) [ 00000000001111111]
StgValue_107           (store         ) [ 00000000000000000]
StgValue_108           (store         ) [ 00000000000000000]
StgValue_109           (store         ) [ 00000000000000000]
StgValue_110           (store         ) [ 00000000000000000]
StgValue_111           (store         ) [ 00000000000000000]
StgValue_112           (store         ) [ 00000000000000000]
StgValue_113           (store         ) [ 00000000000000000]
StgValue_114           (store         ) [ 00000000000000000]
StgValue_115           (store         ) [ 00000000000000000]
StgValue_116           (store         ) [ 00000000000000000]
StgValue_117           (store         ) [ 00000000000000000]
StgValue_118           (br            ) [ 00000000000000000]
StgValue_119           (store         ) [ 00000000000000000]
StgValue_120           (br            ) [ 00000000000000011]
p_Result_s             (shl           ) [ 00000000000000011]
StgValue_122           (br            ) [ 00000000000000011]
StgValue_123           (store         ) [ 00000000000000000]
StgValue_124           (store         ) [ 00000000000000000]
StgValue_125           (br            ) [ 00000000000000000]
StgValue_126           (store         ) [ 00000000000000000]
StgValue_127           (br            ) [ 00000000000000000]
empty                  (read          ) [ 00000000000000000]
tmp_data_V             (extractvalue  ) [ 00000000000000000]
tmp_5                  (trunc         ) [ 00000000000000000]
StgValue_131           (store         ) [ 00000000000000000]
p_Result_3             (partselect    ) [ 00000000000000000]
StgValue_133           (store         ) [ 00000000000000000]
p_Result_1             (bitconcatenate) [ 00000000000000000]
StgValue_135           (store         ) [ 00000000000000000]
StgValue_136           (br            ) [ 00000000000000000]
data_valid_reg_V_new_1 (phi           ) [ 00000000000000001]
StgValue_138           (store         ) [ 00000000000000000]
StgValue_139           (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentwrState">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentwrState"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_valid_reg_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_valid_reg_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_reg_i_V_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currentState">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="firstLoad_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstLoad_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_reg_i_V_15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_reg_i_V_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_reg_i_V_13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_reg_i_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_reg_i_V_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_reg_i_V_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_reg_i_V_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_reg_i_V_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_reg_i_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_reg_i_V_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_reg_i_V_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="data_reg_i_V_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="data_reg_i_V_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_reg_i_V_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_reg_i_V_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_reg_q_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_q_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ItoZero_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i24.i23"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="start_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_nbreadreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="17" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="164" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_read_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="33" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/16 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="7"/>
<pin id="182" dir="0" index="3" bw="16" slack="0"/>
<pin id="183" dir="0" index="4" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="5" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_reg_q_V_load/1 data_reg_q_V_load_1/1 data_reg_q_V_load_2/2 data_reg_q_V_load_3/2 data_reg_q_V_load_4/3 data_reg_q_V_load_5/3 data_reg_q_V_load_6/4 data_reg_q_V_load_7/4 data_reg_q_V_load_8/5 data_reg_q_V_load_9/5 data_reg_q_V_load_10/6 data_reg_q_V_load_11/6 data_reg_q_V_load_12/7 data_reg_q_V_load_13/7 data_reg_q_V_load_14/8 data_reg_q_V_load_15/8 StgValue_103/9 StgValue_104/9 StgValue_107/10 StgValue_108/10 StgValue_109/11 StgValue_110/11 StgValue_111/12 StgValue_112/12 StgValue_113/13 StgValue_114/13 StgValue_115/14 StgValue_116/14 StgValue_123/15 StgValue_124/15 StgValue_126/16 StgValue_131/16 "/>
</bind>
</comp>

<comp id="201" class="1005" name="data_valid_reg_V_new_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_valid_reg_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_valid_reg_V_new_1_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="24" slack="15"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="24" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="24" slack="1"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_valid_reg_V_new_1/16 "/>
</bind>
</comp>

<comp id="212" class="1005" name="reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="6"/>
<pin id="214" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_1 data_reg_q_V_load_14 "/>
</bind>
</comp>

<comp id="219" class="1005" name="reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="6"/>
<pin id="221" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_2 data_reg_q_V_load_15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="currentwrState_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentwrState_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Val2_s_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="24" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="StgValue_40_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="StgValue_43_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Result_4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="0" index="2" bw="23" slack="0"/>
<pin id="262" dir="0" index="3" bw="1" slack="0"/>
<pin id="263" dir="0" index="4" bw="6" slack="0"/>
<pin id="264" dir="1" index="5" bw="24" slack="15"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="currentState_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="firstLoad_V_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstLoad_V_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="StgValue_54_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_56_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="StgValue_57_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="StgValue_58_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="StgValue_59_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="StgValue_60_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="StgValue_61_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="StgValue_62_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="StgValue_63_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="StgValue_64_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="StgValue_65_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="StgValue_66_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="StgValue_67_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="StgValue_68_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="data_reg_i_V_12_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_i_V_12_load/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="16" slack="0"/>
<pin id="370" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="17" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="StgValue_77_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="StgValue_117_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/15 "/>
</bind>
</comp>

<comp id="391" class="1004" name="StgValue_119_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/15 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="24" slack="14"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Result_s/15 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_data_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="33" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/16 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Result_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/16 "/>
</bind>
</comp>

<comp id="421" class="1004" name="StgValue_133_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/16 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="0" index="1" bw="23" slack="15"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/16 "/>
</bind>
</comp>

<comp id="435" class="1004" name="StgValue_135_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/16 "/>
</bind>
</comp>

<comp id="441" class="1004" name="StgValue_138_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="0"/>
<pin id="443" dir="0" index="1" bw="24" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/16 "/>
</bind>
</comp>

<comp id="447" class="1005" name="start_V_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="14"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="currentwrState_load_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentwrState_load "/>
</bind>
</comp>

<comp id="455" class="1005" name="p_Val2_s_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="14"/>
<pin id="457" dir="1" index="1" bw="24" slack="14"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_3_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="23" slack="15"/>
<pin id="465" dir="1" index="1" bw="23" slack="15"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="468" class="1005" name="p_Result_4_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="24" slack="15"/>
<pin id="470" dir="1" index="1" bw="24" slack="15"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="473" class="1005" name="currentState_load_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="firstLoad_V_load_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="firstLoad_V_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="485" class="1005" name="p_Result_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="data_reg_q_V_load_3_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="7"/>
<pin id="492" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_3 "/>
</bind>
</comp>

<comp id="495" class="1005" name="data_reg_q_V_load_4_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="6"/>
<pin id="497" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="data_reg_q_V_load_5_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="7"/>
<pin id="502" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_5 "/>
</bind>
</comp>

<comp id="505" class="1005" name="data_reg_q_V_load_6_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="6"/>
<pin id="507" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_6 "/>
</bind>
</comp>

<comp id="510" class="1005" name="data_reg_q_V_load_7_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="7"/>
<pin id="512" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_7 "/>
</bind>
</comp>

<comp id="515" class="1005" name="data_reg_q_V_load_8_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="6"/>
<pin id="517" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_8 "/>
</bind>
</comp>

<comp id="520" class="1005" name="data_reg_q_V_load_9_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="7"/>
<pin id="522" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_9 "/>
</bind>
</comp>

<comp id="525" class="1005" name="data_reg_q_V_load_10_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="6"/>
<pin id="527" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_10 "/>
</bind>
</comp>

<comp id="530" class="1005" name="data_reg_q_V_load_11_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="7"/>
<pin id="532" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_11 "/>
</bind>
</comp>

<comp id="535" class="1005" name="data_reg_q_V_load_12_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="6"/>
<pin id="537" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_12 "/>
</bind>
</comp>

<comp id="540" class="1005" name="data_reg_q_V_load_13_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="7"/>
<pin id="542" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_13 "/>
</bind>
</comp>

<comp id="545" class="1005" name="p_Result_s_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="24" slack="1"/>
<pin id="547" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="146"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="92" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="165"><net_src comp="100" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="94" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="174"><net_src comp="132" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="86" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="96" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="186"><net_src comp="102" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="86" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="188"><net_src comp="104" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="106" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="108" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="191"><net_src comp="110" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="192"><net_src comp="112" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="193"><net_src comp="114" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="194"><net_src comp="116" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="195"><net_src comp="118" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="196"><net_src comp="120" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="197"><net_src comp="122" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="198"><net_src comp="124" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="199"><net_src comp="126" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="200"><net_src comp="128" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="215"><net_src comp="177" pin="5"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="217"><net_src comp="177" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="222"><net_src comp="177" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="224"><net_src comp="177" pin="5"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="82" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="84" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="234" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="230" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="88" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="230" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="269"><net_src comp="90" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="94" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="94" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="94" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="94" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="94" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="94" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="94" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="94" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="94" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="94" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="94" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="94" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="94" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="98" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="177" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="383"><net_src comp="94" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="14" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="84" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="16" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="18" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="130" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="169" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="417"><net_src comp="134" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="402" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="136" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="138" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="425"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="48" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="140" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="439"><net_src comp="94" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="204" pin="6"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="12" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="142" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="226" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="230" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="466"><net_src comp="254" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="471"><net_src comp="258" pin="5"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="476"><net_src comp="270" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="274" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="148" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="374" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="493"><net_src comp="177" pin="5"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="498"><net_src comp="177" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="503"><net_src comp="177" pin="5"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="508"><net_src comp="177" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="513"><net_src comp="177" pin="5"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="518"><net_src comp="177" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="523"><net_src comp="177" pin="5"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="528"><net_src comp="177" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="533"><net_src comp="177" pin="5"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="538"><net_src comp="177" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="543"><net_src comp="177" pin="5"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="548"><net_src comp="397" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="204" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {3 }
	Port: o_data_V_last_V | {3 }
	Port: currentwrState | {1 }
	Port: data_valid_reg_V | {16 }
	Port: data_reg_i_V_12 | {2 }
	Port: currentState | {15 }
	Port: firstLoad_V | {15 16 }
	Port: data_reg_i_V_15 | {1 }
	Port: data_reg_i_V_14 | {1 }
	Port: data_reg_i_V_13 | {1 }
	Port: data_reg_i_V_11 | {1 }
	Port: data_reg_i_V_10 | {1 }
	Port: data_reg_i_V_9 | {1 }
	Port: data_reg_i_V_8 | {1 }
	Port: data_reg_i_V_7 | {1 }
	Port: data_reg_i_V_6 | {1 }
	Port: data_reg_i_V_5 | {1 }
	Port: data_reg_i_V_4 | {1 }
	Port: data_reg_i_V_3 | {1 }
	Port: data_reg_i_V_2 | {1 }
	Port: data_reg_i_V_1 | {1 }
	Port: data_reg_i_V_0 | {16 }
	Port: data_reg_q_V | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: ItoZero : i_data_V_data_V | {1 16 }
	Port: ItoZero : i_data_V_last_V | {1 16 }
	Port: ItoZero : start_V | {1 }
	Port: ItoZero : currentwrState | {1 }
	Port: ItoZero : data_valid_reg_V | {1 }
	Port: ItoZero : data_reg_i_V_12 | {2 }
	Port: ItoZero : currentState | {1 }
	Port: ItoZero : firstLoad_V | {1 }
	Port: ItoZero : data_reg_q_V | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		tmp_2 : 1
		StgValue_38 : 1
		StgValue_39 : 2
		StgValue_43 : 2
		tmp_3 : 1
		p_Result_4 : 2
		StgValue_49 : 1
		StgValue_53 : 1
	State 2
		tmp_1 : 1
		p_Result_2 : 2
		StgValue_73 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_5 : 1
		StgValue_131 : 2
		p_Result_3 : 1
		StgValue_133 : 2
		data_valid_reg_V_new_1 : 1
		StgValue_138 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   | start_V_read_read_fu_142 |
|          |     empty_read_fu_169    |
|----------|--------------------------|
| nbreadreq|   tmp_nbreadreq_fu_148   |
|----------|--------------------------|
|   write  |     grp_write_fu_158     |
|----------|--------------------------|
| bitselect|       tmp_2_fu_234       |
|----------|--------------------------|
|   trunc  |       tmp_3_fu_254       |
|          |       tmp_5_fu_406       |
|----------|--------------------------|
|  partset |     p_Result_4_fu_258    |
|----------|--------------------------|
|bitconcatenate|       tmp_1_fu_366       |
|          |     p_Result_1_fu_427    |
|----------|--------------------------|
|   zext   |     p_Result_2_fu_374    |
|----------|--------------------------|
|    shl   |     p_Result_s_fu_397    |
|----------|--------------------------|
|extractvalue|     tmp_data_V_fu_402    |
|----------|--------------------------|
|partselect|     p_Result_3_fu_411    |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_reg_q_V|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   currentState_load_reg_473  |    1   |
|  currentwrState_load_reg_451 |    1   |
| data_reg_q_V_load_10_reg_525 |   16   |
| data_reg_q_V_load_11_reg_530 |   16   |
| data_reg_q_V_load_12_reg_535 |   16   |
| data_reg_q_V_load_13_reg_540 |   16   |
|  data_reg_q_V_load_3_reg_490 |   16   |
|  data_reg_q_V_load_4_reg_495 |   16   |
|  data_reg_q_V_load_5_reg_500 |   16   |
|  data_reg_q_V_load_6_reg_505 |   16   |
|  data_reg_q_V_load_7_reg_510 |   16   |
|  data_reg_q_V_load_8_reg_515 |   16   |
|  data_reg_q_V_load_9_reg_520 |   16   |
|data_valid_reg_V_new_1_reg_201|   24   |
|   firstLoad_V_load_reg_477   |    1   |
|      p_Result_2_reg_485      |   32   |
|      p_Result_4_reg_468      |   24   |
|      p_Result_s_reg_545      |   24   |
|       p_Val2_s_reg_455       |   24   |
|            reg_212           |   16   |
|            reg_219           |   16   |
|     start_V_read_reg_447     |    1   |
|         tmp_3_reg_463        |   23   |
|          tmp_reg_481         |    1   |
+------------------------------+--------+
|             Total            |   364  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_158 |  p3  |   2  |  17  |   34   ||    9    |
| grp_access_fu_177 |  p0  |   9  |  16  |   144  ||    15   |
| grp_access_fu_177 |  p1  |   8  |  16  |   128  ||    41   |
| grp_access_fu_177 |  p3  |   8  |  16  |   128  ||    15   |
| grp_access_fu_177 |  p4  |   8  |  16  |   128  ||    41   |
|      reg_212      |  p0  |   2  |  16  |   32   ||    9    |
|      reg_219      |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   626  ||  8.757  ||   139   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    -   |    -   |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   139  |
|  Register |    -   |    -   |   364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   364  |   139  |
+-----------+--------+--------+--------+--------+
