Analysis & Synthesis report for riscv
Tue Jul 12 14:24:18 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |riscv|ex_reg:U_8|me_mem_mode
 11. State Machine - |riscv|dec_reg:U_6|ex_mux_fw_mem_sel
 12. State Machine - |riscv|dec_reg:U_6|ex_mux_fw_rs2_sel
 13. State Machine - |riscv|dec_reg:U_6|ex_mux_fw_rs1_sel
 14. State Machine - |riscv|dec_reg:U_6|ex_mem_mode
 15. State Machine - |riscv|dec_reg:U_6|ex_alu_mode
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated
 22. Source assignments for Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated
 23. Source assignments for Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated
 24. Source assignments for Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated
 25. Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:0:ram_cell"
 31. Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:1:ram_cell"
 32. Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:2:ram_cell"
 33. Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:3:ram_cell"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jul 12 14:24:18 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; riscv                                       ;
; Top-level Entity Name           ; riscv                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 936                                         ;
; Total pins                      ; 52                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 114,688                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5cgxfc5c6f27c7     ;                    ;
; Top-level entity name                                                           ; riscv              ; riscv              ;
; Family name                                                                     ; cyclone v          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; ../../hdl/Memory_IP_ram.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd                   ;         ;
; ../../hdl/button_input.vhd         ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/button_input.vhd                    ;         ;
; ../../hdl/sbpu_entity.vhd          ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/sbpu_entity.vhd                     ;         ;
; ../../hdl/SBPU_behav.vhd           ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/SBPU_behav.vhd                      ;         ;
; ../../hdl/riscv_struct.vhd         ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd                    ;         ;
; ../../hdl/riscv_entity.vhd         ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_entity.vhd                    ;         ;
; ../../hdl/rf_entity.vhd            ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/rf_entity.vhd                       ;         ;
; ../../hdl/RF_behave.vhd            ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/RF_behave.vhd                       ;         ;
; ../../hdl/pc_reg_entity.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/pc_reg_entity.vhd                   ;         ;
; ../../hdl/pc_reg_behave.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/pc_reg_behave.vhd                   ;         ;
; ../../hdl/pc_inc_entity.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/pc_inc_entity.vhd                   ;         ;
; ../../hdl/pc_inc_behave.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/pc_inc_behave.vhd                   ;         ;
; ../../hdl/mux_nop_entity.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_nop_entity.vhd                  ;         ;
; ../../hdl/mux_nop_behav.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_nop_behav.vhd                   ;         ;
; ../../hdl/mux_memory_entity.vhd    ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_memory_entity.vhd               ;         ;
; ../../hdl/mux_memory_behav.vhd     ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_memory_behav.vhd                ;         ;
; ../../hdl/mux_fw_rs2_entity.vhd    ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_rs2_entity.vhd               ;         ;
; ../../hdl/mux_fw_rs2_behav.vhd     ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_rs2_behav.vhd                ;         ;
; ../../hdl/mux_fw_rs1_entity.vhd    ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_rs1_entity.vhd               ;         ;
; ../../hdl/mux_fw_rs1_behav.vhd     ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_rs1_behav.vhd                ;         ;
; ../../hdl/mux_fw_memory_entity.vhd ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_memory_entity.vhd            ;         ;
; ../../hdl/mux_fw_memory_behav.vhd  ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_memory_behav.vhd             ;         ;
; ../../hdl/mux_bpu_entity.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_bpu_entity.vhd                  ;         ;
; ../../hdl/mux_bpu_behav.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_bpu_behav.vhd                   ;         ;
; ../../hdl/mux_alu_entity.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_alu_entity.vhd                  ;         ;
; ../../hdl/mux_alu_behave.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_alu_behave.vhd                  ;         ;
; ../../hdl/memory_entity.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/memory_entity.vhd                   ;         ;
; ../../hdl/me_reg_entity.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_entity.vhd                   ;         ;
; ../../hdl/me_reg_behave.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd                   ;         ;
; ../../hdl/ISA_pkg.vhd              ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ISA_pkg.vhd                         ;         ;
; ../../hdl/io_controller_entity.vhd ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_entity.vhd            ;         ;
; ../../hdl/io_controller_behave.vhd ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd            ;         ;
; ../../hdl/imm_gen_entity.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/imm_gen_entity.vhd                  ;         ;
; ../../hdl/Imm_Gen_behave.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Imm_Gen_behave.vhd                  ;         ;
; ../../hdl/im_entity.vhd            ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/im_entity.vhd                       ;         ;
; ../../hdl/IM_behav.vhd             ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/IM_behav.vhd                        ;         ;
; ../../hdl/if_reg_entity.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/if_reg_entity.vhd                   ;         ;
; ../../hdl/if_reg_behav.vhd         ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/if_reg_behav.vhd                    ;         ;
; ../../hdl/ex_reg_entity.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ex_reg_entity.vhd                   ;         ;
; ../../hdl/ex_reg_behave.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ex_reg_behave.vhd                   ;         ;
; ../../hdl/decoder_entity.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/decoder_entity.vhd                  ;         ;
; ../../hdl/decoder_behave.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/decoder_behave.vhd                  ;         ;
; ../../hdl/dec_reg_entity.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/dec_reg_entity.vhd                  ;         ;
; ../../hdl/dec_reg_behave.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/dec_reg_behave.vhd                  ;         ;
; ../../hdl/dbpu_entity.vhd          ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/dbpu_entity.vhd                     ;         ;
; ../../hdl/DBPU_behav.vhd           ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/DBPU_behav.vhd                      ;         ;
; ../../hdl/data_types_pkg.vhd       ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/data_types_pkg.vhd                  ;         ;
; ../../hdl/constants_pkg.vhd        ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/constants_pkg.vhd                   ;         ;
; ../../hdl/alu_entity.vhd           ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/alu_entity.vhd                      ;         ;
; ../../hdl/ALU_behave.vhd           ; yes             ; User VHDL File               ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd                      ;         ;
; ../../hdl/ram.vhd                  ; yes             ; User Wizard-Generated File   ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ram.vhd                             ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal201.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                      ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_k5v3.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/qis/riscv_struct/db/altsyncram_k5v3.tdf ;         ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1172      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1611      ;
;     -- 7 input functions                    ; 29        ;
;     -- 6 input functions                    ; 640       ;
;     -- 5 input functions                    ; 322       ;
;     -- 4 input functions                    ; 237       ;
;     -- <=3 input functions                  ; 383       ;
;                                             ;           ;
; Dedicated logic registers                   ; 936       ;
;                                             ;           ;
; I/O pins                                    ; 52        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 114688    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 968       ;
; Total fan-out                               ; 11901     ;
; Average fan-out                             ; 4.44      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |riscv                                       ; 1611 (0)            ; 936 (0)                   ; 114688            ; 0          ; 52   ; 0            ; |riscv                                                                                                          ; riscv           ; work         ;
;    |ALU:U_7|                                 ; 530 (530)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|ALU:U_7                                                                                                  ; ALU             ; work         ;
;    |DBPU:U_18|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|DBPU:U_18                                                                                                ; DBPU            ; work         ;
;    |Imm_Gen:U_9|                             ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|Imm_Gen:U_9                                                                                              ; Imm_Gen         ; work         ;
;    |Memory:U_12|                             ; 156 (156)           ; 0 (0)                     ; 114688            ; 0          ; 0    ; 0            ; |riscv|Memory:U_12                                                                                              ; Memory          ; work         ;
;       |ram:\ram_cellarray:0:ram_cell|        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:0:ram_cell                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_k5v3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ; altsyncram_k5v3 ; work         ;
;       |ram:\ram_cellarray:1:ram_cell|        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:1:ram_cell                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_k5v3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ; altsyncram_k5v3 ; work         ;
;       |ram:\ram_cellarray:2:ram_cell|        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:2:ram_cell                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_k5v3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ; altsyncram_k5v3 ; work         ;
;       |ram:\ram_cellarray:3:ram_cell|        ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:3:ram_cell                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_k5v3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |riscv|Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ; altsyncram_k5v3 ; work         ;
;    |RF:U_5|                                  ; 245 (245)           ; 480 (480)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv|RF:U_5                                                                                                   ; RF              ; work         ;
;    |SBPU:U_19|                               ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|SBPU:U_19                                                                                                ; SBPU            ; work         ;
;    |dec_reg:U_6|                             ; 10 (10)             ; 156 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv|dec_reg:U_6                                                                                              ; dec_reg         ; work         ;
;    |decoder:U_4|                             ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|decoder:U_4                                                                                              ; decoder         ; work         ;
;    |ex_reg:U_8|                              ; 0 (0)               ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv|ex_reg:U_8                                                                                               ; ex_reg          ; work         ;
;    |if_reg:U_2|                              ; 16 (16)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv|if_reg:U_2                                                                                               ; if_reg          ; work         ;
;    |im:U_1|                                  ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|im:U_1                                                                                                   ; im              ; work         ;
;    |io_controller:U_21|                      ; 195 (191)           ; 141 (133)                 ; 0                 ; 0          ; 0    ; 0            ; |riscv|io_controller:U_21                                                                                       ; io_controller   ; work         ;
;       |button_input:\keys_sync:0:cell_key|   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|io_controller:U_21|button_input:\keys_sync:0:cell_key                                                    ; button_input    ; work         ;
;       |button_input:\keys_sync:1:cell_key|   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|io_controller:U_21|button_input:\keys_sync:1:cell_key                                                    ; button_input    ; work         ;
;       |button_input:\keys_sync:2:cell_key|   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|io_controller:U_21|button_input:\keys_sync:2:cell_key                                                    ; button_input    ; work         ;
;       |button_input:\keys_sync:3:cell_key|   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|io_controller:U_21|button_input:\keys_sync:3:cell_key                                                    ; button_input    ; work         ;
;    |me_reg:U_10|                             ; 0 (0)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv|me_reg:U_10                                                                                              ; me_reg          ; work         ;
;    |mux_alu:U_11|                            ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|mux_alu:U_11                                                                                             ; mux_alu         ; work         ;
;    |mux_bpu:U_20|                            ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|mux_bpu:U_20                                                                                             ; mux_bpu         ; work         ;
;    |mux_fw_memory:U_16|                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|mux_fw_memory:U_16                                                                                       ; mux_fw_memory   ; work         ;
;    |mux_fw_rs1:U_14|                         ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|mux_fw_rs1:U_14                                                                                          ; mux_fw_rs1      ; work         ;
;    |mux_fw_rs2:U_15|                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|mux_fw_rs2:U_15                                                                                          ; mux_fw_rs2      ; work         ;
;    |mux_memory:U_13|                         ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|mux_memory:U_13                                                                                          ; mux_memory      ; work         ;
;    |pc_inc:U_3|                              ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |riscv|pc_inc:U_3                                                                                               ; pc_inc          ; work         ;
;    |pc_reg:U_0|                              ; 3 (3)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |riscv|pc_reg:U_0                                                                                               ; pc_reg          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
; Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
; Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
; Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |riscv|Memory:U_12|ram:\ram_cellarray:0:ram_cell ; ../../hdl/ram.vhd ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |riscv|Memory:U_12|ram:\ram_cellarray:1:ram_cell ; ../../hdl/ram.vhd ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |riscv|Memory:U_12|ram:\ram_cellarray:2:ram_cell ; ../../hdl/ram.vhd ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |riscv|Memory:U_12|ram:\ram_cellarray:3:ram_cell ; ../../hdl/ram.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|ex_reg:U_8|me_mem_mode                                                                                                                                                                                                                         ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+
; Name                     ; me_mem_mode.mem_lb~reg0 ; me_mem_mode.mem_sw~reg0 ; me_mem_mode.mem_sh~reg0 ; me_mem_mode.mem_sb~reg0 ; me_mem_mode.mem_lhu~reg0 ; me_mem_mode.mem_lbu~reg0 ; me_mem_mode.mem_lw~reg0 ; me_mem_mode.mem_lh~reg0 ; me_mem_mode.mem_nls~reg0 ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+
; me_mem_mode.mem_nls~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 0                        ;
; me_mem_mode.mem_lh~reg0  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 1                       ; 1                        ;
; me_mem_mode.mem_lw~reg0  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 1                       ; 0                       ; 1                        ;
; me_mem_mode.mem_lbu~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 1                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_lhu~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_sb~reg0  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_sh~reg0  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_sw~reg0  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_lb~reg0  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_mux_fw_mem_sel                                                                                                        ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; Name                                   ; ex_mux_fw_mem_sel.fwd_return_data~reg0 ; ex_mux_fw_mem_sel.fwd_alu_data~reg0 ; ex_mux_fw_mem_sel.fwd_reg_data~reg0 ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; ex_mux_fw_mem_sel.fwd_reg_data~reg0    ; 0                                      ; 0                                   ; 0                                   ;
; ex_mux_fw_mem_sel.fwd_alu_data~reg0    ; 0                                      ; 1                                   ; 1                                   ;
; ex_mux_fw_mem_sel.fwd_return_data~reg0 ; 1                                      ; 0                                   ; 1                                   ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_mux_fw_rs2_sel                                                                                                        ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; Name                                   ; ex_mux_fw_rs2_sel.fwd_return_data~reg0 ; ex_mux_fw_rs2_sel.fwd_alu_data~reg0 ; ex_mux_fw_rs2_sel.fwd_reg_data~reg0 ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; ex_mux_fw_rs2_sel.fwd_reg_data~reg0    ; 0                                      ; 0                                   ; 0                                   ;
; ex_mux_fw_rs2_sel.fwd_alu_data~reg0    ; 0                                      ; 1                                   ; 1                                   ;
; ex_mux_fw_rs2_sel.fwd_return_data~reg0 ; 1                                      ; 0                                   ; 1                                   ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_mux_fw_rs1_sel                                                                                                        ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; Name                                   ; ex_mux_fw_rs1_sel.fwd_return_data~reg0 ; ex_mux_fw_rs1_sel.fwd_alu_data~reg0 ; ex_mux_fw_rs1_sel.fwd_reg_data~reg0 ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; ex_mux_fw_rs1_sel.fwd_reg_data~reg0    ; 0                                      ; 0                                   ; 0                                   ;
; ex_mux_fw_rs1_sel.fwd_alu_data~reg0    ; 0                                      ; 1                                   ; 1                                   ;
; ex_mux_fw_rs1_sel.fwd_return_data~reg0 ; 1                                      ; 0                                   ; 1                                   ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_mem_mode                                                                                                                                                                                                                        ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+
; Name                     ; ex_mem_mode.mem_lb~reg0 ; ex_mem_mode.mem_sw~reg0 ; ex_mem_mode.mem_sh~reg0 ; ex_mem_mode.mem_sb~reg0 ; ex_mem_mode.mem_lhu~reg0 ; ex_mem_mode.mem_lbu~reg0 ; ex_mem_mode.mem_lw~reg0 ; ex_mem_mode.mem_lh~reg0 ; ex_mem_mode.mem_nls~reg0 ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+
; ex_mem_mode.mem_nls~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 0                        ;
; ex_mem_mode.mem_lh~reg0  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 1                       ; 1                        ;
; ex_mem_mode.mem_lw~reg0  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 1                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_lbu~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 1                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_lhu~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_sb~reg0  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_sh~reg0  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_sw~reg0  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_lb~reg0  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_alu_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+--------------------------+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; Name                      ; ex_alu_mode.alu_bgeu~reg0 ; ex_alu_mode.alu_bltu~reg0 ; ex_alu_mode.alu_bge~reg0 ; ex_alu_mode.alu_blt~reg0 ; ex_alu_mode.alu_bne~reg0 ; ex_alu_mode.alu_beq~reg0 ; ex_alu_mode.alu_jalr~reg0 ; ex_alu_mode.alu_jal~reg0 ; ex_alu_mode.alu_sltu~reg0 ; ex_alu_mode.alu_slt~reg0 ; ex_alu_mode.alu_xor~reg0 ; ex_alu_mode.alu_or~reg0 ; ex_alu_mode.alu_and~reg0 ; ex_alu_mode.alu_sra~reg0 ; ex_alu_mode.alu_srl~reg0 ; ex_alu_mode.alu_sll~reg0 ; ex_alu_mode.alu_sub~reg0 ; ex_alu_mode.alu_add~reg0 ;
+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+--------------------------+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; ex_alu_mode.alu_add~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ;
; ex_alu_mode.alu_sub~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 1                        ;
; ex_alu_mode.alu_sll~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_srl~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_sra~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_and~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_or~reg0   ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 1                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_xor~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 1                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_slt~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 1                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_sltu~reg0 ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 1                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_jal~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 1                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_jalr~reg0 ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 1                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_beq~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 1                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_bne~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 1                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_blt~reg0  ; 0                         ; 0                         ; 0                        ; 1                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_bge~reg0  ; 0                         ; 0                         ; 1                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_bltu~reg0 ; 0                         ; 1                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_bgeu~reg0 ; 1                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+--------------------------+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; Memory:U_12|addr_offset[0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|addr_offset[1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_w_en[3]                             ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[3][4]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][2]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][3]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][4]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][5]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][6]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][7]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][8]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][9]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[3][10]                         ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[3][7]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[3][5]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[3][6]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_w_en[0]                             ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[0][4]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][2]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][3]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][4]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][5]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][6]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][7]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][8]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][9]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][10]                         ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[0][11]                         ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[0][7]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[0][5]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[0][6]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_w_en[1]                             ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[1][4]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][2]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][3]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][4]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][5]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][6]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][7]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][8]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][9]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][10]                         ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[1][11]                         ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[1][7]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[1][5]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[1][6]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[3][3]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[3][2]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[3][1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[3][0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_w_en[2]                             ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[2][7]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][2]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][3]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][4]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][5]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][6]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][7]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][8]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][9]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][10]                         ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_addr[2][11]                         ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[2][6]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[2][5]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[2][4]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[2][3]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[2][2]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[2][1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[2][0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[0][0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[0][1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[0][2]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[0][3]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[1][0]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[1][1]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[1][2]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Memory:U_12|ram_data[1][3]                          ; Memory:U_12|LessThan0 ; yes                    ;
; Number of user-specified and inferred latches = 85  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-------------------------------------------------+---------------------------------------------+
; Register name                                   ; Reason for Removal                          ;
+-------------------------------------------------+---------------------------------------------+
; if_reg:U_2|op_code[11]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][31]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][30]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][29]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][28]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][27]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][26]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][25]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][24]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][23]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][22]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][21]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][20]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][19]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][18]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][17]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][16]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][15]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][14]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][13]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][12]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][11]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][10]                         ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][9]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][8]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][7]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][6]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][5]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][4]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][3]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][2]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][1]                          ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[0][0]                          ; Stuck at GND due to stuck port data_in      ;
; if_reg:U_2|op_code[0]                           ; Merged with if_reg:U_2|op_code[1]           ;
; if_reg:U_2|op_code[3,19]                        ; Merged with if_reg:U_2|op_code[18]          ;
; dec_reg:U_6|ex_imm[30]                          ; Merged with dec_reg:U_6|ex_imm[27]          ;
; dec_reg:U_6|ex_imm[28,29]                       ; Merged with dec_reg:U_6|ex_imm[26]          ;
; dec_reg:U_6|ex_imm[19]                          ; Merged with dec_reg:U_6|ex_imm[18]          ;
; dec_reg:U_6|ex_imm[7]                           ; Merged with dec_reg:U_6|ex_imm[10]          ;
; dec_reg:U_6|ex_imm[8,9]                         ; Merged with dec_reg:U_6|ex_imm[6]           ;
; if_reg:U_2|op_code[30,31]                       ; Merged with if_reg:U_2|op_code[27]          ;
; if_reg:U_2|op_code[28,29]                       ; Merged with if_reg:U_2|op_code[26]          ;
; dec_reg:U_6|ex_target_reg[4]                    ; Stuck at GND due to stuck port data_in      ;
; ex_reg:U_8|me_target_reg[4]                     ; Stuck at GND due to stuck port data_in      ;
; me_reg:U_10|wb_traget_reg[4]                    ; Stuck at GND due to stuck port data_in      ;
; RF:U_5|registers[31][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[16][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[17][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[18][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[19][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[20][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[21][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[22][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[23][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[24][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[25][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[26][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[27][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[28][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[29][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][1]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[30][0]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][31]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][30]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][29]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][28]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][27]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][26]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][25]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][24]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][23]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][22]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][21]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][20]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][19]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][18]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][17]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][16]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][15]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][14]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][13]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][12]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][11]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][10]                        ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][9]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][8]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][7]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][6]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][5]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][4]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][3]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][2]                         ; Stuck at GND due to stuck port clock_enable ;
; RF:U_5|registers[31][1]                         ; Stuck at GND due to stuck port clock_enable ;
; ex_reg:U_8|me_mem_mode.mem_lh~reg0              ; Lost fanout                                 ;
; ex_reg:U_8|me_mem_mode.mem_lw~reg0              ; Lost fanout                                 ;
; ex_reg:U_8|me_mem_mode.mem_lbu~reg0             ; Lost fanout                                 ;
; ex_reg:U_8|me_mem_mode.mem_lhu~reg0             ; Lost fanout                                 ;
; ex_reg:U_8|me_mem_mode.mem_sb~reg0              ; Lost fanout                                 ;
; ex_reg:U_8|me_mem_mode.mem_sh~reg0              ; Lost fanout                                 ;
; ex_reg:U_8|me_mem_mode.mem_sw~reg0              ; Lost fanout                                 ;
; ex_reg:U_8|me_mem_mode.mem_lb~reg0              ; Lost fanout                                 ;
; dec_reg:U_6|ex_mux_fw_mem_sel.fwd_reg_data~reg0 ; Lost fanout                                 ;
; dec_reg:U_6|ex_mux_fw_mem_sel.fwd_alu_data~reg0 ; Lost fanout                                 ;
; dec_reg:U_6|ex_alu_mode.alu_sub~reg0            ; Lost fanout                                 ;
; dec_reg:U_6|ex_alu_mode.alu_sra~reg0            ; Lost fanout                                 ;
; dec_reg:U_6|ex_mux_fw_rs2_sel.fwd_reg_data~reg0 ; Lost fanout                                 ;
; dec_reg:U_6|ex_mux_fw_rs1_sel.fwd_reg_data~reg0 ; Lost fanout                                 ;
; dec_reg:U_6|ex_imm[27]                          ; Merged with dec_reg:U_6|ex_imm[31]          ;
; pc_reg:U_0|if_pc[31]                            ; Lost fanout                                 ;
; dec_reg:U_6|ex_sbta[31]                         ; Lost fanout                                 ;
; if_reg:U_2|dec_next_PC[31]                      ; Lost fanout                                 ;
; Total Number of Removed Registers = 580         ;                                             ;
+-------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+-----------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+-----------------------------+---------------------------+----------------------------------------------------------------------------------+
; ex_reg:U_8|me_target_reg[4] ; Stuck at GND              ; me_reg:U_10|wb_traget_reg[4], RF:U_5|registers[31][0], RF:U_5|registers[23][31], ;
;                             ; due to stuck port data_in ; RF:U_5|registers[23][30], RF:U_5|registers[23][29], RF:U_5|registers[23][28],    ;
;                             ;                           ; RF:U_5|registers[23][27], RF:U_5|registers[23][26], RF:U_5|registers[23][25],    ;
;                             ;                           ; RF:U_5|registers[23][24], RF:U_5|registers[23][23], RF:U_5|registers[23][22],    ;
;                             ;                           ; RF:U_5|registers[23][21], RF:U_5|registers[23][20], RF:U_5|registers[23][19],    ;
;                             ;                           ; RF:U_5|registers[23][18], RF:U_5|registers[23][17], RF:U_5|registers[23][16],    ;
;                             ;                           ; RF:U_5|registers[23][15], RF:U_5|registers[23][14], RF:U_5|registers[23][13],    ;
;                             ;                           ; RF:U_5|registers[23][12], RF:U_5|registers[23][11], RF:U_5|registers[23][10],    ;
;                             ;                           ; RF:U_5|registers[23][9], RF:U_5|registers[23][8], RF:U_5|registers[23][7],       ;
;                             ;                           ; RF:U_5|registers[23][6], RF:U_5|registers[23][5], RF:U_5|registers[23][4],       ;
;                             ;                           ; RF:U_5|registers[23][3], RF:U_5|registers[23][2], RF:U_5|registers[23][1],       ;
;                             ;                           ; RF:U_5|registers[23][0], RF:U_5|registers[24][31], RF:U_5|registers[24][30],     ;
;                             ;                           ; RF:U_5|registers[24][29], RF:U_5|registers[24][28], RF:U_5|registers[24][27],    ;
;                             ;                           ; RF:U_5|registers[24][26], RF:U_5|registers[24][25], RF:U_5|registers[24][24],    ;
;                             ;                           ; RF:U_5|registers[24][23], RF:U_5|registers[24][22], RF:U_5|registers[24][21],    ;
;                             ;                           ; RF:U_5|registers[24][20], RF:U_5|registers[24][19], RF:U_5|registers[24][18],    ;
;                             ;                           ; RF:U_5|registers[24][17], RF:U_5|registers[24][16], RF:U_5|registers[24][15],    ;
;                             ;                           ; RF:U_5|registers[24][14], RF:U_5|registers[24][13], RF:U_5|registers[24][12],    ;
;                             ;                           ; RF:U_5|registers[24][11], RF:U_5|registers[24][10], RF:U_5|registers[24][9],     ;
;                             ;                           ; RF:U_5|registers[24][8], RF:U_5|registers[24][7], RF:U_5|registers[24][6],       ;
;                             ;                           ; RF:U_5|registers[24][5], RF:U_5|registers[24][4], RF:U_5|registers[24][3],       ;
;                             ;                           ; RF:U_5|registers[24][2], RF:U_5|registers[24][1], RF:U_5|registers[24][0],       ;
;                             ;                           ; RF:U_5|registers[25][31], RF:U_5|registers[25][30], RF:U_5|registers[25][29],    ;
;                             ;                           ; RF:U_5|registers[25][28], RF:U_5|registers[25][27], RF:U_5|registers[25][26],    ;
;                             ;                           ; RF:U_5|registers[25][25], RF:U_5|registers[25][24], RF:U_5|registers[25][23],    ;
;                             ;                           ; RF:U_5|registers[25][22], RF:U_5|registers[25][21], RF:U_5|registers[25][20],    ;
;                             ;                           ; RF:U_5|registers[25][19], RF:U_5|registers[25][18], RF:U_5|registers[25][17],    ;
;                             ;                           ; RF:U_5|registers[25][16], RF:U_5|registers[25][15], RF:U_5|registers[25][14],    ;
;                             ;                           ; RF:U_5|registers[25][13], RF:U_5|registers[25][12], RF:U_5|registers[25][11],    ;
;                             ;                           ; RF:U_5|registers[25][10], RF:U_5|registers[25][9], RF:U_5|registers[25][8],      ;
;                             ;                           ; RF:U_5|registers[25][7], RF:U_5|registers[25][6], RF:U_5|registers[25][5],       ;
;                             ;                           ; RF:U_5|registers[25][4], RF:U_5|registers[25][3], RF:U_5|registers[25][2],       ;
;                             ;                           ; RF:U_5|registers[25][1], RF:U_5|registers[25][0], RF:U_5|registers[26][31],      ;
;                             ;                           ; RF:U_5|registers[26][30], RF:U_5|registers[26][29], RF:U_5|registers[26][28],    ;
;                             ;                           ; RF:U_5|registers[26][27], RF:U_5|registers[26][26], RF:U_5|registers[26][25],    ;
;                             ;                           ; RF:U_5|registers[26][24], RF:U_5|registers[26][23], RF:U_5|registers[26][22],    ;
;                             ;                           ; RF:U_5|registers[26][21], RF:U_5|registers[26][20], RF:U_5|registers[26][19],    ;
;                             ;                           ; RF:U_5|registers[26][18], RF:U_5|registers[26][17], RF:U_5|registers[26][16],    ;
;                             ;                           ; RF:U_5|registers[26][15], RF:U_5|registers[26][14], RF:U_5|registers[26][13],    ;
;                             ;                           ; RF:U_5|registers[26][12], RF:U_5|registers[26][11], RF:U_5|registers[26][10],    ;
;                             ;                           ; RF:U_5|registers[26][9], RF:U_5|registers[26][8], RF:U_5|registers[26][7],       ;
;                             ;                           ; RF:U_5|registers[26][6], RF:U_5|registers[26][5], RF:U_5|registers[26][4],       ;
;                             ;                           ; RF:U_5|registers[26][3], RF:U_5|registers[26][2], RF:U_5|registers[26][1],       ;
;                             ;                           ; RF:U_5|registers[26][0], RF:U_5|registers[27][31], RF:U_5|registers[27][30],     ;
;                             ;                           ; RF:U_5|registers[27][29], RF:U_5|registers[27][28], RF:U_5|registers[27][27],    ;
;                             ;                           ; RF:U_5|registers[27][26], RF:U_5|registers[27][25], RF:U_5|registers[27][24],    ;
;                             ;                           ; RF:U_5|registers[27][23], RF:U_5|registers[27][22], RF:U_5|registers[27][21],    ;
;                             ;                           ; RF:U_5|registers[27][20], RF:U_5|registers[27][19], RF:U_5|registers[27][18],    ;
;                             ;                           ; RF:U_5|registers[27][17], RF:U_5|registers[27][16], RF:U_5|registers[27][15],    ;
;                             ;                           ; RF:U_5|registers[27][14], RF:U_5|registers[27][13], RF:U_5|registers[27][12],    ;
;                             ;                           ; RF:U_5|registers[27][11], RF:U_5|registers[27][10], RF:U_5|registers[27][9],     ;
;                             ;                           ; RF:U_5|registers[27][8], RF:U_5|registers[27][7], RF:U_5|registers[27][6],       ;
;                             ;                           ; RF:U_5|registers[27][5], RF:U_5|registers[27][4], RF:U_5|registers[27][3],       ;
;                             ;                           ; RF:U_5|registers[27][2], RF:U_5|registers[27][1], RF:U_5|registers[27][0],       ;
;                             ;                           ; RF:U_5|registers[28][31], RF:U_5|registers[28][30], RF:U_5|registers[28][29],    ;
;                             ;                           ; RF:U_5|registers[28][28], RF:U_5|registers[28][27], RF:U_5|registers[28][26],    ;
;                             ;                           ; RF:U_5|registers[28][25], RF:U_5|registers[28][24], RF:U_5|registers[28][23],    ;
;                             ;                           ; RF:U_5|registers[28][22], RF:U_5|registers[28][21], RF:U_5|registers[28][20],    ;
;                             ;                           ; RF:U_5|registers[28][19], RF:U_5|registers[28][18], RF:U_5|registers[28][17],    ;
;                             ;                           ; RF:U_5|registers[28][16], RF:U_5|registers[28][15], RF:U_5|registers[28][14],    ;
;                             ;                           ; RF:U_5|registers[28][13], RF:U_5|registers[28][12], RF:U_5|registers[28][11],    ;
;                             ;                           ; RF:U_5|registers[28][10], RF:U_5|registers[28][9], RF:U_5|registers[28][8],      ;
;                             ;                           ; RF:U_5|registers[28][7], RF:U_5|registers[28][6], RF:U_5|registers[28][5],       ;
;                             ;                           ; RF:U_5|registers[28][4], RF:U_5|registers[28][3], RF:U_5|registers[28][2],       ;
;                             ;                           ; RF:U_5|registers[28][1], RF:U_5|registers[28][0], RF:U_5|registers[29][31],      ;
;                             ;                           ; RF:U_5|registers[29][30], RF:U_5|registers[29][29], RF:U_5|registers[29][28],    ;
;                             ;                           ; RF:U_5|registers[29][27], RF:U_5|registers[29][26], RF:U_5|registers[29][25],    ;
;                             ;                           ; RF:U_5|registers[29][24], RF:U_5|registers[29][23], RF:U_5|registers[29][22],    ;
;                             ;                           ; RF:U_5|registers[29][21], RF:U_5|registers[29][20], RF:U_5|registers[29][19],    ;
;                             ;                           ; RF:U_5|registers[29][18], RF:U_5|registers[29][17], RF:U_5|registers[29][16],    ;
;                             ;                           ; RF:U_5|registers[29][15], RF:U_5|registers[29][14], RF:U_5|registers[29][13],    ;
;                             ;                           ; RF:U_5|registers[29][12], RF:U_5|registers[29][11], RF:U_5|registers[29][10],    ;
;                             ;                           ; RF:U_5|registers[29][9], RF:U_5|registers[29][8], RF:U_5|registers[29][7],       ;
;                             ;                           ; RF:U_5|registers[29][6], RF:U_5|registers[29][5], RF:U_5|registers[29][4],       ;
;                             ;                           ; RF:U_5|registers[29][3], RF:U_5|registers[29][2], RF:U_5|registers[29][1],       ;
;                             ;                           ; RF:U_5|registers[29][0], RF:U_5|registers[30][31], RF:U_5|registers[30][30],     ;
;                             ;                           ; RF:U_5|registers[30][29], RF:U_5|registers[30][28], RF:U_5|registers[30][27],    ;
;                             ;                           ; RF:U_5|registers[30][26], RF:U_5|registers[30][25], RF:U_5|registers[30][24],    ;
;                             ;                           ; RF:U_5|registers[30][23], RF:U_5|registers[30][22], RF:U_5|registers[30][21],    ;
;                             ;                           ; RF:U_5|registers[30][20], RF:U_5|registers[30][19], RF:U_5|registers[30][18],    ;
;                             ;                           ; RF:U_5|registers[30][17], RF:U_5|registers[30][16], RF:U_5|registers[30][15],    ;
;                             ;                           ; RF:U_5|registers[30][14], RF:U_5|registers[30][13], RF:U_5|registers[30][12],    ;
;                             ;                           ; RF:U_5|registers[30][11], RF:U_5|registers[30][10], RF:U_5|registers[30][9],     ;
;                             ;                           ; RF:U_5|registers[30][8], RF:U_5|registers[30][7], RF:U_5|registers[30][6],       ;
;                             ;                           ; RF:U_5|registers[30][5], RF:U_5|registers[30][4], RF:U_5|registers[30][3],       ;
;                             ;                           ; RF:U_5|registers[30][2], RF:U_5|registers[30][1], RF:U_5|registers[30][0],       ;
;                             ;                           ; RF:U_5|registers[31][31], RF:U_5|registers[31][30], RF:U_5|registers[31][29],    ;
;                             ;                           ; RF:U_5|registers[31][28], RF:U_5|registers[31][27], RF:U_5|registers[31][26],    ;
;                             ;                           ; RF:U_5|registers[31][25], RF:U_5|registers[31][24], RF:U_5|registers[31][23],    ;
;                             ;                           ; RF:U_5|registers[31][22], RF:U_5|registers[31][21], RF:U_5|registers[31][20],    ;
;                             ;                           ; RF:U_5|registers[31][19], RF:U_5|registers[31][18], RF:U_5|registers[31][17],    ;
;                             ;                           ; RF:U_5|registers[31][16], RF:U_5|registers[31][15], RF:U_5|registers[31][14],    ;
;                             ;                           ; RF:U_5|registers[31][13], RF:U_5|registers[31][12], RF:U_5|registers[31][11],    ;
;                             ;                           ; RF:U_5|registers[31][10], RF:U_5|registers[31][9], RF:U_5|registers[31][8],      ;
;                             ;                           ; RF:U_5|registers[31][7], RF:U_5|registers[31][6], RF:U_5|registers[31][5],       ;
;                             ;                           ; RF:U_5|registers[31][4], RF:U_5|registers[31][3], RF:U_5|registers[31][2],       ;
;                             ;                           ; RF:U_5|registers[31][1]                                                          ;
; pc_reg:U_0|if_pc[31]        ; Lost Fanouts              ; dec_reg:U_6|ex_sbta[31], if_reg:U_2|dec_next_PC[31]                              ;
+-----------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 936   ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 835   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 727   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |riscv|if_reg:U_2|op_code[8]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |riscv|if_reg:U_2|op_code[4]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv|pc_reg:U_0|if_pc[1]                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |riscv|pc_reg:U_0|if_pc[19]                           ;
; 9:1                ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |riscv|dec_reg:U_6|ex_rs1[0]                          ;
; 33:1               ; 32 bits   ; 704 LEs       ; 320 LEs              ; 384 LEs                ; Yes        ; |riscv|dec_reg:U_6|ex_rs2[16]                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |riscv|io_controller:U_21|io_data_out[7]              ;
; 65:1               ; 4 bits    ; 172 LEs       ; 36 LEs               ; 136 LEs                ; Yes        ; |riscv|dec_reg:U_6|ex_target_reg[3]                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |riscv|io_controller:U_21|io_data_out[0]              ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |riscv|io_controller:U_21|io_data_out[11]             ;
; 18:1               ; 16 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |riscv|io_controller:U_21|io_data_out[30]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv|decoder:U_4|dec_mem_mode.mem_sb                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftLeft0                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftRight0                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftLeft0                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftLeft0                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftRight0                            ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftRight0                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |riscv|decoder:U_4|dec_mem_mode.mem_lw                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|mux_memory:U_13|me_me_out[14]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |riscv|mux_fw_rs2:U_15|Selector10                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |riscv|mux_fw_rs1:U_14|Selector28                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|decoder:U_4|dec_mux_fw_rs2_sel.fwd_return_data ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|decoder:U_4|dec_mux_fw_rs1_sel.fwd_reg_data    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |riscv|Memory:U_12|Selector21                         ;
; 64:1               ; 5 bits    ; 210 LEs       ; 25 LEs               ; 185 LEs                ; No         ; |riscv|decoder:U_4|Mux73                              ;
; 64:1               ; 3 bits    ; 126 LEs       ; 12 LEs               ; 114 LEs                ; No         ; |riscv|decoder:U_4|Mux72                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |riscv|mux_memory:U_13|me_me_out[3]                   ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |riscv|mux_memory:U_13|me_me_out[29]                  ;
; 14:1               ; 12 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |riscv|ALU:U_7|Selector10                             ;
; 14:1               ; 12 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |riscv|ALU:U_7|Selector20                             ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|Selector2                              ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|Selector28                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k5v3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k5v3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k5v3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k5v3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                         ;
; Entity Instance                           ; Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:0:ram_cell" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; address[12] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:1:ram_cell" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; address[12] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:2:ram_cell" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; address[12] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:3:ram_cell" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; address[12] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 936                         ;
;     CLR               ; 144                         ;
;     CLR SCLR          ; 33                          ;
;     CLR SCLR SLD      ; 32                          ;
;     ENA               ; 77                          ;
;     ENA CLR           ; 608                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 24                          ;
; arriav_lcell_comb     ; 1611                        ;
;     arith             ; 203                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 61                          ;
;         4 data inputs ; 74                          ;
;         5 data inputs ; 64                          ;
;     extend            ; 29                          ;
;         7 data inputs ; 29                          ;
;     normal            ; 1348                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 207                         ;
;         4 data inputs ; 138                         ;
;         5 data inputs ; 258                         ;
;         6 data inputs ; 640                         ;
;     shared            ; 31                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 25                          ;
; boundary_port         ; 52                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 7.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 12 14:24:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/memory_ip_ram.vhd
    Info (12022): Found design unit 1: Memory-ip_ram File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/button_input.vhd
    Info (12022): Found design unit 1: button_input-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/button_input.vhd Line: 16
    Info (12023): Found entity 1: button_input File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/button_input.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/sbpu_entity.vhd
    Info (12023): Found entity 1: SBPU File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/sbpu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/sbpu_behav.vhd
    Info (12022): Found design unit 1: SBPU-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/SBPU_behav.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/riscv_tb_struct.vhd
    Info (12022): Found design unit 1: RISCV_tb-struct File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_tb_struct.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/riscv_tb_entity.vhd
    Info (12023): Found entity 1: RISCV_tb File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_tb_entity.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/riscv_struct.vhd
    Info (12022): Found design unit 1: riscv-struct File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/riscv_entity.vhd
    Info (12023): Found entity 1: riscv File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_entity.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/rf_entity.vhd
    Info (12023): Found entity 1: RF File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/rf_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/rf_behave.vhd
    Info (12022): Found design unit 1: RF-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/RF_behave.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/pc_reg_entity.vhd
    Info (12023): Found entity 1: pc_reg File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/pc_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/pc_reg_behave.vhd
    Info (12022): Found design unit 1: pc_reg-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/pc_reg_behave.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/pc_inc_entity.vhd
    Info (12023): Found entity 1: pc_inc File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/pc_inc_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/pc_inc_behave.vhd
    Info (12022): Found design unit 1: pc_inc-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/pc_inc_behave.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_nop_entity.vhd
    Info (12023): Found entity 1: mux_nop File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_nop_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_nop_behav.vhd
    Info (12022): Found design unit 1: mux_nop-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_nop_behav.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_memory_entity.vhd
    Info (12023): Found entity 1: mux_memory File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_memory_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_memory_behav.vhd
    Info (12022): Found design unit 1: mux_memory-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_memory_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_fw_rs2_entity.vhd
    Info (12023): Found entity 1: mux_fw_rs2 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_rs2_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_fw_rs2_behav.vhd
    Info (12022): Found design unit 1: mux_fw_rs2-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_rs2_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_fw_rs1_entity.vhd
    Info (12023): Found entity 1: mux_fw_rs1 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_rs1_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_fw_rs1_behav.vhd
    Info (12022): Found design unit 1: mux_fw_rs1-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_rs1_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_fw_memory_entity.vhd
    Info (12023): Found entity 1: mux_fw_memory File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_memory_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_fw_memory_behav.vhd
    Info (12022): Found design unit 1: mux_fw_memory-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_fw_memory_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_bpu_ra_entity.vhd
    Info (12023): Found entity 1: mux_bpu_ra File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_bpu_ra_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_bpu_ra_behav.vhd
    Info (12022): Found design unit 1: mux_bpu_ra-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_bpu_ra_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_bpu_entity.vhd
    Info (12023): Found entity 1: mux_bpu File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_bpu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_bpu_behav.vhd
    Info (12022): Found design unit 1: mux_bpu-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_bpu_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_alu_entity.vhd
    Info (12023): Found entity 1: mux_alu File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_alu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/mux_alu_behave.vhd
    Info (12022): Found design unit 1: mux_alu-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/mux_alu_behave.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/memory_entity.vhd
    Info (12023): Found entity 1: Memory File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/memory_entity.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/me_reg_entity.vhd
    Info (12023): Found entity 1: me_reg File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/me_reg_behave.vhd
    Info (12022): Found design unit 1: me_reg-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/isa_pkg.vhd
    Info (12022): Found design unit 1: ISA File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ISA_pkg.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/io_controller_entity.vhd
    Info (12023): Found entity 1: io_controller File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/io_controller_behave.vhd
    Info (12022): Found design unit 1: io_controller-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/imm_gen_entity.vhd
    Info (12023): Found entity 1: Imm_Gen File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/imm_gen_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/imm_gen_behave.vhd
    Info (12022): Found design unit 1: Imm_Gen-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Imm_Gen_behave.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/im_entity.vhd
    Info (12023): Found entity 1: im File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/im_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/im_behav.vhd
    Info (12022): Found design unit 1: im-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/if_reg_entity.vhd
    Info (12023): Found entity 1: if_reg File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/if_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/if_reg_behav.vhd
    Info (12022): Found design unit 1: if_reg-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/if_reg_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/ex_reg_entity.vhd
    Info (12023): Found entity 1: ex_reg File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ex_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/ex_reg_behave.vhd
    Info (12022): Found design unit 1: ex_reg-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ex_reg_behave.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/decoder_entity.vhd
    Info (12023): Found entity 1: decoder File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/decoder_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/decoder_behave.vhd
    Info (12022): Found design unit 1: decoder-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/decoder_behave.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/dec_reg_entity.vhd
    Info (12023): Found entity 1: dec_reg File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/dec_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/dec_reg_behave.vhd
    Info (12022): Found design unit 1: dec_reg-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/dec_reg_behave.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/dbpu_entity.vhd
    Info (12023): Found entity 1: DBPU File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/dbpu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/dbpu_behav.vhd
    Info (12022): Found design unit 1: DBPU-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/DBPU_behav.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/data_types_pkg.vhd
    Info (12022): Found design unit 1: data_types File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/data_types_pkg.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/constants_pkg.vhd
    Info (12022): Found design unit 1: constants File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/constants_pkg.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/clk_res_gen_entity.vhd
    Info (12023): Found entity 1: clk_res_gen File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/clk_res_gen_entity.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/clk_res_gen_behav.vhd
    Info (12022): Found design unit 1: clk_res_gen-behav File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/clk_res_gen_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/alu_entity.vhd
    Info (12023): Found entity 1: ALU File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/alu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/alu_behave.vhd
    Info (12022): Found design unit 1: ALU-behave File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/tizian/documents/projekte/riscv/riscv_lib/hdl/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ram.vhd Line: 55
    Info (12023): Found entity 1: ram File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ram.vhd Line: 43
Info (12127): Elaborating entity "riscv" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:U_7" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 371
Info (12128): Elaborating entity "DBPU" for hierarchy "DBPU:U_18" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 378
Info (12128): Elaborating entity "Imm_Gen" for hierarchy "Imm_Gen:U_9" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 390
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:U_12" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 396
Warning (10492): VHDL Process Statement warning at Memory_IP_ram.vhd(62): signal "addr_offset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 62
Warning (10631): VHDL Process Statement warning at Memory_IP_ram.vhd(54): inferring latch(es) for signal or variable "addr_offset", which holds its previous value in one or more paths through the process File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Warning (10631): VHDL Process Statement warning at Memory_IP_ram.vhd(54): inferring latch(es) for signal or variable "ram_addr", which holds its previous value in one or more paths through the process File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Warning (10631): VHDL Process Statement warning at Memory_IP_ram.vhd(54): inferring latch(es) for signal or variable "ram_data", which holds its previous value in one or more paths through the process File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Warning (10631): VHDL Process Statement warning at Memory_IP_ram.vhd(54): inferring latch(es) for signal or variable "ram_w_en", which holds its previous value in one or more paths through the process File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_w_en[0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_w_en[1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_w_en[2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_w_en[3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][8]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][9]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][10]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][11]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][12]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][8]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][9]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][10]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][11]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][12]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][8]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][9]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][10]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][11]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][12]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][8]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][9]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][10]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][11]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][12]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[0]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[1]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[2]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[3]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[4]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[5]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[6]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[7]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[8]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[9]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[10]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[11]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[12]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[13]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[14]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[15]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[16]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[17]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[18]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[19]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[20]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[21]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[22]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[23]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[24]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[25]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[26]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[27]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[28]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[29]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[30]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[31]" at Memory_IP_ram.vhd(54) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (12128): Elaborating entity "ram" for hierarchy "Memory:U_12|ram:\ram_cellarray:3:ram_cell" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ram.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ram.vhd Line: 62
Info (12133): Instantiated megafunction "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ram.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5v3.tdf
    Info (12023): Found entity 1: altsyncram_k5v3 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/qis/riscv_struct/db/altsyncram_k5v3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k5v3" for hierarchy "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RF" for hierarchy "RF:U_5" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 405
Info (12128): Elaborating entity "SBPU" for hierarchy "SBPU:U_19" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 416
Info (12128): Elaborating entity "dec_reg" for hierarchy "dec_reg:U_6" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 424
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:U_4" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 457
Info (12128): Elaborating entity "ex_reg" for hierarchy "ex_reg:U_8" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 480
Info (12128): Elaborating entity "if_reg" for hierarchy "if_reg:U_2" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 492
Info (12128): Elaborating entity "im" for hierarchy "im:U_1" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 502
Info (12128): Elaborating entity "io_controller" for hierarchy "io_controller:U_21" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 508
Warning (10631): VHDL Process Statement warning at io_controller_behave.vhd(147): inferring latch(es) for signal or variable "io_keys_buffer", which holds its previous value in one or more paths through the process File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[4]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[5]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[6]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[7]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[8]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[9]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[10]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[11]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[12]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[13]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[14]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[15]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[16]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[17]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[18]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[19]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[20]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[21]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[22]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[23]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[24]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[25]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[26]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[27]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[28]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[29]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[30]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (10041): Inferred latch for "io_keys_buffer[31]" at io_controller_behave.vhd(147) File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 147
Info (12128): Elaborating entity "button_input" for hierarchy "io_controller:U_21|button_input:\keys_sync:3:cell_key" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 135
Info (12128): Elaborating entity "me_reg" for hierarchy "me_reg:U_10" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 525
Info (12128): Elaborating entity "mux_alu" for hierarchy "mux_alu:U_11" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 534
Info (12128): Elaborating entity "mux_bpu" for hierarchy "mux_bpu:U_20" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 541
Info (12128): Elaborating entity "mux_fw_memory" for hierarchy "mux_fw_memory:U_16" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 550
Info (12128): Elaborating entity "mux_fw_rs1" for hierarchy "mux_fw_rs1:U_14" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 557
Info (12128): Elaborating entity "mux_fw_rs2" for hierarchy "mux_fw_rs2:U_15" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 565
Info (12128): Elaborating entity "mux_memory" for hierarchy "mux_memory:U_13" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 573
Info (12128): Elaborating entity "mux_nop" for hierarchy "mux_nop:U_17" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 582
Info (12128): Elaborating entity "pc_inc" for hierarchy "pc_inc:U_3" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 589
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:U_0" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 594
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Memory:U_12|ram_w_en[2]" merged with LATCH primitive "Memory:U_12|ram_w_en[3]" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Warning (13012): Latch Memory:U_12|addr_offset[0] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|addr_offset[1] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_data[3][4] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[28] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_addr[3][0] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][1] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][2] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][3] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][4] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][5] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][6] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][7] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][8] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][9] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[3][10] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_data[3][7] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[31] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[3][5] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[29] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[3][6] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[30] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_addr[0][0] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][1] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][2] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][3] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][4] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][5] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][6] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][7] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][8] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][9] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[0][10] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][0] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][1] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][2] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][3] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][4] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][5] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][6] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][7] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][8] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][9] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[1][10] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_data[1][7] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[15] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[1][5] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[13] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[1][6] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[14] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[3][3] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[27] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[3][2] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[26] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[3][1] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[25] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[3][0] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[24] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[2][7] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[23] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_addr[2][0] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][1] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][2] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][3] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][4] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][5] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][6] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][7] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][8] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][9] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_addr[2][10] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALU:U_7|WideNor0 File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 132
Warning (13012): Latch Memory:U_12|ram_data[2][6] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[22] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[2][5] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[21] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[2][4] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[20] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[2][3] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[19] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[2][2] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[18] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[2][1] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[17] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Warning (13012): Latch Memory:U_12|ram_data[2][0] has unsafe behavior File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal me_reg:U_10|wb_data[16] File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated|ALTSYNCRAM" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/qis/riscv_struct/db/altsyncram_k5v3.tdf Line: 33
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated|ALTSYNCRAM" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/qis/riscv_struct/db/altsyncram_k5v3.tdf Line: 33
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated|ALTSYNCRAM" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/qis/riscv_struct/db/altsyncram_k5v3.tdf Line: 33
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated|ALTSYNCRAM" File: C:/Users/Tizian/Documents/Projekte/RISCV/RISCV_lib/qis/riscv_struct/db/altsyncram_k5v3.tdf Line: 33
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2414 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 2330 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Tue Jul 12 14:24:18 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:34


