// Seed: 2359951241
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7, id_8 = id_8;
  wire id_9;
endmodule
module module_1;
  tri  id_1, id_2 = id_1, id_3 = 1;
  wand id_4;
  tri1 id_5;
  always_latch @(negedge 1 or id_5)
    if (~id_4)
      if (id_1) #1 id_3 = id_4 & 1'b0;
      else id_3 = id_3;
  wire id_6, id_7;
  supply0 id_8 = id_5;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5
  );
endmodule
