// Seed: 2645297970
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3[1  ==  -1 : -1  ==  1];
  ;
endmodule
module module_1 #(
    parameter id_2  = 32'd13,
    parameter id_32 = 32'd26,
    parameter id_33 = 32'd91,
    parameter id_36 = 32'd80
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout wire id_1;
  wire id_3 = id_2;
  logic [7:0][-1 : id_2]
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      _id_32,
      _id_33,
      id_34,
      id_35,
      _id_36,
      id_37;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign id_29 = id_9[id_32];
  wire [id_33 : !  id_36] id_38;
endmodule
