INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/4bASyncUD/4bASyncUD.srcs/sources_1/new/async_updown_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_updown_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/4bASyncUD/4bASyncUD.srcs/sources_1/new/jk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/4bASyncUD/4bASyncUD.srcs/sources_1/new/async_updown_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_updown_counter_tb
