// Seed: 3456834187
module module_0;
  wor id_1, id_2;
  always id_2 = 1;
  assign id_1 = id_2;
  assign id_2 = 1;
  wire id_3, id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1
);
  wor id_3;
  module_0();
  assign id_3 = 1 ? id_3 : id_3(1) + id_3;
  id_4 :
  assert property (@(posedge 1) 1) if (1 == 1'h0) @(1) #1 id_0 <= id_4 <= 1;
endmodule
