// Seed: 1768902466
macromodule module_0 ();
  wire id_1;
  wire id_2;
  wire id_3 = id_1, id_4;
  supply1 id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output wor   id_2,
    input  logic id_3,
    output tri0  id_4
);
  logic id_6;
  assign id_6 = id_3;
  initial id_6 <= &id_6 - id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  and (id_1, id_2, id_3, id_4, id_5, id_6);
  module_0();
endmodule
