m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
Z2 !s12c _opt1
R1
R2
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s12c _opt2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z3 d/home/wayne/FPGA_stuff/rc1/lab4/modelsim_proj
T_opt
Z4 !s110 1758384423
Vk[2_gLWE06IkS_F7MF1OS0
04 6 4 work reg_tb fast 0
=3-000ae431a4f1-68ced127-85d13-6b0c
R1
Z5 !s12f OEM100
Z6 !s12b OEM100
Z7 !s124 OEM10U2 
Z8 !s135 nogc
Z9 o-quiet -auto_acc_if_foreign -work work +acc
Z10 tCvgOpt 0
n@_opt
Z11 OL;O;2024.3;79
T_opt1
!s110 1758329882
VK`alZ=DKJR66^Rzn6CKOj0
04 13 4 work multiplier_tb fast 0
=3-000ae431a4f1-68cdfc1a-45a-2701
R1
R5
R6
R7
R8
R9
R10
n@_opt1
R11
R3
vadder
2/home/wayne/FPGA_stuff/rc1/lab4/adder.sv
Z12 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z13 !s110 1758384422
!i10b 1
!s100 n4IR<6>>EXaZSRIEmI7^l3
I8>Nz=>592;X1JXGFXEKlS0
S1
R3
w1758329392
8/home/wayne/FPGA_stuff/rc1/lab4/adder.sv
F/home/wayne/FPGA_stuff/rc1/lab4/adder.sv
!i122 310
L0 5 22
Z14 VDg1SIo80bB@j0V0VzS_@n1
Z15 OL;L;2024.3;79
r1
!s85 0
31
Z16 !s108 1758384422.000000
!s107 /home/wayne/FPGA_stuff/rc1/lab4/adder.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/adder.sv|
!i113 0
Z17 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R10
vadder_tb
2/home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv
R12
R13
!i10b 1
!s100 WHQlVR5R1>cSR77efcfC20
IQi:ZokJPNbR=]kf2Q;kbW0
S1
R3
w1758328765
8/home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv
F/home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv
!i122 311
Z18 L0 5 64
R14
R15
r1
!s85 0
31
R16
!s107 /home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/testbenches/adder_tb.sv|
!i113 0
R17
R10
vaddress_generator
2/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv
R12
R13
!i10b 1
!s100 CDXaIonK[APNKRiX>O6X`0
I0j7K3anz4kO_d6^M31f^L0
S1
R3
w1758042880
8/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv
F/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv
!i122 306
L0 5 32
R14
R15
r1
!s85 0
31
R16
!s107 /home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv|
!i113 0
R17
R10
vaddress_generator_tb
2/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv
R12
!s110 1757991495
!i10b 1
!s100 PNCN4RO2le6eO<Ya@`UOB0
I3]SP87mi=iQCCRZV6EY081
S1
R3
w1757988993
8/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv
F/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv
!i122 33
L0 5 65
R14
R15
r1
!s85 0
31
!s108 1757991495.000000
!s107 /home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv|
!i113 0
R17
R10
vcontroller
2/home/wayne/FPGA_stuff/rc1/lab4/controller.sv
R12
R13
!i10b 1
!s100 ADjM5HG_BnVoInAKE@z5d3
ISI?i<IXEEM[52;Eh>mWhN3
S1
R3
w1757992673
8/home/wayne/FPGA_stuff/rc1/lab4/controller.sv
F/home/wayne/FPGA_stuff/rc1/lab4/controller.sv
!i122 307
R18
R14
R15
r1
!s85 0
31
R16
!s107 /home/wayne/FPGA_stuff/rc1/lab4/controller.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/controller.sv|
!i113 0
R17
R10
vmultiplier
2/home/wayne/FPGA_stuff/rc1/lab4/multiplier.sv
R12
R4
!i10b 1
!s100 3B]cG7K9`dO2c[TKUkmG^0
I;U:F`ShbicA:zQM]ZSFYj2
S1
R3
w1758330038
8/home/wayne/FPGA_stuff/rc1/lab4/multiplier.sv
F/home/wayne/FPGA_stuff/rc1/lab4/multiplier.sv
!i122 312
Z19 L0 5 18
R14
R15
r1
!s85 0
31
Z20 !s108 1758384423.000000
!s107 /home/wayne/FPGA_stuff/rc1/lab4/multiplier.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/multiplier.sv|
!i113 0
R17
R10
vmultiplier_tb
2/home/wayne/FPGA_stuff/rc1/lab4/testbenches/multiplier_tb.sv
R12
R4
!i10b 1
!s100 m@jMmUFWSjXOTTdk[lK2e1
Iic8]2=50R@Ga=iY0^PaKj2
S1
R3
w1758329780
8/home/wayne/FPGA_stuff/rc1/lab4/testbenches/multiplier_tb.sv
F/home/wayne/FPGA_stuff/rc1/lab4/testbenches/multiplier_tb.sv
!i122 313
L0 5 56
R14
R15
r1
!s85 0
31
R20
!s107 /home/wayne/FPGA_stuff/rc1/lab4/testbenches/multiplier_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/testbenches/multiplier_tb.sv|
!i113 0
R17
R10
vreg_lmao
2/home/wayne/FPGA_stuff/rc1/lab4/reg.sv
R12
R4
!i10b 1
!s100 eeQRff[;m_1L`_K;@1^FR3
Iz`b7DH^McL^>X@l8>:5iV3
S1
R3
w1758384198
8/home/wayne/FPGA_stuff/rc1/lab4/reg.sv
F/home/wayne/FPGA_stuff/rc1/lab4/reg.sv
!i122 314
R19
R14
R15
r1
!s85 0
31
R20
!s107 /home/wayne/FPGA_stuff/rc1/lab4/reg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/reg.sv|
!i113 0
R17
R10
vreg_tb
2/home/wayne/FPGA_stuff/rc1/lab4/testbenches/reg_tb.sv
R12
R4
!i10b 1
!s100 ]XHH1MB[6Nhbe?<zBnZ`>3
In79VZn7KZoIgJiF1o@ZWh3
S1
R3
w1758384412
8/home/wayne/FPGA_stuff/rc1/lab4/testbenches/reg_tb.sv
F/home/wayne/FPGA_stuff/rc1/lab4/testbenches/reg_tb.sv
!i122 315
L0 5 66
R14
R15
r1
!s85 0
31
R20
!s107 /home/wayne/FPGA_stuff/rc1/lab4/testbenches/reg_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/testbenches/reg_tb.sv|
!i113 0
R17
R10
vtemplate_tb
2/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv
R12
R13
!i10b 1
!s100 0Z3lib]==a=WjE?B<<oS:2
IaaUZfRNM@N1Ie@1^PgGk72
S1
R3
w1758043157
8/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv
F/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv
!i122 308
L0 5 58
R14
R15
r1
!s85 0
31
R16
!s107 /home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv|
!i113 0
R17
R10
vtoplevel
2/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv
R12
R13
!i10b 1
!s100 8MYokDCLXV`EJ8j[m8<;00
INGh[gNN1Jj:ajUP3EjzR33
S1
R3
w1758384017
8/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv
F/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv
!i122 309
L0 5 70
R14
R15
r1
!s85 0
31
R16
!s107 /home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv|
!i113 0
R17
R10
