Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RAM.v" in library work
Compiling verilog file "ledDecoder.v" in library work
Module <RAM> compiled
Compiling verilog file "Controller.v" in library work
Module <ledDecoder> compiled
Module <Controller> compiled
No errors in compilation
Analysis of file <"Controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Controller> in library <work> with parameters.
	INITADDR = "00"
	INPUTDATA = "01"
	READDATA = "10"

Analyzing hierarchy for module <ledDecoder> in library <work>.

Analyzing hierarchy for module <RAM> in library <work> with parameters.
	t_AA = "00000000000000000000000000001111"
	t_H = "00000000000000000000000000000101"
	t_PWE1 = "00000000000000000000000000001100"
	t_PWE2 = "00000000000000000000000000001010"
	t_SA = "00000000000000000000000000001010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Controller>.
	INITADDR = 2'b00
	INPUTDATA = 2'b01
	READDATA = 2'b10
WARNING:Xst:916 - "Controller.v" line 78: Delay is ignored for synthesis.
WARNING:Xst:916 - "Controller.v" line 94: Delay is ignored for synthesis.
Module <Controller> is correct for synthesis.
 
Analyzing module <ledDecoder> in library <work>.
Module <ledDecoder> is correct for synthesis.
 
Analyzing module <RAM> in library <work>.
	t_AA = 32'sb00000000000000000000000000001111
	t_H = 32'sb00000000000000000000000000000101
	t_PWE1 = 32'sb00000000000000000000000000001100
	t_PWE2 = 32'sb00000000000000000000000000001010
	t_SA = 32'sb00000000000000000000000000001010
	Enabling task <RAM_READ>.
WARNING:Xst:916 - "RAM.v" line 62: Delay is ignored for synthesis.
	Enabling task <RAM_WRITE>.
WARNING:Xst:916 - "RAM.v" line 72: Delay is ignored for synthesis.
WARNING:Xst:916 - "RAM.v" line 73: Delay is ignored for synthesis.
Module <RAM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <ram_trigger> in unit <Controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_o> in unit <RAM> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RamWE> in unit <RAM> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ledDecoder>.
    Related source file is "ledDecoder.v".
    Found 16x7-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <ledDecoder> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "RAM.v".
WARNING:Xst:1305 - Output <RamEN> is never assigned. Tied to value 0.
WARNING:Xst:2109 - Contents of latch <dataBuf> never changes during circuit operation. The latch is removed and the signal is tied to value 0000000000000000.
WARNING:Xst:2109 - Contents of latch <addrBuf> never changes during circuit operation. The latch is removed and the signal is tied to value 000000000000000000.
WARNING:Xst:2109 - Contents of latch <RamOE> never changes during circuit operation. The latch is removed and the signal is tied to value 1.
    Found 16-bit tristate buffer for signal <data_o>.
    Summary:
	inferred  16 Tristate(s).
Unit <RAM> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "Controller.v".
WARNING:Xst:653 - Signal <startAddr<17:16>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <outputValue<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <$add0000> created at line 89.
    Found 18-bit register for signal <currAddr>.
    Found 16-bit register for signal <currValue>.
    Found 16-bit register for signal <ledLight>.
    Found 4-bit register for signal <number>.
    Found 18-bit comparator not equal for signal <number$cmp_ne0000> created at line 86.
    Found 4-bit adder for signal <number$share0000> created at line 66.
    Found 1-bit register for signal <read>.
    Found 16-bit register for signal <startAddr<15:0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  71 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Controller> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 38
 1-bit register                                        : 35
 16-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 1
 18-bit comparator not equal                           : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <c_state/FSM> on signal <c_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 1
 18-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit RAM: 16 internal tristates are replaced by logic (pull-up yes): data_o<0>, data_o<10>, data_o<11>, data_o<12>, data_o<13>, data_o<14>, data_o<15>, data_o<1>, data_o<2>, data_o<3>, data_o<4>, data_o<5>, data_o<6>, data_o<7>, data_o<8>, data_o<9>.

Optimizing unit <Controller> ...

Optimizing unit <RAM> ...
WARNING:Xst:2677 - Node <read> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_0> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_1> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_2> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_3> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_4> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_5> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_6> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_7> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_8> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_9> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_10> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_11> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_12> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_13> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_14> of sequential type is unconnected in block <Controller>.
WARNING:Xst:2677 - Node <currValue_15> of sequential type is unconnected in block <Controller>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 1.
FlipFlop c_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop c_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop number_0 has been replicated 1 time(s)
FlipFlop number_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Controller.ngr
Top Level Output File Name         : Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 78

Cell Usage :
# BELS                             : 209
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 17
#      LUT2                        : 42
#      LUT2_L                      : 3
#      LUT3                        : 15
#      LUT3_D                      : 1
#      LUT3_L                      : 7
#      LUT4                        : 52
#      LUT4_D                      : 2
#      LUT4_L                      : 20
#      MUXCY                       : 26
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 60
#      FDC                         : 10
#      FDE                         : 50
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 17
#      OBUF                        : 60
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       85  out of   8672     0%  
 Number of Slice Flip Flops:             60  out of  17344     0%  
 Number of 4 input LUTs:                161  out of  17344     0%  
 Number of IOs:                          78
 Number of bonded IOBs:                  78  out of    250    31%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)          | NONE(c_state_FSM_FFd1) | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.582ns (Maximum Frequency: 151.929MHz)
   Minimum input arrival time before clock: 5.118ns
   Maximum output required time after clock: 6.230ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.582ns (frequency: 151.930MHz)
  Total number of paths / destination ports: 1267 / 60
-------------------------------------------------------------------------
Delay:               6.582ns (Levels of Logic = 4)
  Source:            number_3 (FF)
  Destination:       currAddr_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: number_3 to currAddr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  number_3 (number_3)
     LUT2:I0->O            1   0.704   0.424  ledLight_mux0008<10>2_SW0 (N35)
     LUT4_D:I3->LO         1   0.704   0.179  ledLight_mux0008<10>2 (N78)
     LUT2:I1->O           18   0.704   1.072  currAddr_0_mux000021 (N4)
     LUT4:I3->O            1   0.704   0.000  currAddr_6_mux000027 (currAddr_6_mux0000)
     FDE:D                     0.308          currAddr_6
    ----------------------------------------
    Total                      6.582ns (3.715ns logic, 2.867ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 98 / 98
-------------------------------------------------------------------------
Offset:              5.118ns (Levels of Logic = 4)
  Source:            SW<15> (PAD)
  Destination:       currAddr_15 (FF)
  Destination Clock: CLK rising

  Data Path: SW<15> to currAddr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  SW_15_IBUF (SW_15_IBUF)
     LUT2:I0->O            1   0.704   0.595  currAddr_15_mux00003 (currAddr_15_mux00003)
     LUT4_L:I0->LO         1   0.704   0.179  currAddr_15_mux000012 (currAddr_15_mux000012)
     LUT4:I1->O            1   0.704   0.000  currAddr_15_mux000027 (currAddr_15_mux0000)
     FDE:D                     0.308          currAddr_15
    ----------------------------------------
    Total                      5.118ns (3.638ns logic, 1.480ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 44 / 23
-------------------------------------------------------------------------
Offset:              6.230ns (Levels of Logic = 2)
  Source:            number_0 (FF)
  Destination:       Led<5> (PAD)
  Source Clock:      CLK rising

  Data Path: number_0 to Led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.591   1.243  number_0 (number_0)
     LUT4:I0->O            1   0.704   0.420  showLed/Mrom_out41 (Led_4_OBUF)
     OBUF:I->O                 3.272          Led_4_OBUF (Led<4>)
    ----------------------------------------
    Total                      6.230ns (4.567ns logic, 1.663ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.84 secs
 
--> 

Total memory usage is 261420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    4 (   0 filtered)

