library ieee;
use ieee.std_logic_1164.all;

entity fa is
  port
      (
	  a : in std_ulogic;
	  b : in std_ulogic;
	  cin : in std_ulogic;
	  sum : out std_ulogic;
	  carry : out std_ulogic
	  );

end fa;

architecture behave of fa is
begin
   sum <= (a xor b) xor cin;
   carry <= (a and b) or ( cin and ( a xor b) );
   
 end behave;
  