0.6
2019.1
May 24 2019
14:51:52
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/imports/UART/UartRx.v,1608137312,verilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/imports/UART/UartTx.v,,UartRx,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/imports/UART/UartTestBench.v,1660638941,verilog,,,,UartTestBench,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/imports/UART/UartTx.v,1661873827,verilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/imports/UART/UartTestBench.v,,UartTx,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider.v,1661105001,verilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/imports/UART/UartTx.v,,clk_divider,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider_clk_wiz.v,1661105001,verilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/ip/clk_divider/clk_divider.v,,clk_divider_clk_wiz,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/ALU_TB.sv,1660559811,systemVerilog,,,,ALU_TB,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Adder.sv,1661940899,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Arithmetic_logic_Unit.sv,,Adder,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Arithmetic_logic_Unit.sv,1661141414,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv,,Arithmetic_logic_Unit,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Bit_shifter.sv,1660561934,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv,,Bit_shifter,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv,1662054998,systemVerilog,,,,CPU_Intergration_0,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Status_Register_Unit.sv,1662090860,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Unit_Moore.sv,,Control_Status_Register_Unit,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Unit.sv,1660704955,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv,,Control_Unit,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Control_Unit_Moore.sv,1661951632,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv,,Control_Unit_Moore,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/ECU_TB.sv,1660641678,systemVerilog,,,,ECU_TB,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/External_Controller_Unit.sv,1662094644,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv,,External_Controller_Unit,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder.sv,1660762100,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Fetch_Unit.sv,,Inst_Decoder,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Decoder_Reg_FIle_TB.sv,1659769650,systemVerilog,,,,Inst_Decoder_Reg_FIle_TB,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Fetch_Unit.sv,1660756087,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv,,Inst_Fetch_Unit,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Inst_Memory.sv,1661943428,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv,,Inst_Memory,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instr_Fetch_TB.sv,1659325909,systemVerilog,,,,Instr_Fetch_TB,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Instruction_Execute.sv,1662054844,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv,,Instruction_Execute,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/LSU_TB.sv,1660623242,systemVerilog,,,,LSU_TB,,,,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Load_Store_Unit.sv,1661956886,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv,,Load_Store_Unit,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Logical_Operators.sv,1660416021,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Multiplier.sv,,Logical_Operators,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Multiplier.sv,1661937651,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/PC.sv,,Multiplier,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/PC.sv,1660706054,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_Set.sv,,PC,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_Set.sv,1662056347,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_file.sv,,Register_Set,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Register_file.sv,1662062262,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Reset_sunchronizer.sv,,Register_file,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/Reset_sunchronizer.sv,1662060237,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/cycle_counter.sv,,Reset_synchronizer,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/cycle_counter.sv,1660629288,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv,,cycle_counter,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/data_mem.sv,1662053749,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/decoder.sv,,data_Memory,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/decoder.sv,1661938732,systemVerilog,,/home/hari/Documents/Projects/RISC-V/Verilog_implementations/RV32I_SSP/RV32I_SSP.srcs/sources_1/new/CPU_Intergration_0.sv,,decoder,,,../../../../RV32I_SSP.srcs/sources_1/ip/clk_divider,,,,,
