
*** Running vivado
    with args -log cpm_qdma_ep_part_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpm_qdma_ep_part_wrapper.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpm_qdma_ep_part_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 695.738 ; gain = 111.383
Command: synth_design -top cpm_qdma_ep_part_wrapper -part xcvp1202-vsva2785-3HP-e-S
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-3HP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2704.469 ; gain = 427.418
---------------------------------------------------------------------------------
WARNING: [Synth 8-9694] invalid size of integer constant literal [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:548]
WARNING: [Synth 8-9694] invalid size of integer constant literal [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:562]
WARNING: [Synth 8-9694] invalid size of integer constant literal [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:548]
WARNING: [Synth 8-9694] invalid size of integer constant literal [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:562]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_TDEST', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0.sv:300]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_TDEST', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0.sv:300]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_TDEST', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0.sv:300]
INFO: [Synth 8-11241] undeclared symbol 'pll0_locked', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4085]
INFO: [Synth 8-11241] undeclared symbol 'pll1_locked', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4161]
INFO: [Synth 8-11241] undeclared symbol 'pll2_locked', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4233]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_ADDR_BIT33' is already specified; last one will take precedence [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:265]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_MEMORY_TIMEPERIOD1' is already specified; last one will take precedence [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:464]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_XMPU_CONFIG3' is already specified; last one will take precedence [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:597]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_error', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/qdma_wrapper.sv:1150]
WARNING: [Synth 8-10458] `include directive is not isolated on its own line [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:2853]
WARNING: [Synth 8-10458] `include directive is not isolated on its own line [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:2854]
INFO: [Synth 8-11241] undeclared symbol 'pcie1_unified_axis_cq_tvalid', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:8834]
INFO: [Synth 8-11241] undeclared symbol 'dma1_axis_c2h_status_host_target_id', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:8961]
INFO: [Synth 8-11241] undeclared symbol 'dma1_c2h_byp_out_var_desc', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9049]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_dsc_crdt', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9181]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_en', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9182]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_hw_db', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9185]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_sw_db', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9186]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_avl_flg', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9187]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_rdy', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9205]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_vld', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9206]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_crd', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9207]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_qid', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9208]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_dir', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9209]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_idx', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9210]
WARNING: [Synth 8-10940] macro 'XPLREG_SYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:33]
WARNING: [Synth 8-10940] macro 'XPLREG_ASYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:48]
WARNING: [Synth 8-10940] macro 'XPLREG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:56]
WARNING: [Synth 8-10940] macro 'XPLREG_SYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:70]
WARNING: [Synth 8-10940] macro 'XPLREG_ASYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:84]
WARNING: [Synth 8-10940] macro 'XPREG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:91]
WARNING: [Synth 8-10940] macro 'XPREG_SYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:103]
WARNING: [Synth 8-10940] macro 'XPREG_ASYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:115]
WARNING: [Synth 8-10940] macro 'XPREG_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:122]
WARNING: [Synth 8-10940] macro 'XPREG_SYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:134]
WARNING: [Synth 8-10940] macro 'XPREG_ASYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:146]
WARNING: [Synth 8-10940] macro 'XPREG_NORESET' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:156]
WARNING: [Synth 8-10940] macro 'XP_C2U_0REG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:172]
WARNING: [Synth 8-10940] macro 'XP_C2U_2REG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:188]
WARNING: [Synth 8-10940] macro 'XP_U2C_2REG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:202]
WARNING: [Synth 8-10940] macro 'XP_U2C_REG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:216]
WARNING: [Synth 8-10940] macro 'XARREG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:223]
WARNING: [Synth 8-10940] macro 'XARREG_SYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:235]
WARNING: [Synth 8-10940] macro 'XARREG_ASYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:247]
WARNING: [Synth 8-10940] macro 'XARREG_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:254]
WARNING: [Synth 8-10940] macro 'XARREG_SYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:266]
WARNING: [Synth 8-10940] macro 'XARREG_ASYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:278]
WARNING: [Synth 8-10940] macro 'XSRREG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:285]
WARNING: [Synth 8-10940] macro 'XSRREG_ASYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:297]
WARNING: [Synth 8-10940] macro 'XSRREG_SYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:309]
WARNING: [Synth 8-10940] macro 'XSRREG_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:316]
WARNING: [Synth 8-10940] macro 'XSRREG_SYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:328]
WARNING: [Synth 8-10940] macro 'XSRREG_ASYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:340]
WARNING: [Synth 8-10940] macro 'CORE2USER' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:379]
WARNING: [Synth 8-10940] macro 'USER2CORE' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:389]
WARNING: [Synth 8-10940] macro 'DMA5_RAM_DEP_BLK' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_axi4mm_axi_bridge.vh:214]
WARNING: [Synth 8-10940] macro 'RCB_METERING_MULT_RST_VAL' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_defines.vh:6]
WARNING: [Synth 8-10940] macro 'XSRREG_XDMA' is redefined [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/crc32_gen.sv:74]
INFO: [Synth 8-11241] undeclared symbol 'mm_prog_full', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:158]
INFO: [Synth 8-11241] undeclared symbol 'overflow', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:160]
INFO: [Synth 8-11241] undeclared symbol 'wr_rst_busy', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:161]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:165]
INFO: [Synth 8-11241] undeclared symbol 'underflow', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:167]
INFO: [Synth 8-11241] undeclared symbol 'rd_rst_busy', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:168]
INFO: [Synth 8-11241] undeclared symbol 'st_prog_full', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:223]
INFO: [Synth 8-11241] undeclared symbol 'mm_prog_full', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:172]
INFO: [Synth 8-11241] undeclared symbol 'overflow', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:174]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:179]
INFO: [Synth 8-11241] undeclared symbol 'underflow', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:181]
INFO: [Synth 8-11241] undeclared symbol 'rd_rst_busy', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:182]
INFO: [Synth 8-11241] undeclared symbol 'st_prog_full', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:268]
INFO: [Synth 8-11241] undeclared symbol 'c2h_st_marker_rsp', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:462]
INFO: [Synth 8-11241] undeclared symbol 'stat_vld', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:494]
INFO: [Synth 8-11241] undeclared symbol 'stat_err', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:495]
INFO: [Synth 8-11241] undeclared symbol 'user_cntr_max', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:510]
INFO: [Synth 8-11241] undeclared symbol 'user_cntr_rst', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:511]
INFO: [Synth 8-11241] undeclared symbol 'user_cntr_read', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:512]
INFO: [Synth 8-11241] undeclared symbol 'free_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:513]
INFO: [Synth 8-11241] undeclared symbol 'idle_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:514]
INFO: [Synth 8-11241] undeclared symbol 'busy_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:515]
INFO: [Synth 8-11241] undeclared symbol 'actv_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:516]
INFO: [Synth 8-11241] undeclared symbol 'h2c_user_cntr_max', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:518]
INFO: [Synth 8-11241] undeclared symbol 'h2c_user_cntr_rst', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:519]
INFO: [Synth 8-11241] undeclared symbol 'h2c_user_cntr_read', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:520]
INFO: [Synth 8-11241] undeclared symbol 'h2c_free_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:521]
INFO: [Synth 8-11241] undeclared symbol 'h2c_idle_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:522]
INFO: [Synth 8-11241] undeclared symbol 'h2c_busy_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:523]
INFO: [Synth 8-11241] undeclared symbol 'h2c_actv_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:524]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_max', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:527]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_en', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:528]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_mode', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:529]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_rst', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:530]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_read', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:531]
INFO: [Synth 8-11241] undeclared symbol 'max_latency', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:533]
INFO: [Synth 8-11241] undeclared symbol 'min_latency', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:534]
INFO: [Synth 8-11241] undeclared symbol 'sum_latency', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:535]
INFO: [Synth 8-11241] undeclared symbol 'num_pkt_rcvd', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:536]
INFO: [Synth 8-11241] undeclared symbol 's_axis_c2h_ctrl_user_trig', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:585]
INFO: [Synth 8-11241] undeclared symbol 's_axis_c2h_ctrl_imm_data', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:587]
INFO: [Synth 8-11241] undeclared symbol 's_axis_c2h_cmpt_tlast', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:597]
INFO: [Synth 8-11241] undeclared symbol 's_axis_c2h_cmpt_ctrl_port_id', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:602]
INFO: [Synth 8-11241] undeclared symbol 'axis_c2h_dmawr_port_id', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:667]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_h2c_tcrc', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:679]
INFO: [Synth 8-11241] undeclared symbol 'tm_dsc_sts_port_id', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:713]
INFO: [Synth 8-11241] undeclared symbol 'axis_c2h_status_error', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1017]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_rdy', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1036]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_valid', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1037]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_last', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1038]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_data', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1039]
INFO: [Synth 8-11241] undeclared symbol 'emio_gem1_txr_fixed_lat', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8145]
INFO: [Synth 8-11241] undeclared symbol 'xpipe0_phystatus', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:9807]
INFO: [Synth 8-11241] undeclared symbol 'apb3_pen_int', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:1339]
INFO: [Synth 8-11241] undeclared symbol 'apb3_pen_int', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:1339]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_wrapper' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:58]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/synth/cpm_qdma_ep_part.v:13]
INFO: [Synth 8-638] synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 512 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_0.vhd:263]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29267]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29267]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25423]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11925]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12104]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12143]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11925]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15110]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15110]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15115]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15115]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15116]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15116]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15123]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15123]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15128]
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16057]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'emb_mem_gen_v1_0_8' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/b30d/hdl/emb_mem_gen_v1_0_rfs.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-10] Non-default BYTE_WRITE_WIDTH_B (8) value ignored for single port RAM, simple dual port RAM, dual port distributed RAM, or ROM configurations because port B write operations are not used.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:535]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'emb_mem_gen_v1_0_8' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/b30d/hdl/emb_mem_gen_v1_0_rfs.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'emb_mem_gen_v1_0_8__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/b30d/hdl/emb_mem_gen_v1_0_rfs.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-10] Non-default BYTE_WRITE_WIDTH_B (8) value ignored for single port RAM, simple dual port RAM, dual port distributed RAM, or ROM configurations because port B write operations are not used.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:535]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'emb_mem_gen_v1_0_8__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/b30d/hdl/emb_mem_gen_v1_0_rfs.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0.v:53]
INFO: [Synth 8-638] synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_1_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_1_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_1_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'axi_lite' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6787]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6787]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized1' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_1_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_1_0.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_axi_noc_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/synth/cpm_qdma_ep_part_axi_noc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M00_AXI_nsu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0.sv:54]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M00_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'NOC_NSU512' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NSU512' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_ARUSER' does not match port width (16) of module 'NOC_NSU512' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0_top.sv:227]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_AWUSER' does not match port width (16) of module 'NOC_NSU512' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0_top.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M00_AXI_nsu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0_top.sv:69]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_TDEST' does not match port width (10) of module 'bd_8dca_M00_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M00_AXI_nsu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0.sv:54]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7023] instance 'M00_AXI_nsu' of module 'bd_8dca_M00_AXI_nsu_0' has 51 connections declared, but only 43 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M01_AXI_nsu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0.sv:54]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M01_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'NOC_NSU512__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NSU512__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_ARUSER' does not match port width (16) of module 'NOC_NSU512__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:228]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_AWUSER' does not match port width (16) of module 'NOC_NSU512__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:240]
WARNING: [Synth 8-689] width (4) of port connection 'IF_NOC_AXI_WSTRB' does not match port width (64) of module 'NOC_NSU512__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:247]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M01_AXI_nsu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:69]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_TDEST' does not match port width (10) of module 'bd_8dca_M01_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M01_AXI_nsu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0.sv:54]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7023] instance 'M01_AXI_nsu' of module 'bd_8dca_M01_AXI_nsu_0' has 51 connections declared, but only 43 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M02_AXI_nsu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0.sv:54]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M02_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'NOC_NSU512__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NSU512__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_ARUSER' does not match port width (16) of module 'NOC_NSU512__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:228]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_AWUSER' does not match port width (16) of module 'NOC_NSU512__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:240]
WARNING: [Synth 8-689] width (4) of port connection 'IF_NOC_AXI_WSTRB' does not match port width (64) of module 'NOC_NSU512__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:247]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M02_AXI_nsu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:69]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_TDEST' does not match port width (10) of module 'bd_8dca_M02_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M02_AXI_nsu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0.sv:54]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7023] instance 'M02_AXI_nsu' of module 'bd_8dca_M02_AXI_nsu_0' has 51 connections declared, but only 43 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_MC0_ddrc_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0.sv:67]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_MC0_ddrc_0_wrapper' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:67]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_MC0_ddrc_0_phy' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/bfm/bd_8dca_MC0_ddrc_0_phy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_MC0_ddrc_0_phy_wrapper' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:80]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6157] synthesizing module 'DDRMC' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:34867]
INFO: [Synth 8-6155] done synthesizing module 'DDRMC' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:34867]
INFO: [Synth 8-6157] synthesizing module 'DDRMC_RIU' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:38385]
INFO: [Synth 8-6155] done synthesizing module 'DDRMC_RIU' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:38385]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
INFO: [Synth 8-6157] synthesizing module 'XPHY' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized3' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized5' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_COMP' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78280]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_COMP' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78280]
INFO: [Synth 8-6157] synthesizing module 'XPIO_VREF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139345]
INFO: [Synth 8-6155] done synthesizing module 'XPIO_VREF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139345]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7071] port 'DLY_RDY' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'FIFO_WR_CLK' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'PHY_RDY' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'CE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'RX_EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'INC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'LD' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'RXTX_SEL' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'RX_RST' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'TX_EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'TX_RST' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'LPTX_I_RX_O' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'LPTX_T_RX_DISABLE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'HSRX_DISABLE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'VREF' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST2' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST1' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3878]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized6' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized6' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized7' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized7' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized8' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized8' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST0' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4004]
INFO: [Synth 8-6157] synthesizing module 'XPLL' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:145172]
INFO: [Synth 8-6155] done synthesizing module 'XPLL' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:145172]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank0' of module 'XPLL' has 37 connections declared, but only 30 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4076]
INFO: [Synth 8-6157] synthesizing module 'XPLL__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:145172]
INFO: [Synth 8-6155] done synthesizing module 'XPLL__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:145172]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank1' of module 'XPLL' has 37 connections declared, but only 30 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4152]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank2' of module 'XPLL' has 37 connections declared, but only 30 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4224]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_MC0_ddrc_0_phy_wrapper' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_MC0_ddrc_0_phy' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/bfm/bd_8dca_MC0_ddrc_0_phy.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_MC0_ddrc_0_wrapper' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_MC0_ddrc_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0.sv:67]
WARNING: [Synth 8-7023] instance 'MC0_ddrc' of module 'bd_8dca_MC0_ddrc_0' has 76 connections declared, but only 44 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1143]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_S00_AXI_nmu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_S00_AXI_nmu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU128' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:88929]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU128' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:88929]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_ARADDR' does not match port width (64) of module 'NOC_NMU128' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:548]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_AWADDR' does not match port width (64) of module 'NOC_NMU128' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:562]
WARNING: [Synth 8-7023] instance 'NOC_NMU128_INST' of module 'NOC_NMU128' has 74 connections declared, but only 72 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:527]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_S00_AXI_nmu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_S00_AXI_nmu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7023] instance 'S00_AXI_nmu' of module 'bd_8dca_S00_AXI_nmu_0' has 58 connections declared, but only 49 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1189]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_S01_AXI_nmu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_S01_AXI_nmu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU128__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:88929]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU128__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:88929]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_ARADDR' does not match port width (64) of module 'NOC_NMU128__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:548]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_AWADDR' does not match port width (64) of module 'NOC_NMU128__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:562]
WARNING: [Synth 8-7023] instance 'NOC_NMU128_INST' of module 'NOC_NMU128' has 74 connections declared, but only 72 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:527]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_S01_AXI_nmu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_S01_AXI_nmu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7023] instance 'S01_AXI_nmu' of module 'bd_8dca_S01_AXI_nmu_0' has 58 connections declared, but only 49 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1240]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_const_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_1/synth/bd_8dca_const_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_const_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_1/synth/bd_8dca_const_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_axi_noc_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/synth/cpm_qdma_ep_part_axi_noc_0_0.v:53]
WARNING: [Synth 8-7023] instance 'axi_noc_0' of module 'cpm_qdma_ep_part_axi_noc_0_0' has 252 connections declared, but only 242 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/synth/cpm_qdma_ep_part.v:1452]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_pcie_qdma_mailbox_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/synth/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_core_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/hdl/verilog/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_core_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'pcie_qdma_mailbox_v1_0_3_GenericFIFO' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'pcie_qdma_mailbox_v1_0_3_GenericFIFO' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized3' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_core_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/hdl/verilog/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_core_top.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_pcie_qdma_mailbox_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/synth/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0.sv:53]
INFO: [Synth 8-638] synthesizing module 'cpm_qdma_ep_part_proc_sys_reset_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/synth/cpm_qdma_ep_part_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/synth/cpm_qdma_ep_part_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'cpm_qdma_ep_part_proc_sys_reset_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/synth/cpm_qdma_ep_part_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpm_qdma_ep_part_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/synth/cpm_qdma_ep_part.v:1750]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_smartconnect_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/synth/cpm_qdma_ep_part_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_EK9KN9' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:724]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_one_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_0679_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_one_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_0679_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_0679_psr_aclk_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_0679_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_0679_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_0679_psr_aclk_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_0679_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_0679_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:759]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_EK9KN9' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:724]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1KTY7FI' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:768]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_m00e_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_0679_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_m00e_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_0679_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1KTY7FI' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:768]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_m00s2a_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_0679_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_m00s2a_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_0679_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_s00a2s_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_0679_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_s00a2s_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_0679_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_M6VX25' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:1069]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_s00mmu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_0679_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_s00mmu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_0679_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_s00sic_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_0679_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_s00sic_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_0679_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_s00tr_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_0679_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_s00tr_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_0679_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_M6VX25' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:1069]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_P1MRK7' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:1728]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_sarn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_0679_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_sarn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_0679_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_sawn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_0679_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_sawn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_0679_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_sbn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_0679_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_sbn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_0679_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_srn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_0679_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_srn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_0679_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_swn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_0679_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_swn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_0679_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_P1MRK7' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:1728]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_smartconnect_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/synth/cpm_qdma_ep_part_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_smartconnect_1_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/synth/cpm_qdma_ep_part_smartconnect_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_c628' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1SAFCRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:729]
INFO: [Synth 8-6157] synthesizing module 'bd_c628_one_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_0/synth/bd_c628_one_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_one_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_0/synth/bd_c628_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_c628_psr0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_c628_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_c628_psr0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c628_psr0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_c628_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_c628_psr0_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:770]
INFO: [Synth 8-638] synthesizing module 'bd_c628_psr_aclk_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/synth/bd_c628_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/synth/bd_c628_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c628_psr_aclk_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/synth/bd_c628_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_c628_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:777]
INFO: [Synth 8-638] synthesizing module 'bd_c628_psr_aclk1_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/synth/bd_c628_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/synth/bd_c628_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c628_psr_aclk1_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/synth/bd_c628_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_c628_psr_aclk1_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:784]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1SAFCRE' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:729]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_8MPG1T' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:793]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_m00e_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_14/synth/bd_c628_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_8MPG1T' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:793]
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_m00s2a_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_13/synth/bd_c628_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_s00a2s_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_7/synth/bd_c628_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_s00mmu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_4/synth/bd_c628_s00mmu_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'bd_a532_cpm_0_0_gt_quad_2_inst' has 1059 connections declared, but only 1016 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/synth/bd_a532_cpm_0_0_gt_quad_2.v:3313]
WARNING: [Synth 8-7023] instance 'gt_quad_inst2' of module 'bd_a532_cpm_0_0_gt_quad_2' has 1016 connections declared, but only 1014 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:2853]
WARNING: [Synth 8-7023] instance 'inst' of module 'bd_a532_cpm_0_0_gt_quad_3_inst' has 1059 connections declared, but only 1016 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/synth/bd_a532_cpm_0_0_gt_quad_3.v:3313]
WARNING: [Synth 8-7023] instance 'gt_quad_inst3' of module 'bd_a532_cpm_0_0_gt_quad_3' has 1016 connections declared, but only 1014 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:2854]
WARNING: [Synth 8-6104] Input port 'iso_cpm5pl_n' has an internal driver [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:8778]
WARNING: [Synth 8-7023] instance 'CPM_INST' of module 'CPM5' has 5210 connections declared, but only 5184 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:3305]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-689] width (13) of port connection 'usr_irq_in_func' does not match port width (12) of module 'cpm5_v1_0_14_mdma_fab_demux' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/qdma_wrapper.sv:1083]
WARNING: [Synth 8-689] width (12) of port connection 'm_axis_mdma_h2c_tuser_qid' does not match port width (13) of module 'cpm5_v1_0_14_qdma_wrapper' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9014]
WARNING: [Synth 8-7023] instance 'inst' of module 'bd_a532_cpm_0_0_core_top' has 2104 connections declared, but only 2081 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/synth/bd_a532_cpm_0_0.sv:3086]
WARNING: [Synth 8-7023] instance 'cpm_0' of module 'bd_a532_cpm_0_0' has 967 connections declared, but only 958 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/synth/bd_a532.v:2209]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:7440]
WARNING: [Synth 8-689] width (2) of port connection 'PSPLTRACEDATA' does not match port width (32) of module 'PS9' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8848]
WARNING: [Synth 8-7023] instance 'PS9_inst' of module 'PS9' has 2288 connections declared, but only 2210 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7023] instance 'inst' of module 'pspmc_v1_4_0_pspmc' has 3229 connections declared, but only 842 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/synth/bd_a532_pspmc_0_0.v:2661]
WARNING: [Synth 8-7023] instance 'versal_cips_0' of module 'cpm_qdma_ep_part_versal_cips_0_0' has 370 connections declared, but only 324 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/synth/cpm_qdma_ep_part.v:1880]
WARNING: [Synth 8-689] width (32) of port connection 'M_AXIL_araddr' does not match port width (42) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:587]
WARNING: [Synth 8-689] width (32) of port connection 'M_AXIL_awaddr' does not match port width (42) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:591]
WARNING: [Synth 8-689] width (1) of port connection 'dma1_axis_c2h_dmawr_0_port_id' does not match port width (3) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:667]
WARNING: [Synth 8-689] width (1) of port connection 'dma1_m_axis_h2c_0_tcrc' does not match port width (32) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:679]
WARNING: [Synth 8-689] width (1) of port connection 'dma1_tm_dsc_sts_0_port_id' does not match port width (3) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:713]
WARNING: [Synth 8-689] width (4) of port connection 'dma1_c2h_byp_out_0_fmt' does not match port width (3) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:725]
WARNING: [Synth 8-689] width (4) of port connection 'dma1_h2c_byp_out_0_fmt' does not match port width (3) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:739]
WARNING: [Synth 8-689] width (11) of port connection 'usr_irq_0_vec' does not match port width (5) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:842]
WARNING: [Synth 8-7023] instance 'cpm_qdma_ep_part_i' of module 'cpm_qdma_ep_part' has 277 connections declared, but only 276 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:536]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CRC_WIDTH bound to: 32 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
	Parameter QID_MAX bound to: 256 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_MAX bound to: 256 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/user_control.sv:323]
	Parameter DIR bound to: 1 - type: integer 
	Parameter DESC_CNT_WIDTH bound to: 16 - type: integer 
	Parameter DESC_AVAIL_WIDTH bound to: 16 - type: integer 
	Parameter MAX_QUEUES bound to: 256 - type: integer 
	Parameter QUEUE_ID_WIDTH bound to: 8 - type: integer 
	Parameter DESC_CNT_WIDTH bound to: 16 - type: integer 
	Parameter DESC_AVAIL_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_ID_WIDTH bound to: 8 - type: integer 
	Parameter MAX_QUEUES bound to: 256 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-689] width (12) of port connection 'c2h_st_qid' does not match port width (11) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:444]
WARNING: [Synth 8-689] width (12) of port connection 'h2c_qid' does not match port width (11) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:452]
WARNING: [Synth 8-689] width (12) of port connection 'tm_dsc_sts_qid' does not match port width (11) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:488]
WARNING: [Synth 8-689] width (12) of port connection 'qid' does not match port width (11) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:500]
WARNING: [Synth 8-689] width (1) of port connection 'user_cntr_max' does not match port width (64) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:510]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_user_cntr_max' does not match port width (64) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:518]
WARNING: [Synth 8-689] width (1) of port connection 'user_l3fwd_max' does not match port width (64) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:527]
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_MAX bound to: 256 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter CRC_WIDTH bound to: 32 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CRC_WIDTH bound to: 32 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter PATT_WIDTH bound to: 16 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter BYTE_CREDIT bound to: 2048 - type: integer 
	Parameter MAX_CRDT bound to: 4 - type: integer 
	Parameter QID_MAX bound to: 256 - type: integer 
	Parameter SEED bound to: -1325010931 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter TDATA_WIDTH bound to: 512 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 34 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1E0E - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 2039 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 1024 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-689] width (12) of port connection 'qid_byp' does not match port width (11) of module 'ST_c2h' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv:320]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_c2h_cmpt.sv:167]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter TDATA_WIDTH bound to: 512 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 30 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1E0E - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 2040 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 512 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter PATT_WIDTH bound to: 16 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter BYTE_CREDIT bound to: 2048 - type: integer 
	Parameter MAX_CRDT bound to: 4 - type: integer 
	Parameter SEED bound to: -1325010931 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DIR bound to: 1 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1002 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-689] width (33) of port connection 'knob' does not match port width (32) of module 'dsc_crdt' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_wrapper.sv:176]
WARNING: [Synth 8-689] width (33) of port connection 'knob' does not match port width (32) of module 'dsc_crdt' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_wrapper.sv:219]
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (12) of port connection 'h2c_qid_det' does not match port width (11) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:560]
WARNING: [Synth 8-689] width (12) of port connection 'm_axis_h2c_tuser_qid' does not match port width (11) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:573]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_c2h_cmpt_ctrl_port_id' does not match port width (3) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:602]
WARNING: [Synth 8-689] width (1) of port connection 'stat_err' does not match port width (32) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:616]
WARNING: [Synth 8-689] width (12) of port connection 'c2h_qid' does not match port width (11) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:620]
WARNING: [Synth 8-689] width (1) of port connection 'free_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:644]
WARNING: [Synth 8-689] width (1) of port connection 'idle_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:645]
WARNING: [Synth 8-689] width (1) of port connection 'busy_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:646]
WARNING: [Synth 8-689] width (1) of port connection 'actv_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:647]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_free_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:652]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_idle_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:653]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_busy_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:654]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_actv_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:655]
WARNING: [Synth 8-689] width (1) of port connection 'max_latency' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:664]
WARNING: [Synth 8-689] width (1) of port connection 'min_latency' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:665]
WARNING: [Synth 8-689] width (1) of port connection 'sum_latency' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:666]
WARNING: [Synth 8-689] width (1) of port connection 'num_pkt_rcvd' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:667]
WARNING: [Synth 8-7023] instance 'axi_st_module_i' of module 'axi_st_module' has 108 connections declared, but only 106 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:545]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 300 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 300 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-7023] instance 'xpm_fifo_desc_h2c_MM_i' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:164]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 172 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 172 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-7023] instance 'xpm_fifo_desc_h2c_ST_i' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:260]
WARNING: [Synth 8-7023] instance 'xpm_fifo_desc_c2h_MM_i' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:150]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 99 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 99 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-7023] instance 'xpm_fifo_desc_c2h_ST_i' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:215]
WARNING: [Synth 8-7023] instance 'dma1_qdma_app_i' of module 'qdma_app' has 200 connections declared, but only 168 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:867]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25517]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19829]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arready_reg_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8375]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rvalid_set_r_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8376]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rlast_set_r_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8377]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0 does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net nc_dmc_d in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1163]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rdcs0 in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1183]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rdcs1 in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1186]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rden in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1189]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wrcs0 in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1192]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wrcs1 in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1195]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wren in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1198]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_EK9KN9 does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:740]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1SAFCRE does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:747]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-3848] Net s_axi_lite_arready in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:97]
WARNING: [Synth 8-3848] Net s_axi_lite_rdata in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:98]
WARNING: [Synth 8-3848] Net s_axi_lite_rvalid in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:99]
WARNING: [Synth 8-3848] Net s_axi_lite_awready in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:100]
WARNING: [Synth 8-3848] Net s_axi_lite_wready in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:101]
WARNING: [Synth 8-3848] Net s_axi_lite_rresp in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:102]
WARNING: [Synth 8-3848] Net s_axi_lite_bresp in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:103]
WARNING: [Synth 8-3848] Net s_axi_lite_bvalid in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:104]
WARNING: [Synth 8-3848] Net hsclk0_lcpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:487]
WARNING: [Synth 8-3848] Net hsclk0_rpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:492]
WARNING: [Synth 8-3848] Net hsclk1_lcpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:500]
WARNING: [Synth 8-3848] Net hsclk1_rpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:505]
WARNING: [Synth 8-3848] Net s_axi_lite_arready in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:97]
WARNING: [Synth 8-3848] Net s_axi_lite_rdata in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:98]
WARNING: [Synth 8-3848] Net s_axi_lite_rvalid in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:99]
WARNING: [Synth 8-3848] Net s_axi_lite_awready in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:100]
WARNING: [Synth 8-3848] Net s_axi_lite_wready in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:101]
WARNING: [Synth 8-3848] Net s_axi_lite_rresp in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:102]
WARNING: [Synth 8-3848] Net s_axi_lite_bresp in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:103]
WARNING: [Synth 8-3848] Net s_axi_lite_bvalid in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:104]
WARNING: [Synth 8-3848] Net hsclk0_lcpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:487]
WARNING: [Synth 8-3848] Net hsclk0_rpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:492]
WARNING: [Synth 8-3848] Net hsclk1_lcpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:500]
WARNING: [Synth 8-3848] Net hsclk1_rpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:505]
WARNING: [Synth 8-4767] Trying to implement RAM 'sram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Explict ram_style=registers set on RAM 
RAM "sram_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'sram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Explict ram_style=registers set on RAM 
RAM "sram_reg" dissolved into registers
WARNING: [Synth 8-3848] Net axi_interrupt_in[ack] in module/entity cpm5_v1_0_14_qdma_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/qdma_wrapper.sv:554]
WARNING: [Synth 8-3848] Net dma0_axi_aresetn in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:341]
WARNING: [Synth 8-3848] Net dma0_irq in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:358]
WARNING: [Synth 8-3848] Net dma1_irq in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:359]
WARNING: [Synth 8-3848] Net pcie0_user_clk in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:362]
WARNING: [Synth 8-3848] Net pcie0_user_reset in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:363]
WARNING: [Synth 8-3848] Net pcie0_user_lnk_up in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:364]
WARNING: [Synth 8-3848] Net dpll0_dco_clk in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:367]
WARNING: [Synth 8-3848] Net pcie0_cfg_pasid_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:424]
WARNING: [Synth 8-3848] Net pcie0_cfg_max_pasid_width_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:425]
WARNING: [Synth 8-3848] Net pcie0_cfg_tph_st_mode in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:495]
WARNING: [Synth 8-3848] Net pcie0_cfg_pri_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:496]
WARNING: [Synth 8-3848] Net pcie0_cfg_flr_in_process in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:500]
WARNING: [Synth 8-3848] Net pcie0_cfg_ats_control_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:505]
WARNING: [Synth 8-3848] Net pcie0_cfg_tph_requester_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:507]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_flr_in_process in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:512]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_ats_control_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:513]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_tph_requester_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:514]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_status in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:516]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_power_state in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:517]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_tph_st_mode in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:518]
WARNING: [Synth 8-3848] Net pcie0_cfg_msix_vf_mask in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:544]
WARNING: [Synth 8-3848] Net pcie0_cfg_msix_vf_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:546]
WARNING: [Synth 8-3848] Net pcie1_user_clk in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:571]
WARNING: [Synth 8-3848] Net dpll1_dco_clk in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:576]
WARNING: [Synth 8-3848] Net pcie1_cfg_pasid_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:633]
WARNING: [Synth 8-3848] Net pcie1_cfg_max_pasid_width_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:634]
WARNING: [Synth 8-3848] Net pcie1_cfg_ext_tag_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:693]
WARNING: [Synth 8-3848] Net pcie1_cfg_tph_st_mode in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:704]
WARNING: [Synth 8-3848] Net pcie1_cfg_pri_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:705]
WARNING: [Synth 8-3848] Net pcie1_cfg_flr_in_process in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:709]
WARNING: [Synth 8-3848] Net pcie1_cfg_ats_control_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:714]
WARNING: [Synth 8-3848] Net pcie1_cfg_tph_requester_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:716]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_flr_in_process in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:721]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_ats_control_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:722]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_tph_requester_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:723]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_status in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:725]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_power_state in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:726]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_tph_st_mode in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:727]
WARNING: [Synth 8-3848] Net pcie1_cfg_msix_vf_mask in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:753]
WARNING: [Synth 8-3848] Net pcie1_cfg_msix_vf_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:755]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tlast in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:782]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tvalid in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:783]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tuser in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:785]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tdata in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:786]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tkeep in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:787]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tlast in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:790]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tvalid in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:791]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tuser in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:793]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tdata in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:794]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tkeep in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:795]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tlast in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:814]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tvalid in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:815]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tuser in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:817]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tdata in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:818]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tkeep in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:819]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tlast in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:822]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tvalid in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:823]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tuser in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:825]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tdata in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:826]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tkeep in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:827]
WARNING: [Synth 8-3848] Net pcie1_s_axis_rq_tready_int in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/verilog/cpm5_v1_0_14_wires.vh:5501]
WARNING: [Synth 8-3848] Net pcie1_s_axis_cc_tready_int in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/verilog/cpm5_v1_0_14_wires.vh:5500]
WARNING: [Synth 8-3848] Net dma0_s_axis_c2h_0_tready in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:848]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element add_pipeline_reg.reuse_add_queue_comb_pipeline_reg was removed.  [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/queue_cnts.sv:275]
WARNING: [Synth 8-6014] Unused sequential element add_pipeline_reg.requeue_qid_reg_pipeline_reg was removed.  [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/queue_cnts.sv:281]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element drop_test_trig_reg was removed.  [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_c2h.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xpm_fifo_axis_inst'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_c2h_cmpt.sv:248]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ST_c2h_cmpt_0'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv:359]
WARNING: [Synth 8-6014] Unused sequential element h2c_busy_reg_reg was removed.  [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_h2c.sv:349]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-87] always_comb on 'c2h_dsc_crdt_in_rdy_reg' did not result in combinational logic [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv:125]
WARNING: [Synth 8-87] always_comb on 'h2c_dsc_crdt_in_rdy_reg' did not result in combinational logic [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv:132]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dsc_crdt_wrapper_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv:536]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_st_module_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ST_c2h_0'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv:306]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'user_control_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:424]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dsc_byp_c2h_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:724]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cpm_qdma_ep_part_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:536]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dma1_qdma_app_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:867]
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized10 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3499.008 ; gain = 1221.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3516.797 ; gain = 1239.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3516.797 ; gain = 1239.746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3709.441 ; gain = 1.625
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram1/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram1/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8dca_S00_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S00_AXI_nmu/bd_8dca_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8dca_S00_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S00_AXI_nmu/bd_8dca_S00_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8dca_S01_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S01_AXI_nmu/bd_8dca_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8dca_S01_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S01_AXI_nmu/bd_8dca_S01_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8dca_M01_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8dca_M01_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8dca_M02_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8dca_M02_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8dca_M00_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8dca_M00_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_8dca_MC0_ddrc_0_ip.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_8dca_MC0_ddrc_0_ip.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/bd_a532_pspmc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/bd_a532_pspmc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/config_v_bs_compress.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/config_v_bs_compress.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 105 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4661.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  FDR => FDRE: 61 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 5 instances

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.548 . Memory (MB): peak = 4661.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:24 . Memory (MB): peak = 4661.250 ; gain = 2384.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvp1202-vsva2785-3HP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' in module 'axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'cur_fsm_reg' in module 'pcie_qdma_mailbox_v1_0_3_mailbox_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'cur_fsm_reg' in module 'pcie_qdma_mailbox_v1_0_3_mailbox_int_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_12_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_12_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_12_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00001 |                              000
                 iSTATE1 |                            10000 |                              011
                 iSTATE3 |                            01000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 ST_IDLE |             00000000000000000001 |             00000000000000000001
             ST_GET_INTV |             00100000000000000000 |             00100000000000000000
            ST_INTV_DONE |             01000000000000000000 |             01000000000000000000
            ST_FLR_START |             00000000100000000000 |             00000000100000000000
               ST_FLR_PF |             00000010000000000000 |             00000010000000000000
               ST_FLR_VF |             00000001000000000000 |             00000001000000000000
              ST_FLR_VFG |             00000100000000000000 |             00000100000000000000
            ST_FLR_PF_PF |             00001000000000000000 |             00001000000000000000
             ST_FLR_DONE |             00010000000000000000 |             00010000000000000000
               ST_AWADDR |             00000000000000100000 |             00000000000000100000
               ST_ARADDR |             00000000000000000010 |             00000000000000000010
             ST_ADDR_DEC |             00000000000000000100 |             00000000000000000100
                ST_WDATA |             00000000000001000000 |             00000000000001000000
                  ST_CMD |             00000000000010000000 |             00000000000010000000
              ST_ACK_LUT |             00000000001000000000 |             00000000001000000000
           ST_ACK_UPDATE |             00000000010000000000 |             00000000010000000000
                ST_BRESP |             00000000000100000000 |             00000000000100000000
            ST_SEND_INTE |             10000000000000000000 |             10000000000000000000
                ST_RD_DT |             00000000000000001000 |             00000000000000001000
                ST_RDATA |             00000000000000010000 |             00000000000000010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_fsm_reg' in module 'pcie_qdma_mailbox_v1_0_3_mailbox_fsm'
INFO: [Synth 8-5780] Default cascade height of 2 will be used for URAM '"xpm_memory_base__parameterized2:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 ST_IDLE |                        000000001 |                        000000001
              ST_IRQ_CHK |                        000010000 |                        000010000
         ST_IRQ_GET_VECT |                        000100000 |                        000100000
             ST_INTE_CHK |                        000000010 |                        000000010
            ST_INTE_PUSH |                        000000100 |                        000000100
             ST_INTE_ACK |                        000001000 |                        000001000
         ST_IRQ_WAIT_ACK |                        001000000 |                        001000000
              ST_IRQ_POP |                        010000000 |                        010000000
       ST_INTE_PUSH_BACK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_fsm_reg' in module 'pcie_qdma_mailbox_v1_0_3_mailbox_int_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_12_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized6:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized6:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized6:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized7:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
WARNING: [Synth 8-327] inferring latch for variable 'c2h_dsc_crdt_in_rdy_reg' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv:125]
WARNING: [Synth 8-327] inferring latch for variable 'h2c_dsc_crdt_in_rdy_reg' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv:132]
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized8:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=300) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized9:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=172) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized10:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=99) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:47 . Memory (MB): peak = 4661.250 ; gain = 2384.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 257   
	   2 Input   16 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 18    
	   3 Input   12 Bit       Adders := 2     
	   4 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 3     
	   4 Input   11 Bit       Adders := 10    
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 61    
	   4 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 18    
	   3 Input    8 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 9     
	   4 Input    7 Bit       Adders := 12    
	  10 Input    7 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 18    
	   3 Input    6 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 26    
	   2 Input    5 Bit       Adders := 28    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 28    
	   4 Input    4 Bit       Adders := 27    
	   3 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 40    
	   4 Input    3 Bit       Adders := 12    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 36    
	   3 Input    2 Bit       Adders := 7     
	   4 Input    2 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 65    
	   3 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 514   
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 640   
	   7 Input      1 Bit         XORs := 16    
+---XORs : 
	               32 Bit    Wide XORs := 16    
	                8 Bit    Wide XORs := 192   
+---Registers : 
	             2178 Bit    Registers := 8     
	             1411 Bit    Registers := 1     
	              677 Bit    Registers := 2     
	              673 Bit    Registers := 2     
	              640 Bit    Registers := 1     
	              524 Bit    Registers := 1     
	              512 Bit    Registers := 10    
	              300 Bit    Registers := 4     
	              256 Bit    Registers := 5     
	              207 Bit    Registers := 6     
	              185 Bit    Registers := 1     
	              180 Bit    Registers := 1     
	              179 Bit    Registers := 4     
	              173 Bit    Registers := 2     
	              172 Bit    Registers := 2     
	              171 Bit    Registers := 2     
	              170 Bit    Registers := 2     
	              132 Bit    Registers := 1     
	              128 Bit    Registers := 29    
	               99 Bit    Registers := 2     
	               85 Bit    Registers := 2     
	               70 Bit    Registers := 6     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 35    
	               59 Bit    Registers := 1     
	               47 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 160   
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               21 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 277   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 29    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 47    
	                8 Bit    Registers := 237   
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 29    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 98    
	                3 Bit    Registers := 136   
	                2 Bit    Registers := 161   
	                1 Bit    Registers := 3065  
+---RAMs : 
	            1354K Bit	(2048 X 677 bit)          RAMs := 1     
	            1346K Bit	(2048 X 673 bit)          RAMs := 1     
	             512K Bit	(8192 X 64 bit)          RAMs := 1     
	              32K Bit	(64 X 512 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	               4K Bit	(16 X 300 bit)          RAMs := 2     
	               2K Bit	(256 X 8 bit)          RAMs := 18    
	               2K Bit	(16 X 172 bit)          RAMs := 1     
	               1K Bit	(256 X 5 bit)          RAMs := 1     
	               1K Bit	(16 X 99 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 4     
	   2 Input 1024 Bit        Muxes := 2     
	   7 Input  640 Bit        Muxes := 1     
	   2 Input  584 Bit        Muxes := 1     
	   2 Input  525 Bit        Muxes := 1     
	   4 Input  512 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 31    
	   8 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 6     
	  24 Input  256 Bit        Muxes := 1     
	  35 Input  256 Bit        Muxes := 1     
	   2 Input  188 Bit        Muxes := 2     
	   2 Input  186 Bit        Muxes := 12    
	   2 Input  185 Bit        Muxes := 6     
	   4 Input  179 Bit        Muxes := 1     
	   2 Input  179 Bit        Muxes := 4     
	   2 Input  171 Bit        Muxes := 42    
	   3 Input  171 Bit        Muxes := 2     
	   2 Input  170 Bit        Muxes := 6     
	   4 Input  132 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 23    
	  35 Input   64 Bit        Muxes := 2     
	  36 Input   64 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 6     
	   2 Input   36 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 39    
	   4 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 8     
	   4 Input   25 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   20 Bit        Muxes := 4     
	  21 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	  24 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 3     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 527   
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 10    
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 31    
	   5 Input   12 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	  24 Input   12 Bit        Muxes := 2     
	   6 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 19    
	   4 Input   11 Bit        Muxes := 2     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   5 Input    9 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 14    
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 148   
	   4 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	  24 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 29    
	   3 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 40    
	   2 Input    5 Bit        Muxes := 38    
	   4 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 64    
	   9 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 127   
	   4 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 6     
	  16 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 10    
	  24 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 459   
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 80    
	   3 Input    2 Bit        Muxes := 12    
	  24 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2980  
	   3 Input    1 Bit        Muxes := 45    
	   6 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 76    
	  10 Input    1 Bit        Muxes := 13    
	   7 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 36    
	   9 Input    1 Bit        Muxes := 18    
	  21 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 20    
	  34 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3984 (col length:166)
BRAMs: 2682 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

*** Running vivado
    with args -log cpm_qdma_ep_part_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpm_qdma_ep_part_wrapper.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpm_qdma_ep_part_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 583.090 ; gain = 182.492
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 696.910 ; gain = 113.820
Command: synth_design -top cpm_qdma_ep_part_wrapper -part xcvp1202-vsva2785-3HP-e-S
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-3HP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2703.684 ; gain = 426.109
---------------------------------------------------------------------------------
WARNING: [Synth 8-9694] invalid size of integer constant literal [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:548]
WARNING: [Synth 8-9694] invalid size of integer constant literal [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:562]
WARNING: [Synth 8-9694] invalid size of integer constant literal [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:548]
WARNING: [Synth 8-9694] invalid size of integer constant literal [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:562]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_TDEST', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0.sv:300]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_TDEST', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0.sv:300]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_TDEST', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0.sv:300]
INFO: [Synth 8-11241] undeclared symbol 'pll0_locked', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4085]
INFO: [Synth 8-11241] undeclared symbol 'pll1_locked', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4161]
INFO: [Synth 8-11241] undeclared symbol 'pll2_locked', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4233]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_ADDR_BIT33' is already specified; last one will take precedence [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:265]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_MEMORY_TIMEPERIOD1' is already specified; last one will take precedence [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:464]
WARNING: [Synth 8-10507] attribute 'XPHYIO_MC_XMPU_CONFIG3' is already specified; last one will take precedence [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:597]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_error', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/qdma_wrapper.sv:1150]
WARNING: [Synth 8-10458] `include directive is not isolated on its own line [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:2853]
WARNING: [Synth 8-10458] `include directive is not isolated on its own line [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:2854]
INFO: [Synth 8-11241] undeclared symbol 'pcie1_unified_axis_cq_tvalid', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:8834]
INFO: [Synth 8-11241] undeclared symbol 'dma1_axis_c2h_status_host_target_id', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:8961]
INFO: [Synth 8-11241] undeclared symbol 'dma1_c2h_byp_out_var_desc', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9049]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_dsc_crdt', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9181]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_en', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9182]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_hw_db', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9185]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_sw_db', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9186]
INFO: [Synth 8-11241] undeclared symbol 'dma1_tm_dsc_sts_vio_avl_flg', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9187]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_rdy', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9205]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_vld', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9206]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_crd', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9207]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_qid', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9208]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_dir', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9209]
INFO: [Synth 8-11241] undeclared symbol 'dma1_virtio_dsc_crdt_in_idx', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9210]
WARNING: [Synth 8-10940] macro 'XPLREG_SYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:33]
WARNING: [Synth 8-10940] macro 'XPLREG_ASYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:48]
WARNING: [Synth 8-10940] macro 'XPLREG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:56]
WARNING: [Synth 8-10940] macro 'XPLREG_SYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:70]
WARNING: [Synth 8-10940] macro 'XPLREG_ASYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:84]
WARNING: [Synth 8-10940] macro 'XPREG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:91]
WARNING: [Synth 8-10940] macro 'XPREG_SYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:103]
WARNING: [Synth 8-10940] macro 'XPREG_ASYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:115]
WARNING: [Synth 8-10940] macro 'XPREG_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:122]
WARNING: [Synth 8-10940] macro 'XPREG_SYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:134]
WARNING: [Synth 8-10940] macro 'XPREG_ASYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:146]
WARNING: [Synth 8-10940] macro 'XPREG_NORESET' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:156]
WARNING: [Synth 8-10940] macro 'XP_C2U_0REG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:172]
WARNING: [Synth 8-10940] macro 'XP_C2U_2REG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:188]
WARNING: [Synth 8-10940] macro 'XP_U2C_2REG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:202]
WARNING: [Synth 8-10940] macro 'XP_U2C_REG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:216]
WARNING: [Synth 8-10940] macro 'XARREG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:223]
WARNING: [Synth 8-10940] macro 'XARREG_SYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:235]
WARNING: [Synth 8-10940] macro 'XARREG_ASYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:247]
WARNING: [Synth 8-10940] macro 'XARREG_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:254]
WARNING: [Synth 8-10940] macro 'XARREG_SYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:266]
WARNING: [Synth 8-10940] macro 'XARREG_ASYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:278]
WARNING: [Synth 8-10940] macro 'XSRREG' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:285]
WARNING: [Synth 8-10940] macro 'XSRREG_ASYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:297]
WARNING: [Synth 8-10940] macro 'XSRREG_SYNC' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:309]
WARNING: [Synth 8-10940] macro 'XSRREG_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:316]
WARNING: [Synth 8-10940] macro 'XSRREG_SYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:328]
WARNING: [Synth 8-10940] macro 'XSRREG_ASYNC_EN' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:340]
WARNING: [Synth 8-10940] macro 'CORE2USER' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:379]
WARNING: [Synth 8-10940] macro 'USER2CORE' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_coredefines.vh:389]
WARNING: [Synth 8-10940] macro 'DMA5_RAM_DEP_BLK' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_axi4mm_axi_bridge.vh:214]
WARNING: [Synth 8-10940] macro 'RCB_METERING_MULT_RST_VAL' is redefined [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_defines.vh:6]
WARNING: [Synth 8-10940] macro 'XSRREG_XDMA' is redefined [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/crc32_gen.sv:74]
INFO: [Synth 8-11241] undeclared symbol 'mm_prog_full', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:158]
INFO: [Synth 8-11241] undeclared symbol 'overflow', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:160]
INFO: [Synth 8-11241] undeclared symbol 'wr_rst_busy', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:161]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:165]
INFO: [Synth 8-11241] undeclared symbol 'underflow', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:167]
INFO: [Synth 8-11241] undeclared symbol 'rd_rst_busy', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:168]
INFO: [Synth 8-11241] undeclared symbol 'st_prog_full', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:223]
INFO: [Synth 8-11241] undeclared symbol 'mm_prog_full', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:172]
INFO: [Synth 8-11241] undeclared symbol 'overflow', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:174]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:179]
INFO: [Synth 8-11241] undeclared symbol 'underflow', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:181]
INFO: [Synth 8-11241] undeclared symbol 'rd_rst_busy', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:182]
INFO: [Synth 8-11241] undeclared symbol 'st_prog_full', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:268]
INFO: [Synth 8-11241] undeclared symbol 'c2h_st_marker_rsp', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:462]
INFO: [Synth 8-11241] undeclared symbol 'stat_vld', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:494]
INFO: [Synth 8-11241] undeclared symbol 'stat_err', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:495]
INFO: [Synth 8-11241] undeclared symbol 'user_cntr_max', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:510]
INFO: [Synth 8-11241] undeclared symbol 'user_cntr_rst', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:511]
INFO: [Synth 8-11241] undeclared symbol 'user_cntr_read', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:512]
INFO: [Synth 8-11241] undeclared symbol 'free_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:513]
INFO: [Synth 8-11241] undeclared symbol 'idle_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:514]
INFO: [Synth 8-11241] undeclared symbol 'busy_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:515]
INFO: [Synth 8-11241] undeclared symbol 'actv_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:516]
INFO: [Synth 8-11241] undeclared symbol 'h2c_user_cntr_max', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:518]
INFO: [Synth 8-11241] undeclared symbol 'h2c_user_cntr_rst', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:519]
INFO: [Synth 8-11241] undeclared symbol 'h2c_user_cntr_read', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:520]
INFO: [Synth 8-11241] undeclared symbol 'h2c_free_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:521]
INFO: [Synth 8-11241] undeclared symbol 'h2c_idle_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:522]
INFO: [Synth 8-11241] undeclared symbol 'h2c_busy_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:523]
INFO: [Synth 8-11241] undeclared symbol 'h2c_actv_cnts', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:524]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_max', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:527]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_en', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:528]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_mode', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:529]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_rst', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:530]
INFO: [Synth 8-11241] undeclared symbol 'user_l3fwd_read', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:531]
INFO: [Synth 8-11241] undeclared symbol 'max_latency', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:533]
INFO: [Synth 8-11241] undeclared symbol 'min_latency', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:534]
INFO: [Synth 8-11241] undeclared symbol 'sum_latency', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:535]
INFO: [Synth 8-11241] undeclared symbol 'num_pkt_rcvd', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:536]
INFO: [Synth 8-11241] undeclared symbol 's_axis_c2h_ctrl_user_trig', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:585]
INFO: [Synth 8-11241] undeclared symbol 's_axis_c2h_ctrl_imm_data', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:587]
INFO: [Synth 8-11241] undeclared symbol 's_axis_c2h_cmpt_tlast', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:597]
INFO: [Synth 8-11241] undeclared symbol 's_axis_c2h_cmpt_ctrl_port_id', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:602]
INFO: [Synth 8-11241] undeclared symbol 'axis_c2h_dmawr_port_id', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:667]
INFO: [Synth 8-11241] undeclared symbol 'm_axis_h2c_tcrc', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:679]
INFO: [Synth 8-11241] undeclared symbol 'tm_dsc_sts_port_id', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:713]
INFO: [Synth 8-11241] undeclared symbol 'axis_c2h_status_error', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1017]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_rdy', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1036]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_valid', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1037]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_last', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1038]
INFO: [Synth 8-11241] undeclared symbol 'st_rx_msg_data', assumed default net type 'wire' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:1039]
INFO: [Synth 8-11241] undeclared symbol 'emio_gem1_txr_fixed_lat', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8145]
INFO: [Synth 8-11241] undeclared symbol 'xpipe0_phystatus', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:9807]
INFO: [Synth 8-11241] undeclared symbol 'apb3_pen_int', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:1339]
INFO: [Synth 8-11241] undeclared symbol 'apb3_pen_int', assumed default net type 'wire' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:1339]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_wrapper' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:58]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/synth/cpm_qdma_ep_part.v:13]
INFO: [Synth 8-638] synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 512 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_0.vhd:263]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29267]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29267]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25423]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11925]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12104]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12143]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11925]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40992]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85152' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139093' bound to instance 'XORCY_I' of component 'XORCY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:41005' bound to instance 'FDRE_I' of component 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15110]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15110]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15115]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15115]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15116]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15116]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15123]
INFO: [Synth 8-3919] null assignment ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15123]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15128]
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16057]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'emb_mem_gen_v1_0_8' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/b30d/hdl/emb_mem_gen_v1_0_rfs.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-10] Non-default BYTE_WRITE_WIDTH_B (8) value ignored for single port RAM, simple dual port RAM, dual port distributed RAM, or ROM configurations because port B write operations are not used.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:535]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'emb_mem_gen_v1_0_8' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/b30d/hdl/emb_mem_gen_v1_0_rfs.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'emb_mem_gen_v1_0_8__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/b30d/hdl/emb_mem_gen_v1_0_rfs.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-10] Non-default BYTE_WRITE_WIDTH_B (8) value ignored for single port RAM, simple dual port RAM, dual port distributed RAM, or ROM configurations because port B write operations are not used.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:535]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'emb_mem_gen_v1_0_8__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/b30d/hdl/emb_mem_gen_v1_0_rfs.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0.v:53]
INFO: [Synth 8-638] synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_1_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_1_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_1_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'axi_lite' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6787]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6787]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized1' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'cpm_qdma_ep_part_axi_bram_ctrl_1_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_1_0/synth/cpm_qdma_ep_part_axi_bram_ctrl_1_0.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_axi_noc_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/synth/cpm_qdma_ep_part_axi_noc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M00_AXI_nsu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0.sv:54]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M00_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'NOC_NSU512' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NSU512' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_ARUSER' does not match port width (16) of module 'NOC_NSU512' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0_top.sv:227]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_AWUSER' does not match port width (16) of module 'NOC_NSU512' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0_top.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M00_AXI_nsu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0_top.sv:69]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_TDEST' does not match port width (10) of module 'bd_8dca_M00_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M00_AXI_nsu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8dca_M00_AXI_nsu_0.sv:54]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8dca_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
WARNING: [Synth 8-7023] instance 'M00_AXI_nsu' of module 'bd_8dca_M00_AXI_nsu_0' has 51 connections declared, but only 43 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1008]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M01_AXI_nsu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0.sv:54]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M01_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'NOC_NSU512__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NSU512__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_ARUSER' does not match port width (16) of module 'NOC_NSU512__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:228]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_AWUSER' does not match port width (16) of module 'NOC_NSU512__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:240]
WARNING: [Synth 8-689] width (4) of port connection 'IF_NOC_AXI_WSTRB' does not match port width (64) of module 'NOC_NSU512__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:247]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M01_AXI_nsu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0_top.sv:69]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_TDEST' does not match port width (10) of module 'bd_8dca_M01_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M01_AXI_nsu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8dca_M01_AXI_nsu_0.sv:54]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8dca_M01_AXI_nsu_0' is unconnected for instance 'M01_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
WARNING: [Synth 8-7023] instance 'M01_AXI_nsu' of module 'bd_8dca_M01_AXI_nsu_0' has 51 connections declared, but only 43 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1053]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M02_AXI_nsu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0.sv:54]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_M02_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'NOC_NSU512__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NSU512__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:92530]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_ARUSER' does not match port width (16) of module 'NOC_NSU512__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:228]
WARNING: [Synth 8-689] width (10) of port connection 'IF_NOC_AXI_AWUSER' does not match port width (16) of module 'NOC_NSU512__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:240]
WARNING: [Synth 8-689] width (4) of port connection 'IF_NOC_AXI_WSTRB' does not match port width (64) of module 'NOC_NSU512__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:247]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M02_AXI_nsu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0_top.sv:69]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_TDEST' does not match port width (10) of module 'bd_8dca_M02_AXI_nsu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_M02_AXI_nsu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8dca_M02_AXI_nsu_0.sv:54]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8dca_M02_AXI_nsu_0' is unconnected for instance 'M02_AXI_nsu' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
WARNING: [Synth 8-7023] instance 'M02_AXI_nsu' of module 'bd_8dca_M02_AXI_nsu_0' has 51 connections declared, but only 43 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1098]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_MC0_ddrc_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0.sv:67]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_MC0_ddrc_0_wrapper' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:67]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_MC0_ddrc_0_phy' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/bfm/bd_8dca_MC0_ddrc_0_phy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_MC0_ddrc_0_phy_wrapper' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:80]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73646]
INFO: [Synth 8-6157] synthesizing module 'DDRMC' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:34867]
INFO: [Synth 8-6155] done synthesizing module 'DDRMC' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:34867]
INFO: [Synth 8-6157] synthesizing module 'DDRMC_RIU' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:38385]
INFO: [Synth 8-6155] done synthesizing module 'DDRMC_RIU' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:38385]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93059]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
INFO: [Synth 8-6157] synthesizing module 'XPHY' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized1' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized3' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized4' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized4' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized5' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized5' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:93073]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_COMP' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78280]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_COMP' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78280]
INFO: [Synth 8-6157] synthesizing module 'XPIO_VREF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139345]
INFO: [Synth 8-6155] done synthesizing module 'XPIO_VREF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139345]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7071] port 'DLY_RDY' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'FIFO_WR_CLK' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'PHY_RDY' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'CNTVALUEOUT' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'CE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'CNTVALUEIN' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'RX_EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'INC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'LD' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'RXTX_SEL' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'RX_RST' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'TX_EN_VTC' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'TX_RST' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'LPTX_I_RX_O' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'LPTX_T_RX_DISABLE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'HSRX_DISABLE' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7071] port 'VREF' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' is unconnected for instance 'BANK_WRAPPER_INST2' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST2' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3752]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_IN' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_START_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7071] port 'BISC_STOP_OUT' of module 'XPHY' is unconnected for instance 'I_XPHY' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST1' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:3878]
INFO: [Synth 8-6157] synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized6' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized6' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized7' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized7' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6157] synthesizing module 'XPHY__parameterized8' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
INFO: [Synth 8-6155] done synthesizing module 'XPHY__parameterized8' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:139127]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
WARNING: [Synth 8-7023] instance 'I_XPHY' of module 'XPHY' has 62 connections declared, but only 58 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:486]
INFO: [Synth 8-6155] done synthesizing module 'advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:49]
WARNING: [Synth 8-7023] instance 'BANK_WRAPPER_INST0' of module 'advanced_io_wizard_phy_v1_0_bank_wrapper' has 43 connections declared, but only 25 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4004]
INFO: [Synth 8-6157] synthesizing module 'XPLL' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:145172]
INFO: [Synth 8-6155] done synthesizing module 'XPLL' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:145172]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank0' of module 'XPLL' has 37 connections declared, but only 30 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4076]
INFO: [Synth 8-6157] synthesizing module 'XPLL__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:145172]
INFO: [Synth 8-6155] done synthesizing module 'XPLL__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:145172]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank1' of module 'XPLL' has 37 connections declared, but only 30 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4152]
WARNING: [Synth 8-7023] instance 'u_xpll0_bank2' of module 'XPLL' has 37 connections declared, but only 30 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:4224]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_MC0_ddrc_0_phy_wrapper' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_MC0_ddrc_0_phy' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/bfm/bd_8dca_MC0_ddrc_0_phy.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_MC0_ddrc_0_wrapper' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0_wrapper.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_MC0_ddrc_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/rtl/bd_8dca_MC0_ddrc_0.sv:67]
WARNING: [Synth 8-7023] instance 'MC0_ddrc' of module 'bd_8dca_MC0_ddrc_0' has 76 connections declared, but only 44 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1143]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_S00_AXI_nmu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_S00_AXI_nmu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU128' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:88929]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU128' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:88929]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_ARADDR' does not match port width (64) of module 'NOC_NMU128' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:548]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_AWADDR' does not match port width (64) of module 'NOC_NMU128' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:562]
WARNING: [Synth 8-7023] instance 'NOC_NMU128_INST' of module 'NOC_NMU128' has 74 connections declared, but only 72 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:527]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_S00_AXI_nmu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_S00_AXI_nmu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8dca_S00_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7023] instance 'S00_AXI_nmu' of module 'bd_8dca_S00_AXI_nmu_0' has 58 connections declared, but only 49 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1189]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_S01_AXI_nmu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_S01_AXI_nmu_0_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU128__parameterized0' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:88929]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU128__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:88929]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_ARADDR' does not match port width (64) of module 'NOC_NMU128__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:548]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_AWADDR' does not match port width (64) of module 'NOC_NMU128__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:562]
WARNING: [Synth 8-7023] instance 'NOC_NMU128_INST' of module 'NOC_NMU128' has 74 connections declared, but only 72 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:527]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_S01_AXI_nmu_0_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_S01_AXI_nmu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8dca_S01_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7023] instance 'S01_AXI_nmu' of module 'bd_8dca_S01_AXI_nmu_0' has 58 connections declared, but only 49 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:1240]
INFO: [Synth 8-6157] synthesizing module 'bd_8dca_const_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_1/synth/bd_8dca_const_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca_const_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_1/synth/bd_8dca_const_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_8dca' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/synth/bd_8dca.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_axi_noc_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/synth/cpm_qdma_ep_part_axi_noc_0_0.v:53]
WARNING: [Synth 8-7023] instance 'axi_noc_0' of module 'cpm_qdma_ep_part_axi_noc_0_0' has 252 connections declared, but only 242 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/synth/cpm_qdma_ep_part.v:1452]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_pcie_qdma_mailbox_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/synth/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_core_top' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/hdl/verilog/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_core_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'pcie_qdma_mailbox_v1_0_3_GenericFIFO' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_fifo.vh:5]
INFO: [Synth 8-6155] done synthesizing module 'pcie_qdma_mailbox_v1_0_3_GenericFIFO' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/verilog/qdma_mailbox_fifo.vh:5]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized3' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized3' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_core_top' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/hdl/verilog/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_core_top.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_pcie_qdma_mailbox_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/synth/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0.sv:53]
INFO: [Synth 8-638] synthesizing module 'cpm_qdma_ep_part_proc_sys_reset_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/synth/cpm_qdma_ep_part_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/synth/cpm_qdma_ep_part_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'cpm_qdma_ep_part_proc_sys_reset_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/synth/cpm_qdma_ep_part_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'cpm_qdma_ep_part_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/synth/cpm_qdma_ep_part.v:1750]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_smartconnect_0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/synth/cpm_qdma_ep_part_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_EK9KN9' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:724]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_one_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_0679_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_one_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_0679_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_0679_psr_aclk_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_0679_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_0679_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_0679_psr_aclk_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_0679_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_0679_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:759]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_EK9KN9' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:724]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1KTY7FI' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:768]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_m00e_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_0679_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_m00e_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_0679_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1KTY7FI' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:768]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_m00s2a_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_0679_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_m00s2a_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_0679_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_s00a2s_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_0679_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_s00a2s_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_0679_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_M6VX25' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:1069]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_s00mmu_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_0679_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_s00mmu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_0679_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_s00sic_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_0679_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_s00sic_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_0679_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_s00tr_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_0679_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_s00tr_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_0679_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_M6VX25' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:1069]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_P1MRK7' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:1728]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_sarn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_0679_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_sarn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_0679_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_sawn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_0679_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_sawn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_0679_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_sbn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_0679_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_sbn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_0679_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_srn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_0679_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_srn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_0679_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0679_swn_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_0679_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679_swn_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_0679_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_P1MRK7' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:1728]
INFO: [Synth 8-6155] done synthesizing module 'bd_0679' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cpm_qdma_ep_part_smartconnect_0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/synth/cpm_qdma_ep_part_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cpm_qdma_ep_part_smartconnect_1_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/synth/cpm_qdma_ep_part_smartconnect_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_c628' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1SAFCRE' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:729]
INFO: [Synth 8-6157] synthesizing module 'bd_c628_one_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_0/synth/bd_c628_one_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_one_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_0/synth/bd_c628_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_c628_psr0_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_c628_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_c628_psr0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c628_psr0_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_c628_psr0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_c628_psr0_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:770]
INFO: [Synth 8-638] synthesizing module 'bd_c628_psr_aclk_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/synth/bd_c628_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/synth/bd_c628_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c628_psr_aclk_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/synth/bd_c628_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_c628_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:777]
INFO: [Synth 8-638] synthesizing module 'bd_c628_psr_aclk1_0' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/synth/bd_c628_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/synth/bd_c628_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c628_psr_aclk1_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/synth/bd_c628_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_c628_psr_aclk1_0' has 10 connections declared, but only 6 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:784]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1SAFCRE' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:729]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_8MPG1T' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:793]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_m00e_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_14/synth/bd_c628_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_8MPG1T' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:793]
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_m00s2a_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_13/synth/bd_c628_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_s00a2s_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_7/synth/bd_c628_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c628_s00mmu_0' (0#1) [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_4/synth/bd_c628_s00mmu_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'bd_a532_cpm_0_0_gt_quad_2_inst' has 1059 connections declared, but only 1016 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/synth/bd_a532_cpm_0_0_gt_quad_2.v:3313]
WARNING: [Synth 8-7023] instance 'gt_quad_inst2' of module 'bd_a532_cpm_0_0_gt_quad_2' has 1016 connections declared, but only 1014 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:2853]
WARNING: [Synth 8-7023] instance 'inst' of module 'bd_a532_cpm_0_0_gt_quad_3_inst' has 1059 connections declared, but only 1016 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/synth/bd_a532_cpm_0_0_gt_quad_3.v:3313]
WARNING: [Synth 8-7023] instance 'gt_quad_inst3' of module 'bd_a532_cpm_0_0_gt_quad_3' has 1016 connections declared, but only 1014 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:2854]
WARNING: [Synth 8-6104] Input port 'iso_cpm5pl_n' has an internal driver [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:8778]
WARNING: [Synth 8-7023] instance 'CPM_INST' of module 'CPM5' has 5210 connections declared, but only 5184 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:3305]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-689] width (13) of port connection 'usr_irq_in_func' does not match port width (12) of module 'cpm5_v1_0_14_mdma_fab_demux' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/qdma_wrapper.sv:1083]
WARNING: [Synth 8-689] width (12) of port connection 'm_axis_mdma_h2c_tuser_qid' does not match port width (13) of module 'cpm5_v1_0_14_qdma_wrapper' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:9014]
WARNING: [Synth 8-7023] instance 'inst' of module 'bd_a532_cpm_0_0_core_top' has 2104 connections declared, but only 2081 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/synth/bd_a532_cpm_0_0.sv:3086]
WARNING: [Synth 8-7023] instance 'cpm_0' of module 'bd_a532_cpm_0_0' has 967 connections declared, but only 958 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/synth/bd_a532.v:2209]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:7440]
WARNING: [Synth 8-689] width (2) of port connection 'PSPLTRACEDATA' does not match port width (32) of module 'PS9' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8848]
WARNING: [Synth 8-7023] instance 'PS9_inst' of module 'PS9' has 2288 connections declared, but only 2210 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_0.v:8074]
WARNING: [Synth 8-7023] instance 'inst' of module 'pspmc_v1_4_0_pspmc' has 3229 connections declared, but only 842 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/synth/bd_a532_pspmc_0_0.v:2661]
WARNING: [Synth 8-7023] instance 'versal_cips_0' of module 'cpm_qdma_ep_part_versal_cips_0_0' has 370 connections declared, but only 324 given [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/synth/cpm_qdma_ep_part.v:1880]
WARNING: [Synth 8-689] width (32) of port connection 'M_AXIL_araddr' does not match port width (42) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:587]
WARNING: [Synth 8-689] width (32) of port connection 'M_AXIL_awaddr' does not match port width (42) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:591]
WARNING: [Synth 8-689] width (1) of port connection 'dma1_axis_c2h_dmawr_0_port_id' does not match port width (3) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:667]
WARNING: [Synth 8-689] width (1) of port connection 'dma1_m_axis_h2c_0_tcrc' does not match port width (32) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:679]
WARNING: [Synth 8-689] width (1) of port connection 'dma1_tm_dsc_sts_0_port_id' does not match port width (3) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:713]
WARNING: [Synth 8-689] width (4) of port connection 'dma1_c2h_byp_out_0_fmt' does not match port width (3) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:725]
WARNING: [Synth 8-689] width (4) of port connection 'dma1_h2c_byp_out_0_fmt' does not match port width (3) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:739]
WARNING: [Synth 8-689] width (11) of port connection 'usr_irq_0_vec' does not match port width (5) of module 'cpm_qdma_ep_part' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:842]
WARNING: [Synth 8-7023] instance 'cpm_qdma_ep_part_i' of module 'cpm_qdma_ep_part' has 277 connections declared, but only 276 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:536]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CRC_WIDTH bound to: 32 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
	Parameter QID_MAX bound to: 256 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_MAX bound to: 256 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/user_control.sv:323]
	Parameter DIR bound to: 1 - type: integer 
	Parameter DESC_CNT_WIDTH bound to: 16 - type: integer 
	Parameter DESC_AVAIL_WIDTH bound to: 16 - type: integer 
	Parameter MAX_QUEUES bound to: 256 - type: integer 
	Parameter QUEUE_ID_WIDTH bound to: 8 - type: integer 
	Parameter DESC_CNT_WIDTH bound to: 16 - type: integer 
	Parameter DESC_AVAIL_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_ID_WIDTH bound to: 8 - type: integer 
	Parameter MAX_QUEUES bound to: 256 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1000 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-689] width (12) of port connection 'c2h_st_qid' does not match port width (11) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:444]
WARNING: [Synth 8-689] width (12) of port connection 'h2c_qid' does not match port width (11) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:452]
WARNING: [Synth 8-689] width (12) of port connection 'tm_dsc_sts_qid' does not match port width (11) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:488]
WARNING: [Synth 8-689] width (12) of port connection 'qid' does not match port width (11) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:500]
WARNING: [Synth 8-689] width (1) of port connection 'user_cntr_max' does not match port width (64) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:510]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_user_cntr_max' does not match port width (64) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:518]
WARNING: [Synth 8-689] width (1) of port connection 'user_l3fwd_max' does not match port width (64) of module 'user_control' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:527]
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_MAX bound to: 256 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter CRC_WIDTH bound to: 32 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
	Parameter MAX_DATA_WIDTH bound to: 512 - type: integer 
	Parameter CRC_WIDTH bound to: 32 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter PATT_WIDTH bound to: 16 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter BYTE_CREDIT bound to: 2048 - type: integer 
	Parameter MAX_CRDT bound to: 4 - type: integer 
	Parameter QID_MAX bound to: 256 - type: integer 
	Parameter SEED bound to: -1325010931 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter TDATA_WIDTH bound to: 512 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 34 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1E0E - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 2039 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 1024 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-689] width (12) of port connection 'qid_byp' does not match port width (11) of module 'ST_c2h' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv:320]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_c2h_cmpt.sv:167]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter TDATA_WIDTH bound to: 512 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 30 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1E0E - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 2040 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 512 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter PATT_WIDTH bound to: 16 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter BYTE_CREDIT bound to: 2048 - type: integer 
	Parameter MAX_CRDT bound to: 4 - type: integer 
	Parameter SEED bound to: -1325010931 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_CNTR_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DIR bound to: 1 - type: integer 
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1002 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-689] width (33) of port connection 'knob' does not match port width (32) of module 'dsc_crdt' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_wrapper.sv:176]
WARNING: [Synth 8-689] width (33) of port connection 'knob' does not match port width (32) of module 'dsc_crdt' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_wrapper.sv:219]
	Parameter QID_WIDTH bound to: 11 - type: integer 
	Parameter TM_DSC_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (12) of port connection 'h2c_qid_det' does not match port width (11) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:560]
WARNING: [Synth 8-689] width (12) of port connection 'm_axis_h2c_tuser_qid' does not match port width (11) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:573]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_c2h_cmpt_ctrl_port_id' does not match port width (3) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:602]
WARNING: [Synth 8-689] width (1) of port connection 'stat_err' does not match port width (32) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:616]
WARNING: [Synth 8-689] width (12) of port connection 'c2h_qid' does not match port width (11) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:620]
WARNING: [Synth 8-689] width (1) of port connection 'free_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:644]
WARNING: [Synth 8-689] width (1) of port connection 'idle_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:645]
WARNING: [Synth 8-689] width (1) of port connection 'busy_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:646]
WARNING: [Synth 8-689] width (1) of port connection 'actv_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:647]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_free_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:652]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_idle_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:653]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_busy_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:654]
WARNING: [Synth 8-689] width (1) of port connection 'h2c_actv_cnts_o' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:655]
WARNING: [Synth 8-689] width (1) of port connection 'max_latency' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:664]
WARNING: [Synth 8-689] width (1) of port connection 'min_latency' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:665]
WARNING: [Synth 8-689] width (1) of port connection 'sum_latency' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:666]
WARNING: [Synth 8-689] width (1) of port connection 'num_pkt_rcvd' does not match port width (64) of module 'axi_st_module' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:667]
WARNING: [Synth 8-7023] instance 'axi_st_module_i' of module 'axi_st_module' has 108 connections declared, but only 106 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:545]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 300 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 300 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-7023] instance 'xpm_fifo_desc_h2c_MM_i' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:164]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 172 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 172 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-7023] instance 'xpm_fifo_desc_h2c_ST_i' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:260]
WARNING: [Synth 8-7023] instance 'xpm_fifo_desc_c2h_MM_i' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:150]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 99 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 99 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
WARNING: [Synth 8-7023] instance 'xpm_fifo_desc_c2h_ST_i' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv:215]
WARNING: [Synth 8-7023] instance 'dma1_qdma_app_i' of module 'qdma_app' has 200 connections declared, but only 168 given [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:867]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25517]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19829]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arready_reg_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8375]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rvalid_set_r_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8376]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rlast_set_r_reg was removed.  [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/5ed7/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8377]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0 does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net CNTVALUEOUT in module/entity advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1 does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/common/advanced_io_wizard_phy_v1_0_bank_wrapper.sv:165]
WARNING: [Synth 8-3848] Net nc_dmc_d in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1163]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rdcs0 in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1183]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rdcs1 in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1186]
WARNING: [Synth 8-3848] Net nc_dmc2phy_rden in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1189]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wrcs0 in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1192]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wrcs1 in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1195]
WARNING: [Synth 8-3848] Net nc_dmc2phy_wren in module/entity bd_8dca_MC0_ddrc_0_phy_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/hdl/rtl/bd_8dca_MC0_ddrc_0_phy_wrapper.sv:1198]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_EK9KN9 does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/synth/bd_0679.v:740]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1SAFCRE does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/synth/bd_c628.v:747]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-3848] Net s_axi_lite_arready in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:97]
WARNING: [Synth 8-3848] Net s_axi_lite_rdata in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:98]
WARNING: [Synth 8-3848] Net s_axi_lite_rvalid in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:99]
WARNING: [Synth 8-3848] Net s_axi_lite_awready in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:100]
WARNING: [Synth 8-3848] Net s_axi_lite_wready in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:101]
WARNING: [Synth 8-3848] Net s_axi_lite_rresp in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:102]
WARNING: [Synth 8-3848] Net s_axi_lite_bresp in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:103]
WARNING: [Synth 8-3848] Net s_axi_lite_bvalid in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:104]
WARNING: [Synth 8-3848] Net hsclk0_lcpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:487]
WARNING: [Synth 8-3848] Net hsclk0_rpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:492]
WARNING: [Synth 8-3848] Net hsclk1_lcpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:500]
WARNING: [Synth 8-3848] Net hsclk1_rpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_2_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2_inst.v:505]
WARNING: [Synth 8-3848] Net s_axi_lite_arready in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:97]
WARNING: [Synth 8-3848] Net s_axi_lite_rdata in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:98]
WARNING: [Synth 8-3848] Net s_axi_lite_rvalid in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:99]
WARNING: [Synth 8-3848] Net s_axi_lite_awready in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:100]
WARNING: [Synth 8-3848] Net s_axi_lite_wready in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:101]
WARNING: [Synth 8-3848] Net s_axi_lite_rresp in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:102]
WARNING: [Synth 8-3848] Net s_axi_lite_bresp in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:103]
WARNING: [Synth 8-3848] Net s_axi_lite_bvalid in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:104]
WARNING: [Synth 8-3848] Net hsclk0_lcpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:487]
WARNING: [Synth 8-3848] Net hsclk0_rpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:492]
WARNING: [Synth 8-3848] Net hsclk1_lcpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:500]
WARNING: [Synth 8-3848] Net hsclk1_rpllrsvdout in module/entity bd_a532_cpm_0_0_gt_quad_3_inst does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3_inst.v:505]
WARNING: [Synth 8-4767] Trying to implement RAM 'sram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Explict ram_style=registers set on RAM 
RAM "sram_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'sram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Explict ram_style=registers set on RAM 
RAM "sram_reg" dissolved into registers
WARNING: [Synth 8-3848] Net axi_interrupt_in[ack] in module/entity cpm5_v1_0_14_qdma_wrapper does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/qdma_wrapper.sv:554]
WARNING: [Synth 8-3848] Net dma0_axi_aresetn in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:341]
WARNING: [Synth 8-3848] Net dma0_irq in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:358]
WARNING: [Synth 8-3848] Net dma1_irq in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:359]
WARNING: [Synth 8-3848] Net pcie0_user_clk in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:362]
WARNING: [Synth 8-3848] Net pcie0_user_reset in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:363]
WARNING: [Synth 8-3848] Net pcie0_user_lnk_up in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:364]
WARNING: [Synth 8-3848] Net dpll0_dco_clk in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:367]
WARNING: [Synth 8-3848] Net pcie0_cfg_pasid_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:424]
WARNING: [Synth 8-3848] Net pcie0_cfg_max_pasid_width_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:425]
WARNING: [Synth 8-3848] Net pcie0_cfg_tph_st_mode in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:495]
WARNING: [Synth 8-3848] Net pcie0_cfg_pri_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:496]
WARNING: [Synth 8-3848] Net pcie0_cfg_flr_in_process in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:500]
WARNING: [Synth 8-3848] Net pcie0_cfg_ats_control_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:505]
WARNING: [Synth 8-3848] Net pcie0_cfg_tph_requester_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:507]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_flr_in_process in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:512]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_ats_control_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:513]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_tph_requester_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:514]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_status in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:516]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_power_state in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:517]
WARNING: [Synth 8-3848] Net pcie0_cfg_vf_tph_st_mode in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:518]
WARNING: [Synth 8-3848] Net pcie0_cfg_msix_vf_mask in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:544]
WARNING: [Synth 8-3848] Net pcie0_cfg_msix_vf_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:546]
WARNING: [Synth 8-3848] Net pcie1_user_clk in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:571]
WARNING: [Synth 8-3848] Net dpll1_dco_clk in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:576]
WARNING: [Synth 8-3848] Net pcie1_cfg_pasid_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:633]
WARNING: [Synth 8-3848] Net pcie1_cfg_max_pasid_width_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:634]
WARNING: [Synth 8-3848] Net pcie1_cfg_ext_tag_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:693]
WARNING: [Synth 8-3848] Net pcie1_cfg_tph_st_mode in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:704]
WARNING: [Synth 8-3848] Net pcie1_cfg_pri_control in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:705]
WARNING: [Synth 8-3848] Net pcie1_cfg_flr_in_process in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:709]
WARNING: [Synth 8-3848] Net pcie1_cfg_ats_control_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:714]
WARNING: [Synth 8-3848] Net pcie1_cfg_tph_requester_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:716]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_flr_in_process in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:721]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_ats_control_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:722]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_tph_requester_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:723]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_status in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:725]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_power_state in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:726]
WARNING: [Synth 8-3848] Net pcie1_cfg_vf_tph_st_mode in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:727]
WARNING: [Synth 8-3848] Net pcie1_cfg_msix_vf_mask in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:753]
WARNING: [Synth 8-3848] Net pcie1_cfg_msix_vf_enable in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:755]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tlast in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:782]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tvalid in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:783]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tuser in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:785]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tdata in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:786]
WARNING: [Synth 8-3848] Net pcie0_m_axis_cq_tkeep in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:787]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tlast in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:790]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tvalid in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:791]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tuser in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:793]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tdata in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:794]
WARNING: [Synth 8-3848] Net pcie0_m_axis_rc_tkeep in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:795]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tlast in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:814]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tvalid in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:815]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tuser in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:817]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tdata in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:818]
WARNING: [Synth 8-3848] Net pcie1_m_axis_cq_tkeep in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:819]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tlast in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:822]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tvalid in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:823]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tuser in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:825]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tdata in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:826]
WARNING: [Synth 8-3848] Net pcie1_m_axis_rc_tkeep in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:827]
WARNING: [Synth 8-3848] Net pcie1_s_axis_rq_tready_int in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/verilog/cpm5_v1_0_14_wires.vh:5501]
WARNING: [Synth 8-3848] Net pcie1_s_axis_cc_tready_int in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/verilog/cpm5_v1_0_14_wires.vh:5500]
WARNING: [Synth 8-3848] Net dma0_s_axis_c2h_0_tready in module/entity bd_a532_cpm_0_0_core_top does not have driver. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/hdl/verilog/bd_a532_cpm_0_0_core_top.sv:848]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element add_pipeline_reg.reuse_add_queue_comb_pipeline_reg was removed.  [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/queue_cnts.sv:275]
WARNING: [Synth 8-6014] Unused sequential element add_pipeline_reg.requeue_qid_reg_pipeline_reg was removed.  [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/queue_cnts.sv:281]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element drop_test_trig_reg was removed.  [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_c2h.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xpm_fifo_axis_inst'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_c2h_cmpt.sv:248]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ST_c2h_cmpt_0'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv:359]
WARNING: [Synth 8-6014] Unused sequential element h2c_busy_reg_reg was removed.  [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_h2c.sv:349]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-87] always_comb on 'c2h_dsc_crdt_in_rdy_reg' did not result in combinational logic [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv:125]
WARNING: [Synth 8-87] always_comb on 'h2c_dsc_crdt_in_rdy_reg' did not result in combinational logic [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv:132]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dsc_crdt_wrapper_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv:536]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_st_module_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ST_c2h_0'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv:306]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'user_control_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:424]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dsc_byp_c2h_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv:724]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cpm_qdma_ep_part_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:536]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dma1_qdma_app_i'. This will prevent further optimization [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv:867]
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized10 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3498.648 ; gain = 1221.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3516.543 ; gain = 1238.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3516.543 ; gain = 1238.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3708.551 ; gain = 3.152
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram1/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram1/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8dca_S00_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S00_AXI_nmu/bd_8dca_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8dca_S00_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S00_AXI_nmu/bd_8dca_S00_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8dca_S01_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S01_AXI_nmu/bd_8dca_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8dca_S01_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S01_AXI_nmu/bd_8dca_S01_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8dca_M01_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8dca_M01_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8dca_M02_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8dca_M02_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8dca_M00_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8dca_M00_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_8dca_MC0_ddrc_0_ip.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_8dca_MC0_ddrc_0_ip.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/bd_a532_pspmc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/bd_a532_pspmc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/config_v_bs_compress.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/config_v_bs_compress.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpm_qdma_ep_part_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 105 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4662.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  FDR => FDRE: 61 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 5 instances

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.558 . Memory (MB): peak = 4662.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:25 . Memory (MB): peak = 4662.070 ; gain = 2384.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvp1202-vsva2785-3HP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' in module 'axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'cur_fsm_reg' in module 'pcie_qdma_mailbox_v1_0_3_mailbox_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'cur_fsm_reg' in module 'pcie_qdma_mailbox_v1_0_3_mailbox_int_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_12_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_12_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_12_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00001 |                              000
                 iSTATE1 |                            10000 |                              011
                 iSTATE3 |                            01000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 ST_IDLE |             00000000000000000001 |             00000000000000000001
             ST_GET_INTV |             00100000000000000000 |             00100000000000000000
            ST_INTV_DONE |             01000000000000000000 |             01000000000000000000
            ST_FLR_START |             00000000100000000000 |             00000000100000000000
               ST_FLR_PF |             00000010000000000000 |             00000010000000000000
               ST_FLR_VF |             00000001000000000000 |             00000001000000000000
              ST_FLR_VFG |             00000100000000000000 |             00000100000000000000
            ST_FLR_PF_PF |             00001000000000000000 |             00001000000000000000
             ST_FLR_DONE |             00010000000000000000 |             00010000000000000000
               ST_AWADDR |             00000000000000100000 |             00000000000000100000
               ST_ARADDR |             00000000000000000010 |             00000000000000000010
             ST_ADDR_DEC |             00000000000000000100 |             00000000000000000100
                ST_WDATA |             00000000000001000000 |             00000000000001000000
                  ST_CMD |             00000000000010000000 |             00000000000010000000
              ST_ACK_LUT |             00000000001000000000 |             00000000001000000000
           ST_ACK_UPDATE |             00000000010000000000 |             00000000010000000000
                ST_BRESP |             00000000000100000000 |             00000000000100000000
            ST_SEND_INTE |             10000000000000000000 |             10000000000000000000
                ST_RD_DT |             00000000000000001000 |             00000000000000001000
                ST_RDATA |             00000000000000010000 |             00000000000000010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_fsm_reg' in module 'pcie_qdma_mailbox_v1_0_3_mailbox_fsm'
INFO: [Synth 8-5780] Default cascade height of 2 will be used for URAM '"xpm_memory_base__parameterized2:/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 ST_IDLE |                        000000001 |                        000000001
              ST_IRQ_CHK |                        000010000 |                        000010000
         ST_IRQ_GET_VECT |                        000100000 |                        000100000
             ST_INTE_CHK |                        000000010 |                        000000010
            ST_INTE_PUSH |                        000000100 |                        000000100
             ST_INTE_ACK |                        000001000 |                        000001000
         ST_IRQ_WAIT_ACK |                        001000000 |                        001000000
              ST_IRQ_POP |                        010000000 |                        010000000
       ST_INTE_PUSH_BACK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_fsm_reg' in module 'pcie_qdma_mailbox_v1_0_3_mailbox_int_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_12_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_12_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_15_reg_fifo_async__parameterized1'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized4:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized6:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized6:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized6:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized7:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
WARNING: [Synth 8-327] inferring latch for variable 'c2h_dsc_crdt_in_rdy_reg' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv:125]
WARNING: [Synth 8-327] inferring latch for variable 'h2c_dsc_crdt_in_rdy_reg' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv:132]
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized8:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=300) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized9:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=172) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized10:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=99) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:45 . Memory (MB): peak = 4662.070 ; gain = 2384.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 257   
	   2 Input   16 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 18    
	   3 Input   12 Bit       Adders := 2     
	   4 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 3     
	   4 Input   11 Bit       Adders := 10    
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 61    
	   4 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 18    
	   3 Input    8 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 9     
	   4 Input    7 Bit       Adders := 12    
	  10 Input    7 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 18    
	   3 Input    6 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 26    
	   2 Input    5 Bit       Adders := 28    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 28    
	   4 Input    4 Bit       Adders := 27    
	   3 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 40    
	   4 Input    3 Bit       Adders := 12    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 36    
	   3 Input    2 Bit       Adders := 7     
	   4 Input    2 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 65    
	   3 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 514   
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 640   
	   7 Input      1 Bit         XORs := 16    
+---XORs : 
	               32 Bit    Wide XORs := 16    
	                8 Bit    Wide XORs := 192   
+---Registers : 
	             2178 Bit    Registers := 8     
	             1411 Bit    Registers := 1     
	              677 Bit    Registers := 2     
	              673 Bit    Registers := 2     
	              640 Bit    Registers := 1     
	              524 Bit    Registers := 1     
	              512 Bit    Registers := 10    
	              300 Bit    Registers := 4     
	              256 Bit    Registers := 5     
	              207 Bit    Registers := 6     
	              185 Bit    Registers := 1     
	              180 Bit    Registers := 1     
	              179 Bit    Registers := 4     
	              173 Bit    Registers := 2     
	              172 Bit    Registers := 2     
	              171 Bit    Registers := 2     
	              170 Bit    Registers := 2     
	              132 Bit    Registers := 1     
	              128 Bit    Registers := 29    
	               99 Bit    Registers := 2     
	               85 Bit    Registers := 2     
	               70 Bit    Registers := 6     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 35    
	               59 Bit    Registers := 1     
	               47 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 160   
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               21 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 277   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 29    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 47    
	                8 Bit    Registers := 237   
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 29    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 98    
	                3 Bit    Registers := 136   
	                2 Bit    Registers := 161   
	                1 Bit    Registers := 3065  
+---RAMs : 
	            1354K Bit	(2048 X 677 bit)          RAMs := 1     
	            1346K Bit	(2048 X 673 bit)          RAMs := 1     
	             512K Bit	(8192 X 64 bit)          RAMs := 1     
	              32K Bit	(64 X 512 bit)          RAMs := 1     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	               4K Bit	(16 X 300 bit)          RAMs := 2     
	               2K Bit	(256 X 8 bit)          RAMs := 18    
	               2K Bit	(16 X 172 bit)          RAMs := 1     
	               1K Bit	(256 X 5 bit)          RAMs := 1     
	               1K Bit	(16 X 99 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 4     
	   2 Input 1024 Bit        Muxes := 2     
	   7 Input  640 Bit        Muxes := 1     
	   2 Input  584 Bit        Muxes := 1     
	   2 Input  525 Bit        Muxes := 1     
	   4 Input  512 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 31    
	   8 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 6     
	  24 Input  256 Bit        Muxes := 1     
	  35 Input  256 Bit        Muxes := 1     
	   2 Input  188 Bit        Muxes := 2     
	   2 Input  186 Bit        Muxes := 12    
	   2 Input  185 Bit        Muxes := 6     
	   4 Input  179 Bit        Muxes := 1     
	   2 Input  179 Bit        Muxes := 4     
	   2 Input  171 Bit        Muxes := 42    
	   3 Input  171 Bit        Muxes := 2     
	   2 Input  170 Bit        Muxes := 6     
	   4 Input  132 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 23    
	  35 Input   64 Bit        Muxes := 2     
	  36 Input   64 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 6     
	   2 Input   36 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 39    
	   4 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 8     
	   4 Input   25 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   20 Bit        Muxes := 4     
	  21 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	  24 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 3     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 527   
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 10    
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 31    
	   5 Input   12 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	  24 Input   12 Bit        Muxes := 2     
	   6 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 19    
	   4 Input   11 Bit        Muxes := 2     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   5 Input    9 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 14    
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 148   
	   4 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	  24 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 29    
	   3 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 40    
	   2 Input    5 Bit        Muxes := 38    
	   4 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 64    
	   9 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 127   
	   4 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 6     
	  16 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 10    
	  24 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 459   
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 80    
	   3 Input    2 Bit        Muxes := 12    
	  24 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2980  
	   3 Input    1 Bit        Muxes := 45    
	   6 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 76    
	  10 Input    1 Bit        Muxes := 13    
	   7 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 36    
	   9 Input    1 Bit        Muxes := 18    
	  21 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 20    
	  34 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3984 (col length:166)
BRAMs: 2682 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP in1_mty_reg, operation Mode is: (C+(A:0x0):B)'.
DSP Report: register in1_mty_reg is absorbed into DSP in1_mty_reg.
DSP Report: operator in1_mty1 is absorbed into DSP in1_mty_reg.
DSP Report: Generating DSP out_mty1_reg, operation Mode is: (PCIN+(A:0x0):B)'.
DSP Report: register out_mty1_reg is absorbed into DSP out_mty1_reg.
DSP Report: operator out_mty10 is absorbed into DSP out_mty1_reg.
DSP Report: Generating DSP out_mty_nxt0, operation Mode is: C+A:B.
DSP Report: operator out_mty_nxt0 is absorbed into DSP out_mty_nxt0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pcie_mdma_fdmux_crc_int/in1_par_err_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_h2c_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out /\wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_h2c_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out /\wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_c2h_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out /\wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_c2h_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out /\wptr_reg[0] )
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/i_11/RAM_INST[0].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/i_11/RAM_INST[0].u_ram/sram_reg_0_1_154_167 from module cpm5_v1_0_14_fifo_lut__parameterized2__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_154_167 from module cpm5_v1_0_14_fifo_lut__parameterized2__3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/i_11/RAM_INST[0].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[2].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_h2c_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out /\sram_last_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_h2c_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out /\sram_last_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_h2c_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out /\sram_last_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_h2c_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out /\sram_last_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_c2h_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out /\sram_last_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_c2h_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out /\sram_last_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_c2h_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out /\sram_last_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_c2h_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out /\sram_last_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_c2h_byp_in/\vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb /\out_data_reg[157] )
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_154_167 from module cpm5_v1_0_14_fifo_lut__parameterized2__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_154_167 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_140_153 from module cpm5_v1_0_14_fifo_lut__parameterized2__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_140_153 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_126_139 from module cpm5_v1_0_14_fifo_lut__parameterized2__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_126_139 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_112_125 from module cpm5_v1_0_14_fifo_lut__parameterized2__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_112_125 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_98_111 from module cpm5_v1_0_14_fifo_lut__parameterized2__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_98_111 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_84_97 from module cpm5_v1_0_14_fifo_lut__parameterized2__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_84_97 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_70_83 from module cpm5_v1_0_14_fifo_lut__parameterized2__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_70_83 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_154_167 from module cpm5_v1_0_14_fifo_lut__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_154_167 from module cpm5_v1_0_14_fifo_lut__parameterized2__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_140_153 from module cpm5_v1_0_14_fifo_lut__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_140_153 from module cpm5_v1_0_14_fifo_lut__parameterized2__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_126_139 from module cpm5_v1_0_14_fifo_lut__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_126_139 from module cpm5_v1_0_14_fifo_lut__parameterized2__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_112_125 from module cpm5_v1_0_14_fifo_lut__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_112_125 from module cpm5_v1_0_14_fifo_lut__parameterized2__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_98_111 from module cpm5_v1_0_14_fifo_lut__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_98_111 from module cpm5_v1_0_14_fifo_lut__parameterized2__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_84_97 from module cpm5_v1_0_14_fifo_lut__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_84_97 from module cpm5_v1_0_14_fifo_lut__parameterized2__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_70_83 from module cpm5_v1_0_14_fifo_lut__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance mdma_h2c_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_70_83 from module cpm5_v1_0_14_fifo_lut__parameterized2__2 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdma_c2h_byp_in/\vfifo_arb_bp_mst.u_tl_mst /\tl_data_reg[157] )
INFO: [Synth 8-7067] Removed DRAM instance mdma_c2h_byp_in/CH_WIDTH_CONV[1].u_dma_byp_out/i_13/RAM_INST[1].u_ram/sram_reg_0_1_168_170 from module cpm5_v1_0_14_fifo_lut__parameterized2__4 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fab_in_reg[c2h_byp_in][dat][157] )
INFO: [Synth 8-4471] merging register 'ch_sink_fifo[1].u_ch_fifo/credit_reg[5:0]' into 'ch_sink_fifo[0].u_ch_fifo/credit_reg[5:0]' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/cpm5_v1_0_vl_rfs.sv:6156]
INFO: [Synth 8-4471] merging register 'used_cnt_reg[9:0]' into 'used_cnt_reg[9:0]' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/cpm5_v1_0_vl_rfs.sv:1353]
INFO: [Synth 8-4471] merging register 'buf_mty_reg[5:0]' into 'buf_mty_reg[5:0]' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/cpm5_v1_0_vl_rfs.sv:1326]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_c2h_axis_inband_converter/\buf_sb_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_c2h_axis_segmenter/\buf_eop_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_c2h_axis_segmenter/\buf_eop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_c2h_axis_segmenter/\buf_eop_reg[1] )
INFO: [Synth 8-5544] ROM "crc_m" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pcie_mdma_fdmux_h2c_crc_ext/out1_crc_dis_reg)
INFO: [Synth 8-4471] merging register 'mdma_c2h_dsc_crdt_tl_mst/reset_done_reg' into 'mdma_imm_crd_mst/reset_done_reg' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/cpm5_v1_0_vl_rfs.sv:5798]
INFO: [Synth 8-4471] merging register 'mdma_c2h_dsc_crdt_tl_mst/reset_done_s1_reg' into 'mdma_imm_crd_mst/reset_done_s1_reg' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/cpm5_v1_0_vl_rfs.sv:5799]
INFO: [Synth 8-4471] merging register 'mdma_axis_c2h_wrb_out_conv/u_tl_mst/reset_done_reg' into 'mdma_imm_crd_mst/reset_done_reg' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/cpm5_v1_0_vl_rfs.sv:5798]
INFO: [Synth 8-4471] merging register 'mdma_axis_c2h_wrb_out_conv/u_tl_mst/reset_done_s1_reg' into 'mdma_imm_crd_mst/reset_done_s1_reg' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/869c/hdl/cpm5_v1_0_vl_rfs.sv:5799]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_axis_c2h_wrb_out_conv/CH_WIDTH_CONV[0].u_dma_c2h_wrb /\sram_wadr_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_imm_crd_mst/tl_data_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_c2h_dsc_crdt_tl_mst/tl_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mdma_axis_c2h_wrb_out_conv/u_tl_mst/tl_ch_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fab_in_reg[irq_in][fnc][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fab_in_reg[irq_in][pnd][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fab_in_reg[c2h_wrb_axis][ch][0] )
INFO: [Synth 8-5544] ROM "bytes_per_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT_LD.axi_byte_div_curr_arsize" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_UA_NARROW.I_UA_NARROW/bytes_per_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg' and it is trimmed from '33' to '3' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv:4182]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg' and it is trimmed from '47' to '17' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv:4111]
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\skid_buffer_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\skid_buffer_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\m00_exit_pipeline/m00_exit/inst /\exit_inst/first_r_beat_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][size][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_axi_arid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (smartconnect_1/inst/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (smartconnect_1/inst/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (smartconnect_1/inst/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[206] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (smartconnect_1/inst/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (smartconnect_1/inst/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.r_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.b_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_b2b_brst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[135] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (smartconnect_1/inst/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][ep_route][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /\src_hsdata_ff_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\clk_map/psr0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/\clk_map/psr0/U0/EXT_LPF/lpf_exr_reg )
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/FDRE_inst) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk1/U0/FDRE_inst) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk1/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk1/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_c628.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized7.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized7.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[4]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized8.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[0]) is unused and will be removed from module sc_node_v1_0_15_top__parameterized8.
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg' and it is trimmed from '33' to '3' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv:4182]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg' and it is trimmed from '47' to '17' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv:4111]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '207' to '189' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv:615]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '207' to '189' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv:615]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '24' to '6' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv:615]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '70' to '53' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv:615]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '70' to '53' bits. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv:615]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/r_cnt_words_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.r_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.b_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_0679.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_0679.
INFO: [Synth 8-5546] ROM "fn_32_bin2onehot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fn_32_bin2onehot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'flr_req_fn_reg_reg[7:0]' into 'flr_req_fn_reg_reg[7:0]' [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ipshared/ffec/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv:7366]
INFO: [Synth 8-5546] ROM "usr_flr_in_fnc_o" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[0].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[1].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[2].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[3].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[4].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[5].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[6].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[7].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[8].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[10].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[11].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[13].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5780] Default cascade height of 2 will be used for URAM '"pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_int_vect_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_mailbox_int_ctrl/u_int_queue/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "axi_bram_ctrl_0_bram1/inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5780] Default cascade height of 2 will be used for URAM '"pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram /xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg"'.
INFO: [Synth 8-3886] merging instance 'proc_sys_reset_0/U0/SEQ/core_dec_reg[1]' (FD) to 'proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[0]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[1]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[2]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /\mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i /\src_hsdata_ff_reg[3] )
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_in_reg[fnc][8]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_in_reg[fnc][9]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_in_reg[fnc][9]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_in_reg[fnc][10]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_in_reg[fnc][10]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_in_reg[fnc][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /mdma_pre_flr_inst/\usr_flr_in_reg[fnc][11] )
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_pf_reg_reg[0]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/mb_flr_fnc_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_pf_reg_reg[1]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/mb_flr_fnc_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/ind_ctxt_cmd_reg_reg[0]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/ind_ctxt_sel_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/ind_ctxt_cmd_reg_reg[1]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/ind_ctxt_sel_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/flr_1_din_reg[8]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/flr_1_din_reg[9]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/flr_1_din_reg[9]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/flr_1_din_reg[10]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/flr_1_din_reg[10]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/flr_1_din_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /\mailbox_clock_switch_i/flr_1_din_reg[11] )
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[cmd][1]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[msc][0]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[msc][1]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[msc][2]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[msc][3]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[msc][4]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[msc][5]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][2]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][3]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][4]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][5]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][6]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][7]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][8]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][9]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][10]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][11]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[fnc][12]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][0]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][1]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][12]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][13]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][14]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][15]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][16]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][17]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][18]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][19]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][20]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][21]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][22]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][23]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][24]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][25]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][26]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][27]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][28]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][29]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][30]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[adr][31]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][19]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][20]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][20]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][21]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][21]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][22]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][22]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][23]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][23]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][24]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][24]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][25]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][25]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][26]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][26]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][27]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][27]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][28]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][28]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][29]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][29]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][30]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][30]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /\mailbox_clock_switch_i/req_din_reg[dat][31] )
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[0]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[1]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[2]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[3]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[12]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[12]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[13]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[13]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[14]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[14]' (FDE) to 'pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /\mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i /\src_hsdata_ff_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /mdma_pre_flr_inst/\ind_ctxt_sel_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/flr_fn_reg[6]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/flr_fn_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/flr_fn_reg[7]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/flr_fn_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/flr_fn_reg[5]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/flr_fn_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/u_mailbox_fsm/\flr_fn_reg[4] )
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[24]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[25]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[25]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[26]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[26]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[27]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[27]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[28]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[28]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[29]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[29]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[30]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[31]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[1]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[2]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[3]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[4]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[5]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[6]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[7]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[7]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[8]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[8]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[9]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[9]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[10]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[10]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[11]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[11]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[12]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[12]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[13]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[13]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[14]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[14]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[15]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[15]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[16]'
INFO: [Synth 8-3886] merging instance 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[16]' (FDRE) to 'pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_axitrans_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/u_mailbox_fsm/\cur_axitrans_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /\mailbox_clock_switch_i/flr_4_din_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /\mailbox_clock_switch_i/xpm_cdc_flr_usr_i /\src_hsdata_ff_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /\mailbox_clock_switch_i/xpm_cdc_mgmt_req_i /\src_hsdata_ff_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_qdma_mailbox_0/\inst/rtl_top /\mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i /\src_hsdata_ff_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/AUX_LPF[1].asr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_0/U0/\EXT_LPF/lpf_asr_reg )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module cpm_qdma_ep_part_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module cpm_qdma_ep_part_axi_bram_ctrl_1_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rand_num_reg[1] )
INFO: [Synth 8-6904] The RAM "\qid_fifo_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\qid_fifo_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "c2h_st_qid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c2h_st_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_reg_c2h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_reg_h2c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c2h_num_pkt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pfch_byp_tag_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmpt_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sdi_count_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usr_irq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c2h_st_buffsz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbg_userctrl_credits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_reg_c2h2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dsc_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_cntr_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h2c_user_cntr_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_l3fwd_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c2h_st_qid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c2h_st_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_reg_c2h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_reg_h2c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c2h_num_pkt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pfch_byp_tag_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmpt_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sdi_count_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "usr_irq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "perf_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c2h_st_buffsz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbg_userctrl_credits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_reg_c2h2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dsc_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_cntr_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h2c_user_cntr_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_l3fwd_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "axi_st_module_i/dsc_crdt_wrapper_i/\c2h_dsc_crdt_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_st_module_i/dsc_crdt_wrapper_i/\h2c_dsc_crdt_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=300) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=172) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=300) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=99) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design qdma_app__GC0 has port h2c_byp_in_mm_mrkr_req driven by constant 0
WARNING: [Synth 8-3917] design qdma_app__GC0 has port h2c_byp_in_mm_no_dma driven by constant 0
WARNING: [Synth 8-3917] design qdma_app__GC0 has port h2c_byp_in_st_mrkr_req driven by constant 0
WARNING: [Synth 8-3917] design qdma_app__GC0 has port h2c_byp_in_st_no_dma driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6794] RAM ("axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-6794] RAM ("axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-6904] The RAM "axi_st_module_i/dsc_crdt_wrapper_i/\c2h_dsc_crdt_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_st_module_i/dsc_crdt_wrapper_i/\h2c_dsc_crdt_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=300) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=172) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=300) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=99) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-6794] RAM ("axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_st_module_i/ST_h2c_0/\rand_num_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_st_module_i/dsc_crdt_wrapper_i/\ST_h2c_crdt_i/qid_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_st_module_i/ST_c2h_cmpt_0/\cmpt_tdata_fifo_in_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_st_module_i/ST_c2h_cmpt_0/\cmpt_tdata_fifo_in_reg[19] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_st_module_i/ST_c2h_0/\byte_ctr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_st_module_i/ST_c2h_0/\byte_ctr_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance axi_st_module_i/dsc_crdt_wrapper_i/h2c_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/i_0/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_15 from module extram__15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi_st_module_i/dsc_crdt_wrapper_i/h2c_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/i_0/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 from module extram__15 due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:50 . Memory (MB): peak = 4662.070 ; gain = 2384.496
---------------------------------------------------------------------------------
 Sort Area is cpm5_v1_0_14_mdma_fab_demux__GB0 in1_mty_reg_0 : 0 0 : 23 46 : Used 1 time 100
 Sort Area is cpm5_v1_0_14_mdma_fab_demux__GB0 in1_mty_reg_0 : 0 1 : 23 46 : Used 1 time 100
 Sort Area is cpm5_v1_0_14_mdma_fab_demux__GB0 out_mty_nxt0_3 : 0 0 : 24 24 : Used 1 time 100
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" defined in module: "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------+--------------+---------------+----------------+
|Module Name                                | RTL Object   | Depth x Width | Implemented As | 
+-------------------------------------------+--------------+---------------+----------------+
|pcie_qdma_mailbox_v1_0_3_dma5_mdma_pre_flr | ind_ctxt_sel | 32x5          | LUT            | 
+-------------------------------------------+--------------+---------------+----------------+


Ultra RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                   | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 64               | W |   | 8 K x 64               |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst               | gen_wr_a.gen_word_narrow.mem_reg                 | 2 K x 677              |   | R | 2 K x 677              | W |   | Port A and B     | 10      | 1x1          | 0                        | 0           | 
|axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                 | 2 K x 673              |   | R | 2 K x 673              | W |   | Port A and B     | 10      | 1x1          | 0                        | 0           | 
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name                                                                                                                                                       | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|xpm_memory_base:                                                                                                                                                  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 64 x 512(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[0].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[1].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[2].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[3].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[4].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[5].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[6].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[7].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[8].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[10].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[11].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[13].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_int_vect_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 5(WRITE_FIRST)   |   | R | 256 x 5(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_mailbox_int_ctrl/u_int_queue/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|axi_bram_ctrl_0_bram1/inst/\gen_xpm.gen_base.xpm_memory_base_inst                                                                                                 | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 1                               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                 | RTL Object                                                                         | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|mdma_c2h_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[2].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[2].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[2].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[2].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_h2c_byp_out/\CH_WIDTH_CONV[0].u_dma_byp_in                                                                         | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 186              | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/\CH_WIDTH_CONV[0].u_dma_byp_in                                                                         | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 186              | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/\CH_WIDTH_CONV[1].u_dma_byp_in                                                                         | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 186              | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/\CH_WIDTH_CONV[1].u_dma_byp_in                                                                         | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 186              | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/u_tl_slv                                                                                               | ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg                               | User Attribute | 16 x 187             | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/u_tl_slv                                                                                               | ch_sink_fifo[1].u_ch_fifo/RAM_INST[0].u_ram/sram_reg                               | User Attribute | 16 x 187             | RAM32M16 x 14  | 
|u_h2c_axis_desegmenter/u_out_fifo                                                                                           | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 584              | RAM32M16 x 42  | 
|cpm5_v1_0_14_mdma_fab_demux__GB4                                                                                            | mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg          | User Attribute | 64 x 524             | RAM64M8 x 75   | 
|cpm5_v1_0_14_mdma_fab_demux__GB5                                                                                            | mdma_sts_out_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg    | User Attribute | 8 x 27               | RAM32M16 x 2   | 
|cpm5_v1_0_14_mdma_fab_demux__GB5                                                                                            | mdma_tm_dsc_sts_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg | User Attribute | 8 x 38               | RAM32M16 x 3   | 
|cpm5_v1_0_14_mdma_fab_demux__GB5                                                                                            | mdma_tm_dsc_sts_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[0].u_ram/sram_reg      | User Attribute | 2 x 37               | RAM32M16 x 3   | 
|cpm5_v1_0_14_mdma_fab_demux__GB5                                                                                            | mdma_tm_dsc_sts_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[1].u_ram/sram_reg      | User Attribute | 2 x 37               | RAM32M16 x 3   | 
|cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_ii_1/\AXIST.u_soft_fab_shim                                 | mdma_mgmt_cpl/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg                 | User Attribute | 8 x 17               | RAM32M16 x 2   | 
|cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_ii_1/\AXIST.u_soft_fab_shim                                 | dma_vdm_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg          | User Attribute | 8 x 19               | RAM32M16 x 2   | 
|cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_ii_1/\AXIST.u_soft_fab_shim                                 | dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[0].u_ram/sram_reg               | User Attribute | 2 x 18               | RAM32M16 x 2   | 
|cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_ii_1/\AXIST.u_soft_fab_shim                                 | dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[1].u_ram/sram_reg               | User Attribute | 2 x 18               | RAM32M16 x 2   | 
|pcie_qdma_mailbox_0/\inst/rtl_top /mdma_pre_flr_inst                                                                        | flr_req_fifo/MemArray_reg                                                          | User Attribute | 256 x 12             | RAM64M8 x 8    | 
|\qid_fifo_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                         | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 256 x 8              | RAM64M8 x 8    | 
|axi_st_module_i/dsc_crdt_wrapper_i/\c2h_dsc_crdt_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 16              | RAM32M16 x 2   | 
|\dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 300             | RAM32M16 x 22  | 
|\dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 172             | RAM32M16 x 13  | 
|dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 300             | RAM32M16 x 22  | 
|dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 99              | RAM32M16 x 8   | 
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cpm5_v1_0_14_h2c_crc_int | (C+(A:0x0):B)'    | 30     | 6      | 3      | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|cpm5_v1_0_14_h2c_crc_int | (PCIN+(A:0x0):B)' | 30     | 6      | -      | -      | 6      | 0    | 0    | -    | -    | -     | 0    | 1    | 
|cpm5_v1_0_14_h2c_crc_int | C+A:B             | 34     | 24     | 6      | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
INFO: [Device 21-8972] Using routethru equations.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line  of auto generated constraint. [auto generated constraint:]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:03:31 . Memory (MB): peak = 5473.305 ; gain = 3195.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:04:28 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" defined in module: "pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram /xpm_memory_base_inst" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                   | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram /xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 64               | W |   | 8 K x 64               |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst               | gen_wr_a.gen_word_narrow.mem_reg                 | 2 K x 677              |   | R | 2 K x 677              | W |   | Port A and B     | 10      | 1x1          | 0                        | 0           | 
|axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg                 | 2 K x 673              |   | R | 2 K x 673              | W |   | Port A and B     | 10      | 1x1          | 0                        | 0           | 
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name                                                                                                                                                       | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|xpm_memory_base:                                                                                                                                                  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 64 x 512(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[0].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[1].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[2].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[3].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[4].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[5].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[6].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[7].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[8].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[10].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[11].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[13].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_int_vect_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 5(WRITE_FIRST)   |   | R | 256 x 5(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
|pcie_qdma_mailbox_0/\inst/rtl_top /u_mailbox/\u_mailbox_int_ctrl/u_int_queue/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                 | 256 x 8(WRITE_FIRST)   |   | R | 256 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 1                               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                 | RTL Object                                                                         | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|mdma_c2h_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[2].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_c2h_byp_in/\CH_WIDTH_CONV[2].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[0].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[1].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[2].u_dma_byp_out                                                                             | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|mdma_h2c_byp_in/\CH_WIDTH_CONV[2].u_dma_byp_out                                                                             | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 171              | RAM32M16 x 13  | 
|u_h2c_axis_desegmenter/u_out_fifo                                                                                           | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 584              | RAM32M16 x 42  | 
|cpm5_v1_0_14_mdma_fab_demux__GB4                                                                                            | mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg          | User Attribute | 64 x 524             | RAM64M8 x 75   | 
|cpm5_v1_0_14_mdma_fab_demux__GB5                                                                                            | mdma_sts_out_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg    | User Attribute | 8 x 27               | RAM32M16 x 2   | 
|cpm5_v1_0_14_mdma_fab_demux__GB5                                                                                            | mdma_tm_dsc_sts_conv/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg | User Attribute | 8 x 38               | RAM32M16 x 3   | 
|cpm5_v1_0_14_mdma_fab_demux__GB5                                                                                            | mdma_tm_dsc_sts_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[0].u_ram/sram_reg      | User Attribute | 2 x 37               | RAM32M16 x 3   | 
|cpm5_v1_0_14_mdma_fab_demux__GB5                                                                                            | mdma_tm_dsc_sts_conv/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[1].u_ram/sram_reg      | User Attribute | 2 x 37               | RAM32M16 x 3   | 
|mdma_c2h_h2c_byp_out/\CH_WIDTH_CONV[0].u_dma_byp_in                                                                         | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 186              | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/\CH_WIDTH_CONV[0].u_dma_byp_in                                                                         | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 186              | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/\CH_WIDTH_CONV[1].u_dma_byp_in                                                                         | RAM_INST[0].u_ram/sram_reg                                                         | User Attribute | 2 x 186              | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/\CH_WIDTH_CONV[1].u_dma_byp_in                                                                         | RAM_INST[1].u_ram/sram_reg                                                         | User Attribute | 2 x 186              | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/u_tl_slv                                                                                               | ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg                               | User Attribute | 16 x 187             | RAM32M16 x 14  | 
|mdma_c2h_h2c_byp_out/u_tl_slv                                                                                               | ch_sink_fifo[1].u_ch_fifo/RAM_INST[0].u_ram/sram_reg                               | User Attribute | 16 x 187             | RAM32M16 x 14  | 
|cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_ii_1/\AXIST.u_soft_fab_shim                                 | mdma_mgmt_cpl/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg                 | User Attribute | 8 x 17               | RAM32M16 x 2   | 
|cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_ii_1/\AXIST.u_soft_fab_shim                                 | dma_vdm_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/sram_reg          | User Attribute | 8 x 19               | RAM32M16 x 2   | 
|cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_ii_1/\AXIST.u_soft_fab_shim                                 | dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[0].u_ram/sram_reg               | User Attribute | 2 x 18               | RAM32M16 x 2   | 
|cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_ii_1/\AXIST.u_soft_fab_shim                                 | dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/RAM_INST[1].u_ram/sram_reg               | User Attribute | 2 x 18               | RAM32M16 x 2   | 
|pcie_qdma_mailbox_0/\inst/rtl_top /mdma_pre_flr_inst                                                                        | flr_req_fifo/MemArray_reg                                                          | User Attribute | 256 x 12             | RAM64M8 x 8    | 
|\qid_fifo_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                         | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 256 x 8              | RAM64M8 x 8    | 
|axi_st_module_i/dsc_crdt_wrapper_i/\c2h_dsc_crdt_i/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 16              | RAM32M16 x 2   | 
|\dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 300             | RAM32M16 x 22  | 
|\dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 172             | RAM32M16 x 13  | 
|dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 300             | RAM32M16 x 22  | 
|dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                                                   | Implied        | 16 x 99              | RAM32M16 x 8   | 
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Retiming: no retiming is needed due to large slack: 214748368
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `advanced_io_wizard_phy_v1_0_bank_wrapper__GC0`
   Worst Slack before retiming is 214748368 and worst slack after retiming is 214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `advanced_io_wizard_phy_v1_0_bank_wrapper__GC0' done


Retiming: no retiming is needed due to large slack: 214748368
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0__GC0`
   Worst Slack before retiming is 214748368 and worst slack after retiming is 214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized0__GC0' done


Retiming: no retiming is needed due to large slack: 214748368
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1__GC0`
   Worst Slack before retiming is 214748368 and worst slack after retiming is 214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `advanced_io_wizard_phy_v1_0_bank_wrapper__parameterized1__GC0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_MC0_ddrc_0_phy_wrapper__GC0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_MC0_ddrc_0_phy_wrapper__GC0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_MC0_ddrc_0_phy`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_MC0_ddrc_0_phy' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_MC0_ddrc_0_wrapper`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_MC0_ddrc_0_wrapper' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_MC0_ddrc_0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_MC0_ddrc_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_M00_AXI_nsu_0_top`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_M00_AXI_nsu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_M00_AXI_nsu_0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_M00_AXI_nsu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_M01_AXI_nsu_0_top`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_M01_AXI_nsu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_M01_AXI_nsu_0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_M01_AXI_nsu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_M02_AXI_nsu_0_top`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_M02_AXI_nsu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_M02_AXI_nsu_0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_M02_AXI_nsu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_S00_AXI_nmu_0_top`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_S00_AXI_nmu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_S00_AXI_nmu_0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_S00_AXI_nmu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_S01_AXI_nmu_0_top`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_S01_AXI_nmu_0_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_S01_AXI_nmu_0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_S01_AXI_nmu_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca_const_0_0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca_const_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca__GC0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca__GC0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_8dca`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_8dca' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `cpm_qdma_ep_part_axi_noc_0_0`
   Worst Slack before retiming is -3154 and worst slack after retiming is -3154
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `cpm_qdma_ep_part_axi_noc_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_exit_v1_0_14_top`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_exit_v1_0_14_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_sc2axi_v1_0_9_top`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_sc2axi_v1_0_9_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_axi2sc_v1_0_9_top`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_axi2sc_v1_0_9_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__28`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__28' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_mmu_v1_0_12_top`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_mmu_v1_0_12_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__27`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__27' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_si_converter_v1_0_12_top__xdcDup__1`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_si_converter_v1_0_12_top__xdcDup__1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__26`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__26' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_transaction_regulator_v1_0_10_top`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_transaction_regulator_v1_0_10_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__24`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__24' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__25`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__25' done


INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__22`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__22' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__23`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__23' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top__parameterized0`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top__parameterized0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__20`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__20' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__21`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__21' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top__parameterized1`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top__parameterized1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__18`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__18' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__19`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__19' done


INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top__parameterized2`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top__parameterized2' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__16`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__16' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__17`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_async_rst__17' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top__parameterized3`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `sc_node_v1_0_15_top__parameterized3' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_0679`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_0679' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `cpm_qdma_ep_part_smartconnect_0_0`
   Worst Slack before retiming is -247 and worst slack after retiming is -247
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `cpm_qdma_ep_part_smartconnect_0_0' done


INFO: [Synth 8-5816] Retiming module `cpm5_v1_0_14_mdma_fab_demux__GB1`
   Worst Slack before retiming is -397 and worst slack after retiming is -397
   Numbers of local forward move = 6, and local backward move = 0

	Retimed registers names:
		cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/i_1/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/num_sent_reg[0][5]_fret
		cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/i_1/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/num_sent_reg[1][5]_fret
		cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/i_1/mdma_c2h_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/num_sent_reg[2][5]_fret
		cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/i_1/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/num_sent_reg[0][5]_fret
		cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/i_1/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/num_sent_reg[1][5]_fret
		cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/i_1/mdma_h2c_byp_in/vfifo_arb_bp_mst.mdma_byp_in_vfifo_arb/num_sent_reg[2][4]_fret
 

INFO: [Synth 8-5816] Retiming module `cpm5_v1_0_14_mdma_fab_demux__GB1' done


INFO: [Synth 8-5816] Retiming module `cpm5_v1_0_14_mdma_fab_demux__GB4`
   Worst Slack before retiming is -2016 and worst slack after retiming is -2016
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `cpm5_v1_0_14_mdma_fab_demux__GB4' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Common 17-14] Message 'Synth 8-11328' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_0/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Device 21-8972] Using routethru equations.
INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_1/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/i_1/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base__parameterized2__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized2__2.
INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (dsc_crdt_mux_i/h2c_dsc_crdt_in_rdy_reg) is unused and will be removed from module dsc_crdt_wrapper.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/i_0/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Device 21-8972] Using routethru equations.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:25 ; elapsed = 00:05:39 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_valid_in_0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_valid_in_0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_valid_in_0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_valid_in_0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_valid_in_0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_valid_in_0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_valid_in_0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_valid_in_0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[181] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[180] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[179] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[178] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[177] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[176] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[175] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[174] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[173] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[172] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[171] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[170] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[169] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[168] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[167] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[166] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[165] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[164] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[163] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[162] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[161] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[160] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[159] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[158] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[157] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[156] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[155] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[154] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[153] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[152] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[151] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[150] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[149] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[148] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[147] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[146] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[145] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[144] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[143] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[142] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[141] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[140] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[139] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[138] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[137] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[136] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[135] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[134] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[133] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[132] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[131] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[130] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[129] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[128] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[127] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[126] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[125] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[124] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[123] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[122] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[121] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[120] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[119] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[118] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[117] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[116] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[115] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[114] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[113] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[112] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[111] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[110] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[109] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[108] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[107] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[106] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[105] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[104] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[103] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[102] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[101] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[100] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[99] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[98] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[97] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[96] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[95] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[94] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[93] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[92] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[91] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MC0_ddrc:noc2dmc_data_in_0[90] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5753] loadless multi-driven net dsc_byp_h2c_i/underflow with 1st driver pin 'dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/underflow' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:164]
WARNING: [Synth 8-5753] loadless multi-driven net dsc_byp_h2c_i/underflow with 2nd driver pin 'dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/underflow' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:260]
WARNING: [Synth 8-5753] loadless multi-driven net dsc_byp_h2c_i/rd_rst_busy with 1st driver pin 'dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/rd_rst_busy' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:164]
WARNING: [Synth 8-5753] loadless multi-driven net dsc_byp_h2c_i/rd_rst_busy with 2nd driver pin 'dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/rd_rst_busy' [C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv:260]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:46 ; elapsed = 00:06:11 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:47 ; elapsed = 00:06:11 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:49 ; elapsed = 00:06:14 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:49 ; elapsed = 00:06:14 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:52 ; elapsed = 00:06:17 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:52 ; elapsed = 00:06:17 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|user_control | queue_cnts_i/rand_num_reg[25]              | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|user_control | queue_cnts_i/rand_num_reg[8]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|user_control | queue_cnts_i/qid_encoded_delayed_reg[2][7] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|ST_c2h       | rand_num_reg[25]                           | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+--------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Retiming Report:
+--------------------+-----+
|Retiming summary:   |     | 
+--------------------+-----+
|Forward Retiming    | 119 | 
|Backward Retiming   | 16  | 
|New registers added | 152 | 
|Registers deleted   | 18  | 
+--------------------+-----+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cpm5_v1_0_14_h2c_crc_int | (C+A:B)'    | 0      | 6      | 3      | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|cpm5_v1_0_14_h2c_crc_int | (PCIN+A:B)' | 0      | 6      | -      | -      | 6      | 0    | 0    | -    | -    | -     | 0    | 1    | 
|cpm5_v1_0_14_h2c_crc_int | C+A:B       | 34     | 24     | 6      | -      | 6      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |BUFG_PS           |     5|
|2     |CPM5              |     1|
|3     |DDRMC             |     1|
|4     |DDRMC_RIU         |     1|
|5     |DSP_ALUADD        |     3|
|6     |DSP_ALUMUX        |     3|
|7     |DSP_ALUREG        |     3|
|8     |DSP_A_B_DATA58    |     3|
|9     |DSP_C_DATA58      |     3|
|11    |DSP_MULTIPLIER58  |     3|
|12    |DSP_M_DATA58      |     3|
|13    |DSP_OUTPUT58      |     3|
|15    |DSP_PATDET        |     3|
|16    |DSP_PREADD58      |     3|
|17    |DSP_PREADD_DATA58 |     3|
|18    |DSP_SRCMX_OPTINV  |     3|
|19    |GTYP_QUAD         |     2|
|21    |IBUFDS_GTE5       |     1|
|22    |LOOKAHEAD8        |   650|
|28    |LUT1              |   292|
|29    |LUT2              |  5111|
|30    |LUT3              |  6797|
|31    |LUT4              |  8905|
|32    |LUT5              |  6270|
|33    |LUT6              | 13509|
|34    |LUT6CY            |  5132|
|35    |LUT6              |   398|
|36    |MUXCY_L           |     3|
|37    |NOC_NMU128        |     2|
|38    |NOC_NSU512        |     3|
|39    |PS9               |     1|
|40    |RAM32M            |    13|
|41    |RAM32M16          |   277|
|42    |RAM32X1D          |     3|
|43    |RAM64M8           |    87|
|44    |RAM64X1D          |     4|
|45    |RAMB18E5_INT      |    18|
|46    |RAMB36E5_INT      |    16|
|47    |SRL16             |     5|
|48    |SRL16E            |    13|
|49    |URAM288E5         |    22|
|71    |XORCY             |     4|
|72    |XPHY              |    24|
|82    |XPIO_VREF         |    16|
|83    |XPLL              |     3|
|85    |FDCE              |  2983|
|86    |FDPE              |    23|
|87    |FDR               |    29|
|88    |FDRE              | 29917|
|89    |FDSE              |   213|
|90    |LD                |     1|
|91    |IBUF              |    10|
|92    |IBUFDS            |     1|
|93    |IOBUF             |    72|
|94    |IOBUFDS_COMP      |     8|
|95    |OBUF              |    42|
|96    |OBUFDS            |     4|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:52 ; elapsed = 00:06:18 . Memory (MB): peak = 5818.898 ; gain = 3541.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47952 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:03 ; elapsed = 00:05:42 . Memory (MB): peak = 5818.898 ; gain = 2395.797
Synthesis Optimization Complete : Time (s): cpu = 00:03:52 ; elapsed = 00:06:25 . Memory (MB): peak = 5818.898 ; gain = 3541.324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5856.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6001 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 6069.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5991 instances were transformed.
  (CARRY8) => LOOKAHEAD8: 1 instance 
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 4 instances
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 3 instances
  FDR => FDRE: 29 instances
  LD => LDCE: 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 5132 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 398 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 277 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E5(x8), VCC): 87 instances
  RAM64X1D => RAM64X1D (RAMD64E5(x2), VCC): 4 instances
  RAMB18E5 => RAMB18E5_INT: 18 instances
  RAMB36E5 => RAMB36E5_INT: 16 instances
  SRL16 => SRL16E: 5 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 22eadf73
INFO: [Common 17-83] Releasing license: Synthesis
1201 Infos, 719 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:40 ; elapsed = 00:07:23 . Memory (MB): peak = 6069.262 ; gain = 5372.352
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 6069.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/cpm_qdma_ep_part_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 6069.262 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cpm_qdma_ep_part_wrapper_utilization_synth.rpt -pb cpm_qdma_ep_part_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 17:36:22 2024...
