
Concurrency training.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072c8  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000ed34  08007460  08007460  00008460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016194  08016194  00018080  2**0
                  CONTENTS
  4 .ARM          00000008  08016194  08016194  00017194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801619c  0801619c  00018080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801619c  0801619c  0001719c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  080161a4  080161a4  000171a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  080161ac  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c5b8  20000080  0801622c  00018080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001c638  0801622c  00018638  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dc73  00000000  00000000  000180b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d50  00000000  00000000  00035d23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  00039a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000107a  00000000  00000000  0003afb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d04d  00000000  00000000  0003c032  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f1c  00000000  00000000  0005907f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a471a  00000000  00000000  00072f9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001176b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000073c4  00000000  00000000  001176f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0011eabc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000080 	.word	0x20000080
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007448 	.word	0x08007448

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000084 	.word	0x20000084
 80001d4:	08007448 	.word	0x08007448

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_uldivmod>:
 80001e8:	b953      	cbnz	r3, 8000200 <__aeabi_uldivmod+0x18>
 80001ea:	b94a      	cbnz	r2, 8000200 <__aeabi_uldivmod+0x18>
 80001ec:	2900      	cmp	r1, #0
 80001ee:	bf08      	it	eq
 80001f0:	2800      	cmpeq	r0, #0
 80001f2:	bf1c      	itt	ne
 80001f4:	f04f 31ff 	movne.w	r1, #4294967295
 80001f8:	f04f 30ff 	movne.w	r0, #4294967295
 80001fc:	f000 b96a 	b.w	80004d4 <__aeabi_idiv0>
 8000200:	f1ad 0c08 	sub.w	ip, sp, #8
 8000204:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000208:	f000 f806 	bl	8000218 <__udivmoddi4>
 800020c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000214:	b004      	add	sp, #16
 8000216:	4770      	bx	lr

08000218 <__udivmoddi4>:
 8000218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800021c:	9d08      	ldr	r5, [sp, #32]
 800021e:	460c      	mov	r4, r1
 8000220:	2b00      	cmp	r3, #0
 8000222:	d14e      	bne.n	80002c2 <__udivmoddi4+0xaa>
 8000224:	4694      	mov	ip, r2
 8000226:	458c      	cmp	ip, r1
 8000228:	4686      	mov	lr, r0
 800022a:	fab2 f282 	clz	r2, r2
 800022e:	d962      	bls.n	80002f6 <__udivmoddi4+0xde>
 8000230:	b14a      	cbz	r2, 8000246 <__udivmoddi4+0x2e>
 8000232:	f1c2 0320 	rsb	r3, r2, #32
 8000236:	4091      	lsls	r1, r2
 8000238:	fa20 f303 	lsr.w	r3, r0, r3
 800023c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000240:	4319      	orrs	r1, r3
 8000242:	fa00 fe02 	lsl.w	lr, r0, r2
 8000246:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024a:	fa1f f68c 	uxth.w	r6, ip
 800024e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000252:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000256:	fb07 1114 	mls	r1, r7, r4, r1
 800025a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800025e:	fb04 f106 	mul.w	r1, r4, r6
 8000262:	4299      	cmp	r1, r3
 8000264:	d90a      	bls.n	800027c <__udivmoddi4+0x64>
 8000266:	eb1c 0303 	adds.w	r3, ip, r3
 800026a:	f104 30ff 	add.w	r0, r4, #4294967295
 800026e:	f080 8112 	bcs.w	8000496 <__udivmoddi4+0x27e>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 810f 	bls.w	8000496 <__udivmoddi4+0x27e>
 8000278:	3c02      	subs	r4, #2
 800027a:	4463      	add	r3, ip
 800027c:	1a59      	subs	r1, r3, r1
 800027e:	fa1f f38e 	uxth.w	r3, lr
 8000282:	fbb1 f0f7 	udiv	r0, r1, r7
 8000286:	fb07 1110 	mls	r1, r7, r0, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb00 f606 	mul.w	r6, r0, r6
 8000292:	429e      	cmp	r6, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x94>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f100 31ff 	add.w	r1, r0, #4294967295
 800029e:	f080 80fc 	bcs.w	800049a <__udivmoddi4+0x282>
 80002a2:	429e      	cmp	r6, r3
 80002a4:	f240 80f9 	bls.w	800049a <__udivmoddi4+0x282>
 80002a8:	4463      	add	r3, ip
 80002aa:	3802      	subs	r0, #2
 80002ac:	1b9b      	subs	r3, r3, r6
 80002ae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa6>
 80002b6:	40d3      	lsrs	r3, r2
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xba>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb4>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa6>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x150>
 80002da:	42a3      	cmp	r3, r4
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xcc>
 80002de:	4290      	cmp	r0, r2
 80002e0:	f0c0 80f0 	bcc.w	80004c4 <__udivmoddi4+0x2ac>
 80002e4:	1a86      	subs	r6, r0, r2
 80002e6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	2d00      	cmp	r5, #0
 80002ee:	d0e6      	beq.n	80002be <__udivmoddi4+0xa6>
 80002f0:	e9c5 6300 	strd	r6, r3, [r5]
 80002f4:	e7e3      	b.n	80002be <__udivmoddi4+0xa6>
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	f040 8090 	bne.w	800041c <__udivmoddi4+0x204>
 80002fc:	eba1 040c 	sub.w	r4, r1, ip
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	fa1f f78c 	uxth.w	r7, ip
 8000308:	2101      	movs	r1, #1
 800030a:	fbb4 f6f8 	udiv	r6, r4, r8
 800030e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000312:	fb08 4416 	mls	r4, r8, r6, r4
 8000316:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031a:	fb07 f006 	mul.w	r0, r7, r6
 800031e:	4298      	cmp	r0, r3
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x11c>
 8000322:	eb1c 0303 	adds.w	r3, ip, r3
 8000326:	f106 34ff 	add.w	r4, r6, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x11a>
 800032c:	4298      	cmp	r0, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2b4>
 8000332:	4626      	mov	r6, r4
 8000334:	1a1c      	subs	r4, r3, r0
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb4 f0f8 	udiv	r0, r4, r8
 800033e:	fb08 4410 	mls	r4, r8, r0, r4
 8000342:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000346:	fb00 f707 	mul.w	r7, r0, r7
 800034a:	429f      	cmp	r7, r3
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x148>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 34ff 	add.w	r4, r0, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x146>
 8000358:	429f      	cmp	r7, r3
 800035a:	f200 80b0 	bhi.w	80004be <__udivmoddi4+0x2a6>
 800035e:	4620      	mov	r0, r4
 8000360:	1bdb      	subs	r3, r3, r7
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x9c>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa20 fc06 	lsr.w	ip, r0, r6
 8000378:	fa04 f301 	lsl.w	r3, r4, r1
 800037c:	ea43 030c 	orr.w	r3, r3, ip
 8000380:	40f4      	lsrs	r4, r6
 8000382:	fa00 f801 	lsl.w	r8, r0, r1
 8000386:	0c38      	lsrs	r0, r7, #16
 8000388:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800038c:	fbb4 fef0 	udiv	lr, r4, r0
 8000390:	fa1f fc87 	uxth.w	ip, r7
 8000394:	fb00 441e 	mls	r4, r0, lr, r4
 8000398:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800039c:	fb0e f90c 	mul.w	r9, lr, ip
 80003a0:	45a1      	cmp	r9, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d90a      	bls.n	80003be <__udivmoddi4+0x1a6>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ae:	f080 8084 	bcs.w	80004ba <__udivmoddi4+0x2a2>
 80003b2:	45a1      	cmp	r9, r4
 80003b4:	f240 8081 	bls.w	80004ba <__udivmoddi4+0x2a2>
 80003b8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003bc:	443c      	add	r4, r7
 80003be:	eba4 0409 	sub.w	r4, r4, r9
 80003c2:	fa1f f983 	uxth.w	r9, r3
 80003c6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ca:	fb00 4413 	mls	r4, r0, r3, r4
 80003ce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d907      	bls.n	80003ea <__udivmoddi4+0x1d2>
 80003da:	193c      	adds	r4, r7, r4
 80003dc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e0:	d267      	bcs.n	80004b2 <__udivmoddi4+0x29a>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d965      	bls.n	80004b2 <__udivmoddi4+0x29a>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ee:	fba0 9302 	umull	r9, r3, r0, r2
 80003f2:	eba4 040c 	sub.w	r4, r4, ip
 80003f6:	429c      	cmp	r4, r3
 80003f8:	46ce      	mov	lr, r9
 80003fa:	469c      	mov	ip, r3
 80003fc:	d351      	bcc.n	80004a2 <__udivmoddi4+0x28a>
 80003fe:	d04e      	beq.n	800049e <__udivmoddi4+0x286>
 8000400:	b155      	cbz	r5, 8000418 <__udivmoddi4+0x200>
 8000402:	ebb8 030e 	subs.w	r3, r8, lr
 8000406:	eb64 040c 	sbc.w	r4, r4, ip
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	40cb      	lsrs	r3, r1
 8000410:	431e      	orrs	r6, r3
 8000412:	40cc      	lsrs	r4, r1
 8000414:	e9c5 6400 	strd	r6, r4, [r5]
 8000418:	2100      	movs	r1, #0
 800041a:	e750      	b.n	80002be <__udivmoddi4+0xa6>
 800041c:	f1c2 0320 	rsb	r3, r2, #32
 8000420:	fa20 f103 	lsr.w	r1, r0, r3
 8000424:	fa0c fc02 	lsl.w	ip, ip, r2
 8000428:	fa24 f303 	lsr.w	r3, r4, r3
 800042c:	4094      	lsls	r4, r2
 800042e:	430c      	orrs	r4, r1
 8000430:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000434:	fa00 fe02 	lsl.w	lr, r0, r2
 8000438:	fa1f f78c 	uxth.w	r7, ip
 800043c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000440:	fb08 3110 	mls	r1, r8, r0, r3
 8000444:	0c23      	lsrs	r3, r4, #16
 8000446:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044a:	fb00 f107 	mul.w	r1, r0, r7
 800044e:	4299      	cmp	r1, r3
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x24c>
 8000452:	eb1c 0303 	adds.w	r3, ip, r3
 8000456:	f100 36ff 	add.w	r6, r0, #4294967295
 800045a:	d22c      	bcs.n	80004b6 <__udivmoddi4+0x29e>
 800045c:	4299      	cmp	r1, r3
 800045e:	d92a      	bls.n	80004b6 <__udivmoddi4+0x29e>
 8000460:	3802      	subs	r0, #2
 8000462:	4463      	add	r3, ip
 8000464:	1a5b      	subs	r3, r3, r1
 8000466:	b2a4      	uxth	r4, r4
 8000468:	fbb3 f1f8 	udiv	r1, r3, r8
 800046c:	fb08 3311 	mls	r3, r8, r1, r3
 8000470:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000474:	fb01 f307 	mul.w	r3, r1, r7
 8000478:	42a3      	cmp	r3, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x276>
 800047c:	eb1c 0404 	adds.w	r4, ip, r4
 8000480:	f101 36ff 	add.w	r6, r1, #4294967295
 8000484:	d213      	bcs.n	80004ae <__udivmoddi4+0x296>
 8000486:	42a3      	cmp	r3, r4
 8000488:	d911      	bls.n	80004ae <__udivmoddi4+0x296>
 800048a:	3902      	subs	r1, #2
 800048c:	4464      	add	r4, ip
 800048e:	1ae4      	subs	r4, r4, r3
 8000490:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000494:	e739      	b.n	800030a <__udivmoddi4+0xf2>
 8000496:	4604      	mov	r4, r0
 8000498:	e6f0      	b.n	800027c <__udivmoddi4+0x64>
 800049a:	4608      	mov	r0, r1
 800049c:	e706      	b.n	80002ac <__udivmoddi4+0x94>
 800049e:	45c8      	cmp	r8, r9
 80004a0:	d2ae      	bcs.n	8000400 <__udivmoddi4+0x1e8>
 80004a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	e7a8      	b.n	8000400 <__udivmoddi4+0x1e8>
 80004ae:	4631      	mov	r1, r6
 80004b0:	e7ed      	b.n	800048e <__udivmoddi4+0x276>
 80004b2:	4603      	mov	r3, r0
 80004b4:	e799      	b.n	80003ea <__udivmoddi4+0x1d2>
 80004b6:	4630      	mov	r0, r6
 80004b8:	e7d4      	b.n	8000464 <__udivmoddi4+0x24c>
 80004ba:	46d6      	mov	lr, sl
 80004bc:	e77f      	b.n	80003be <__udivmoddi4+0x1a6>
 80004be:	4463      	add	r3, ip
 80004c0:	3802      	subs	r0, #2
 80004c2:	e74d      	b.n	8000360 <__udivmoddi4+0x148>
 80004c4:	4606      	mov	r6, r0
 80004c6:	4623      	mov	r3, r4
 80004c8:	4608      	mov	r0, r1
 80004ca:	e70f      	b.n	80002ec <__udivmoddi4+0xd4>
 80004cc:	3e02      	subs	r6, #2
 80004ce:	4463      	add	r3, ip
 80004d0:	e730      	b.n	8000334 <__udivmoddi4+0x11c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <_ZNSt7__cxx119to_stringEm>:
  inline string
  to_string(unsigned long __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_LONG__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b085      	sub	sp, #20
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
    string __str(__detail::__to_chars_len(__val), '\0');
 80004e2:	210a      	movs	r1, #10
 80004e4:	6838      	ldr	r0, [r7, #0]
 80004e6:	f000 fa13 	bl	8000910 <_ZNSt8__detail14__to_chars_lenImEEjT_i>
 80004ea:	4604      	mov	r4, r0
 80004ec:	f107 030c 	add.w	r3, r7, #12
 80004f0:	4618      	mov	r0, r3
 80004f2:	f006 fc81 	bl	8006df8 <_ZNSaIcEC1Ev>
 80004f6:	f107 030c 	add.w	r3, r7, #12
 80004fa:	2200      	movs	r2, #0
 80004fc:	4621      	mov	r1, r4
 80004fe:	6878      	ldr	r0, [r7, #4]
 8000500:	f006 fcfd 	bl	8006efe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>
 8000504:	f107 030c 	add.w	r3, r7, #12
 8000508:	4618      	mov	r0, r3
 800050a:	f006 fc76 	bl	8006dfa <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[0], __str.size(), __val);
 800050e:	2100      	movs	r1, #0
 8000510:	6878      	ldr	r0, [r7, #4]
 8000512:	f006 fd93 	bl	800703c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000516:	4604      	mov	r4, r0
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	f006 fd4c 	bl	8006fb6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800051e:	4603      	mov	r3, r0
 8000520:	683a      	ldr	r2, [r7, #0]
 8000522:	4619      	mov	r1, r3
 8000524:	4620      	mov	r0, r4
 8000526:	f000 fa33 	bl	8000990 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>
    return __str;
 800052a:	bf00      	nop
  }
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	3714      	adds	r7, #20
 8000530:	46bd      	mov	sp, r7
 8000532:	bd90      	pop	{r4, r7, pc}

08000534 <_ZN14QueueableClassC1Ev>:
//should have. It has to have methods for determining if its done executing.
//it should be done in a execute method.
 class QueueableClass{
 public:
	 //CONSTRUCTOR
	 QueueableClass(){
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
 800053c:	4a07      	ldr	r2, [pc, #28]	@ (800055c <_ZN14QueueableClassC1Ev+0x28>)
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	601a      	str	r2, [r3, #0]
		 this -> state = QueueableReturnValue::DONE;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2200      	movs	r2, #0
 8000546:	721a      	strb	r2, [r3, #8]
		 this -> nextClass = nullptr;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2200      	movs	r2, #0
 800054c:	605a      	str	r2, [r3, #4]
	 }
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	08015860 	.word	0x08015860

08000560 <_ZN14QueueableClassD1Ev>:

	 ~QueueableClass(){/*NOTHING TO SEE HERE*/ }
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	4a04      	ldr	r2, [pc, #16]	@ (800057c <_ZN14QueueableClassD1Ev+0x1c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4618      	mov	r0, r3
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	08015860 	.word	0x08015860

08000580 <_ZN14QueueableClass8getStateEv>:

	 virtual QueueableReturnValue getState(void)final{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
		 return this -> state;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	7a1b      	ldrb	r3, [r3, #8]
	 }
 800058c:	4618      	mov	r0, r3
 800058e:	370c      	adds	r7, #12
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr

08000598 <_ZN14QueueableClass12setNextClassEPS_>:

	 virtual void setNextClass(QueueableClass* next)final{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]
	 	 this -> nextClass = next;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	683a      	ldr	r2, [r7, #0]
 80005a6:	605a      	str	r2, [r3, #4]
	 }
 80005a8:	bf00      	nop
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr

080005b4 <_ZN14QueueableClass12getNextClassEv>:

	 virtual QueueableClass* getNextClass(void) final{
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
		 return this -> nextClass;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	685b      	ldr	r3, [r3, #4]
	 }
 80005c0:	4618      	mov	r0, r3
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <_ZN14QueueableClass7requeueEv>:
	 //this method gives the object the ability to decide what to
	 //when the process tells it to requeue.
	 //THIS IS AN EXAMPLE OF WHAT TO DO, BUT YOU SHOULD SO WHAT SOUITS
	 //YOUR CODE BETTER. KEEP IN MIND THE INTEGRITY OF THE LINKED LIST!
	 virtual void requeue(){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
		 setState(TODO);//in this case it restarts the buzzer timer.
 80005d4:	2101      	movs	r1, #1
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f000 f86a 	bl	80006b0 <_ZN14QueueableClass8setStateE20QueueableReturnValue>
	 }
 80005dc:	bf00      	nop
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <_ZN14QueueableClass7enqueueEv>:

	 //WHAT DOES THE OBJECT DO WHEN IT GETS IN QUEUE?
	 //IN THIS IMPLEMENTATION, IT JUST CHANGES THE STATE, BUT
	 //YOU COULD REWRITE THIS TO FIT YOUR NEEDS
	 virtual void enqueue(){
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
		 setState(TODO);
 80005ec:	2101      	movs	r1, #1
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f000 f85e 	bl	80006b0 <_ZN14QueueableClass8setStateE20QueueableReturnValue>
	 }
 80005f4:	bf00      	nop
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}

080005fc <_ZN14QueueableClass7EXECUTEEv>:

	 //this method has to be implemented, but here is an example:
	 virtual void EXECUTE(void){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
		 static uint32_t prevTime = 0;
		 static uint32_t currentTime = 0;
		 uint32_t elapsedTime;
		 static uint8_t state = 0;

		 if(getState() == TODO){
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f7ff ffbb 	bl	8000580 <_ZN14QueueableClass8getStateEv>
 800060a:	4603      	mov	r3, r0
 800060c:	2b01      	cmp	r3, #1
 800060e:	bf0c      	ite	eq
 8000610:	2301      	moveq	r3, #1
 8000612:	2300      	movne	r3, #0
 8000614:	b2db      	uxtb	r3, r3
 8000616:	2b00      	cmp	r3, #0
 8000618:	d00b      	beq.n	8000632 <_ZN14QueueableClass7EXECUTEEv+0x36>
		 	state = 1;
 800061a:	4b21      	ldr	r3, [pc, #132]	@ (80006a0 <_ZN14QueueableClass7EXECUTEEv+0xa4>)
 800061c:	2201      	movs	r2, #1
 800061e:	701a      	strb	r2, [r3, #0]
		 	setState(DOING);
 8000620:	2102      	movs	r1, #2
 8000622:	6878      	ldr	r0, [r7, #4]
 8000624:	f000 f844 	bl	80006b0 <_ZN14QueueableClass8setStateE20QueueableReturnValue>
		   	prevTime = HAL_GetTick();//get the time when the change accurred
 8000628:	f001 fcf4 	bl	8002014 <HAL_GetTick>
 800062c:	4603      	mov	r3, r0
 800062e:	4a1d      	ldr	r2, [pc, #116]	@ (80006a4 <_ZN14QueueableClass7EXECUTEEv+0xa8>)
 8000630:	6013      	str	r3, [r2, #0]
		 }

		 if(state){//if the function is in the on state, turns the toPerform on;
 8000632:	4b1b      	ldr	r3, [pc, #108]	@ (80006a0 <_ZN14QueueableClass7EXECUTEEv+0xa4>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d02d      	beq.n	8000696 <_ZN14QueueableClass7EXECUTEEv+0x9a>
		   	GPIOB -> ODR |= GPIO_PIN_2;//SET BUZZER PIN;
 800063a:	4b1b      	ldr	r3, [pc, #108]	@ (80006a8 <_ZN14QueueableClass7EXECUTEEv+0xac>)
 800063c:	695b      	ldr	r3, [r3, #20]
 800063e:	4a1a      	ldr	r2, [pc, #104]	@ (80006a8 <_ZN14QueueableClass7EXECUTEEv+0xac>)
 8000640:	f043 0304 	orr.w	r3, r3, #4
 8000644:	6153      	str	r3, [r2, #20]
		   	//now we check if the delay time has elapsed.
		   	//first we acquire the current time
		  	currentTime = HAL_GetTick();
 8000646:	f001 fce5 	bl	8002014 <HAL_GetTick>
 800064a:	4603      	mov	r3, r0
 800064c:	4a17      	ldr	r2, [pc, #92]	@ (80006ac <_ZN14QueueableClass7EXECUTEEv+0xb0>)
 800064e:	6013      	str	r3, [r2, #0]
		   	if (currentTime >= prevTime) {//making sure to account for roll over
 8000650:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <_ZN14QueueableClass7EXECUTEEv+0xb0>)
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <_ZN14QueueableClass7EXECUTEEv+0xa8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	429a      	cmp	r2, r3
 800065a:	d306      	bcc.n	800066a <_ZN14QueueableClass7EXECUTEEv+0x6e>
		   		elapsedTime = currentTime - prevTime;
 800065c:	4b13      	ldr	r3, [pc, #76]	@ (80006ac <_ZN14QueueableClass7EXECUTEEv+0xb0>)
 800065e:	681a      	ldr	r2, [r3, #0]
 8000660:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <_ZN14QueueableClass7EXECUTEEv+0xa8>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	1ad3      	subs	r3, r2, r3
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	e005      	b.n	8000676 <_ZN14QueueableClass7EXECUTEEv+0x7a>
		   	} else {
		   		elapsedTime = (UINT32_MAX - prevTime) + currentTime + 1;
 800066a:	4b10      	ldr	r3, [pc, #64]	@ (80006ac <_ZN14QueueableClass7EXECUTEEv+0xb0>)
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	4b0d      	ldr	r3, [pc, #52]	@ (80006a4 <_ZN14QueueableClass7EXECUTEEv+0xa8>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	1ad3      	subs	r3, r2, r3
 8000674:	60fb      	str	r3, [r7, #12]
		   	}
		   	//if the time has run out, we turn the toPerform off
		   	if(elapsedTime >= delay){
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	2b0e      	cmp	r3, #14
 800067a:	d90c      	bls.n	8000696 <_ZN14QueueableClass7EXECUTEEv+0x9a>
		   		GPIOB -> ODR &= ~GPIO_PIN_2; //RESET BUZZER PIN;
 800067c:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <_ZN14QueueableClass7EXECUTEEv+0xac>)
 800067e:	695b      	ldr	r3, [r3, #20]
 8000680:	4a09      	ldr	r2, [pc, #36]	@ (80006a8 <_ZN14QueueableClass7EXECUTEEv+0xac>)
 8000682:	f023 0304 	bic.w	r3, r3, #4
 8000686:	6153      	str	r3, [r2, #20]
		   		state = 0;//we clear the state.
 8000688:	4b05      	ldr	r3, [pc, #20]	@ (80006a0 <_ZN14QueueableClass7EXECUTEEv+0xa4>)
 800068a:	2200      	movs	r2, #0
 800068c:	701a      	strb	r2, [r3, #0]
		   		setState(DONE);//WE SIGNAL IT ENDED EXECUTION;
 800068e:	2100      	movs	r1, #0
 8000690:	6878      	ldr	r0, [r7, #4]
 8000692:	f000 f80d 	bl	80006b0 <_ZN14QueueableClass8setStateE20QueueableReturnValue>
		   	}
		   }
	 }
 8000696:	bf00      	nop
 8000698:	3710      	adds	r7, #16
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	200000a4 	.word	0x200000a4
 80006a4:	2000009c 	.word	0x2000009c
 80006a8:	40020400 	.word	0x40020400
 80006ac:	200000a0 	.word	0x200000a0

080006b0 <_ZN14QueueableClass8setStateE20QueueableReturnValue>:
 protected:
	 virtual void setState(QueueableReturnValue state)final{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	460b      	mov	r3, r1
 80006ba:	70fb      	strb	r3, [r7, #3]
	 	 		 this -> state = state;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	78fa      	ldrb	r2, [r7, #3]
 80006c0:	721a      	strb	r2, [r3, #8]
	 	 	 }
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
	...

080006d0 <_ZN9flashOnce7EXECUTEEv>:
Frame_Builder FB;

//Extension of QueueableClass for demonstration purposes only. Must me done in other file.
class flashOnce: public QueueableClass{
public:
	void EXECUTE(void){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
			 static uint32_t prevTime = 0;
			 static uint32_t currentTime = 0;
			 uint32_t elapsedTime;
			 static uint8_t state = 0;

			 if(getState() == TODO){
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff ff50 	bl	8000580 <_ZN14QueueableClass8getStateEv>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	bf0c      	ite	eq
 80006e6:	2301      	moveq	r3, #1
 80006e8:	2300      	movne	r3, #0
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d00c      	beq.n	800070a <_ZN9flashOnce7EXECUTEEv+0x3a>
			 	state = 1;
 80006f0:	4b22      	ldr	r3, [pc, #136]	@ (800077c <_ZN9flashOnce7EXECUTEEv+0xac>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	701a      	strb	r2, [r3, #0]
			 	setState(DOING);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	2102      	movs	r1, #2
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff ffd8 	bl	80006b0 <_ZN14QueueableClass8setStateE20QueueableReturnValue>
			   	prevTime = HAL_GetTick();//get the time when the change accurred
 8000700:	f001 fc88 	bl	8002014 <HAL_GetTick>
 8000704:	4603      	mov	r3, r0
 8000706:	4a1e      	ldr	r2, [pc, #120]	@ (8000780 <_ZN9flashOnce7EXECUTEEv+0xb0>)
 8000708:	6013      	str	r3, [r2, #0]
			 }

			 if(state){//if the function is in the on state, turns the toPerform on;
 800070a:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <_ZN9flashOnce7EXECUTEEv+0xac>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d02f      	beq.n	8000772 <_ZN9flashOnce7EXECUTEEv+0xa2>
			   	GPIOA -> ODR |= GPIO_PIN_4;//SET BUZZER PIN;
 8000712:	4b1c      	ldr	r3, [pc, #112]	@ (8000784 <_ZN9flashOnce7EXECUTEEv+0xb4>)
 8000714:	695b      	ldr	r3, [r3, #20]
 8000716:	4a1b      	ldr	r2, [pc, #108]	@ (8000784 <_ZN9flashOnce7EXECUTEEv+0xb4>)
 8000718:	f043 0310 	orr.w	r3, r3, #16
 800071c:	6153      	str	r3, [r2, #20]
			   	//now we check if the delay time has elapsed.
			   	//first we acquire the current time
			  	currentTime = HAL_GetTick();
 800071e:	f001 fc79 	bl	8002014 <HAL_GetTick>
 8000722:	4603      	mov	r3, r0
 8000724:	4a18      	ldr	r2, [pc, #96]	@ (8000788 <_ZN9flashOnce7EXECUTEEv+0xb8>)
 8000726:	6013      	str	r3, [r2, #0]
			   	if (currentTime >= prevTime) {//making sure to account for roll over
 8000728:	4b17      	ldr	r3, [pc, #92]	@ (8000788 <_ZN9flashOnce7EXECUTEEv+0xb8>)
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	4b14      	ldr	r3, [pc, #80]	@ (8000780 <_ZN9flashOnce7EXECUTEEv+0xb0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	429a      	cmp	r2, r3
 8000732:	d306      	bcc.n	8000742 <_ZN9flashOnce7EXECUTEEv+0x72>
			   		elapsedTime = currentTime - prevTime;
 8000734:	4b14      	ldr	r3, [pc, #80]	@ (8000788 <_ZN9flashOnce7EXECUTEEv+0xb8>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4b11      	ldr	r3, [pc, #68]	@ (8000780 <_ZN9flashOnce7EXECUTEEv+0xb0>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	1ad3      	subs	r3, r2, r3
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	e005      	b.n	800074e <_ZN9flashOnce7EXECUTEEv+0x7e>
			   	} else {
			   		elapsedTime = (UINT32_MAX - prevTime) + currentTime + 1;
 8000742:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <_ZN9flashOnce7EXECUTEEv+0xb8>)
 8000744:	681a      	ldr	r2, [r3, #0]
 8000746:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <_ZN9flashOnce7EXECUTEEv+0xb0>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	1ad3      	subs	r3, r2, r3
 800074c:	60fb      	str	r3, [r7, #12]
			   	}
			   	//if the time has run out, we turn the toPerform off
			   	if(elapsedTime >= 1000){
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000754:	d30d      	bcc.n	8000772 <_ZN9flashOnce7EXECUTEEv+0xa2>
			   		GPIOA -> ODR &= ~GPIO_PIN_4; //RESET BUZZER PIN;
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <_ZN9flashOnce7EXECUTEEv+0xb4>)
 8000758:	695b      	ldr	r3, [r3, #20]
 800075a:	4a0a      	ldr	r2, [pc, #40]	@ (8000784 <_ZN9flashOnce7EXECUTEEv+0xb4>)
 800075c:	f023 0310 	bic.w	r3, r3, #16
 8000760:	6153      	str	r3, [r2, #20]
			   		state = 0;//we clear the state.
 8000762:	4b06      	ldr	r3, [pc, #24]	@ (800077c <_ZN9flashOnce7EXECUTEEv+0xac>)
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
			   		setState(DONE);//WE SIGNAL IT ENDED EXECUTION;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	2100      	movs	r1, #0
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ff9f 	bl	80006b0 <_ZN14QueueableClass8setStateE20QueueableReturnValue>
			   	}
			   }
		 }
 8000772:	bf00      	nop
 8000774:	3710      	adds	r7, #16
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	200000c0 	.word	0x200000c0
 8000780:	200000b8 	.word	0x200000b8
 8000784:	40020000 	.word	0x40020000
 8000788:	200000bc 	.word	0x200000bc

0800078c <_ZN9flashOnceC1Ev>:
class flashOnce: public QueueableClass{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff fecc 	bl	8000534 <_ZN14QueueableClassC1Ev>
 800079c:	4a03      	ldr	r2, [pc, #12]	@ (80007ac <_ZN9flashOnceC1Ev+0x20>)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4618      	mov	r0, r3
 80007a6:	3708      	adds	r7, #8
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	0801583c 	.word	0x0801583c

080007b0 <_Z17beepActionWrapperv>:

flashOnce flashOnce;
Async_Event_Loop AsyncEventLoop;
	//TODO FIND A WAY TO SIMPLIFY THIS
	//IT NEEDS THIS WRAPPER TO CONFORM TO THE EXPECTED FUNCTION SIGNATURE
	void beepActionWrapper(){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
		AsyncEventLoop.enqueue(&beep);
 80007b4:	4902      	ldr	r1, [pc, #8]	@ (80007c0 <_Z17beepActionWrapperv+0x10>)
 80007b6:	4803      	ldr	r0, [pc, #12]	@ (80007c4 <_Z17beepActionWrapperv+0x14>)
 80007b8:	f000 fecc 	bl	8001554 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass>
	}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200000a8 	.word	0x200000a8
 80007c4:	200000d0 	.word	0x200000d0

080007c8 <ButtonEncoderWrapper>:
	void ButtonEncoderWrapper(){
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
		AsyncEventLoop.enqueue(&flashOnce);
 80007cc:	4902      	ldr	r1, [pc, #8]	@ (80007d8 <ButtonEncoderWrapper+0x10>)
 80007ce:	4803      	ldr	r0, [pc, #12]	@ (80007dc <ButtonEncoderWrapper+0x14>)
 80007d0:	f000 fec0 	bl	8001554 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass>
	}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200000c4 	.word	0x200000c4
 80007dc:	200000d0 	.word	0x200000d0

080007e0 <_Z7MainCPPv>:
		-10,
		10,
		beepActionWrapper
		);
//CPP ENTRY POINT
void MainCPP(){
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b09c      	sub	sp, #112	@ 0x70
 80007e4:	af06      	add	r7, sp, #24

	//SETUP START
	LCD_init();
 80007e6:	f001 fb67 	bl	8001eb8 <LCD_init>
	GPIOC -> ODR |= GPIO_PIN_13;//onboard blue led OFF
 80007ea:	4b34      	ldr	r3, [pc, #208]	@ (80008bc <_Z7MainCPPv+0xdc>)
 80007ec:	695b      	ldr	r3, [r3, #20]
 80007ee:	4a33      	ldr	r2, [pc, #204]	@ (80008bc <_Z7MainCPPv+0xdc>)
 80007f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007f4:	6153      	str	r3, [r2, #20]
	//END SETUP

	//MAIN LOOP START
	while(1){
		uint32_t startTime = HAL_GetTick();
 80007f6:	f001 fc0d 	bl	8002014 <HAL_GetTick>
 80007fa:	6578      	str	r0, [r7, #84]	@ 0x54
		//UG_FillFrame(0, 0, 64, 32, 0xffff);
		GPIOB -> ODR ^= GPIO_PIN_10;
 80007fc:	4b30      	ldr	r3, [pc, #192]	@ (80008c0 <_Z7MainCPPv+0xe0>)
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	4a2f      	ldr	r2, [pc, #188]	@ (80008c0 <_Z7MainCPPv+0xe0>)
 8000802:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000806:	6153      	str	r3, [r2, #20]
		//HAL_Delay(100);
		FB.FB_Draw8bitTile(0,0, 240,main8bitsPalette, &LCD_DrawPixelFB, SKULL, 0x00, false);
 8000808:	2300      	movs	r3, #0
 800080a:	9304      	str	r3, [sp, #16]
 800080c:	2300      	movs	r3, #0
 800080e:	9303      	str	r3, [sp, #12]
 8000810:	4b2c      	ldr	r3, [pc, #176]	@ (80008c4 <_Z7MainCPPv+0xe4>)
 8000812:	9302      	str	r3, [sp, #8]
 8000814:	4b2c      	ldr	r3, [pc, #176]	@ (80008c8 <_Z7MainCPPv+0xe8>)
 8000816:	9301      	str	r3, [sp, #4]
 8000818:	4b2c      	ldr	r3, [pc, #176]	@ (80008cc <_Z7MainCPPv+0xec>)
 800081a:	9300      	str	r3, [sp, #0]
 800081c:	23f0      	movs	r3, #240	@ 0xf0
 800081e:	2200      	movs	r2, #0
 8000820:	2100      	movs	r1, #0
 8000822:	482b      	ldr	r0, [pc, #172]	@ (80008d0 <_Z7MainCPPv+0xf0>)
 8000824:	f000 ffb6 	bl	8001794 <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb>
		std::string str;
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	4618      	mov	r0, r3
 800082c:	f006 fb60 	bl	8006ef0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
		uint8_t t = UG_FontGetTransparency();
 8000830:	f005 f850 	bl	80058d4 <UG_FontGetTransparency>
 8000834:	4603      	mov	r3, r0
 8000836:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
		uint32_t FPF = 1000/(HAL_GetTick()-startTime);
 800083a:	f001 fbeb 	bl	8002014 <HAL_GetTick>
 800083e:	4602      	mov	r2, r0
 8000840:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000842:	1ad3      	subs	r3, r2, r3
 8000844:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000848:	fbb2 f3f3 	udiv	r3, r2, r3
 800084c:	64fb      	str	r3, [r7, #76]	@ 0x4c
		str = std::to_string(FPF) + " fps";
 800084e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000852:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff fe3f 	bl	80004d8 <_ZNSt7__cxx119to_stringEm>
 800085a:	f107 031c 	add.w	r3, r7, #28
 800085e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000862:	4a1c      	ldr	r2, [pc, #112]	@ (80008d4 <_Z7MainCPPv+0xf4>)
 8000864:	4618      	mov	r0, r3
 8000866:	f000 f8e9 	bl	8000a3c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 800086a:	f107 021c 	add.w	r2, r7, #28
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	4611      	mov	r1, r2
 8000872:	4618      	mov	r0, r3
 8000874:	f006 fb71 	bl	8006f5a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8000878:	f107 031c 	add.w	r3, r7, #28
 800087c:	4618      	mov	r0, r3
 800087e:	f006 fb66 	bl	8006f4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000882:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000886:	4618      	mov	r0, r3
 8000888:	f006 fb61 	bl	8006f4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		LCD_PutStr(10, 15, &str[0], DEFAULT_FONT, 0x0000, 0xffff );
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2100      	movs	r1, #0
 8000890:	4618      	mov	r0, r3
 8000892:	f006 fbd3 	bl	800703c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000896:	4602      	mov	r2, r0
 8000898:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800089c:	9301      	str	r3, [sp, #4]
 800089e:	2300      	movs	r3, #0
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	4b0d      	ldr	r3, [pc, #52]	@ (80008d8 <_Z7MainCPPv+0xf8>)
 80008a4:	210f      	movs	r1, #15
 80008a6:	200a      	movs	r0, #10
 80008a8:	f001 fab4 	bl	8001e14 <LCD_PutStr>

		LCD_Update();
 80008ac:	f001 fae8 	bl	8001e80 <LCD_Update>
	}
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	4618      	mov	r0, r3
 80008b4:	f006 fb4b 	bl	8006f4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80008b8:	bf00      	nop
 80008ba:	e79c      	b.n	80007f6 <_Z7MainCPPv+0x16>
 80008bc:	40020800 	.word	0x40020800
 80008c0:	40020400 	.word	0x40020400
 80008c4:	08007668 	.word	0x08007668
 80008c8:	08001db5 	.word	0x08001db5
 80008cc:	08007468 	.word	0x08007468
 80008d0:	200000b4 	.word	0x200000b4
 80008d4:	08007460 	.word	0x08007460
 80008d8:	0801593c 	.word	0x0801593c

080008dc <EVENT_LOOP_WRAPPER>:
/*********************************************************/
/*               AWAYS LEAVE IT FOR LAST                 */
/*********************************************************/
extern "C"//TODO FIND A WAY TO SIMPLIFY THIS
{
	void EVENT_LOOP_WRAPPER(void){
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
		AsyncEventLoop.ASYNC_LOOP();
 80008e0:	4802      	ldr	r0, [pc, #8]	@ (80008ec <EVENT_LOOP_WRAPPER+0x10>)
 80008e2:	f000 fed7 	bl	8001694 <_ZN16Async_Event_Loop10ASYNC_LOOPEv>
	}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	200000d0 	.word	0x200000d0

080008f0 <RotaryEncoderWrapper>:
	void RotaryEncoderWrapper(){//TODO This needs to be done here
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
		encoder.handleInterrupt();
 80008f4:	4802      	ldr	r0, [pc, #8]	@ (8000900 <RotaryEncoderWrapper+0x10>)
 80008f6:	f001 f823 	bl	8001940 <_ZN6KY_04015handleInterruptEv>
	}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200000e0 	.word	0x200000e0

08000904 <MainC>:
	void MainC(){
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
		MainCPP();
 8000908:	f7ff ff6a 	bl	80007e0 <_Z7MainCPPv>
	}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}

08000910 <_ZNSt8__detail14__to_chars_lenImEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8000910:	b480      	push	{r7}
 8000912:	b087      	sub	sp, #28
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 800091a:	2301      	movs	r3, #1
 800091c:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	fb03 f303 	mul.w	r3, r3, r3
 8000924:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8000926:	683a      	ldr	r2, [r7, #0]
 8000928:	693b      	ldr	r3, [r7, #16]
 800092a:	fb02 f303 	mul.w	r3, r2, r3
 800092e:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8000930:	683a      	ldr	r2, [r7, #0]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	fb02 f303 	mul.w	r3, r2, r3
 8000938:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	687a      	ldr	r2, [r7, #4]
 800093e:	429a      	cmp	r2, r3
 8000940:	d201      	bcs.n	8000946 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x36>
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	e01d      	b.n	8000982 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	693b      	ldr	r3, [r7, #16]
 800094a:	429a      	cmp	r2, r3
 800094c:	d202      	bcs.n	8000954 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x44>
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	3301      	adds	r3, #1
 8000952:	e016      	b.n	8000982 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	429a      	cmp	r2, r3
 800095a:	d202      	bcs.n	8000962 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x52>
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	3302      	adds	r3, #2
 8000960:	e00f      	b.n	8000982 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	429a      	cmp	r2, r3
 8000968:	d202      	bcs.n	8000970 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x60>
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	3303      	adds	r3, #3
 800096e:	e008      	b.n	8000982 <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x72>
	  __value /= __b4;
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	68bb      	ldr	r3, [r7, #8]
 8000974:	fbb2 f3f3 	udiv	r3, r2, r3
 8000978:	607b      	str	r3, [r7, #4]
	  __n += 4;
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	3304      	adds	r3, #4
 800097e:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8000980:	e7db      	b.n	800093a <_ZNSt8__detail14__to_chars_lenImEEjT_i+0x2a>
	}
    }
 8000982:	4618      	mov	r0, r3
 8000984:	371c      	adds	r7, #28
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
	...

08000990 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8000990:	b480      	push	{r7}
 8000992:	b089      	sub	sp, #36	@ 0x24
 8000994:	af00      	add	r7, sp, #0
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	60b9      	str	r1, [r7, #8]
 800099a:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	3b01      	subs	r3, #1
 80009a0:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80009a2:	e024      	b.n	80009ee <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 80009a4:	687a      	ldr	r2, [r7, #4]
 80009a6:	4b23      	ldr	r3, [pc, #140]	@ (8000a34 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa4>)
 80009a8:	fba3 1302 	umull	r1, r3, r3, r2
 80009ac:	095b      	lsrs	r3, r3, #5
 80009ae:	2164      	movs	r1, #100	@ 0x64
 80009b0:	fb01 f303 	mul.w	r3, r1, r3
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a1d      	ldr	r2, [pc, #116]	@ (8000a34 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa4>)
 80009be:	fba2 2303 	umull	r2, r3, r2, r3
 80009c2:	095b      	lsrs	r3, r3, #5
 80009c4:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	1c5a      	adds	r2, r3, #1
 80009ca:	68f9      	ldr	r1, [r7, #12]
 80009cc:	69fb      	ldr	r3, [r7, #28]
 80009ce:	440b      	add	r3, r1
 80009d0:	4919      	ldr	r1, [pc, #100]	@ (8000a38 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 80009d2:	5c8a      	ldrb	r2, [r1, r2]
 80009d4:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 80009d6:	69fb      	ldr	r3, [r7, #28]
 80009d8:	3b01      	subs	r3, #1
 80009da:	68fa      	ldr	r2, [r7, #12]
 80009dc:	4413      	add	r3, r2
 80009de:	4916      	ldr	r1, [pc, #88]	@ (8000a38 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 80009e0:	697a      	ldr	r2, [r7, #20]
 80009e2:	440a      	add	r2, r1
 80009e4:	7812      	ldrb	r2, [r2, #0]
 80009e6:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 80009e8:	69fb      	ldr	r3, [r7, #28]
 80009ea:	3b02      	subs	r3, #2
 80009ec:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2b63      	cmp	r3, #99	@ 0x63
 80009f2:	d8d7      	bhi.n	80009a4 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x14>
	}
      if (__val >= 10)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2b09      	cmp	r3, #9
 80009f8:	d910      	bls.n	8000a1c <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8000a00:	69bb      	ldr	r3, [r7, #24]
 8000a02:	1c5a      	adds	r2, r3, #1
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	3301      	adds	r3, #1
 8000a08:	490b      	ldr	r1, [pc, #44]	@ (8000a38 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 8000a0a:	5c8a      	ldrb	r2, [r1, r2]
 8000a0c:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8000a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a38 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0xa8>)
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	4413      	add	r3, r2
 8000a14:	781a      	ldrb	r2, [r3, #0]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 8000a1a:	e005      	b.n	8000a28 <_ZNSt8__detail18__to_chars_10_implImEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	3330      	adds	r3, #48	@ 0x30
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	701a      	strb	r2, [r3, #0]
    }
 8000a28:	bf00      	nop
 8000a2a:	3724      	adds	r7, #36	@ 0x24
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	51eb851f 	.word	0x51eb851f
 8000a38:	08015768 	.word	0x08015768

08000a3c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 8000a48:	6879      	ldr	r1, [r7, #4]
 8000a4a:	68b8      	ldr	r0, [r7, #8]
 8000a4c:	f006 fb1e 	bl	800708c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 8000a50:	4603      	mov	r3, r0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 f809 	bl	8000a6a <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	68f8      	ldr	r0, [r7, #12]
 8000a5e:	f006 fa57 	bl	8006f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8000a62:	68f8      	ldr	r0, [r7, #12]
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8000a6a:	b480      	push	{r7}
 8000a6c:	b083      	sub	sp, #12
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4618      	mov	r0, r3
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <_ZN9flashOnceD1Ev>:
class flashOnce: public QueueableClass{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	4a05      	ldr	r2, [pc, #20]	@ (8000aa0 <_ZN9flashOnceD1Ev+0x20>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fd65 	bl	8000560 <_ZN14QueueableClassD1Ev>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	0801583c 	.word	0x0801583c

08000aa4 <_Z41__static_initialization_and_destruction_0ii>:
}
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af06      	add	r7, sp, #24
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d121      	bne.n	8000af8 <_Z41__static_initialization_and_destruction_0ii+0x54>
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d11c      	bne.n	8000af8 <_Z41__static_initialization_and_destruction_0ii+0x54>
QueueableClass beep;
 8000abe:	481c      	ldr	r0, [pc, #112]	@ (8000b30 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8000ac0:	f7ff fd38 	bl	8000534 <_ZN14QueueableClassC1Ev>
Frame_Builder FB;
 8000ac4:	481b      	ldr	r0, [pc, #108]	@ (8000b34 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8000ac6:	f000 fe35 	bl	8001734 <_ZN13Frame_BuilderC1Ev>
flashOnce flashOnce;
 8000aca:	481b      	ldr	r0, [pc, #108]	@ (8000b38 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8000acc:	f7ff fe5e 	bl	800078c <_ZN9flashOnceC1Ev>
Async_Event_Loop AsyncEventLoop;
 8000ad0:	481a      	ldr	r0, [pc, #104]	@ (8000b3c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8000ad2:	f000 fcb7 	bl	8001444 <_ZN16Async_Event_LoopC1Ev>
		);
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	9304      	str	r3, [sp, #16]
 8000ada:	4b19      	ldr	r3, [pc, #100]	@ (8000b40 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8000adc:	9303      	str	r3, [sp, #12]
 8000ade:	230a      	movs	r3, #10
 8000ae0:	9302      	str	r3, [sp, #8]
 8000ae2:	f06f 0309 	mvn.w	r3, #9
 8000ae6:	9301      	str	r3, [sp, #4]
 8000ae8:	2302      	movs	r3, #2
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	4b15      	ldr	r3, [pc, #84]	@ (8000b44 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8000aee:	2204      	movs	r2, #4
 8000af0:	4914      	ldr	r1, [pc, #80]	@ (8000b44 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8000af2:	4815      	ldr	r0, [pc, #84]	@ (8000b48 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8000af4:	f000 fec6 	bl	8001884 <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb>
KY_040 encoder(
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d113      	bne.n	8000b26 <_Z41__static_initialization_and_destruction_0ii+0x82>
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d10e      	bne.n	8000b26 <_Z41__static_initialization_and_destruction_0ii+0x82>
 8000b08:	480f      	ldr	r0, [pc, #60]	@ (8000b48 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8000b0a:	f000 fef9 	bl	8001900 <_ZN6KY_040D1Ev>
Async_Event_Loop AsyncEventLoop;
 8000b0e:	480b      	ldr	r0, [pc, #44]	@ (8000b3c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8000b10:	f000 fcb2 	bl	8001478 <_ZN16Async_Event_LoopD1Ev>
flashOnce flashOnce;
 8000b14:	4808      	ldr	r0, [pc, #32]	@ (8000b38 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8000b16:	f7ff ffb3 	bl	8000a80 <_ZN9flashOnceD1Ev>
Frame_Builder FB;
 8000b1a:	4806      	ldr	r0, [pc, #24]	@ (8000b34 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8000b1c:	f000 fe1a 	bl	8001754 <_ZN13Frame_BuilderD1Ev>
QueueableClass beep;
 8000b20:	4803      	ldr	r0, [pc, #12]	@ (8000b30 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8000b22:	f7ff fd1d 	bl	8000560 <_ZN14QueueableClassD1Ev>
}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	200000a8 	.word	0x200000a8
 8000b34:	200000b4 	.word	0x200000b4
 8000b38:	200000c4 	.word	0x200000c4
 8000b3c:	200000d0 	.word	0x200000d0
 8000b40:	080007b1 	.word	0x080007b1
 8000b44:	40020000 	.word	0x40020000
 8000b48:	200000e0 	.word	0x200000e0

08000b4c <_GLOBAL__sub_I_beep>:
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000b54:	2001      	movs	r0, #1
 8000b56:	f7ff ffa5 	bl	8000aa4 <_Z41__static_initialization_and_destruction_0ii>
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <_GLOBAL__sub_D_beep>:
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000b64:	2000      	movs	r0, #0
 8000b66:	f7ff ff9d 	bl	8000aa4 <_Z41__static_initialization_and_destruction_0ii>
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b70:	f001 f9ea 	bl	8001f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b74:	f000 f814 	bl	8000ba0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b78:	f000 f920 	bl	8000dbc <MX_GPIO_Init>
  MX_DMA_Init();
 8000b7c:	f000 f8fe 	bl	8000d7c <MX_DMA_Init>
  MX_SPI1_Init();
 8000b80:	f000 f876 	bl	8000c70 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000b84:	f000 f8d0 	bl	8000d28 <MX_USART1_UART_Init>
  MX_TIM11_Init();
 8000b88:	f000 f8aa 	bl	8000ce0 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  //Start Event Loop Timer (TIM11)

  HAL_TIM_Base_Start_IT(&htim11);
 8000b8c:	4803      	ldr	r0, [pc, #12]	@ (8000b9c <main+0x30>)
 8000b8e:	f003 fa1d 	bl	8003fcc <HAL_TIM_Base_Start_IT>


  /*************  CPP Entry point  ****************/
  MainC();
 8000b92:	f7ff feb7 	bl	8000904 <MainC>
  /************************************************/
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b96:	bf00      	nop
 8000b98:	e7fd      	b.n	8000b96 <main+0x2a>
 8000b9a:	bf00      	nop
 8000b9c:	200001c0 	.word	0x200001c0

08000ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b094      	sub	sp, #80	@ 0x50
 8000ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ba6:	f107 0320 	add.w	r3, r7, #32
 8000baa:	2230      	movs	r2, #48	@ 0x30
 8000bac:	2100      	movs	r1, #0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f006 fb6a 	bl	8007288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb4:	f107 030c 	add.w	r3, r7, #12
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60bb      	str	r3, [r7, #8]
 8000bc8:	4b27      	ldr	r3, [pc, #156]	@ (8000c68 <SystemClock_Config+0xc8>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bcc:	4a26      	ldr	r2, [pc, #152]	@ (8000c68 <SystemClock_Config+0xc8>)
 8000bce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bd4:	4b24      	ldr	r3, [pc, #144]	@ (8000c68 <SystemClock_Config+0xc8>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000be0:	2300      	movs	r3, #0
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	4b21      	ldr	r3, [pc, #132]	@ (8000c6c <SystemClock_Config+0xcc>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a20      	ldr	r2, [pc, #128]	@ (8000c6c <SystemClock_Config+0xcc>)
 8000bea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bee:	6013      	str	r3, [r2, #0]
 8000bf0:	4b1e      	ldr	r3, [pc, #120]	@ (8000c6c <SystemClock_Config+0xcc>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c00:	2301      	movs	r3, #1
 8000c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c04:	2310      	movs	r3, #16
 8000c06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c10:	2310      	movs	r3, #16
 8000c12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 8000c14:	23c8      	movs	r3, #200	@ 0xc8
 8000c16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c1c:	2304      	movs	r3, #4
 8000c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c20:	f107 0320 	add.w	r3, r7, #32
 8000c24:	4618      	mov	r0, r3
 8000c26:	f002 f92f 	bl	8002e88 <HAL_RCC_OscConfig>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c30:	f000 f9da 	bl	8000fe8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c34:	230f      	movs	r3, #15
 8000c36:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c46:	2300      	movs	r3, #0
 8000c48:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	2103      	movs	r1, #3
 8000c50:	4618      	mov	r0, r3
 8000c52:	f002 fb91 	bl	8003378 <HAL_RCC_ClockConfig>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000c5c:	f000 f9c4 	bl	8000fe8 <Error_Handler>
  }
}
 8000c60:	bf00      	nop
 8000c62:	3750      	adds	r7, #80	@ 0x50
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40007000 	.word	0x40007000

08000c70 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c74:	4b18      	ldr	r3, [pc, #96]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000c76:	4a19      	ldr	r2, [pc, #100]	@ (8000cdc <MX_SPI1_Init+0x6c>)
 8000c78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c7a:	4b17      	ldr	r3, [pc, #92]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000c7c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c80:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c82:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000c88:	4b13      	ldr	r3, [pc, #76]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000c8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c8e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000c90:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000c92:	2202      	movs	r2, #2
 8000c94:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c96:	4b10      	ldr	r3, [pc, #64]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000c9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ca2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000caa:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cb0:	4b09      	ldr	r3, [pc, #36]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cb6:	4b08      	ldr	r3, [pc, #32]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000cbe:	220a      	movs	r2, #10
 8000cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cc2:	4805      	ldr	r0, [pc, #20]	@ (8000cd8 <MX_SPI1_Init+0x68>)
 8000cc4:	f002 fd38 	bl	8003738 <HAL_SPI_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000cce:	f000 f98b 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000108 	.word	0x20000108
 8000cdc:	40013000 	.word	0x40013000

08000ce0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <MX_TIM11_Init+0x40>)
 8000ce6:	4a0f      	ldr	r2, [pc, #60]	@ (8000d24 <MX_TIM11_Init+0x44>)
 8000ce8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <MX_TIM11_Init+0x40>)
 8000cec:	2263      	movs	r2, #99	@ 0x63
 8000cee:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <MX_TIM11_Init+0x40>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1;
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d20 <MX_TIM11_Init+0x40>)
 8000cf8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cfc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cfe:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <MX_TIM11_Init+0x40>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d04:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <MX_TIM11_Init+0x40>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000d0a:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <MX_TIM11_Init+0x40>)
 8000d0c:	f003 f90e 	bl	8003f2c <HAL_TIM_Base_Init>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8000d16:	f000 f967 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	200001c0 	.word	0x200001c0
 8000d24:	40014800 	.word	0x40014800

08000d28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d2c:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d2e:	4a12      	ldr	r2, [pc, #72]	@ (8000d78 <MX_USART1_UART_Init+0x50>)
 8000d30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d32:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d34:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d4c:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d4e:	220c      	movs	r2, #12
 8000d50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d52:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d58:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d5e:	4805      	ldr	r0, [pc, #20]	@ (8000d74 <MX_USART1_UART_Init+0x4c>)
 8000d60:	f003 fb7e 	bl	8004460 <HAL_UART_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d6a:	f000 f93d 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000208 	.word	0x20000208
 8000d78:	40011000 	.word	0x40011000

08000d7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <MX_DMA_Init+0x3c>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000db8 <MX_DMA_Init+0x3c>)
 8000d8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d92:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <MX_DMA_Init+0x3c>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2100      	movs	r1, #0
 8000da2:	203a      	movs	r0, #58	@ 0x3a
 8000da4:	f001 fa65 	bl	8002272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000da8:	203a      	movs	r0, #58	@ 0x3a
 8000daa:	f001 fa7e 	bl	80022aa <HAL_NVIC_EnableIRQ>

}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40023800 	.word	0x40023800

08000dbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b08a      	sub	sp, #40	@ 0x28
 8000dc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	605a      	str	r2, [r3, #4]
 8000dcc:	609a      	str	r2, [r3, #8]
 8000dce:	60da      	str	r2, [r3, #12]
 8000dd0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	613b      	str	r3, [r7, #16]
 8000dd6:	4b5c      	ldr	r3, [pc, #368]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	4a5b      	ldr	r2, [pc, #364]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000ddc:	f043 0304 	orr.w	r3, r3, #4
 8000de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de2:	4b59      	ldr	r3, [pc, #356]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	f003 0304 	and.w	r3, r3, #4
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dee:	2300      	movs	r3, #0
 8000df0:	60fb      	str	r3, [r7, #12]
 8000df2:	4b55      	ldr	r3, [pc, #340]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	4a54      	ldr	r2, [pc, #336]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000df8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfe:	4b52      	ldr	r3, [pc, #328]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	4b4e      	ldr	r3, [pc, #312]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a4d      	ldr	r2, [pc, #308]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	607b      	str	r3, [r7, #4]
 8000e2a:	4b47      	ldr	r3, [pc, #284]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	4a46      	ldr	r2, [pc, #280]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000e30:	f043 0302 	orr.w	r3, r3, #2
 8000e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e36:	4b44      	ldr	r3, [pc, #272]	@ (8000f48 <MX_GPIO_Init+0x18c>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e48:	4840      	ldr	r0, [pc, #256]	@ (8000f4c <MX_GPIO_Init+0x190>)
 8000e4a:	f001 ffeb 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2118      	movs	r1, #24
 8000e52:	483f      	ldr	r0, [pc, #252]	@ (8000f50 <MX_GPIO_Init+0x194>)
 8000e54:	f001 ffe6 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RES_Pin|LCD_DC_Pin|BUZZER_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f240 4107 	movw	r1, #1031	@ 0x407
 8000e5e:	483d      	ldr	r0, [pc, #244]	@ (8000f54 <MX_GPIO_Init+0x198>)
 8000e60:	f001 ffe0 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_PIN_Pin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 8000e64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2300      	movs	r3, #0
 8000e74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8000e76:	f107 0314 	add.w	r3, r7, #20
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4833      	ldr	r0, [pc, #204]	@ (8000f4c <MX_GPIO_Init+0x190>)
 8000e7e:	f001 fe4d 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e82:	2301      	movs	r3, #1
 8000e84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e86:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	482e      	ldr	r0, [pc, #184]	@ (8000f50 <MX_GPIO_Init+0x194>)
 8000e98:	f001 fe40 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : DT_ROTARY_Pin CLK_ROTARY_Pin */
  GPIO_InitStruct.Pin = DT_ROTARY_Pin|CLK_ROTARY_Pin;
 8000e9c:	2306      	movs	r3, #6
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ea0:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eaa:	f107 0314 	add.w	r3, r7, #20
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4827      	ldr	r0, [pc, #156]	@ (8000f50 <MX_GPIO_Init+0x194>)
 8000eb2:	f001 fe33 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_YELLOW_Pin;
 8000eb6:	2318      	movs	r3, #24
 8000eb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4820      	ldr	r0, [pc, #128]	@ (8000f50 <MX_GPIO_Init+0x194>)
 8000ece:	f001 fe25 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RES_Pin LCD_DC_Pin BUZZER_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin|LCD_DC_Pin|BUZZER_Pin|ERROR_LED_Pin;
 8000ed2:	f240 4307 	movw	r3, #1031	@ 0x407
 8000ed6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	4619      	mov	r1, r3
 8000eea:	481a      	ldr	r0, [pc, #104]	@ (8000f54 <MX_GPIO_Init+0x198>)
 8000eec:	f001 fe16 	bl	8002b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : B6_SCL_Pin B7_SDA_Pin */
  GPIO_InitStruct.Pin = B6_SCL_Pin|B7_SDA_Pin;
 8000ef0:	23c0      	movs	r3, #192	@ 0xc0
 8000ef2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ef4:	2312      	movs	r3, #18
 8000ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f00:	2304      	movs	r3, #4
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4812      	ldr	r0, [pc, #72]	@ (8000f54 <MX_GPIO_Init+0x198>)
 8000f0c:	f001 fe06 	bl	8002b1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000f10:	2200      	movs	r2, #0
 8000f12:	2100      	movs	r1, #0
 8000f14:	2006      	movs	r0, #6
 8000f16:	f001 f9ac 	bl	8002272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000f1a:	2006      	movs	r0, #6
 8000f1c:	f001 f9c5 	bl	80022aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2100      	movs	r1, #0
 8000f24:	2007      	movs	r0, #7
 8000f26:	f001 f9a4 	bl	8002272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000f2a:	2007      	movs	r0, #7
 8000f2c:	f001 f9bd 	bl	80022aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2100      	movs	r1, #0
 8000f34:	2008      	movs	r0, #8
 8000f36:	f001 f99c 	bl	8002272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f3a:	2008      	movs	r0, #8
 8000f3c:	f001 f9b5 	bl	80022aa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f40:	bf00      	nop
 8000f42:	3728      	adds	r7, #40	@ 0x28
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	40023800 	.word	0x40023800
 8000f4c:	40020800 	.word	0x40020800
 8000f50:	40020000 	.word	0x40020000
 8000f54:	40020400 	.word	0x40020400

08000f58 <HAL_GPIO_EXTI_Callback>:
/******         EXTI CALLBACK          ******/
/********************************************/
//    This wrapper needs to be placed in here
/********************************************/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	80fb      	strh	r3, [r7, #6]
	//DESABLE THE ASYNC LOOP WHILE HANDLING PIN INTERRUPTS
	HAL_TIM_Base_Stop_IT(&htim11);
 8000f62:	480b      	ldr	r0, [pc, #44]	@ (8000f90 <HAL_GPIO_EXTI_Callback+0x38>)
 8000f64:	f003 f894 	bl	8004090 <HAL_TIM_Base_Stop_IT>
	if((GPIO_Pin == GPIO_PIN_1) || (GPIO_Pin == GPIO_PIN_2)){
 8000f68:	88fb      	ldrh	r3, [r7, #6]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d002      	beq.n	8000f74 <HAL_GPIO_EXTI_Callback+0x1c>
 8000f6e:	88fb      	ldrh	r3, [r7, #6]
 8000f70:	2b04      	cmp	r3, #4
 8000f72:	d101      	bne.n	8000f78 <HAL_GPIO_EXTI_Callback+0x20>
		RotaryEncoderWrapper();//performs the rotary decoding logic here
 8000f74:	f7ff fcbc 	bl	80008f0 <RotaryEncoderWrapper>
	}
	if(GPIO_Pin == GPIO_PIN_0){
 8000f78:	88fb      	ldrh	r3, [r7, #6]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d101      	bne.n	8000f82 <HAL_GPIO_EXTI_Callback+0x2a>
		ButtonEncoderWrapper();
 8000f7e:	f7ff fc23 	bl	80007c8 <ButtonEncoderWrapper>
	}
	//ENABLE THE ASYNC LOOP AFTER PIN INTERRUPTS ARE DECODED
	HAL_TIM_Base_Start_IT(&htim11);
 8000f82:	4803      	ldr	r0, [pc, #12]	@ (8000f90 <HAL_GPIO_EXTI_Callback+0x38>)
 8000f84:	f003 f822 	bl	8003fcc <HAL_TIM_Base_Start_IT>

	}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200001c0 	.word	0x200001c0

08000f94 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	GPIOC->ODR &= ~GPIO_PIN_13; // SET BLUE led
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f9e:	695b      	ldr	r3, [r3, #20]
 8000fa0:	4a10      	ldr	r2, [pc, #64]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000fa2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000fa6:	6153      	str	r3, [r2, #20]
	//DISABLE PIN INTERRUPTS WHILE EXECUTING THE LOOP
	HAL_NVIC_DisableIRQ	(EXTI0_IRQn);
 8000fa8:	2006      	movs	r0, #6
 8000faa:	f001 f98c 	bl	80022c6 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ	(EXTI1_IRQn);
 8000fae:	2007      	movs	r0, #7
 8000fb0:	f001 f989 	bl	80022c6 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ	(EXTI2_IRQn);
 8000fb4:	2008      	movs	r0, #8
 8000fb6:	f001 f986 	bl	80022c6 <HAL_NVIC_DisableIRQ>
	//EXECUTE THE LOOP
	EVENT_LOOP_WRAPPER();
 8000fba:	f7ff fc8f 	bl	80008dc <EVENT_LOOP_WRAPPER>
	//ENABLE PIN INTERRUPTS AFTER THE LOOP EXECUTED
	HAL_NVIC_EnableIRQ	(EXTI0_IRQn);
 8000fbe:	2006      	movs	r0, #6
 8000fc0:	f001 f973 	bl	80022aa <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ	(EXTI1_IRQn);
 8000fc4:	2007      	movs	r0, #7
 8000fc6:	f001 f970 	bl	80022aa <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ	(EXTI2_IRQn);
 8000fca:	2008      	movs	r0, #8
 8000fcc:	f001 f96d 	bl	80022aa <HAL_NVIC_EnableIRQ>
	GPIOC->ODR |= GPIO_PIN_13; // RESET BLUE led
 8000fd0:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000fd2:	695b      	ldr	r3, [r3, #20]
 8000fd4:	4a03      	ldr	r2, [pc, #12]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000fd6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000fda:	6153      	str	r3, [r2, #20]
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40020800 	.word	0x40020800

08000fe8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fee:	b672      	cpsid	i
}
 8000ff0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  GPIOC -> ODR ^= GPIO_PIN_13;
 8000ff2:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <Error_Handler+0x30>)
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	4a08      	ldr	r2, [pc, #32]	@ (8001018 <Error_Handler+0x30>)
 8000ff8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8000ffc:	6153      	str	r3, [r2, #20]
	  for(uint32_t _ = 0; _ < 50000000; _++){
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
 8001002:	e003      	b.n	800100c <Error_Handler+0x24>
		  __NOP();
 8001004:	bf00      	nop
	  for(uint32_t _ = 0; _ < 50000000; _++){
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3301      	adds	r3, #1
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a03      	ldr	r2, [pc, #12]	@ (800101c <Error_Handler+0x34>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d9f7      	bls.n	8001004 <Error_Handler+0x1c>
	  GPIOC -> ODR ^= GPIO_PIN_13;
 8001014:	e7ed      	b.n	8000ff2 <Error_Handler+0xa>
 8001016:	bf00      	nop
 8001018:	40020800 	.word	0x40020800
 800101c:	02faf07f 	.word	0x02faf07f

08001020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	4b10      	ldr	r3, [pc, #64]	@ (800106c <HAL_MspInit+0x4c>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102e:	4a0f      	ldr	r2, [pc, #60]	@ (800106c <HAL_MspInit+0x4c>)
 8001030:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001034:	6453      	str	r3, [r2, #68]	@ 0x44
 8001036:	4b0d      	ldr	r3, [pc, #52]	@ (800106c <HAL_MspInit+0x4c>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	4b09      	ldr	r3, [pc, #36]	@ (800106c <HAL_MspInit+0x4c>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104a:	4a08      	ldr	r2, [pc, #32]	@ (800106c <HAL_MspInit+0x4c>)
 800104c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001050:	6413      	str	r3, [r2, #64]	@ 0x40
 8001052:	4b06      	ldr	r3, [pc, #24]	@ (800106c <HAL_MspInit+0x4c>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40023800 	.word	0x40023800

08001070 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	@ 0x28
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
 8001086:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a30      	ldr	r2, [pc, #192]	@ (8001150 <HAL_SPI_MspInit+0xe0>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d159      	bne.n	8001146 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
 8001096:	4b2f      	ldr	r3, [pc, #188]	@ (8001154 <HAL_SPI_MspInit+0xe4>)
 8001098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109a:	4a2e      	ldr	r2, [pc, #184]	@ (8001154 <HAL_SPI_MspInit+0xe4>)
 800109c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001154 <HAL_SPI_MspInit+0xe4>)
 80010a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010aa:	613b      	str	r3, [r7, #16]
 80010ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	4b28      	ldr	r3, [pc, #160]	@ (8001154 <HAL_SPI_MspInit+0xe4>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b6:	4a27      	ldr	r2, [pc, #156]	@ (8001154 <HAL_SPI_MspInit+0xe4>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010be:	4b25      	ldr	r3, [pc, #148]	@ (8001154 <HAL_SPI_MspInit+0xe4>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80010ca:	23a0      	movs	r3, #160	@ 0xa0
 80010cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ce:	2302      	movs	r3, #2
 80010d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d6:	2303      	movs	r3, #3
 80010d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010da:	2305      	movs	r3, #5
 80010dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	481c      	ldr	r0, [pc, #112]	@ (8001158 <HAL_SPI_MspInit+0xe8>)
 80010e6:	f001 fd19 	bl	8002b1c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 80010ea:	4b1c      	ldr	r3, [pc, #112]	@ (800115c <HAL_SPI_MspInit+0xec>)
 80010ec:	4a1c      	ldr	r2, [pc, #112]	@ (8001160 <HAL_SPI_MspInit+0xf0>)
 80010ee:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 80010f0:	4b1a      	ldr	r3, [pc, #104]	@ (800115c <HAL_SPI_MspInit+0xec>)
 80010f2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80010f6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010f8:	4b18      	ldr	r3, [pc, #96]	@ (800115c <HAL_SPI_MspInit+0xec>)
 80010fa:	2240      	movs	r2, #64	@ 0x40
 80010fc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010fe:	4b17      	ldr	r3, [pc, #92]	@ (800115c <HAL_SPI_MspInit+0xec>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001104:	4b15      	ldr	r3, [pc, #84]	@ (800115c <HAL_SPI_MspInit+0xec>)
 8001106:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800110a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800110c:	4b13      	ldr	r3, [pc, #76]	@ (800115c <HAL_SPI_MspInit+0xec>)
 800110e:	2200      	movs	r2, #0
 8001110:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001112:	4b12      	ldr	r3, [pc, #72]	@ (800115c <HAL_SPI_MspInit+0xec>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001118:	4b10      	ldr	r3, [pc, #64]	@ (800115c <HAL_SPI_MspInit+0xec>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800111e:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <HAL_SPI_MspInit+0xec>)
 8001120:	2200      	movs	r2, #0
 8001122:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001124:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <HAL_SPI_MspInit+0xec>)
 8001126:	2200      	movs	r2, #0
 8001128:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800112a:	480c      	ldr	r0, [pc, #48]	@ (800115c <HAL_SPI_MspInit+0xec>)
 800112c:	f001 f8e6 	bl	80022fc <HAL_DMA_Init>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001136:	f7ff ff57 	bl	8000fe8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a07      	ldr	r2, [pc, #28]	@ (800115c <HAL_SPI_MspInit+0xec>)
 800113e:	649a      	str	r2, [r3, #72]	@ 0x48
 8001140:	4a06      	ldr	r2, [pc, #24]	@ (800115c <HAL_SPI_MspInit+0xec>)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001146:	bf00      	nop
 8001148:	3728      	adds	r7, #40	@ 0x28
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40013000 	.word	0x40013000
 8001154:	40023800 	.word	0x40023800
 8001158:	40020000 	.word	0x40020000
 800115c:	20000160 	.word	0x20000160
 8001160:	40026440 	.word	0x40026440

08001164 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a0e      	ldr	r2, [pc, #56]	@ (80011ac <HAL_TIM_Base_MspInit+0x48>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d115      	bne.n	80011a2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b0d      	ldr	r3, [pc, #52]	@ (80011b0 <HAL_TIM_Base_MspInit+0x4c>)
 800117c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800117e:	4a0c      	ldr	r2, [pc, #48]	@ (80011b0 <HAL_TIM_Base_MspInit+0x4c>)
 8001180:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001184:	6453      	str	r3, [r2, #68]	@ 0x44
 8001186:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <HAL_TIM_Base_MspInit+0x4c>)
 8001188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	2100      	movs	r1, #0
 8001196:	201a      	movs	r0, #26
 8001198:	f001 f86b 	bl	8002272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800119c:	201a      	movs	r0, #26
 800119e:	f001 f884 	bl	80022aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40014800 	.word	0x40014800
 80011b0:	40023800 	.word	0x40023800

080011b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	@ 0x28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001248 <HAL_UART_MspInit+0x94>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d134      	bne.n	8001240 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	4b1c      	ldr	r3, [pc, #112]	@ (800124c <HAL_UART_MspInit+0x98>)
 80011dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011de:	4a1b      	ldr	r2, [pc, #108]	@ (800124c <HAL_UART_MspInit+0x98>)
 80011e0:	f043 0310 	orr.w	r3, r3, #16
 80011e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011e6:	4b19      	ldr	r3, [pc, #100]	@ (800124c <HAL_UART_MspInit+0x98>)
 80011e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ea:	f003 0310 	and.w	r3, r3, #16
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <HAL_UART_MspInit+0x98>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	4a14      	ldr	r2, [pc, #80]	@ (800124c <HAL_UART_MspInit+0x98>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6313      	str	r3, [r2, #48]	@ 0x30
 8001202:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_UART_MspInit+0x98>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800120e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001214:	2302      	movs	r3, #2
 8001216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121c:	2303      	movs	r3, #3
 800121e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001220:	2307      	movs	r3, #7
 8001222:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	4619      	mov	r1, r3
 800122a:	4809      	ldr	r0, [pc, #36]	@ (8001250 <HAL_UART_MspInit+0x9c>)
 800122c:	f001 fc76 	bl	8002b1c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001230:	2200      	movs	r2, #0
 8001232:	2100      	movs	r1, #0
 8001234:	2025      	movs	r0, #37	@ 0x25
 8001236:	f001 f81c 	bl	8002272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800123a:	2025      	movs	r0, #37	@ 0x25
 800123c:	f001 f835 	bl	80022aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001240:	bf00      	nop
 8001242:	3728      	adds	r7, #40	@ 0x28
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40011000 	.word	0x40011000
 800124c:	40023800 	.word	0x40023800
 8001250:	40020000 	.word	0x40020000

08001254 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <NMI_Handler+0x4>

0800125c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <HardFault_Handler+0x4>

08001264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <MemManage_Handler+0x4>

0800126c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <BusFault_Handler+0x4>

08001274 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <UsageFault_Handler+0x4>

0800127c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012aa:	f000 fe9f 	bl	8001fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80012b6:	2001      	movs	r0, #1
 80012b8:	f001 fdce 	bl	8002e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}

080012c0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DT_ROTARY_Pin);
 80012c4:	2002      	movs	r0, #2
 80012c6:	f001 fdc7 	bl	8002e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}

080012ce <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CLK_ROTARY_Pin);
 80012d2:	2004      	movs	r0, #4
 80012d4:	f001 fdc0 	bl	8002e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}

080012dc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80012e0:	4802      	ldr	r0, [pc, #8]	@ (80012ec <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80012e2:	f002 ff04 	bl	80040ee <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200001c0 	.word	0x200001c0

080012f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012f4:	4802      	ldr	r0, [pc, #8]	@ (8001300 <USART1_IRQHandler+0x10>)
 80012f6:	f003 f903 	bl	8004500 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000208 	.word	0x20000208

08001304 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001308:	4802      	ldr	r0, [pc, #8]	@ (8001314 <DMA2_Stream2_IRQHandler+0x10>)
 800130a:	f001 f98f 	bl	800262c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000160 	.word	0x20000160

08001318 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return 1;
 800131c:	2301      	movs	r3, #1
}
 800131e:	4618      	mov	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <_kill>:

int _kill(int pid, int sig)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001332:	f006 f805 	bl	8007340 <__errno>
 8001336:	4603      	mov	r3, r0
 8001338:	2216      	movs	r2, #22
 800133a:	601a      	str	r2, [r3, #0]
  return -1;
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001340:	4618      	mov	r0, r3
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <_exit>:

void _exit (int status)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001350:	f04f 31ff 	mov.w	r1, #4294967295
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ffe7 	bl	8001328 <_kill>
  while (1) {}    /* Make sure we hang here */
 800135a:	bf00      	nop
 800135c:	e7fd      	b.n	800135a <_exit+0x12>
	...

08001360 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001368:	4a14      	ldr	r2, [pc, #80]	@ (80013bc <_sbrk+0x5c>)
 800136a:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <_sbrk+0x60>)
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001374:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <_sbrk+0x64>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d102      	bne.n	8001382 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800137c:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <_sbrk+0x64>)
 800137e:	4a12      	ldr	r2, [pc, #72]	@ (80013c8 <_sbrk+0x68>)
 8001380:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001382:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <_sbrk+0x64>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	429a      	cmp	r2, r3
 800138e:	d207      	bcs.n	80013a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001390:	f005 ffd6 	bl	8007340 <__errno>
 8001394:	4603      	mov	r3, r0
 8001396:	220c      	movs	r2, #12
 8001398:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	e009      	b.n	80013b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013a0:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <_sbrk+0x64>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013a6:	4b07      	ldr	r3, [pc, #28]	@ (80013c4 <_sbrk+0x64>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	4a05      	ldr	r2, [pc, #20]	@ (80013c4 <_sbrk+0x64>)
 80013b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013b2:	68fb      	ldr	r3, [r7, #12]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20020000 	.word	0x20020000
 80013c0:	00000400 	.word	0x00000400
 80013c4:	20000250 	.word	0x20000250
 80013c8:	2001c638 	.word	0x2001c638

080013cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d0:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <SystemInit+0x20>)
 80013d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013d6:	4a05      	ldr	r2, [pc, #20]	@ (80013ec <SystemInit+0x20>)
 80013d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001428 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013f4:	f7ff ffea 	bl	80013cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013f8:	480c      	ldr	r0, [pc, #48]	@ (800142c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013fa:	490d      	ldr	r1, [pc, #52]	@ (8001430 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001434 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001400:	e002      	b.n	8001408 <LoopCopyDataInit>

08001402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001406:	3304      	adds	r3, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800140c:	d3f9      	bcc.n	8001402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140e:	4a0a      	ldr	r2, [pc, #40]	@ (8001438 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001410:	4c0a      	ldr	r4, [pc, #40]	@ (800143c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001414:	e001      	b.n	800141a <LoopFillZerobss>

08001416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001418:	3204      	adds	r2, #4

0800141a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800141c:	d3fb      	bcc.n	8001416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141e:	f005 ff95 	bl	800734c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001422:	f7ff fba3 	bl	8000b6c <main>
  bx  lr    
 8001426:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001428:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800142c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001430:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001434:	080161ac 	.word	0x080161ac
  ldr r2, =_sbss
 8001438:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800143c:	2001c638 	.word	0x2001c638

08001440 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001440:	e7fe      	b.n	8001440 <ADC_IRQHandler>
	...

08001444 <_ZN16Async_Event_LoopC1Ev>:
 */

#include "../Async_Event_Loop/AsyncEventLoop.hpp"
#include "Types.hpp"

Async_Event_Loop::Async_Event_Loop() :
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
    beginning(nullptr),
    previous(nullptr),
    end(nullptr) {
 800144c:	4a09      	ldr	r2, [pc, #36]	@ (8001474 <_ZN16Async_Event_LoopC1Ev+0x30>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	601a      	str	r2, [r3, #0]
    beginning(nullptr),
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2200      	movs	r2, #0
 8001456:	605a      	str	r2, [r3, #4]
    previous(nullptr),
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
    end(nullptr) {
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	60da      	str	r2, [r3, #12]
}
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	4618      	mov	r0, r3
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	0801589c 	.word	0x0801589c

08001478 <_ZN16Async_Event_LoopD1Ev>:

Async_Event_Loop::~Async_Event_Loop() {
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <_ZN16Async_Event_LoopD1Ev+0x1c>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	601a      	str	r2, [r3, #0]
    // Clean up any dynamically allocated resources if needed
}
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	0801589c 	.word	0x0801589c

08001498 <_ZN16Async_Event_LoopD0Ev>:
Async_Event_Loop::~Async_Event_Loop() {
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
}
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff ffe9 	bl	8001478 <_ZN16Async_Event_LoopD1Ev>
 80014a6:	2110      	movs	r1, #16
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f005 fca3 	bl	8006df4 <_ZdlPvj>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <_ZN16Async_Event_Loop12setBeginningEP14QueueableClass>:

void Async_Event_Loop::setBeginning(QueueableClass* beginning) {
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
    this->beginning = beginning;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	683a      	ldr	r2, [r7, #0]
 80014c6:	605a      	str	r2, [r3, #4]
}
 80014c8:	bf00      	nop
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <_ZN16Async_Event_Loop12getBeginningEv>:

QueueableClass* Async_Event_Loop::getBeginning() {
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    return this->beginning;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>:

void Async_Event_Loop::setPrevious(QueueableClass* previous) {
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
    this->previous = previous;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	609a      	str	r2, [r3, #8]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <_ZN16Async_Event_Loop11getPreviousEv>:

QueueableClass* Async_Event_Loop::getPrevious() {
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
    return this->previous;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
}
 8001514:	4618      	mov	r0, r3
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <_ZN16Async_Event_Loop6setEndEP14QueueableClass>:

void Async_Event_Loop::setEnd(QueueableClass* end) {
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
    this->end = end;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	60da      	str	r2, [r3, #12]
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <_ZN16Async_Event_Loop6getEndEv>:

QueueableClass* Async_Event_Loop::getEnd() {
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    return this->end;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
}
 8001548:	4618      	mov	r0, r3
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass>:

void Async_Event_Loop::enqueue(QueueableClass* next) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
    if (next->getState() == DONE) {
 800155e:	6838      	ldr	r0, [r7, #0]
 8001560:	f7ff f80e 	bl	8000580 <_ZN14QueueableClass8getStateEv>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	bf0c      	ite	eq
 800156a:	2301      	moveq	r3, #1
 800156c:	2300      	movne	r3, #0
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2b00      	cmp	r3, #0
 8001572:	d036      	beq.n	80015e2 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass+0x8e>
        if (getEnd() == nullptr) {
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff ffe1 	bl	800153c <_ZN16Async_Event_Loop6getEndEv>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	bf0c      	ite	eq
 8001580:	2301      	moveq	r3, #1
 8001582:	2300      	movne	r3, #0
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d00c      	beq.n	80015a4 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass+0x50>
            // Queue is empty, add the first item
            setBeginning(next);
 800158a:	6839      	ldr	r1, [r7, #0]
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff ff93 	bl	80014b8 <_ZN16Async_Event_Loop12setBeginningEP14QueueableClass>
            setPrevious(next);
 8001592:	6839      	ldr	r1, [r7, #0]
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff ffa9 	bl	80014ec <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>
            setEnd(next);
 800159a:	6839      	ldr	r1, [r7, #0]
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ffbf 	bl	8001520 <_ZN16Async_Event_Loop6setEndEP14QueueableClass>
 80015a2:	e013      	b.n	80015cc <_ZN16Async_Event_Loop7enqueueEP14QueueableClass+0x78>
        } else {
            // Queue is not empty, add to the end
            getEnd()->setNextClass(next);
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff ffc9 	bl	800153c <_ZN16Async_Event_Loop6getEndEv>
 80015aa:	4603      	mov	r3, r0
 80015ac:	6839      	ldr	r1, [r7, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe fff2 	bl	8000598 <_ZN14QueueableClass12setNextClassEPS_>
            setPrevious(getEnd());
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff ffc1 	bl	800153c <_ZN16Async_Event_Loop6getEndEv>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4619      	mov	r1, r3
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ff94 	bl	80014ec <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>
            setEnd(next);
 80015c4:	6839      	ldr	r1, [r7, #0]
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ffaa 	bl	8001520 <_ZN16Async_Event_Loop6setEndEP14QueueableClass>
        }
        next->enqueue(); // Signal the object it's enqueued
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	3310      	adds	r3, #16
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	6838      	ldr	r0, [r7, #0]
 80015d6:	4798      	blx	r3
        next->setNextClass(nullptr); // Ensure new end points to null
 80015d8:	2100      	movs	r1, #0
 80015da:	6838      	ldr	r0, [r7, #0]
 80015dc:	f7fe ffdc 	bl	8000598 <_ZN14QueueableClass12setNextClassEPS_>
    } else {
        next->requeue(); // Object is not done, requeue it
    }
}
 80015e0:	e005      	b.n	80015ee <_ZN16Async_Event_Loop7enqueueEP14QueueableClass+0x9a>
        next->requeue(); // Object is not done, requeue it
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	330c      	adds	r3, #12
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6838      	ldr	r0, [r7, #0]
 80015ec:	4798      	blx	r3
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass>:

void Async_Event_Loop::dequeue(QueueableClass* current) {
 80015f6:	b590      	push	{r4, r7, lr}
 80015f8:	b083      	sub	sp, #12
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	6039      	str	r1, [r7, #0]
    if (getBeginning() == current && getEnd() == current) {
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff ff67 	bl	80014d4 <_ZN16Async_Event_Loop12getBeginningEv>
 8001606:	4602      	mov	r2, r0
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	4293      	cmp	r3, r2
 800160c:	d108      	bne.n	8001620 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x2a>
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ff94 	bl	800153c <_ZN16Async_Event_Loop6getEndEv>
 8001614:	4602      	mov	r2, r0
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	4293      	cmp	r3, r2
 800161a:	d101      	bne.n	8001620 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x2a>
 800161c:	2301      	movs	r3, #1
 800161e:	e000      	b.n	8001622 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x2c>
 8001620:	2300      	movs	r3, #0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00c      	beq.n	8001640 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x4a>
        // Only one item in the queue
        setBeginning(nullptr);
 8001626:	2100      	movs	r1, #0
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ff45 	bl	80014b8 <_ZN16Async_Event_Loop12setBeginningEP14QueueableClass>
        setPrevious(nullptr);
 800162e:	2100      	movs	r1, #0
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff ff5b 	bl	80014ec <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>
        setEnd(nullptr);
 8001636:	2100      	movs	r1, #0
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff ff71 	bl	8001520 <_ZN16Async_Event_Loop6setEndEP14QueueableClass>
 800163e:	e020      	b.n	8001682 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x8c>
    } else if (getBeginning() == current) {
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff ff47 	bl	80014d4 <_ZN16Async_Event_Loop12getBeginningEv>
 8001646:	4602      	mov	r2, r0
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	4293      	cmp	r3, r2
 800164c:	bf0c      	ite	eq
 800164e:	2301      	moveq	r3, #1
 8001650:	2300      	movne	r3, #0
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d008      	beq.n	800166a <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x74>
        // Dequeuing the first item
        setBeginning(current->getNextClass());
 8001658:	6838      	ldr	r0, [r7, #0]
 800165a:	f7fe ffab 	bl	80005b4 <_ZN14QueueableClass12getNextClassEv>
 800165e:	4603      	mov	r3, r0
 8001660:	4619      	mov	r1, r3
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ff28 	bl	80014b8 <_ZN16Async_Event_Loop12setBeginningEP14QueueableClass>
 8001668:	e00b      	b.n	8001682 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x8c>
    } else {
        // Dequeuing an item in the middle or end
        getPrevious()->setNextClass(current->getNextClass());
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7ff ff4c 	bl	8001508 <_ZN16Async_Event_Loop11getPreviousEv>
 8001670:	4604      	mov	r4, r0
 8001672:	6838      	ldr	r0, [r7, #0]
 8001674:	f7fe ff9e 	bl	80005b4 <_ZN14QueueableClass12getNextClassEv>
 8001678:	4603      	mov	r3, r0
 800167a:	4619      	mov	r1, r3
 800167c:	4620      	mov	r0, r4
 800167e:	f7fe ff8b 	bl	8000598 <_ZN14QueueableClass12setNextClassEPS_>
    }
    current->setNextClass(nullptr); // Ensure dequeued object points to nothing
 8001682:	2100      	movs	r1, #0
 8001684:	6838      	ldr	r0, [r7, #0]
 8001686:	f7fe ff87 	bl	8000598 <_ZN14QueueableClass12setNextClassEPS_>
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	bd90      	pop	{r4, r7, pc}
	...

08001694 <_ZN16Async_Event_Loop10ASYNC_LOOPEv>:

void Async_Event_Loop::ASYNC_LOOP() {
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
    QueueableClass* current = getBeginning();
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff ff19 	bl	80014d4 <_ZN16Async_Event_Loop12getBeginningEv>
 80016a2:	6178      	str	r0, [r7, #20]
    QueueableClass* next = nullptr;
 80016a4:	2300      	movs	r3, #0
 80016a6:	613b      	str	r3, [r7, #16]

    if (current != nullptr) { // IF THERE IS A QUEUE AT ALL
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d036      	beq.n	800171c <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x88>
        // Resetting for test purposes
        GPIOA->ODR &= ~GPIO_PIN_3; // Reset green led
 80016ae:	4b20      	ldr	r3, [pc, #128]	@ (8001730 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x9c>)
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001730 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x9c>)
 80016b4:	f023 0308 	bic.w	r3, r3, #8
 80016b8:	6153      	str	r3, [r2, #20]

        do {

            uint8_t currentClassState = current->getState();
 80016ba:	6978      	ldr	r0, [r7, #20]
 80016bc:	f7fe ff60 	bl	8000580 <_ZN14QueueableClass8getStateEv>
 80016c0:	4603      	mov	r3, r0
 80016c2:	73fb      	strb	r3, [r7, #15]
            next = current->getNextClass(); // Save next pointer before any potential dequeue
 80016c4:	6978      	ldr	r0, [r7, #20]
 80016c6:	f7fe ff75 	bl	80005b4 <_ZN14QueueableClass12getNextClassEv>
 80016ca:	6138      	str	r0, [r7, #16]
            // Update pointers for next iteration
            if (currentClassState == DONE) {
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d104      	bne.n	80016dc <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x48>
                dequeue(current); // Dequeue the object if it's done
 80016d2:	6979      	ldr	r1, [r7, #20]
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ff8e 	bl	80015f6 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass>
 80016da:	e009      	b.n	80016f0 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x5c>
            } else {
                current->EXECUTE(); // Execute the object if it's not done
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	3314      	adds	r3, #20
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	6978      	ldr	r0, [r7, #20]
 80016e6:	4798      	blx	r3
                setPrevious(current);
 80016e8:	6979      	ldr	r1, [r7, #20]
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7ff fefe 	bl	80014ec <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>
}

            current = next; // Move to the next item in the queue
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	617b      	str	r3, [r7, #20]

        } while (current != nullptr);
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1df      	bne.n	80016ba <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x26>
        // After the loop, update end pointer
        setEnd(getPrevious());
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff ff04 	bl	8001508 <_ZN16Async_Event_Loop11getPreviousEv>
 8001700:	4603      	mov	r3, r0
 8001702:	4619      	mov	r1, r3
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ff0b 	bl	8001520 <_ZN16Async_Event_Loop6setEndEP14QueueableClass>
        // Reset previous pointer to beginning (if needed)
        setPrevious(getBeginning());
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff fee2 	bl	80014d4 <_ZN16Async_Event_Loop12getBeginningEv>
 8001710:	4603      	mov	r3, r0
 8001712:	4619      	mov	r1, r3
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff fee9 	bl	80014ec <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>

    } else {
        GPIOA->ODR |= GPIO_PIN_3; // Set green led (no queue case)
    }
}
 800171a:	e005      	b.n	8001728 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x94>
        GPIOA->ODR |= GPIO_PIN_3; // Set green led (no queue case)
 800171c:	4b04      	ldr	r3, [pc, #16]	@ (8001730 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x9c>)
 800171e:	695b      	ldr	r3, [r3, #20]
 8001720:	4a03      	ldr	r2, [pc, #12]	@ (8001730 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x9c>)
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	6153      	str	r3, [r2, #20]
}
 8001728:	bf00      	nop
 800172a:	3718      	adds	r7, #24
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40020000 	.word	0x40020000

08001734 <_ZN13Frame_BuilderC1Ev>:
#include "Assets.hpp"
#include <cmath>
using namespace std;
//////////////////////////////////////////////////////

Frame_Builder::Frame_Builder() {
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	4a04      	ldr	r2, [pc, #16]	@ (8001750 <_ZN13Frame_BuilderC1Ev+0x1c>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4618      	mov	r0, r3
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	080158d0 	.word	0x080158d0

08001754 <_ZN13Frame_BuilderD1Ev>:

Frame_Builder::~Frame_Builder() {
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	4a04      	ldr	r2, [pc, #16]	@ (8001770 <_ZN13Frame_BuilderD1Ev+0x1c>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4618      	mov	r0, r3
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	080158d0 	.word	0x080158d0

08001774 <_ZN13Frame_BuilderD0Ev>:
Frame_Builder::~Frame_Builder() {
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
}
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff ffe9 	bl	8001754 <_ZN13Frame_BuilderD1Ev>
 8001782:	2104      	movs	r1, #4
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f005 fb35 	bl	8006df4 <_ZdlPvj>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb>:
								void (*func)(UG_S16, UG_S16, UG_COLOR),
								const uint8_t tile[],
								uint8_t transColor,
								bool setTrans
								)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	4608      	mov	r0, r1
 800179e:	4611      	mov	r1, r2
 80017a0:	461a      	mov	r2, r3
 80017a2:	4603      	mov	r3, r0
 80017a4:	70fb      	strb	r3, [r7, #3]
 80017a6:	460b      	mov	r3, r1
 80017a8:	70bb      	strb	r3, [r7, #2]
 80017aa:	4613      	mov	r3, r2
 80017ac:	803b      	strh	r3, [r7, #0]

	// check if the tile is a perfect square and if its not empty
	if (tileSide == 0.0f) return;
 80017ae:	883b      	ldrh	r3, [r7, #0]
 80017b0:	ee07 3a90 	vmov	s15, r3
 80017b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c0:	d05b      	beq.n	800187a <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0xe6>


	 for(uint16_t Y = 0; Y < (uint16_t)tileSide; Y++){
 80017c2:	2300      	movs	r3, #0
 80017c4:	82fb      	strh	r3, [r7, #22]
 80017c6:	e053      	b.n	8001870 <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0xdc>
		 for(uint16_t X = 0; X < (uint16_t)tileSide; X++){
 80017c8:	2300      	movs	r3, #0
 80017ca:	82bb      	strh	r3, [r7, #20]
 80017cc:	e049      	b.n	8001862 <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0xce>
			 uint16_t position = X+Y*tileSide;
 80017ce:	8afa      	ldrh	r2, [r7, #22]
 80017d0:	883b      	ldrh	r3, [r7, #0]
 80017d2:	fb12 f303 	smulbb	r3, r2, r3
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	8abb      	ldrh	r3, [r7, #20]
 80017da:	4413      	add	r3, r2
 80017dc:	827b      	strh	r3, [r7, #18]
			 uint8_t color = tile[position];
 80017de:	8a7b      	ldrh	r3, [r7, #18]
 80017e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017e2:	4413      	add	r3, r2
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	747b      	strb	r3, [r7, #17]
			 if(setTrans){
 80017e8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d01d      	beq.n	800182c <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0x98>
				 if(color != transColor){
 80017f0:	7c7a      	ldrb	r2, [r7, #17]
 80017f2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d030      	beq.n	800185c <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0xc8>
					 uint8_t pixel16bits = tile[position];
 80017fa:	8a7b      	ldrh	r3, [r7, #18]
 80017fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017fe:	4413      	add	r3, r2
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	73fb      	strb	r3, [r7, #15]
				 	 func(X + x, Y + y, palette[pixel16bits]);
 8001804:	78fb      	ldrb	r3, [r7, #3]
 8001806:	b29a      	uxth	r2, r3
 8001808:	8abb      	ldrh	r3, [r7, #20]
 800180a:	4413      	add	r3, r2
 800180c:	b29b      	uxth	r3, r3
 800180e:	b218      	sxth	r0, r3
 8001810:	78bb      	ldrb	r3, [r7, #2]
 8001812:	b29a      	uxth	r2, r3
 8001814:	8afb      	ldrh	r3, [r7, #22]
 8001816:	4413      	add	r3, r2
 8001818:	b29b      	uxth	r3, r3
 800181a:	b219      	sxth	r1, r3
 800181c:	7bfb      	ldrb	r3, [r7, #15]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	6a3a      	ldr	r2, [r7, #32]
 8001822:	4413      	add	r3, r2
 8001824:	881a      	ldrh	r2, [r3, #0]
 8001826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001828:	4798      	blx	r3
 800182a:	e017      	b.n	800185c <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0xc8>
			     }
			 }else{
				 uint8_t pixel16bits = tile[position];
 800182c:	8a7b      	ldrh	r3, [r7, #18]
 800182e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001830:	4413      	add	r3, r2
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	743b      	strb	r3, [r7, #16]
				 func(X + x, Y + y, palette[pixel16bits]);
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	b29a      	uxth	r2, r3
 800183a:	8abb      	ldrh	r3, [r7, #20]
 800183c:	4413      	add	r3, r2
 800183e:	b29b      	uxth	r3, r3
 8001840:	b218      	sxth	r0, r3
 8001842:	78bb      	ldrb	r3, [r7, #2]
 8001844:	b29a      	uxth	r2, r3
 8001846:	8afb      	ldrh	r3, [r7, #22]
 8001848:	4413      	add	r3, r2
 800184a:	b29b      	uxth	r3, r3
 800184c:	b219      	sxth	r1, r3
 800184e:	7c3b      	ldrb	r3, [r7, #16]
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	6a3a      	ldr	r2, [r7, #32]
 8001854:	4413      	add	r3, r2
 8001856:	881a      	ldrh	r2, [r3, #0]
 8001858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185a:	4798      	blx	r3
		 for(uint16_t X = 0; X < (uint16_t)tileSide; X++){
 800185c:	8abb      	ldrh	r3, [r7, #20]
 800185e:	3301      	adds	r3, #1
 8001860:	82bb      	strh	r3, [r7, #20]
 8001862:	8aba      	ldrh	r2, [r7, #20]
 8001864:	883b      	ldrh	r3, [r7, #0]
 8001866:	429a      	cmp	r2, r3
 8001868:	d3b1      	bcc.n	80017ce <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0x3a>
	 for(uint16_t Y = 0; Y < (uint16_t)tileSide; Y++){
 800186a:	8afb      	ldrh	r3, [r7, #22]
 800186c:	3301      	adds	r3, #1
 800186e:	82fb      	strh	r3, [r7, #22]
 8001870:	8afa      	ldrh	r2, [r7, #22]
 8001872:	883b      	ldrh	r3, [r7, #0]
 8001874:	429a      	cmp	r2, r3
 8001876:	d3a7      	bcc.n	80017c8 <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0x34>
 8001878:	e000      	b.n	800187c <_ZN13Frame_Builder15FB_Draw8bitTileEhhtPKtPFvsstEPKhhb+0xe8>
	if (tileSide == 0.0f) return;
 800187a:	bf00      	nop
			 }
		 }
 	 }
 }
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb>:
 */
#include <cstdint>
#include "KY040.hpp"
#include "types.hpp"

KY_040::KY_040(
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	603b      	str	r3, [r7, #0]
 8001890:	4613      	mov	r3, r2
 8001892:	80fb      	strh	r3, [r7, #6]
		bool perform
		)
: CLKPort(CLKPort),
  CLKPin(CLKPin),
  DTPort(DTPort),
  DTPin(DTPin)
 8001894:	4a19      	ldr	r2, [pc, #100]	@ (80018fc <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb+0x78>)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	601a      	str	r2, [r3, #0]
: CLKPort(CLKPort),
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	68ba      	ldr	r2, [r7, #8]
 800189e:	605a      	str	r2, [r3, #4]
  CLKPin(CLKPin),
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	88fa      	ldrh	r2, [r7, #6]
 80018a4:	811a      	strh	r2, [r3, #8]
  DTPort(DTPort),
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	60da      	str	r2, [r3, #12]
  DTPin(DTPin)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	8b3a      	ldrh	r2, [r7, #24]
 80018b0:	821a      	strh	r2, [r3, #16]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2200      	movs	r2, #0
 80018b6:	625a      	str	r2, [r3, #36]	@ 0x24
   {

	if(maxValue > minValue){//ensure that the min and max values are setup right;
 80018b8:	6a3a      	ldr	r2, [r7, #32]
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	429a      	cmp	r2, r3
 80018be:	dd06      	ble.n	80018ce <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb+0x4a>
	    if (minValue < INT32_MIN) {
	        this->minValue = INT32_MIN;  // Set minValue to INT32_MIN if it's too low
	    } else if (minValue > INT32_MAX) {
	        this->minValue = INT32_MAX;  // Set minValue to INT32_MAX if it's too high
	    } else {
	        this->minValue = minValue;   // Otherwise, use the provided minValue
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	69fa      	ldr	r2, [r7, #28]
 80018c4:	61da      	str	r2, [r3, #28]
	    if (maxValue < INT32_MIN) {
	        this->maxValue = INT32_MIN;  // Set maxValue to INT32_MIN if it's too low
	    } else if (maxValue > INT32_MAX) {
	        this->maxValue = INT32_MAX;  // Set maxValue to INT32_MAX if it's too high
	    } else {
	        this->maxValue = maxValue;   // Otherwise, use the provided maxValue
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	6a3a      	ldr	r2, [r7, #32]
 80018ca:	621a      	str	r2, [r3, #32]
 80018cc:	e007      	b.n	80018de <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb+0x5a>
	    }
	}else{//if min >= max, than defaults to int32 bounds.
		this -> minValue = INT32_MIN;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80018d4:	61da      	str	r2, [r3, #28]
		this -> maxValue = INT32_MAX;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80018dc:	621a      	str	r2, [r3, #32]
	}

	this -> perform = perform;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80018e4:	761a      	strb	r2, [r3, #24]
	this -> toPerform = toPerform;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018ea:	615a      	str	r2, [r3, #20]
}
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4618      	mov	r0, r3
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	080158e0 	.word	0x080158e0

08001900 <_ZN6KY_040D1Ev>:

KY_040::~KY_040(void) {
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	4a04      	ldr	r2, [pc, #16]	@ (800191c <_ZN6KY_040D1Ev+0x1c>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	601a      	str	r2, [r3, #0]

}
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	080158e0 	.word	0x080158e0

08001920 <_ZN6KY_040D0Ev>:
KY_040::~KY_040(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
}
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7ff ffe9 	bl	8001900 <_ZN6KY_040D1Ev>
 800192e:	2128      	movs	r1, #40	@ 0x28
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f005 fa5f 	bl	8006df4 <_ZdlPvj>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4618      	mov	r0, r3
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <_ZN6KY_04015handleInterruptEv>:

void KY_040::resetSteps(void){
	this -> Steps = 0;
}

void KY_040::handleInterrupt(void){
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	static uint8_t lrmem = 3;
	static int lrsum = 0;

	int8_t 	CLK, DT;

	CLK = (this-> CLKPort -> IDR & this -> CLKPin)? 1 : 0;//Reads the CLK pin from the encoder
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	8912      	ldrh	r2, [r2, #8]
 8001952:	4013      	ands	r3, r2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <_ZN6KY_04015handleInterruptEv+0x1c>
 8001958:	2301      	movs	r3, #1
 800195a:	e000      	b.n	800195e <_ZN6KY_04015handleInterruptEv+0x1e>
 800195c:	2300      	movs	r3, #0
 800195e:	73fb      	strb	r3, [r7, #15]
	DT = (this -> DTPort -> IDR & this -> DTPin)? 1 : 0;//Reads the DT pin from the encoder
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	8a12      	ldrh	r2, [r2, #16]
 800196a:	4013      	ands	r3, r2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <_ZN6KY_04015handleInterruptEv+0x34>
 8001970:	2301      	movs	r3, #1
 8001972:	e000      	b.n	8001976 <_ZN6KY_04015handleInterruptEv+0x36>
 8001974:	2300      	movs	r3, #0
 8001976:	73bb      	strb	r3, [r7, #14]


	lrmem = ((lrmem & 0x03) << 2) + 2*CLK + DT;
 8001978:	4b33      	ldr	r3, [pc, #204]	@ (8001a48 <_ZN6KY_04015handleInterruptEv+0x108>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	b2db      	uxtb	r3, r3
 8001980:	f003 030c 	and.w	r3, r3, #12
 8001984:	b2da      	uxtb	r2, r3
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	b2db      	uxtb	r3, r3
 800198c:	4413      	add	r3, r2
 800198e:	b2da      	uxtb	r2, r3
 8001990:	7bbb      	ldrb	r3, [r7, #14]
 8001992:	4413      	add	r3, r2
 8001994:	b2da      	uxtb	r2, r3
 8001996:	4b2c      	ldr	r3, [pc, #176]	@ (8001a48 <_ZN6KY_04015handleInterruptEv+0x108>)
 8001998:	701a      	strb	r2, [r3, #0]
	lrsum = lrsum + TRANS[lrmem];
 800199a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a48 <_ZN6KY_04015handleInterruptEv+0x108>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a4c <_ZN6KY_04015handleInterruptEv+0x10c>)
 80019a2:	569b      	ldrsb	r3, [r3, r2]
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001a50 <_ZN6KY_04015handleInterruptEv+0x110>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4413      	add	r3, r2
 80019ac:	4a28      	ldr	r2, [pc, #160]	@ (8001a50 <_ZN6KY_04015handleInterruptEv+0x110>)
 80019ae:	6013      	str	r3, [r2, #0]

    /* encoder not in the neutral state */
	if(lrsum % 4 != 0){
 80019b0:	4b27      	ldr	r3, [pc, #156]	@ (8001a50 <_ZN6KY_04015handleInterruptEv+0x110>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0303 	and.w	r3, r3, #3
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <_ZN6KY_04015handleInterruptEv+0x80>
		__NOP();
 80019bc:	bf00      	nop
		return;
 80019be:	e03f      	b.n	8001a40 <_ZN6KY_04015handleInterruptEv+0x100>
	}
	/* encoder in the neutral state */
	switch(lrsum){
 80019c0:	4b23      	ldr	r3, [pc, #140]	@ (8001a50 <_ZN6KY_04015handleInterruptEv+0x110>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f113 0f04 	cmn.w	r3, #4
 80019c8:	d01a      	beq.n	8001a00 <_ZN6KY_04015handleInterruptEv+0xc0>
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	d131      	bne.n	8001a32 <_ZN6KY_04015handleInterruptEv+0xf2>
	case 4:
		lrsum=0;
 80019ce:	4b20      	ldr	r3, [pc, #128]	@ (8001a50 <_ZN6KY_04015handleInterruptEv+0x110>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
		this -> Steps = this -> Steps + 1 > this -> maxValue? this -> maxValue : this -> Steps + 1;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	429a      	cmp	r2, r3
 80019de:	db02      	blt.n	80019e6 <_ZN6KY_04015handleInterruptEv+0xa6>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a1b      	ldr	r3, [r3, #32]
 80019e4:	e002      	b.n	80019ec <_ZN6KY_04015handleInterruptEv+0xac>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ea:	3301      	adds	r3, #1
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	6253      	str	r3, [r2, #36]	@ 0x24
		if(perform) this -> toPerform();
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	7e1b      	ldrb	r3, [r3, #24]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d020      	beq.n	8001a3a <_ZN6KY_04015handleInterruptEv+0xfa>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	695b      	ldr	r3, [r3, #20]
 80019fc:	4798      	blx	r3
		break;
 80019fe:	e01c      	b.n	8001a3a <_ZN6KY_04015handleInterruptEv+0xfa>
	case -4:
		lrsum=0;
 8001a00:	4b13      	ldr	r3, [pc, #76]	@ (8001a50 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
		this -> Steps = this -> Steps - 1 < this -> minValue? this -> minValue : this -> Steps - 1;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	69db      	ldr	r3, [r3, #28]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	dc02      	bgt.n	8001a18 <_ZN6KY_04015handleInterruptEv+0xd8>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	e002      	b.n	8001a1e <_ZN6KY_04015handleInterruptEv+0xde>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	6253      	str	r3, [r2, #36]	@ 0x24
		if(perform) this -> toPerform();
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	7e1b      	ldrb	r3, [r3, #24]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d009      	beq.n	8001a3e <_ZN6KY_04015handleInterruptEv+0xfe>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	4798      	blx	r3
		break;
 8001a30:	e005      	b.n	8001a3e <_ZN6KY_04015handleInterruptEv+0xfe>
	default:
		lrsum=0;
 8001a32:	4b07      	ldr	r3, [pc, #28]	@ (8001a50 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
		//showDirection(0);
		break;
 8001a38:	e002      	b.n	8001a40 <_ZN6KY_04015handleInterruptEv+0x100>
		break;
 8001a3a:	bf00      	nop
 8001a3c:	e000      	b.n	8001a40 <_ZN6KY_04015handleInterruptEv+0x100>
		break;
 8001a3e:	bf00      	nop
	}
}
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000014 	.word	0x20000014
 8001a4c:	20000004 	.word	0x20000004
 8001a50:	20000254 	.word	0x20000254

08001a54 <setSPI_Size>:
 * @brief Sets SPI interface word size (0=8bit, 1=16 bit)
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size){
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
  if(config.spi_sz!=size){
 8001a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <setSPI_Size+0x74>)
 8001a60:	f993 3000 	ldrsb.w	r3, [r3]
 8001a64:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d026      	beq.n	8001aba <setSPI_Size+0x66>
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 8001a6c:	4b17      	ldr	r3, [pc, #92]	@ (8001acc <setSPI_Size+0x78>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	4b16      	ldr	r3, [pc, #88]	@ (8001acc <setSPI_Size+0x78>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a7a:	601a      	str	r2, [r3, #0]
    config.spi_sz=size;
 8001a7c:	4a12      	ldr	r2, [pc, #72]	@ (8001ac8 <setSPI_Size+0x74>)
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	7013      	strb	r3, [r2, #0]
    if(size==mode_16bit){
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d10c      	bne.n	8001aa4 <setSPI_Size+0x50>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 8001a8a:	4b10      	ldr	r3, [pc, #64]	@ (8001acc <setSPI_Size+0x78>)
 8001a8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a90:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 |= SPI_CR1_DFF;
 8001a92:	4b0e      	ldr	r3, [pc, #56]	@ (8001acc <setSPI_Size+0x78>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4b0c      	ldr	r3, [pc, #48]	@ (8001acc <setSPI_Size+0x78>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001aa0:	601a      	str	r2, [r3, #0]
    else{
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_DFF);
    }
  }
}
 8001aa2:	e00a      	b.n	8001aba <setSPI_Size+0x66>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aa4:	4b09      	ldr	r3, [pc, #36]	@ (8001acc <setSPI_Size+0x78>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_DFF);
 8001aaa:	4b08      	ldr	r3, [pc, #32]	@ (8001acc <setSPI_Size+0x78>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4b06      	ldr	r3, [pc, #24]	@ (8001acc <setSPI_Size+0x78>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ab8:	601a      	str	r2, [r3, #0]
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	20000018 	.word	0x20000018
 8001acc:	20000108 	.word	0x20000108

08001ad0 <setDMAMemMode>:
 * @param memInc Enable/disable memory address increase
 * @param mode16 Enable/disable 16 bit mode (disabled = 8 bit)
 * @return none
 */
static void setDMAMemMode(uint8_t memInc, uint8_t size)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	460a      	mov	r2, r1
 8001ada:	71fb      	strb	r3, [r7, #7]
 8001adc:	4613      	mov	r3, r2
 8001ade:	71bb      	strb	r3, [r7, #6]
  setSPI_Size(size);
 8001ae0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ffb5 	bl	8001a54 <setSPI_Size>
  if(config.dma_sz!=size || config.dma_mem_inc!=memInc){
 8001aea:	4b3d      	ldr	r3, [pc, #244]	@ (8001be0 <setDMAMemMode+0x110>)
 8001aec:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001af0:	461a      	mov	r2, r3
 8001af2:	79bb      	ldrb	r3, [r7, #6]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d106      	bne.n	8001b06 <setDMAMemMode+0x36>
 8001af8:	4b39      	ldr	r3, [pc, #228]	@ (8001be0 <setDMAMemMode+0x110>)
 8001afa:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001afe:	461a      	mov	r2, r3
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d067      	beq.n	8001bd6 <setDMAMemMode+0x106>
    config.dma_sz =size;
 8001b06:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001b0a:	4b35      	ldr	r3, [pc, #212]	@ (8001be0 <setDMAMemMode+0x110>)
 8001b0c:	705a      	strb	r2, [r3, #1]
    config.dma_mem_inc = memInc;
 8001b0e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001b12:	4b33      	ldr	r3, [pc, #204]	@ (8001be0 <setDMAMemMode+0x110>)
 8001b14:	709a      	strb	r2, [r3, #2]
    __HAL_DMA_DISABLE(LCD_HANDLE.hdmatx);;
 8001b16:	4b33      	ldr	r3, [pc, #204]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	4b31      	ldr	r3, [pc, #196]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f022 0201 	bic.w	r2, r2, #1
 8001b28:	601a      	str	r2, [r3, #0]
#ifdef DMA_SxCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b2a:	bf00      	nop
 8001b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1f7      	bne.n	8001b2c <setDMAMemMode+0x5c>
#elif defined DMA_CCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CCR & DMA_CCR_EN) != RESET);
#endif
    if(memInc==mem_increase){
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d10f      	bne.n	8001b62 <setDMAMemMode+0x92>
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_ENABLE;
 8001b42:	4b28      	ldr	r3, [pc, #160]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b4a:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR |= DMA_SxCR_MINC;
 8001b4c:	4b25      	ldr	r3, [pc, #148]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4b23      	ldr	r3, [pc, #140]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	e00d      	b.n	8001b7e <setDMAMemMode+0xae>
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR |= DMA_CCR_MINC;
#endif
    }
    else{
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_DISABLE;
 8001b62:	4b20      	ldr	r3, [pc, #128]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b66:	2200      	movs	r2, #0
 8001b68:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR &= ~(DMA_SxCR_MINC);
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b7c:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR &= ~(DMA_CCR_MINC);
#endif
    }

    if(size==mode_16bit){
 8001b7e:	79bb      	ldrb	r3, [r7, #6]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d116      	bne.n	8001bb2 <setDMAMemMode+0xe2>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b84:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b8c:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b8e:	4b15      	ldr	r3, [pc, #84]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b96:	619a      	str	r2, [r3, #24]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk)) |
 8001b98:	4b12      	ldr	r3, [pc, #72]	@ (8001be4 <setDMAMemMode+0x114>)
 8001b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <setDMAMemMode+0x114>)
 8001ba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f442 5220 	orr.w	r2, r2, #10240	@ 0x2800
 8001bae:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
#endif
    }
  }
}
 8001bb0:	e011      	b.n	8001bd6 <setDMAMemMode+0x106>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8001be4 <setDMAMemMode+0x114>)
 8001bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bba:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <setDMAMemMode+0x114>)
 8001bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	619a      	str	r2, [r3, #24]
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk));
 8001bc2:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <setDMAMemMode+0x114>)
 8001bc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <setDMAMemMode+0x114>)
 8001bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f422 42f0 	bic.w	r2, r2, #30720	@ 0x7800
 8001bd4:	601a      	str	r2, [r3, #0]
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000018 	.word	0x20000018
 8001be4:	20000108 	.word	0x20000108

08001be8 <LCD_WriteCommand>:
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	70fb      	strb	r3, [r7, #3]
  setSPI_Size(mode_8bit);
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	f7ff ff2d 	bl	8001a54 <setSPI_Size>
  LCD_PIN(LCD_DC,RESET);
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001c38 <LCD_WriteCommand+0x50>)
 8001bfc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c00:	619a      	str	r2, [r3, #24]
#ifdef LCD_CS
  LCD_PIN(LCD_CS,RESET);
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, cmd, 1, HAL_MAX_DELAY);
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295
 8001c06:	2201      	movs	r2, #1
 8001c08:	6879      	ldr	r1, [r7, #4]
 8001c0a:	480c      	ldr	r0, [pc, #48]	@ (8001c3c <LCD_WriteCommand+0x54>)
 8001c0c:	f001 fe1d 	bl	800384a <HAL_SPI_Transmit>
  if(argc){
 8001c10:	78fb      	ldrb	r3, [r7, #3]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d00b      	beq.n	8001c2e <LCD_WriteCommand+0x46>
    LCD_PIN(LCD_DC,SET);
 8001c16:	4b08      	ldr	r3, [pc, #32]	@ (8001c38 <LCD_WriteCommand+0x50>)
 8001c18:	2202      	movs	r2, #2
 8001c1a:	619a      	str	r2, [r3, #24]
    HAL_SPI_Transmit(&LCD_HANDLE, (cmd+1), argc, HAL_MAX_DELAY);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	1c59      	adds	r1, r3, #1
 8001c20:	78fb      	ldrb	r3, [r7, #3]
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	f04f 33ff 	mov.w	r3, #4294967295
 8001c28:	4804      	ldr	r0, [pc, #16]	@ (8001c3c <LCD_WriteCommand+0x54>)
 8001c2a:	f001 fe0e 	bl	800384a <HAL_SPI_Transmit>
  }
#ifdef LCD_CS
  LCD_PIN(LCD_CS,SET);
#endif
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40020400 	.word	0x40020400
 8001c3c:	20000108 	.word	0x20000108

08001c40 <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  LCD_PIN(LCD_DC,SET);
 8001c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf8 <LCD_WriteData+0xb8>)
 8001c4c:	2202      	movs	r2, #2
 8001c4e:	619a      	str	r2, [r3, #24]
  LCD_PIN(LCD_CS,RESET);
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0) {
 8001c50:	e049      	b.n	8001ce6 <LCD_WriteData+0xa6>
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	bf28      	it	cs
 8001c5c:	4613      	movcs	r3, r2
 8001c5e:	81fb      	strh	r3, [r7, #14]
#ifdef USE_DMA
    if(buff_size>DMA_min_Sz){
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	2b40      	cmp	r3, #64	@ 0x40
 8001c64:	d924      	bls.n	8001cb0 <LCD_WriteData+0x70>
      HAL_SPI_Transmit_DMA(&LCD_HANDLE, buff, chunk_size);
 8001c66:	89fb      	ldrh	r3, [r7, #14]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	6879      	ldr	r1, [r7, #4]
 8001c6c:	4823      	ldr	r0, [pc, #140]	@ (8001cfc <LCD_WriteData+0xbc>)
 8001c6e:	f001 ff2f 	bl	8003ad0 <HAL_SPI_Transmit_DMA>
      while(HAL_DMA_GetState(LCD_HANDLE.hdmatx)!=HAL_DMA_STATE_READY);
 8001c72:	bf00      	nop
 8001c74:	4b21      	ldr	r3, [pc, #132]	@ (8001cfc <LCD_WriteData+0xbc>)
 8001c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f000 fe61 	bl	8002940 <HAL_DMA_GetState>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d1f7      	bne.n	8001c74 <LCD_WriteData+0x34>
      if(config.dma_mem_inc==mem_increase){
 8001c84:	4b1e      	ldr	r3, [pc, #120]	@ (8001d00 <LCD_WriteData+0xc0>)
 8001c86:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d127      	bne.n	8001cde <LCD_WriteData+0x9e>
        if(config.dma_sz==mode_16bit)
 8001c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d00 <LCD_WriteData+0xc0>)
 8001c90:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d104      	bne.n	8001ca2 <LCD_WriteData+0x62>
          buff += chunk_size;
 8001c98:	89fb      	ldrh	r3, [r7, #14]
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	607b      	str	r3, [r7, #4]
 8001ca0:	e01d      	b.n	8001cde <LCD_WriteData+0x9e>
        else
          buff += chunk_size*2;
 8001ca2:	89fb      	ldrh	r3, [r7, #14]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4413      	add	r3, r2
 8001cac:	607b      	str	r3, [r7, #4]
 8001cae:	e016      	b.n	8001cde <LCD_WriteData+0x9e>
      }
    }
    else{
      HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 8001cb0:	89fa      	ldrh	r2, [r7, #14]
 8001cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	4810      	ldr	r0, [pc, #64]	@ (8001cfc <LCD_WriteData+0xbc>)
 8001cba:	f001 fdc6 	bl	800384a <HAL_SPI_Transmit>
      if(config.spi_sz==mode_16bit)
 8001cbe:	4b10      	ldr	r3, [pc, #64]	@ (8001d00 <LCD_WriteData+0xc0>)
 8001cc0:	f993 3000 	ldrsb.w	r3, [r3]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d104      	bne.n	8001cd2 <LCD_WriteData+0x92>
        buff += chunk_size;
 8001cc8:	89fb      	ldrh	r3, [r7, #14]
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	e005      	b.n	8001cde <LCD_WriteData+0x9e>
      else
        buff += chunk_size*2;
 8001cd2:	89fb      	ldrh	r3, [r7, #14]
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4413      	add	r3, r2
 8001cdc:	607b      	str	r3, [r7, #4]
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
#endif
    buff_size -= chunk_size;
 8001cde:	89fb      	ldrh	r3, [r7, #14]
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	603b      	str	r3, [r7, #0]
  while (buff_size > 0) {
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1b2      	bne.n	8001c52 <LCD_WriteData+0x12>
  }
#ifdef LCD_CS
  LCD_PIN(LCD_CS,SET);
#endif
}
 8001cec:	bf00      	nop
 8001cee:	bf00      	nop
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40020400 	.word	0x40020400
 8001cfc:	20000108 	.word	0x20000108
 8001d00:	20000018 	.word	0x20000018

08001d04 <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 8001d04:	b590      	push	{r4, r7, lr}
 8001d06:	b08b      	sub	sp, #44	@ 0x2c
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4604      	mov	r4, r0
 8001d0c:	4608      	mov	r0, r1
 8001d0e:	4611      	mov	r1, r2
 8001d10:	461a      	mov	r2, r3
 8001d12:	4623      	mov	r3, r4
 8001d14:	80fb      	strh	r3, [r7, #6]
 8001d16:	4603      	mov	r3, r0
 8001d18:	80bb      	strh	r3, [r7, #4]
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	807b      	strh	r3, [r7, #2]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	803b      	strh	r3, [r7, #0]
  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
 8001d22:	88fb      	ldrh	r3, [r7, #6]
 8001d24:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001d26:	887b      	ldrh	r3, [r7, #2]
 8001d28:	84bb      	strh	r3, [r7, #36]	@ 0x24
  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
 8001d2a:	88bb      	ldrh	r3, [r7, #4]
 8001d2c:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001d2e:	883b      	ldrh	r3, [r7, #0]
 8001d30:	843b      	strh	r3, [r7, #32]

  /* Column Address set */
  {
    uint8_t cmd[] = { CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF };
 8001d32:	232a      	movs	r3, #42	@ 0x2a
 8001d34:	763b      	strb	r3, [r7, #24]
 8001d36:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001d3a:	121b      	asrs	r3, r3, #8
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	767b      	strb	r3, [r7, #25]
 8001d42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	76bb      	strb	r3, [r7, #26]
 8001d48:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001d4c:	121b      	asrs	r3, r3, #8
 8001d4e:	b21b      	sxth	r3, r3
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	76fb      	strb	r3, [r7, #27]
 8001d54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	773b      	strb	r3, [r7, #28]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001d5a:	f107 0318 	add.w	r3, r7, #24
 8001d5e:	2104      	movs	r1, #4
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff41 	bl	8001be8 <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = { CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF };
 8001d66:	232b      	movs	r3, #43	@ 0x2b
 8001d68:	743b      	strb	r3, [r7, #16]
 8001d6a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001d6e:	121b      	asrs	r3, r3, #8
 8001d70:	b21b      	sxth	r3, r3
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	747b      	strb	r3, [r7, #17]
 8001d76:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	74bb      	strb	r3, [r7, #18]
 8001d7c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001d80:	121b      	asrs	r3, r3, #8
 8001d82:	b21b      	sxth	r3, r3
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	74fb      	strb	r3, [r7, #19]
 8001d88:	8c3b      	ldrh	r3, [r7, #32]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	753b      	strb	r3, [r7, #20]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001d8e:	f107 0310 	add.w	r3, r7, #16
 8001d92:	2104      	movs	r1, #4
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff27 	bl	8001be8 <LCD_WriteCommand>
  }
  {
  /* Write to RAM */
    uint8_t cmd[] = { CMD_RAMWR };
 8001d9a:	232c      	movs	r3, #44	@ 0x2c
 8001d9c:	733b      	strb	r3, [r7, #12]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001d9e:	f107 030c 	add.w	r3, r7, #12
 8001da2:	2100      	movs	r1, #0
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff1f 	bl	8001be8 <LCD_WriteCommand>
  }
}
 8001daa:	bf00      	nop
 8001dac:	372c      	adds	r7, #44	@ 0x2c
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd90      	pop	{r4, r7, pc}
	...

08001db4 <LCD_DrawPixelFB>:
#endif
}

#ifdef LCD_LOCAL_FB
void LCD_DrawPixelFB(int16_t x, int16_t y, uint16_t color)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	80fb      	strh	r3, [r7, #6]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	80bb      	strh	r3, [r7, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	807b      	strh	r3, [r7, #2]
  if ((x < 0) || (x >= LCD_WIDTH) ||
 8001dc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	db19      	blt.n	8001e02 <LCD_DrawPixelFB+0x4e>
 8001dce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dd2:	2bef      	cmp	r3, #239	@ 0xef
 8001dd4:	dc15      	bgt.n	8001e02 <LCD_DrawPixelFB+0x4e>
 8001dd6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	db11      	blt.n	8001e02 <LCD_DrawPixelFB+0x4e>
     (y < 0) || (y >= LCD_HEIGHT)) return;
 8001dde:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001de2:	2bef      	cmp	r3, #239	@ 0xef
 8001de4:	dc0d      	bgt.n	8001e02 <LCD_DrawPixelFB+0x4e>

  fb[x+(y*LCD_WIDTH)] = color;
 8001de6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001dea:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001dee:	4613      	mov	r3, r2
 8001df0:	011b      	lsls	r3, r3, #4
 8001df2:	1a9b      	subs	r3, r3, r2
 8001df4:	011b      	lsls	r3, r3, #4
 8001df6:	440b      	add	r3, r1
 8001df8:	4905      	ldr	r1, [pc, #20]	@ (8001e10 <LCD_DrawPixelFB+0x5c>)
 8001dfa:	887a      	ldrh	r2, [r7, #2]
 8001dfc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8001e00:	e000      	b.n	8001e04 <LCD_DrawPixelFB+0x50>
     (y < 0) || (y >= LCD_HEIGHT)) return;
 8001e02:	bf00      	nop
}
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	20000258 	.word	0x20000258

08001e14 <LCD_PutStr>:
void LCD_PutChar(uint16_t x, uint16_t y, char ch, UG_FONT* font, uint16_t color, uint16_t bgcolor){
  UG_FontSelect(font);
  UG_PutChar(ch, x, y, color, bgcolor);
}

void LCD_PutStr(uint16_t x, uint16_t y,  char *str, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60ba      	str	r2, [r7, #8]
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	4603      	mov	r3, r0
 8001e20:	81fb      	strh	r3, [r7, #14]
 8001e22:	460b      	mov	r3, r1
 8001e24:	81bb      	strh	r3, [r7, #12]
  UG_FontSelect(font);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f003 faea 	bl	8005400 <UG_FontSelect>
  UG_SetForecolor(color);
 8001e2c:	8b3b      	ldrh	r3, [r7, #24]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f003 fd04 	bl	800583c <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 8001e34:	8bbb      	ldrh	r3, [r7, #28]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f003 fd12 	bl	8005860 <UG_SetBackcolor>
  UG_PutString(x, y, str);
 8001e3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e40:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001e44:	68ba      	ldr	r2, [r7, #8]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f003 fc60 	bl	800570c <UG_PutString>
}
 8001e4c:	bf00      	nop
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <LCD_setPower>:
  uint8_t cmd[] = { (tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */) };
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
}

void LCD_setPower(uint8_t power)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { (power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */) };
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <LCD_setPower+0x14>
 8001e64:	2329      	movs	r3, #41	@ 0x29
 8001e66:	e000      	b.n	8001e6a <LCD_setPower+0x16>
 8001e68:	2328      	movs	r3, #40	@ 0x28
 8001e6a:	733b      	strb	r3, [r7, #12]
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001e6c:	f107 030c 	add.w	r3, r7, #12
 8001e70:	2100      	movs	r1, #0
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff feb8 	bl	8001be8 <LCD_WriteCommand>
}
 8001e78:	bf00      	nop
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <LCD_Update>:

void LCD_Update(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
#ifdef LCD_LOCAL_FB
  setSPI_Size(mode_8bit);
 8001e84:	2000      	movs	r0, #0
 8001e86:	f7ff fde5 	bl	8001a54 <setSPI_Size>
  LCD_SetAddressWindow(0,0,LCD_WIDTH-1,LCD_HEIGHT-1);
 8001e8a:	23ef      	movs	r3, #239	@ 0xef
 8001e8c:	22ef      	movs	r2, #239	@ 0xef
 8001e8e:	2100      	movs	r1, #0
 8001e90:	2000      	movs	r0, #0
 8001e92:	f7ff ff37 	bl	8001d04 <LCD_SetAddressWindow>
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 8001e96:	2101      	movs	r1, #1
 8001e98:	2001      	movs	r0, #1
 8001e9a:	f7ff fe19 	bl	8001ad0 <setDMAMemMode>
  #else
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
  #endif
  LCD_WriteData((uint8_t*)fb, LCD_WIDTH*LCD_HEIGHT);
 8001e9e:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8001ea2:	4804      	ldr	r0, [pc, #16]	@ (8001eb4 <LCD_Update+0x34>)
 8001ea4:	f7ff fecc 	bl	8001c40 <LCD_WriteData>
#endif
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	2001      	movs	r0, #1
 8001eac:	f7ff fe10 	bl	8001ad0 <setDMAMemMode>
  #else
  setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
  #endif
}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000258 	.word	0x20000258

08001eb8 <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
#ifdef LCD_CS
  LCD_PIN(LCD_CS,SET);
#endif
#ifdef LCD_RST
  LCD_PIN(LCD_RST,RESET);
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <LCD_init+0x80>)
 8001ec0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ec4:	619a      	str	r2, [r3, #24]
  HAL_Delay(1);
 8001ec6:	2001      	movs	r0, #1
 8001ec8:	f000 f8b0 	bl	800202c <HAL_Delay>
  LCD_PIN(LCD_RST,SET);
 8001ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8001f38 <LCD_init+0x80>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	619a      	str	r2, [r3, #24]
  HAL_Delay(200);
 8001ed2:	20c8      	movs	r0, #200	@ 0xc8
 8001ed4:	f000 f8aa 	bl	800202c <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 8001ed8:	4918      	ldr	r1, [pc, #96]	@ (8001f3c <LCD_init+0x84>)
 8001eda:	4819      	ldr	r0, [pc, #100]	@ (8001f40 <LCD_init+0x88>)
 8001edc:	f003 f9f6 	bl	80052cc <UG_Init>
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
#endif
  UG_FontSetHSpace(0);
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f003 fccf 	bl	8005884 <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f003 fce0 	bl	80058ac <UG_FontSetVSpace>
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8001eec:	2300      	movs	r3, #0
 8001eee:	80fb      	strh	r3, [r7, #6]
 8001ef0:	e013      	b.n	8001f1a <LCD_init+0x62>
    LCD_WriteCommand((uint8_t*)&init_cmd[i+1], init_cmd[i]);
 8001ef2:	88fb      	ldrh	r3, [r7, #6]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	4a13      	ldr	r2, [pc, #76]	@ (8001f44 <LCD_init+0x8c>)
 8001ef8:	441a      	add	r2, r3
 8001efa:	88fb      	ldrh	r3, [r7, #6]
 8001efc:	4911      	ldr	r1, [pc, #68]	@ (8001f44 <LCD_init+0x8c>)
 8001efe:	5ccb      	ldrb	r3, [r1, r3]
 8001f00:	4619      	mov	r1, r3
 8001f02:	4610      	mov	r0, r2
 8001f04:	f7ff fe70 	bl	8001be8 <LCD_WriteCommand>
    i += init_cmd[i]+2;
 8001f08:	88fb      	ldrh	r3, [r7, #6]
 8001f0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001f44 <LCD_init+0x8c>)
 8001f0c:	5cd3      	ldrb	r3, [r2, r3]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	88fb      	ldrh	r3, [r7, #6]
 8001f12:	4413      	add	r3, r2
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	3302      	adds	r3, #2
 8001f18:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	2b4b      	cmp	r3, #75	@ 0x4b
 8001f1e:	d9e8      	bls.n	8001ef2 <LCD_init+0x3a>
  }
  UG_FillScreen(C_BLACK);               //  Clear screen
 8001f20:	2000      	movs	r0, #0
 8001f22:	f003 fa7d 	bl	8005420 <UG_FillScreen>
  LCD_setPower(ENABLE);
 8001f26:	2001      	movs	r0, #1
 8001f28:	f7ff ff94 	bl	8001e54 <LCD_setPower>
  UG_Update();
 8001f2c:	f004 fd3a 	bl	80069a4 <UG_Update>
}
 8001f30:	bf00      	nop
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40020400 	.word	0x40020400
 8001f3c:	2000001c 	.word	0x2000001c
 8001f40:	2001c458 	.word	0x2001c458
 8001f44:	080158e8 	.word	0x080158e8

08001f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <HAL_Init+0x40>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a0d      	ldr	r2, [pc, #52]	@ (8001f88 <HAL_Init+0x40>)
 8001f52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f58:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <HAL_Init+0x40>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f88 <HAL_Init+0x40>)
 8001f5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f64:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <HAL_Init+0x40>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a07      	ldr	r2, [pc, #28]	@ (8001f88 <HAL_Init+0x40>)
 8001f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f70:	2003      	movs	r0, #3
 8001f72:	f000 f973 	bl	800225c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f76:	200f      	movs	r0, #15
 8001f78:	f000 f808 	bl	8001f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f7c:	f7ff f850 	bl	8001020 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40023c00 	.word	0x40023c00

08001f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f94:	4b12      	ldr	r3, [pc, #72]	@ (8001fe0 <HAL_InitTick+0x54>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	4b12      	ldr	r3, [pc, #72]	@ (8001fe4 <HAL_InitTick+0x58>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 f999 	bl	80022e2 <HAL_SYSTICK_Config>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e00e      	b.n	8001fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b0f      	cmp	r3, #15
 8001fbe:	d80a      	bhi.n	8001fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	6879      	ldr	r1, [r7, #4]
 8001fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc8:	f000 f953 	bl	8002272 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fcc:	4a06      	ldr	r2, [pc, #24]	@ (8001fe8 <HAL_InitTick+0x5c>)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	e000      	b.n	8001fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000000 	.word	0x20000000
 8001fe4:	2000002c 	.word	0x2000002c
 8001fe8:	20000028 	.word	0x20000028

08001fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ff0:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_IncTick+0x20>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <HAL_IncTick+0x24>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	4a04      	ldr	r2, [pc, #16]	@ (8002010 <HAL_IncTick+0x24>)
 8001ffe:	6013      	str	r3, [r2, #0]
}
 8002000:	bf00      	nop
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	2000002c 	.word	0x2000002c
 8002010:	2001c4cc 	.word	0x2001c4cc

08002014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return uwTick;
 8002018:	4b03      	ldr	r3, [pc, #12]	@ (8002028 <HAL_GetTick+0x14>)
 800201a:	681b      	ldr	r3, [r3, #0]
}
 800201c:	4618      	mov	r0, r3
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	2001c4cc 	.word	0x2001c4cc

0800202c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002034:	f7ff ffee 	bl	8002014 <HAL_GetTick>
 8002038:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002044:	d005      	beq.n	8002052 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002046:	4b0a      	ldr	r3, [pc, #40]	@ (8002070 <HAL_Delay+0x44>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	461a      	mov	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4413      	add	r3, r2
 8002050:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002052:	bf00      	nop
 8002054:	f7ff ffde 	bl	8002014 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	429a      	cmp	r2, r3
 8002062:	d8f7      	bhi.n	8002054 <HAL_Delay+0x28>
  {
  }
}
 8002064:	bf00      	nop
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	2000002c 	.word	0x2000002c

08002074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002084:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800208a:	68ba      	ldr	r2, [r7, #8]
 800208c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002090:	4013      	ands	r3, r2
 8002092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800209c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020a6:	4a04      	ldr	r2, [pc, #16]	@ (80020b8 <__NVIC_SetPriorityGrouping+0x44>)
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	60d3      	str	r3, [r2, #12]
}
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c0:	4b04      	ldr	r3, [pc, #16]	@ (80020d4 <__NVIC_GetPriorityGrouping+0x18>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	0a1b      	lsrs	r3, r3, #8
 80020c6:	f003 0307 	and.w	r3, r3, #7
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	db0b      	blt.n	8002102 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	f003 021f 	and.w	r2, r3, #31
 80020f0:	4907      	ldr	r1, [pc, #28]	@ (8002110 <__NVIC_EnableIRQ+0x38>)
 80020f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f6:	095b      	lsrs	r3, r3, #5
 80020f8:	2001      	movs	r0, #1
 80020fa:	fa00 f202 	lsl.w	r2, r0, r2
 80020fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	e000e100 	.word	0xe000e100

08002114 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	2b00      	cmp	r3, #0
 8002124:	db12      	blt.n	800214c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	f003 021f 	and.w	r2, r3, #31
 800212c:	490a      	ldr	r1, [pc, #40]	@ (8002158 <__NVIC_DisableIRQ+0x44>)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	2001      	movs	r0, #1
 8002136:	fa00 f202 	lsl.w	r2, r0, r2
 800213a:	3320      	adds	r3, #32
 800213c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002140:	f3bf 8f4f 	dsb	sy
}
 8002144:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002146:	f3bf 8f6f 	isb	sy
}
 800214a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	e000e100 	.word	0xe000e100

0800215c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	6039      	str	r1, [r7, #0]
 8002166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216c:	2b00      	cmp	r3, #0
 800216e:	db0a      	blt.n	8002186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	b2da      	uxtb	r2, r3
 8002174:	490c      	ldr	r1, [pc, #48]	@ (80021a8 <__NVIC_SetPriority+0x4c>)
 8002176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217a:	0112      	lsls	r2, r2, #4
 800217c:	b2d2      	uxtb	r2, r2
 800217e:	440b      	add	r3, r1
 8002180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002184:	e00a      	b.n	800219c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4908      	ldr	r1, [pc, #32]	@ (80021ac <__NVIC_SetPriority+0x50>)
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	f003 030f 	and.w	r3, r3, #15
 8002192:	3b04      	subs	r3, #4
 8002194:	0112      	lsls	r2, r2, #4
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	440b      	add	r3, r1
 800219a:	761a      	strb	r2, [r3, #24]
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000e100 	.word	0xe000e100
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b089      	sub	sp, #36	@ 0x24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f1c3 0307 	rsb	r3, r3, #7
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	bf28      	it	cs
 80021ce:	2304      	movcs	r3, #4
 80021d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3304      	adds	r3, #4
 80021d6:	2b06      	cmp	r3, #6
 80021d8:	d902      	bls.n	80021e0 <NVIC_EncodePriority+0x30>
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	3b03      	subs	r3, #3
 80021de:	e000      	b.n	80021e2 <NVIC_EncodePriority+0x32>
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	f04f 32ff 	mov.w	r2, #4294967295
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43da      	mvns	r2, r3
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	401a      	ands	r2, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f8:	f04f 31ff 	mov.w	r1, #4294967295
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002202:	43d9      	mvns	r1, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	4313      	orrs	r3, r2
         );
}
 800220a:	4618      	mov	r0, r3
 800220c:	3724      	adds	r7, #36	@ 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
	...

08002218 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3b01      	subs	r3, #1
 8002224:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002228:	d301      	bcc.n	800222e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800222a:	2301      	movs	r3, #1
 800222c:	e00f      	b.n	800224e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800222e:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <SysTick_Config+0x40>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3b01      	subs	r3, #1
 8002234:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002236:	210f      	movs	r1, #15
 8002238:	f04f 30ff 	mov.w	r0, #4294967295
 800223c:	f7ff ff8e 	bl	800215c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002240:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <SysTick_Config+0x40>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002246:	4b04      	ldr	r3, [pc, #16]	@ (8002258 <SysTick_Config+0x40>)
 8002248:	2207      	movs	r2, #7
 800224a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	e000e010 	.word	0xe000e010

0800225c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7ff ff05 	bl	8002074 <__NVIC_SetPriorityGrouping>
}
 800226a:	bf00      	nop
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002272:	b580      	push	{r7, lr}
 8002274:	b086      	sub	sp, #24
 8002276:	af00      	add	r7, sp, #0
 8002278:	4603      	mov	r3, r0
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	607a      	str	r2, [r7, #4]
 800227e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002284:	f7ff ff1a 	bl	80020bc <__NVIC_GetPriorityGrouping>
 8002288:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	68b9      	ldr	r1, [r7, #8]
 800228e:	6978      	ldr	r0, [r7, #20]
 8002290:	f7ff ff8e 	bl	80021b0 <NVIC_EncodePriority>
 8002294:	4602      	mov	r2, r0
 8002296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800229a:	4611      	mov	r1, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff ff5d 	bl	800215c <__NVIC_SetPriority>
}
 80022a2:	bf00      	nop
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	4603      	mov	r3, r0
 80022b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff ff0d 	bl	80020d8 <__NVIC_EnableIRQ>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b082      	sub	sp, #8
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	4603      	mov	r3, r0
 80022ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80022d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff ff1d 	bl	8002114 <__NVIC_DisableIRQ>
}
 80022da:	bf00      	nop
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b082      	sub	sp, #8
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f7ff ff94 	bl	8002218 <SysTick_Config>
 80022f0:	4603      	mov	r3, r0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
	...

080022fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002308:	f7ff fe84 	bl	8002014 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e099      	b.n	800244c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2202      	movs	r2, #2
 800231c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002338:	e00f      	b.n	800235a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800233a:	f7ff fe6b 	bl	8002014 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b05      	cmp	r3, #5
 8002346:	d908      	bls.n	800235a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2220      	movs	r2, #32
 800234c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2203      	movs	r2, #3
 8002352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e078      	b.n	800244c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1e8      	bne.n	800233a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	4b38      	ldr	r3, [pc, #224]	@ (8002454 <HAL_DMA_Init+0x158>)
 8002374:	4013      	ands	r3, r2
 8002376:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002386:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	691b      	ldr	r3, [r3, #16]
 800238c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002392:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800239e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b0:	2b04      	cmp	r3, #4
 80023b2:	d107      	bne.n	80023c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023bc:	4313      	orrs	r3, r2
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	f023 0307 	bic.w	r3, r3, #7
 80023da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	d117      	bne.n	800241e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f2:	697a      	ldr	r2, [r7, #20]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00e      	beq.n	800241e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 fb0f 	bl	8002a24 <DMA_CheckFifoParam>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d008      	beq.n	800241e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2240      	movs	r2, #64	@ 0x40
 8002410:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800241a:	2301      	movs	r3, #1
 800241c:	e016      	b.n	800244c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 fac6 	bl	80029b8 <DMA_CalcBaseAndBitshift>
 800242c:	4603      	mov	r3, r0
 800242e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002434:	223f      	movs	r2, #63	@ 0x3f
 8002436:	409a      	lsls	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	f010803f 	.word	0xf010803f

08002458 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800246e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002476:	2b01      	cmp	r3, #1
 8002478:	d101      	bne.n	800247e <HAL_DMA_Start_IT+0x26>
 800247a:	2302      	movs	r3, #2
 800247c:	e040      	b.n	8002500 <HAL_DMA_Start_IT+0xa8>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2201      	movs	r2, #1
 8002482:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800248c:	b2db      	uxtb	r3, r3
 800248e:	2b01      	cmp	r3, #1
 8002490:	d12f      	bne.n	80024f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2202      	movs	r2, #2
 8002496:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	68b9      	ldr	r1, [r7, #8]
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f000 fa58 	bl	800295c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b0:	223f      	movs	r2, #63	@ 0x3f
 80024b2:	409a      	lsls	r2, r3
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0216 	orr.w	r2, r2, #22
 80024c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d007      	beq.n	80024e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 0208 	orr.w	r2, r2, #8
 80024de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 0201 	orr.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	e005      	b.n	80024fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80024fa:	2302      	movs	r3, #2
 80024fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80024fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002514:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002516:	f7ff fd7d 	bl	8002014 <HAL_GetTick>
 800251a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002522:	b2db      	uxtb	r3, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d008      	beq.n	800253a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2280      	movs	r2, #128	@ 0x80
 800252c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e052      	b.n	80025e0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0216 	bic.w	r2, r2, #22
 8002548:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	695a      	ldr	r2, [r3, #20]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002558:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	2b00      	cmp	r3, #0
 8002560:	d103      	bne.n	800256a <HAL_DMA_Abort+0x62>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002566:	2b00      	cmp	r3, #0
 8002568:	d007      	beq.n	800257a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 0208 	bic.w	r2, r2, #8
 8002578:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f022 0201 	bic.w	r2, r2, #1
 8002588:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800258a:	e013      	b.n	80025b4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800258c:	f7ff fd42 	bl	8002014 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b05      	cmp	r3, #5
 8002598:	d90c      	bls.n	80025b4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2220      	movs	r2, #32
 800259e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2203      	movs	r2, #3
 80025a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e015      	b.n	80025e0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1e4      	bne.n	800258c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c6:	223f      	movs	r2, #63	@ 0x3f
 80025c8:	409a      	lsls	r2, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d004      	beq.n	8002606 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2280      	movs	r2, #128	@ 0x80
 8002600:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e00c      	b.n	8002620 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2205      	movs	r2, #5
 800260a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0201 	bic.w	r2, r2, #1
 800261c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002634:	2300      	movs	r3, #0
 8002636:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002638:	4b8e      	ldr	r3, [pc, #568]	@ (8002874 <HAL_DMA_IRQHandler+0x248>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a8e      	ldr	r2, [pc, #568]	@ (8002878 <HAL_DMA_IRQHandler+0x24c>)
 800263e:	fba2 2303 	umull	r2, r3, r2, r3
 8002642:	0a9b      	lsrs	r3, r3, #10
 8002644:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002656:	2208      	movs	r2, #8
 8002658:	409a      	lsls	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4013      	ands	r3, r2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d01a      	beq.n	8002698 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	d013      	beq.n	8002698 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 0204 	bic.w	r2, r2, #4
 800267e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002684:	2208      	movs	r2, #8
 8002686:	409a      	lsls	r2, r3
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002690:	f043 0201 	orr.w	r2, r3, #1
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800269c:	2201      	movs	r2, #1
 800269e:	409a      	lsls	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d012      	beq.n	80026ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00b      	beq.n	80026ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ba:	2201      	movs	r2, #1
 80026bc:	409a      	lsls	r2, r3
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026c6:	f043 0202 	orr.w	r2, r3, #2
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d2:	2204      	movs	r2, #4
 80026d4:	409a      	lsls	r2, r3
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	4013      	ands	r3, r2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d012      	beq.n	8002704 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00b      	beq.n	8002704 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f0:	2204      	movs	r2, #4
 80026f2:	409a      	lsls	r2, r3
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026fc:	f043 0204 	orr.w	r2, r3, #4
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002708:	2210      	movs	r2, #16
 800270a:	409a      	lsls	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4013      	ands	r3, r2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d043      	beq.n	800279c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b00      	cmp	r3, #0
 8002720:	d03c      	beq.n	800279c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002726:	2210      	movs	r2, #16
 8002728:	409a      	lsls	r2, r3
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d018      	beq.n	800276e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d108      	bne.n	800275c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	2b00      	cmp	r3, #0
 8002750:	d024      	beq.n	800279c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	4798      	blx	r3
 800275a:	e01f      	b.n	800279c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002760:	2b00      	cmp	r3, #0
 8002762:	d01b      	beq.n	800279c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	4798      	blx	r3
 800276c:	e016      	b.n	800279c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002778:	2b00      	cmp	r3, #0
 800277a:	d107      	bne.n	800278c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0208 	bic.w	r2, r2, #8
 800278a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002790:	2b00      	cmp	r3, #0
 8002792:	d003      	beq.n	800279c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a0:	2220      	movs	r2, #32
 80027a2:	409a      	lsls	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	4013      	ands	r3, r2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 808f 	beq.w	80028cc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0310 	and.w	r3, r3, #16
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 8087 	beq.w	80028cc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c2:	2220      	movs	r2, #32
 80027c4:	409a      	lsls	r2, r3
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b05      	cmp	r3, #5
 80027d4:	d136      	bne.n	8002844 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0216 	bic.w	r2, r2, #22
 80027e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	695a      	ldr	r2, [r3, #20]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d103      	bne.n	8002806 <HAL_DMA_IRQHandler+0x1da>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002802:	2b00      	cmp	r3, #0
 8002804:	d007      	beq.n	8002816 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0208 	bic.w	r2, r2, #8
 8002814:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800281a:	223f      	movs	r2, #63	@ 0x3f
 800281c:	409a      	lsls	r2, r3
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002836:	2b00      	cmp	r3, #0
 8002838:	d07e      	beq.n	8002938 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	4798      	blx	r3
        }
        return;
 8002842:	e079      	b.n	8002938 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d01d      	beq.n	800288e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10d      	bne.n	800287c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002864:	2b00      	cmp	r3, #0
 8002866:	d031      	beq.n	80028cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	4798      	blx	r3
 8002870:	e02c      	b.n	80028cc <HAL_DMA_IRQHandler+0x2a0>
 8002872:	bf00      	nop
 8002874:	20000000 	.word	0x20000000
 8002878:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002880:	2b00      	cmp	r3, #0
 8002882:	d023      	beq.n	80028cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	4798      	blx	r3
 800288c:	e01e      	b.n	80028cc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002898:	2b00      	cmp	r3, #0
 800289a:	d10f      	bne.n	80028bc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f022 0210 	bic.w	r2, r2, #16
 80028aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d032      	beq.n	800293a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d022      	beq.n	8002926 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2205      	movs	r2, #5
 80028e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f022 0201 	bic.w	r2, r2, #1
 80028f6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	3301      	adds	r3, #1
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	429a      	cmp	r2, r3
 8002902:	d307      	bcc.n	8002914 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f2      	bne.n	80028f8 <HAL_DMA_IRQHandler+0x2cc>
 8002912:	e000      	b.n	8002916 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002914:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800292a:	2b00      	cmp	r3, #0
 800292c:	d005      	beq.n	800293a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	4798      	blx	r3
 8002936:	e000      	b.n	800293a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002938:	bf00      	nop
    }
  }
}
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800294e:	b2db      	uxtb	r3, r3
}
 8002950:	4618      	mov	r0, r3
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
 8002968:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002978:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	2b40      	cmp	r3, #64	@ 0x40
 8002988:	d108      	bne.n	800299c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68ba      	ldr	r2, [r7, #8]
 8002998:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800299a:	e007      	b.n	80029ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	60da      	str	r2, [r3, #12]
}
 80029ac:	bf00      	nop
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	3b10      	subs	r3, #16
 80029c8:	4a14      	ldr	r2, [pc, #80]	@ (8002a1c <DMA_CalcBaseAndBitshift+0x64>)
 80029ca:	fba2 2303 	umull	r2, r3, r2, r3
 80029ce:	091b      	lsrs	r3, r3, #4
 80029d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029d2:	4a13      	ldr	r2, [pc, #76]	@ (8002a20 <DMA_CalcBaseAndBitshift+0x68>)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4413      	add	r3, r2
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	461a      	mov	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	d909      	bls.n	80029fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80029ee:	f023 0303 	bic.w	r3, r3, #3
 80029f2:	1d1a      	adds	r2, r3, #4
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80029f8:	e007      	b.n	8002a0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a02:	f023 0303 	bic.w	r3, r3, #3
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	aaaaaaab 	.word	0xaaaaaaab
 8002a20:	08015934 	.word	0x08015934

08002a24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d11f      	bne.n	8002a7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d856      	bhi.n	8002af2 <DMA_CheckFifoParam+0xce>
 8002a44:	a201      	add	r2, pc, #4	@ (adr r2, 8002a4c <DMA_CheckFifoParam+0x28>)
 8002a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a4a:	bf00      	nop
 8002a4c:	08002a5d 	.word	0x08002a5d
 8002a50:	08002a6f 	.word	0x08002a6f
 8002a54:	08002a5d 	.word	0x08002a5d
 8002a58:	08002af3 	.word	0x08002af3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d046      	beq.n	8002af6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a6c:	e043      	b.n	8002af6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a72:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a76:	d140      	bne.n	8002afa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a7c:	e03d      	b.n	8002afa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a86:	d121      	bne.n	8002acc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	2b03      	cmp	r3, #3
 8002a8c:	d837      	bhi.n	8002afe <DMA_CheckFifoParam+0xda>
 8002a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a94 <DMA_CheckFifoParam+0x70>)
 8002a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a94:	08002aa5 	.word	0x08002aa5
 8002a98:	08002aab 	.word	0x08002aab
 8002a9c:	08002aa5 	.word	0x08002aa5
 8002aa0:	08002abd 	.word	0x08002abd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8002aa8:	e030      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d025      	beq.n	8002b02 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aba:	e022      	b.n	8002b02 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ac4:	d11f      	bne.n	8002b06 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002aca:	e01c      	b.n	8002b06 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d903      	bls.n	8002ada <DMA_CheckFifoParam+0xb6>
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	2b03      	cmp	r3, #3
 8002ad6:	d003      	beq.n	8002ae0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ad8:	e018      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	73fb      	strb	r3, [r7, #15]
      break;
 8002ade:	e015      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d00e      	beq.n	8002b0a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	73fb      	strb	r3, [r7, #15]
      break;
 8002af0:	e00b      	b.n	8002b0a <DMA_CheckFifoParam+0xe6>
      break;
 8002af2:	bf00      	nop
 8002af4:	e00a      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
      break;
 8002af6:	bf00      	nop
 8002af8:	e008      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
      break;
 8002afa:	bf00      	nop
 8002afc:	e006      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
      break;
 8002afe:	bf00      	nop
 8002b00:	e004      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
      break;
 8002b02:	bf00      	nop
 8002b04:	e002      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
      break;   
 8002b06:	bf00      	nop
 8002b08:	e000      	b.n	8002b0c <DMA_CheckFifoParam+0xe8>
      break;
 8002b0a:	bf00      	nop
    }
  } 
  
  return status; 
 8002b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop

08002b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b089      	sub	sp, #36	@ 0x24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b32:	2300      	movs	r3, #0
 8002b34:	61fb      	str	r3, [r7, #28]
 8002b36:	e159      	b.n	8002dec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b38:	2201      	movs	r2, #1
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	f040 8148 	bne.w	8002de6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 0303 	and.w	r3, r3, #3
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d005      	beq.n	8002b6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d130      	bne.n	8002bd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	2203      	movs	r2, #3
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	4013      	ands	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	091b      	lsrs	r3, r3, #4
 8002bba:	f003 0201 	and.w	r2, r3, #1
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 0303 	and.w	r3, r3, #3
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d017      	beq.n	8002c0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	2203      	movs	r2, #3
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d123      	bne.n	8002c60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	08da      	lsrs	r2, r3, #3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3208      	adds	r2, #8
 8002c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	220f      	movs	r2, #15
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f003 0307 	and.w	r3, r3, #7
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	08da      	lsrs	r2, r3, #3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3208      	adds	r2, #8
 8002c5a:	69b9      	ldr	r1, [r7, #24]
 8002c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4013      	ands	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f003 0203 	and.w	r2, r3, #3
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 80a2 	beq.w	8002de6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	4b57      	ldr	r3, [pc, #348]	@ (8002e04 <HAL_GPIO_Init+0x2e8>)
 8002ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002caa:	4a56      	ldr	r2, [pc, #344]	@ (8002e04 <HAL_GPIO_Init+0x2e8>)
 8002cac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cb2:	4b54      	ldr	r3, [pc, #336]	@ (8002e04 <HAL_GPIO_Init+0x2e8>)
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cbe:	4a52      	ldr	r2, [pc, #328]	@ (8002e08 <HAL_GPIO_Init+0x2ec>)
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	089b      	lsrs	r3, r3, #2
 8002cc4:	3302      	adds	r3, #2
 8002cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	220f      	movs	r2, #15
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a49      	ldr	r2, [pc, #292]	@ (8002e0c <HAL_GPIO_Init+0x2f0>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d019      	beq.n	8002d1e <HAL_GPIO_Init+0x202>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a48      	ldr	r2, [pc, #288]	@ (8002e10 <HAL_GPIO_Init+0x2f4>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d013      	beq.n	8002d1a <HAL_GPIO_Init+0x1fe>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a47      	ldr	r2, [pc, #284]	@ (8002e14 <HAL_GPIO_Init+0x2f8>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d00d      	beq.n	8002d16 <HAL_GPIO_Init+0x1fa>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a46      	ldr	r2, [pc, #280]	@ (8002e18 <HAL_GPIO_Init+0x2fc>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d007      	beq.n	8002d12 <HAL_GPIO_Init+0x1f6>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a45      	ldr	r2, [pc, #276]	@ (8002e1c <HAL_GPIO_Init+0x300>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d101      	bne.n	8002d0e <HAL_GPIO_Init+0x1f2>
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	e008      	b.n	8002d20 <HAL_GPIO_Init+0x204>
 8002d0e:	2307      	movs	r3, #7
 8002d10:	e006      	b.n	8002d20 <HAL_GPIO_Init+0x204>
 8002d12:	2303      	movs	r3, #3
 8002d14:	e004      	b.n	8002d20 <HAL_GPIO_Init+0x204>
 8002d16:	2302      	movs	r3, #2
 8002d18:	e002      	b.n	8002d20 <HAL_GPIO_Init+0x204>
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <HAL_GPIO_Init+0x204>
 8002d1e:	2300      	movs	r3, #0
 8002d20:	69fa      	ldr	r2, [r7, #28]
 8002d22:	f002 0203 	and.w	r2, r2, #3
 8002d26:	0092      	lsls	r2, r2, #2
 8002d28:	4093      	lsls	r3, r2
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d30:	4935      	ldr	r1, [pc, #212]	@ (8002e08 <HAL_GPIO_Init+0x2ec>)
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	089b      	lsrs	r3, r3, #2
 8002d36:	3302      	adds	r3, #2
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d3e:	4b38      	ldr	r3, [pc, #224]	@ (8002e20 <HAL_GPIO_Init+0x304>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	43db      	mvns	r3, r3
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d62:	4a2f      	ldr	r2, [pc, #188]	@ (8002e20 <HAL_GPIO_Init+0x304>)
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d68:	4b2d      	ldr	r3, [pc, #180]	@ (8002e20 <HAL_GPIO_Init+0x304>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	43db      	mvns	r3, r3
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4013      	ands	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d8c:	4a24      	ldr	r2, [pc, #144]	@ (8002e20 <HAL_GPIO_Init+0x304>)
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d92:	4b23      	ldr	r3, [pc, #140]	@ (8002e20 <HAL_GPIO_Init+0x304>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	43db      	mvns	r3, r3
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d003      	beq.n	8002db6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002db6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e20 <HAL_GPIO_Init+0x304>)
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dbc:	4b18      	ldr	r3, [pc, #96]	@ (8002e20 <HAL_GPIO_Init+0x304>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d003      	beq.n	8002de0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002de0:	4a0f      	ldr	r2, [pc, #60]	@ (8002e20 <HAL_GPIO_Init+0x304>)
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3301      	adds	r3, #1
 8002dea:	61fb      	str	r3, [r7, #28]
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	2b0f      	cmp	r3, #15
 8002df0:	f67f aea2 	bls.w	8002b38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002df4:	bf00      	nop
 8002df6:	bf00      	nop
 8002df8:	3724      	adds	r7, #36	@ 0x24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	40023800 	.word	0x40023800
 8002e08:	40013800 	.word	0x40013800
 8002e0c:	40020000 	.word	0x40020000
 8002e10:	40020400 	.word	0x40020400
 8002e14:	40020800 	.word	0x40020800
 8002e18:	40020c00 	.word	0x40020c00
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	40013c00 	.word	0x40013c00

08002e24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	807b      	strh	r3, [r7, #2]
 8002e30:	4613      	mov	r3, r2
 8002e32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e34:	787b      	ldrb	r3, [r7, #1]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e3a:	887a      	ldrh	r2, [r7, #2]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e40:	e003      	b.n	8002e4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e42:	887b      	ldrh	r3, [r7, #2]
 8002e44:	041a      	lsls	r2, r3, #16
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	619a      	str	r2, [r3, #24]
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
	...

08002e58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e62:	4b08      	ldr	r3, [pc, #32]	@ (8002e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e64:	695a      	ldr	r2, [r3, #20]
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d006      	beq.n	8002e7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e6e:	4a05      	ldr	r2, [pc, #20]	@ (8002e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e70:	88fb      	ldrh	r3, [r7, #6]
 8002e72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e74:	88fb      	ldrh	r3, [r7, #6]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fe f86e 	bl	8000f58 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e7c:	bf00      	nop
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40013c00 	.word	0x40013c00

08002e88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e267      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d075      	beq.n	8002f92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ea6:	4b88      	ldr	r3, [pc, #544]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	d00c      	beq.n	8002ecc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eb2:	4b85      	ldr	r3, [pc, #532]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eba:	2b08      	cmp	r3, #8
 8002ebc:	d112      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ebe:	4b82      	ldr	r3, [pc, #520]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ec6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eca:	d10b      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ecc:	4b7e      	ldr	r3, [pc, #504]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d05b      	beq.n	8002f90 <HAL_RCC_OscConfig+0x108>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d157      	bne.n	8002f90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e242      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eec:	d106      	bne.n	8002efc <HAL_RCC_OscConfig+0x74>
 8002eee:	4b76      	ldr	r3, [pc, #472]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a75      	ldr	r2, [pc, #468]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	e01d      	b.n	8002f38 <HAL_RCC_OscConfig+0xb0>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f04:	d10c      	bne.n	8002f20 <HAL_RCC_OscConfig+0x98>
 8002f06:	4b70      	ldr	r3, [pc, #448]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a6f      	ldr	r2, [pc, #444]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f10:	6013      	str	r3, [r2, #0]
 8002f12:	4b6d      	ldr	r3, [pc, #436]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a6c      	ldr	r2, [pc, #432]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f1c:	6013      	str	r3, [r2, #0]
 8002f1e:	e00b      	b.n	8002f38 <HAL_RCC_OscConfig+0xb0>
 8002f20:	4b69      	ldr	r3, [pc, #420]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a68      	ldr	r2, [pc, #416]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f2a:	6013      	str	r3, [r2, #0]
 8002f2c:	4b66      	ldr	r3, [pc, #408]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a65      	ldr	r2, [pc, #404]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d013      	beq.n	8002f68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f40:	f7ff f868 	bl	8002014 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f48:	f7ff f864 	bl	8002014 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b64      	cmp	r3, #100	@ 0x64
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e207      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5a:	4b5b      	ldr	r3, [pc, #364]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d0f0      	beq.n	8002f48 <HAL_RCC_OscConfig+0xc0>
 8002f66:	e014      	b.n	8002f92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f68:	f7ff f854 	bl	8002014 <HAL_GetTick>
 8002f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f6e:	e008      	b.n	8002f82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f70:	f7ff f850 	bl	8002014 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b64      	cmp	r3, #100	@ 0x64
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e1f3      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f82:	4b51      	ldr	r3, [pc, #324]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1f0      	bne.n	8002f70 <HAL_RCC_OscConfig+0xe8>
 8002f8e:	e000      	b.n	8002f92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d063      	beq.n	8003066 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f9e:	4b4a      	ldr	r3, [pc, #296]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 030c 	and.w	r3, r3, #12
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00b      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002faa:	4b47      	ldr	r3, [pc, #284]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d11c      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fb6:	4b44      	ldr	r3, [pc, #272]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d116      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc2:	4b41      	ldr	r3, [pc, #260]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d005      	beq.n	8002fda <HAL_RCC_OscConfig+0x152>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d001      	beq.n	8002fda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e1c7      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fda:	4b3b      	ldr	r3, [pc, #236]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	4937      	ldr	r1, [pc, #220]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fee:	e03a      	b.n	8003066 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d020      	beq.n	800303a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ff8:	4b34      	ldr	r3, [pc, #208]	@ (80030cc <HAL_RCC_OscConfig+0x244>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffe:	f7ff f809 	bl	8002014 <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003006:	f7ff f805 	bl	8002014 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e1a8      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003018:	4b2b      	ldr	r3, [pc, #172]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0302 	and.w	r3, r3, #2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0f0      	beq.n	8003006 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003024:	4b28      	ldr	r3, [pc, #160]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	4925      	ldr	r1, [pc, #148]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 8003034:	4313      	orrs	r3, r2
 8003036:	600b      	str	r3, [r1, #0]
 8003038:	e015      	b.n	8003066 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800303a:	4b24      	ldr	r3, [pc, #144]	@ (80030cc <HAL_RCC_OscConfig+0x244>)
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003040:	f7fe ffe8 	bl	8002014 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003048:	f7fe ffe4 	bl	8002014 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b02      	cmp	r3, #2
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e187      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800305a:	4b1b      	ldr	r3, [pc, #108]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0302 	and.w	r3, r3, #2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f0      	bne.n	8003048 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d036      	beq.n	80030e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d016      	beq.n	80030a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800307a:	4b15      	ldr	r3, [pc, #84]	@ (80030d0 <HAL_RCC_OscConfig+0x248>)
 800307c:	2201      	movs	r2, #1
 800307e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003080:	f7fe ffc8 	bl	8002014 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003088:	f7fe ffc4 	bl	8002014 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e167      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800309a:	4b0b      	ldr	r3, [pc, #44]	@ (80030c8 <HAL_RCC_OscConfig+0x240>)
 800309c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0f0      	beq.n	8003088 <HAL_RCC_OscConfig+0x200>
 80030a6:	e01b      	b.n	80030e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030a8:	4b09      	ldr	r3, [pc, #36]	@ (80030d0 <HAL_RCC_OscConfig+0x248>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ae:	f7fe ffb1 	bl	8002014 <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b4:	e00e      	b.n	80030d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030b6:	f7fe ffad 	bl	8002014 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d907      	bls.n	80030d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e150      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
 80030c8:	40023800 	.word	0x40023800
 80030cc:	42470000 	.word	0x42470000
 80030d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d4:	4b88      	ldr	r3, [pc, #544]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 80030d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1ea      	bne.n	80030b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8097 	beq.w	800321c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ee:	2300      	movs	r3, #0
 80030f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f2:	4b81      	ldr	r3, [pc, #516]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 80030f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10f      	bne.n	800311e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	60bb      	str	r3, [r7, #8]
 8003102:	4b7d      	ldr	r3, [pc, #500]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003106:	4a7c      	ldr	r2, [pc, #496]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003108:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310c:	6413      	str	r3, [r2, #64]	@ 0x40
 800310e:	4b7a      	ldr	r3, [pc, #488]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003116:	60bb      	str	r3, [r7, #8]
 8003118:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800311a:	2301      	movs	r3, #1
 800311c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311e:	4b77      	ldr	r3, [pc, #476]	@ (80032fc <HAL_RCC_OscConfig+0x474>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d118      	bne.n	800315c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800312a:	4b74      	ldr	r3, [pc, #464]	@ (80032fc <HAL_RCC_OscConfig+0x474>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a73      	ldr	r2, [pc, #460]	@ (80032fc <HAL_RCC_OscConfig+0x474>)
 8003130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003134:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003136:	f7fe ff6d 	bl	8002014 <HAL_GetTick>
 800313a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313c:	e008      	b.n	8003150 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800313e:	f7fe ff69 	bl	8002014 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b02      	cmp	r3, #2
 800314a:	d901      	bls.n	8003150 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e10c      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003150:	4b6a      	ldr	r3, [pc, #424]	@ (80032fc <HAL_RCC_OscConfig+0x474>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0f0      	beq.n	800313e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d106      	bne.n	8003172 <HAL_RCC_OscConfig+0x2ea>
 8003164:	4b64      	ldr	r3, [pc, #400]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003168:	4a63      	ldr	r2, [pc, #396]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003170:	e01c      	b.n	80031ac <HAL_RCC_OscConfig+0x324>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b05      	cmp	r3, #5
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0x30c>
 800317a:	4b5f      	ldr	r3, [pc, #380]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 800317c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317e:	4a5e      	ldr	r2, [pc, #376]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003180:	f043 0304 	orr.w	r3, r3, #4
 8003184:	6713      	str	r3, [r2, #112]	@ 0x70
 8003186:	4b5c      	ldr	r3, [pc, #368]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318a:	4a5b      	ldr	r2, [pc, #364]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 800318c:	f043 0301 	orr.w	r3, r3, #1
 8003190:	6713      	str	r3, [r2, #112]	@ 0x70
 8003192:	e00b      	b.n	80031ac <HAL_RCC_OscConfig+0x324>
 8003194:	4b58      	ldr	r3, [pc, #352]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003198:	4a57      	ldr	r2, [pc, #348]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 800319a:	f023 0301 	bic.w	r3, r3, #1
 800319e:	6713      	str	r3, [r2, #112]	@ 0x70
 80031a0:	4b55      	ldr	r3, [pc, #340]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 80031a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a4:	4a54      	ldr	r2, [pc, #336]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 80031a6:	f023 0304 	bic.w	r3, r3, #4
 80031aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d015      	beq.n	80031e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b4:	f7fe ff2e 	bl	8002014 <HAL_GetTick>
 80031b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ba:	e00a      	b.n	80031d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031bc:	f7fe ff2a 	bl	8002014 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e0cb      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d2:	4b49      	ldr	r3, [pc, #292]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 80031d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0ee      	beq.n	80031bc <HAL_RCC_OscConfig+0x334>
 80031de:	e014      	b.n	800320a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e0:	f7fe ff18 	bl	8002014 <HAL_GetTick>
 80031e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e6:	e00a      	b.n	80031fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031e8:	f7fe ff14 	bl	8002014 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e0b5      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fe:	4b3e      	ldr	r3, [pc, #248]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1ee      	bne.n	80031e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800320a:	7dfb      	ldrb	r3, [r7, #23]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d105      	bne.n	800321c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003210:	4b39      	ldr	r3, [pc, #228]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003214:	4a38      	ldr	r2, [pc, #224]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003216:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800321a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 80a1 	beq.w	8003368 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003226:	4b34      	ldr	r3, [pc, #208]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
 800322e:	2b08      	cmp	r3, #8
 8003230:	d05c      	beq.n	80032ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	2b02      	cmp	r3, #2
 8003238:	d141      	bne.n	80032be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323a:	4b31      	ldr	r3, [pc, #196]	@ (8003300 <HAL_RCC_OscConfig+0x478>)
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7fe fee8 	bl	8002014 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003248:	f7fe fee4 	bl	8002014 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e087      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325a:	4b27      	ldr	r3, [pc, #156]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69da      	ldr	r2, [r3, #28]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003274:	019b      	lsls	r3, r3, #6
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800327c:	085b      	lsrs	r3, r3, #1
 800327e:	3b01      	subs	r3, #1
 8003280:	041b      	lsls	r3, r3, #16
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003288:	061b      	lsls	r3, r3, #24
 800328a:	491b      	ldr	r1, [pc, #108]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 800328c:	4313      	orrs	r3, r2
 800328e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003290:	4b1b      	ldr	r3, [pc, #108]	@ (8003300 <HAL_RCC_OscConfig+0x478>)
 8003292:	2201      	movs	r2, #1
 8003294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003296:	f7fe febd 	bl	8002014 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800329c:	e008      	b.n	80032b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800329e:	f7fe feb9 	bl	8002014 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e05c      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b0:	4b11      	ldr	r3, [pc, #68]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0f0      	beq.n	800329e <HAL_RCC_OscConfig+0x416>
 80032bc:	e054      	b.n	8003368 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032be:	4b10      	ldr	r3, [pc, #64]	@ (8003300 <HAL_RCC_OscConfig+0x478>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c4:	f7fe fea6 	bl	8002014 <HAL_GetTick>
 80032c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ca:	e008      	b.n	80032de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032cc:	f7fe fea2 	bl	8002014 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d901      	bls.n	80032de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e045      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032de:	4b06      	ldr	r3, [pc, #24]	@ (80032f8 <HAL_RCC_OscConfig+0x470>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d1f0      	bne.n	80032cc <HAL_RCC_OscConfig+0x444>
 80032ea:	e03d      	b.n	8003368 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d107      	bne.n	8003304 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e038      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
 80032f8:	40023800 	.word	0x40023800
 80032fc:	40007000 	.word	0x40007000
 8003300:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003304:	4b1b      	ldr	r3, [pc, #108]	@ (8003374 <HAL_RCC_OscConfig+0x4ec>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d028      	beq.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800331c:	429a      	cmp	r2, r3
 800331e:	d121      	bne.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800332a:	429a      	cmp	r2, r3
 800332c:	d11a      	bne.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003334:	4013      	ands	r3, r2
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800333a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800333c:	4293      	cmp	r3, r2
 800333e:	d111      	bne.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800334a:	085b      	lsrs	r3, r3, #1
 800334c:	3b01      	subs	r3, #1
 800334e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003350:	429a      	cmp	r2, r3
 8003352:	d107      	bne.n	8003364 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003360:	429a      	cmp	r2, r3
 8003362:	d001      	beq.n	8003368 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e000      	b.n	800336a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3718      	adds	r7, #24
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40023800 	.word	0x40023800

08003378 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0cc      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800338c:	4b68      	ldr	r3, [pc, #416]	@ (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d90c      	bls.n	80033b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339a:	4b65      	ldr	r3, [pc, #404]	@ (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	b2d2      	uxtb	r2, r2
 80033a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a2:	4b63      	ldr	r3, [pc, #396]	@ (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d001      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e0b8      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d020      	beq.n	8003402 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d005      	beq.n	80033d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033cc:	4b59      	ldr	r3, [pc, #356]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	4a58      	ldr	r2, [pc, #352]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80033d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0308 	and.w	r3, r3, #8
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d005      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033e4:	4b53      	ldr	r3, [pc, #332]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	4a52      	ldr	r2, [pc, #328]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80033ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f0:	4b50      	ldr	r3, [pc, #320]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	494d      	ldr	r1, [pc, #308]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d044      	beq.n	8003498 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d107      	bne.n	8003426 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003416:	4b47      	ldr	r3, [pc, #284]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d119      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e07f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b02      	cmp	r3, #2
 800342c:	d003      	beq.n	8003436 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003432:	2b03      	cmp	r3, #3
 8003434:	d107      	bne.n	8003446 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003436:	4b3f      	ldr	r3, [pc, #252]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d109      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e06f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003446:	4b3b      	ldr	r3, [pc, #236]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e067      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003456:	4b37      	ldr	r3, [pc, #220]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f023 0203 	bic.w	r2, r3, #3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	4934      	ldr	r1, [pc, #208]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003464:	4313      	orrs	r3, r2
 8003466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003468:	f7fe fdd4 	bl	8002014 <HAL_GetTick>
 800346c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800346e:	e00a      	b.n	8003486 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003470:	f7fe fdd0 	bl	8002014 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800347e:	4293      	cmp	r3, r2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e04f      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003486:	4b2b      	ldr	r3, [pc, #172]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 020c 	and.w	r2, r3, #12
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	429a      	cmp	r2, r3
 8003496:	d1eb      	bne.n	8003470 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003498:	4b25      	ldr	r3, [pc, #148]	@ (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0307 	and.w	r3, r3, #7
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d20c      	bcs.n	80034c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	4b22      	ldr	r3, [pc, #136]	@ (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ae:	4b20      	ldr	r3, [pc, #128]	@ (8003530 <HAL_RCC_ClockConfig+0x1b8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d001      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e032      	b.n	8003526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d008      	beq.n	80034de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034cc:	4b19      	ldr	r3, [pc, #100]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	4916      	ldr	r1, [pc, #88]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0308 	and.w	r3, r3, #8
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d009      	beq.n	80034fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034ea:	4b12      	ldr	r3, [pc, #72]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	490e      	ldr	r1, [pc, #56]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034fe:	f000 f821 	bl	8003544 <HAL_RCC_GetSysClockFreq>
 8003502:	4602      	mov	r2, r0
 8003504:	4b0b      	ldr	r3, [pc, #44]	@ (8003534 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	091b      	lsrs	r3, r3, #4
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	490a      	ldr	r1, [pc, #40]	@ (8003538 <HAL_RCC_ClockConfig+0x1c0>)
 8003510:	5ccb      	ldrb	r3, [r1, r3]
 8003512:	fa22 f303 	lsr.w	r3, r2, r3
 8003516:	4a09      	ldr	r2, [pc, #36]	@ (800353c <HAL_RCC_ClockConfig+0x1c4>)
 8003518:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800351a:	4b09      	ldr	r3, [pc, #36]	@ (8003540 <HAL_RCC_ClockConfig+0x1c8>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f7fe fd34 	bl	8001f8c <HAL_InitTick>

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023c00 	.word	0x40023c00
 8003534:	40023800 	.word	0x40023800
 8003538:	0801587c 	.word	0x0801587c
 800353c:	20000000 	.word	0x20000000
 8003540:	20000028 	.word	0x20000028

08003544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003548:	b090      	sub	sp, #64	@ 0x40
 800354a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003550:	2300      	movs	r3, #0
 8003552:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003554:	2300      	movs	r3, #0
 8003556:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003558:	2300      	movs	r3, #0
 800355a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800355c:	4b59      	ldr	r3, [pc, #356]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 030c 	and.w	r3, r3, #12
 8003564:	2b08      	cmp	r3, #8
 8003566:	d00d      	beq.n	8003584 <HAL_RCC_GetSysClockFreq+0x40>
 8003568:	2b08      	cmp	r3, #8
 800356a:	f200 80a1 	bhi.w	80036b0 <HAL_RCC_GetSysClockFreq+0x16c>
 800356e:	2b00      	cmp	r3, #0
 8003570:	d002      	beq.n	8003578 <HAL_RCC_GetSysClockFreq+0x34>
 8003572:	2b04      	cmp	r3, #4
 8003574:	d003      	beq.n	800357e <HAL_RCC_GetSysClockFreq+0x3a>
 8003576:	e09b      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003578:	4b53      	ldr	r3, [pc, #332]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x184>)
 800357a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 800357c:	e09b      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800357e:	4b53      	ldr	r3, [pc, #332]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 8003580:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003582:	e098      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003584:	4b4f      	ldr	r3, [pc, #316]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800358c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800358e:	4b4d      	ldr	r3, [pc, #308]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d028      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800359a:	4b4a      	ldr	r3, [pc, #296]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	099b      	lsrs	r3, r3, #6
 80035a0:	2200      	movs	r2, #0
 80035a2:	623b      	str	r3, [r7, #32]
 80035a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035ac:	2100      	movs	r1, #0
 80035ae:	4b47      	ldr	r3, [pc, #284]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 80035b0:	fb03 f201 	mul.w	r2, r3, r1
 80035b4:	2300      	movs	r3, #0
 80035b6:	fb00 f303 	mul.w	r3, r0, r3
 80035ba:	4413      	add	r3, r2
 80035bc:	4a43      	ldr	r2, [pc, #268]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x188>)
 80035be:	fba0 1202 	umull	r1, r2, r0, r2
 80035c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035c4:	460a      	mov	r2, r1
 80035c6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80035c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035ca:	4413      	add	r3, r2
 80035cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035d0:	2200      	movs	r2, #0
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	61fa      	str	r2, [r7, #28]
 80035d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80035de:	f7fc fe03 	bl	80001e8 <__aeabi_uldivmod>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	4613      	mov	r3, r2
 80035e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035ea:	e053      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035ec:	4b35      	ldr	r3, [pc, #212]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	099b      	lsrs	r3, r3, #6
 80035f2:	2200      	movs	r2, #0
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	617a      	str	r2, [r7, #20]
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035fe:	f04f 0b00 	mov.w	fp, #0
 8003602:	4652      	mov	r2, sl
 8003604:	465b      	mov	r3, fp
 8003606:	f04f 0000 	mov.w	r0, #0
 800360a:	f04f 0100 	mov.w	r1, #0
 800360e:	0159      	lsls	r1, r3, #5
 8003610:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003614:	0150      	lsls	r0, r2, #5
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	ebb2 080a 	subs.w	r8, r2, sl
 800361e:	eb63 090b 	sbc.w	r9, r3, fp
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	f04f 0300 	mov.w	r3, #0
 800362a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800362e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003632:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003636:	ebb2 0408 	subs.w	r4, r2, r8
 800363a:	eb63 0509 	sbc.w	r5, r3, r9
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	00eb      	lsls	r3, r5, #3
 8003648:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800364c:	00e2      	lsls	r2, r4, #3
 800364e:	4614      	mov	r4, r2
 8003650:	461d      	mov	r5, r3
 8003652:	eb14 030a 	adds.w	r3, r4, sl
 8003656:	603b      	str	r3, [r7, #0]
 8003658:	eb45 030b 	adc.w	r3, r5, fp
 800365c:	607b      	str	r3, [r7, #4]
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	f04f 0300 	mov.w	r3, #0
 8003666:	e9d7 4500 	ldrd	r4, r5, [r7]
 800366a:	4629      	mov	r1, r5
 800366c:	028b      	lsls	r3, r1, #10
 800366e:	4621      	mov	r1, r4
 8003670:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003674:	4621      	mov	r1, r4
 8003676:	028a      	lsls	r2, r1, #10
 8003678:	4610      	mov	r0, r2
 800367a:	4619      	mov	r1, r3
 800367c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800367e:	2200      	movs	r2, #0
 8003680:	60bb      	str	r3, [r7, #8]
 8003682:	60fa      	str	r2, [r7, #12]
 8003684:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003688:	f7fc fdae 	bl	80001e8 <__aeabi_uldivmod>
 800368c:	4602      	mov	r2, r0
 800368e:	460b      	mov	r3, r1
 8003690:	4613      	mov	r3, r2
 8003692:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003694:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	0c1b      	lsrs	r3, r3, #16
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	3301      	adds	r3, #1
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80036a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80036a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036ae:	e002      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036b0:	4b05      	ldr	r3, [pc, #20]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80036b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3740      	adds	r7, #64	@ 0x40
 80036bc:	46bd      	mov	sp, r7
 80036be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036c2:	bf00      	nop
 80036c4:	40023800 	.word	0x40023800
 80036c8:	00f42400 	.word	0x00f42400
 80036cc:	017d7840 	.word	0x017d7840

080036d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036d4:	4b03      	ldr	r3, [pc, #12]	@ (80036e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036d6:	681b      	ldr	r3, [r3, #0]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000000 	.word	0x20000000

080036e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80036ec:	f7ff fff0 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 80036f0:	4602      	mov	r2, r0
 80036f2:	4b05      	ldr	r3, [pc, #20]	@ (8003708 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	0a9b      	lsrs	r3, r3, #10
 80036f8:	f003 0307 	and.w	r3, r3, #7
 80036fc:	4903      	ldr	r1, [pc, #12]	@ (800370c <HAL_RCC_GetPCLK1Freq+0x24>)
 80036fe:	5ccb      	ldrb	r3, [r1, r3]
 8003700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003704:	4618      	mov	r0, r3
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40023800 	.word	0x40023800
 800370c:	0801588c 	.word	0x0801588c

08003710 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003714:	f7ff ffdc 	bl	80036d0 <HAL_RCC_GetHCLKFreq>
 8003718:	4602      	mov	r2, r0
 800371a:	4b05      	ldr	r3, [pc, #20]	@ (8003730 <HAL_RCC_GetPCLK2Freq+0x20>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	0b5b      	lsrs	r3, r3, #13
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	4903      	ldr	r1, [pc, #12]	@ (8003734 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003726:	5ccb      	ldrb	r3, [r1, r3]
 8003728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800372c:	4618      	mov	r0, r3
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40023800 	.word	0x40023800
 8003734:	0801588c 	.word	0x0801588c

08003738 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e07b      	b.n	8003842 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374e:	2b00      	cmp	r3, #0
 8003750:	d108      	bne.n	8003764 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800375a:	d009      	beq.n	8003770 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	61da      	str	r2, [r3, #28]
 8003762:	e005      	b.n	8003770 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7fd fc70 	bl	8001070 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2202      	movs	r2, #2
 8003794:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80037b8:	431a      	orrs	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	431a      	orrs	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	431a      	orrs	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037e0:	431a      	orrs	r2, r3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f4:	ea42 0103 	orr.w	r1, r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	0c1b      	lsrs	r3, r3, #16
 800380e:	f003 0104 	and.w	r1, r3, #4
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003816:	f003 0210 	and.w	r2, r3, #16
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	69da      	ldr	r2, [r3, #28]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003830:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b088      	sub	sp, #32
 800384e:	af00      	add	r7, sp, #0
 8003850:	60f8      	str	r0, [r7, #12]
 8003852:	60b9      	str	r1, [r7, #8]
 8003854:	603b      	str	r3, [r7, #0]
 8003856:	4613      	mov	r3, r2
 8003858:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003864:	2b01      	cmp	r3, #1
 8003866:	d101      	bne.n	800386c <HAL_SPI_Transmit+0x22>
 8003868:	2302      	movs	r3, #2
 800386a:	e12d      	b.n	8003ac8 <HAL_SPI_Transmit+0x27e>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003874:	f7fe fbce 	bl	8002014 <HAL_GetTick>
 8003878:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800387a:	88fb      	ldrh	r3, [r7, #6]
 800387c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b01      	cmp	r3, #1
 8003888:	d002      	beq.n	8003890 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800388a:	2302      	movs	r3, #2
 800388c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800388e:	e116      	b.n	8003abe <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d002      	beq.n	800389c <HAL_SPI_Transmit+0x52>
 8003896:	88fb      	ldrh	r3, [r7, #6]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d102      	bne.n	80038a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80038a0:	e10d      	b.n	8003abe <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2203      	movs	r2, #3
 80038a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	88fa      	ldrh	r2, [r7, #6]
 80038ba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	88fa      	ldrh	r2, [r7, #6]
 80038c0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038e8:	d10f      	bne.n	800390a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038f8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003908:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003914:	2b40      	cmp	r3, #64	@ 0x40
 8003916:	d007      	beq.n	8003928 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003926:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003930:	d14f      	bne.n	80039d2 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d002      	beq.n	8003940 <HAL_SPI_Transmit+0xf6>
 800393a:	8afb      	ldrh	r3, [r7, #22]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d142      	bne.n	80039c6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003944:	881a      	ldrh	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003950:	1c9a      	adds	r2, r3, #2
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800395a:	b29b      	uxth	r3, r3
 800395c:	3b01      	subs	r3, #1
 800395e:	b29a      	uxth	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003964:	e02f      	b.n	80039c6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b02      	cmp	r3, #2
 8003972:	d112      	bne.n	800399a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003978:	881a      	ldrh	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003984:	1c9a      	adds	r2, r3, #2
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800398e:	b29b      	uxth	r3, r3
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003998:	e015      	b.n	80039c6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800399a:	f7fe fb3b 	bl	8002014 <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d803      	bhi.n	80039b2 <HAL_SPI_Transmit+0x168>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d102      	bne.n	80039b8 <HAL_SPI_Transmit+0x16e>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d106      	bne.n	80039c6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80039c4:	e07b      	b.n	8003abe <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1ca      	bne.n	8003966 <HAL_SPI_Transmit+0x11c>
 80039d0:	e050      	b.n	8003a74 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d002      	beq.n	80039e0 <HAL_SPI_Transmit+0x196>
 80039da:	8afb      	ldrh	r3, [r7, #22]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d144      	bne.n	8003a6a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	330c      	adds	r3, #12
 80039ea:	7812      	ldrb	r2, [r2, #0]
 80039ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f2:	1c5a      	adds	r2, r3, #1
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	3b01      	subs	r3, #1
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003a06:	e030      	b.n	8003a6a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d113      	bne.n	8003a3e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	330c      	adds	r3, #12
 8003a20:	7812      	ldrb	r2, [r2, #0]
 8003a22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003a3c:	e015      	b.n	8003a6a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a3e:	f7fe fae9 	bl	8002014 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d803      	bhi.n	8003a56 <HAL_SPI_Transmit+0x20c>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a54:	d102      	bne.n	8003a5c <HAL_SPI_Transmit+0x212>
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d106      	bne.n	8003a6a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003a68:	e029      	b.n	8003abe <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1c9      	bne.n	8003a08 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	6839      	ldr	r1, [r7, #0]
 8003a78:	68f8      	ldr	r0, [r7, #12]
 8003a7a:	f000 fa03 	bl	8003e84 <SPI_EndRxTxTransaction>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d002      	beq.n	8003a8a <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2220      	movs	r2, #32
 8003a88:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10a      	bne.n	8003aa8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a92:	2300      	movs	r3, #0
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	613b      	str	r3, [r7, #16]
 8003aa6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d002      	beq.n	8003ab6 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	77fb      	strb	r3, [r7, #31]
 8003ab4:	e003      	b.n	8003abe <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003ac6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3720      	adds	r7, #32
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	4613      	mov	r3, r2
 8003adc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_SPI_Transmit_DMA+0x20>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e097      	b.n	8003c20 <HAL_SPI_Transmit_DMA+0x150>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d002      	beq.n	8003b0a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003b04:	2302      	movs	r3, #2
 8003b06:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b08:	e085      	b.n	8003c16 <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d002      	beq.n	8003b16 <HAL_SPI_Transmit_DMA+0x46>
 8003b10:	88fb      	ldrh	r3, [r7, #6]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d102      	bne.n	8003b1c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b1a:	e07c      	b.n	8003c16 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2203      	movs	r2, #3
 8003b20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	68ba      	ldr	r2, [r7, #8]
 8003b2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	88fa      	ldrh	r2, [r7, #6]
 8003b34:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	88fa      	ldrh	r2, [r7, #6]
 8003b3a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b62:	d10f      	bne.n	8003b84 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b82:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b88:	4a27      	ldr	r2, [pc, #156]	@ (8003c28 <HAL_SPI_Transmit_DMA+0x158>)
 8003b8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b90:	4a26      	ldr	r2, [pc, #152]	@ (8003c2c <HAL_SPI_Transmit_DMA+0x15c>)
 8003b92:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b98:	4a25      	ldr	r2, [pc, #148]	@ (8003c30 <HAL_SPI_Transmit_DMA+0x160>)
 8003b9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bac:	4619      	mov	r1, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	330c      	adds	r3, #12
 8003bb4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003bbc:	f7fe fc4c 	bl	8002458 <HAL_DMA_Start_IT>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d008      	beq.n	8003bd8 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bca:	f043 0210 	orr.w	r2, r3, #16
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	75fb      	strb	r3, [r7, #23]

    goto error;
 8003bd6:	e01e      	b.n	8003c16 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be2:	2b40      	cmp	r3, #64	@ 0x40
 8003be4:	d007      	beq.n	8003bf6 <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bf4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f042 0220 	orr.w	r2, r2, #32
 8003c04:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f042 0202 	orr.w	r2, r2, #2
 8003c14:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003c1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3718      	adds	r7, #24
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	08003d19 	.word	0x08003d19
 8003c2c:	08003c71 	.word	0x08003c71
 8003c30:	08003d35 	.word	0x08003d35

08003c34 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c7c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c7e:	f7fe f9c9 	bl	8002014 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c92:	d03b      	beq.n	8003d0c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0220 	bic.w	r2, r2, #32
 8003ca2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 0202 	bic.w	r2, r2, #2
 8003cb2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	2164      	movs	r1, #100	@ 0x64
 8003cb8:	6978      	ldr	r0, [r7, #20]
 8003cba:	f000 f8e3 	bl	8003e84 <SPI_EndRxTxTransaction>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc8:	f043 0220 	orr.w	r2, r3, #32
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10a      	bne.n	8003cee <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cd8:	2300      	movs	r3, #0
 8003cda:	60fb      	str	r3, [r7, #12]
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	60fb      	str	r3, [r7, #12]
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d003      	beq.n	8003d0c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003d04:	6978      	ldr	r0, [r7, #20]
 8003d06:	f7ff ffa9 	bl	8003c5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003d0a:	e002      	b.n	8003d12 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003d0c:	6978      	ldr	r0, [r7, #20]
 8003d0e:	f7ff ff91 	bl	8003c34 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d12:	3718      	adds	r7, #24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d24:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f7ff ff8e 	bl	8003c48 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d2c:	bf00      	nop
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d40:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	685a      	ldr	r2, [r3, #4]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f022 0203 	bic.w	r2, r2, #3
 8003d50:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d56:	f043 0210 	orr.w	r2, r3, #16
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f7ff ff78 	bl	8003c5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d6c:	bf00      	nop
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	603b      	str	r3, [r7, #0]
 8003d80:	4613      	mov	r3, r2
 8003d82:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d84:	f7fe f946 	bl	8002014 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8c:	1a9b      	subs	r3, r3, r2
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	4413      	add	r3, r2
 8003d92:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d94:	f7fe f93e 	bl	8002014 <HAL_GetTick>
 8003d98:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d9a:	4b39      	ldr	r3, [pc, #228]	@ (8003e80 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	015b      	lsls	r3, r3, #5
 8003da0:	0d1b      	lsrs	r3, r3, #20
 8003da2:	69fa      	ldr	r2, [r7, #28]
 8003da4:	fb02 f303 	mul.w	r3, r2, r3
 8003da8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003daa:	e054      	b.n	8003e56 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db2:	d050      	beq.n	8003e56 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003db4:	f7fe f92e 	bl	8002014 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	69fa      	ldr	r2, [r7, #28]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d902      	bls.n	8003dca <SPI_WaitFlagStateUntilTimeout+0x56>
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d13d      	bne.n	8003e46 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003dd8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003de2:	d111      	bne.n	8003e08 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dec:	d004      	beq.n	8003df8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df6:	d107      	bne.n	8003e08 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e06:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e10:	d10f      	bne.n	8003e32 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e30:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e017      	b.n	8003e76 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	3b01      	subs	r3, #1
 8003e54:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	689a      	ldr	r2, [r3, #8]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	68ba      	ldr	r2, [r7, #8]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	bf0c      	ite	eq
 8003e66:	2301      	moveq	r3, #1
 8003e68:	2300      	movne	r3, #0
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	79fb      	ldrb	r3, [r7, #7]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d19b      	bne.n	8003dac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3720      	adds	r7, #32
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	20000000 	.word	0x20000000

08003e84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b088      	sub	sp, #32
 8003e88:	af02      	add	r7, sp, #8
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	2201      	movs	r2, #1
 8003e98:	2102      	movs	r1, #2
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f7ff ff6a 	bl	8003d74 <SPI_WaitFlagStateUntilTimeout>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d007      	beq.n	8003eb6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eaa:	f043 0220 	orr.w	r2, r3, #32
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e032      	b.n	8003f1c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f24 <SPI_EndRxTxTransaction+0xa0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a1b      	ldr	r2, [pc, #108]	@ (8003f28 <SPI_EndRxTxTransaction+0xa4>)
 8003ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec0:	0d5b      	lsrs	r3, r3, #21
 8003ec2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ec6:	fb02 f303 	mul.w	r3, r2, r3
 8003eca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ed4:	d112      	bne.n	8003efc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2200      	movs	r2, #0
 8003ede:	2180      	movs	r1, #128	@ 0x80
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f7ff ff47 	bl	8003d74 <SPI_WaitFlagStateUntilTimeout>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d016      	beq.n	8003f1a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef0:	f043 0220 	orr.w	r2, r3, #32
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e00f      	b.n	8003f1c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00a      	beq.n	8003f18 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	3b01      	subs	r3, #1
 8003f06:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f12:	2b80      	cmp	r3, #128	@ 0x80
 8003f14:	d0f2      	beq.n	8003efc <SPI_EndRxTxTransaction+0x78>
 8003f16:	e000      	b.n	8003f1a <SPI_EndRxTxTransaction+0x96>
        break;
 8003f18:	bf00      	nop
  }

  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3718      	adds	r7, #24
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	20000000 	.word	0x20000000
 8003f28:	165e9f81 	.word	0x165e9f81

08003f2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e041      	b.n	8003fc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d106      	bne.n	8003f58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7fd f906 	bl	8001164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3304      	adds	r3, #4
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4610      	mov	r0, r2
 8003f6c:	f000 f9d8 	bl	8004320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d001      	beq.n	8003fe4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e044      	b.n	800406e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 0201 	orr.w	r2, r2, #1
 8003ffa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a1e      	ldr	r2, [pc, #120]	@ (800407c <HAL_TIM_Base_Start_IT+0xb0>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d018      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800400e:	d013      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a1a      	ldr	r2, [pc, #104]	@ (8004080 <HAL_TIM_Base_Start_IT+0xb4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00e      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a19      	ldr	r2, [pc, #100]	@ (8004084 <HAL_TIM_Base_Start_IT+0xb8>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d009      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a17      	ldr	r2, [pc, #92]	@ (8004088 <HAL_TIM_Base_Start_IT+0xbc>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d004      	beq.n	8004038 <HAL_TIM_Base_Start_IT+0x6c>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a16      	ldr	r2, [pc, #88]	@ (800408c <HAL_TIM_Base_Start_IT+0xc0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d111      	bne.n	800405c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 0307 	and.w	r3, r3, #7
 8004042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2b06      	cmp	r3, #6
 8004048:	d010      	beq.n	800406c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f042 0201 	orr.w	r2, r2, #1
 8004058:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800405a:	e007      	b.n	800406c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0201 	orr.w	r2, r2, #1
 800406a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3714      	adds	r7, #20
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40010000 	.word	0x40010000
 8004080:	40000400 	.word	0x40000400
 8004084:	40000800 	.word	0x40000800
 8004088:	40000c00 	.word	0x40000c00
 800408c:	40014000 	.word	0x40014000

08004090 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68da      	ldr	r2, [r3, #12]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0201 	bic.w	r2, r2, #1
 80040a6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	6a1a      	ldr	r2, [r3, #32]
 80040ae:	f241 1311 	movw	r3, #4369	@ 0x1111
 80040b2:	4013      	ands	r3, r2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10f      	bne.n	80040d8 <HAL_TIM_Base_Stop_IT+0x48>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6a1a      	ldr	r2, [r3, #32]
 80040be:	f240 4344 	movw	r3, #1092	@ 0x444
 80040c2:	4013      	ands	r3, r2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d107      	bne.n	80040d8 <HAL_TIM_Base_Stop_IT+0x48>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 0201 	bic.w	r2, r2, #1
 80040d6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr

080040ee <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b084      	sub	sp, #16
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d020      	beq.n	8004152 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d01b      	beq.n	8004152 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f06f 0202 	mvn.w	r2, #2
 8004122:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	f003 0303 	and.w	r3, r3, #3
 8004134:	2b00      	cmp	r3, #0
 8004136:	d003      	beq.n	8004140 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f8d2 	bl	80042e2 <HAL_TIM_IC_CaptureCallback>
 800413e:	e005      	b.n	800414c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 f8c4 	bl	80042ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f8d5 	bl	80042f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	f003 0304 	and.w	r3, r3, #4
 8004158:	2b00      	cmp	r3, #0
 800415a:	d020      	beq.n	800419e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	2b00      	cmp	r3, #0
 8004164:	d01b      	beq.n	800419e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f06f 0204 	mvn.w	r2, #4
 800416e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2202      	movs	r2, #2
 8004174:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004180:	2b00      	cmp	r3, #0
 8004182:	d003      	beq.n	800418c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 f8ac 	bl	80042e2 <HAL_TIM_IC_CaptureCallback>
 800418a:	e005      	b.n	8004198 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 f89e 	bl	80042ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f8af 	bl	80042f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	f003 0308 	and.w	r3, r3, #8
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d020      	beq.n	80041ea <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d01b      	beq.n	80041ea <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f06f 0208 	mvn.w	r2, #8
 80041ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2204      	movs	r2, #4
 80041c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	69db      	ldr	r3, [r3, #28]
 80041c8:	f003 0303 	and.w	r3, r3, #3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d003      	beq.n	80041d8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 f886 	bl	80042e2 <HAL_TIM_IC_CaptureCallback>
 80041d6:	e005      	b.n	80041e4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 f878 	bl	80042ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f889 	bl	80042f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	f003 0310 	and.w	r3, r3, #16
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d020      	beq.n	8004236 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f003 0310 	and.w	r3, r3, #16
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d01b      	beq.n	8004236 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f06f 0210 	mvn.w	r2, #16
 8004206:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2208      	movs	r2, #8
 800420c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	69db      	ldr	r3, [r3, #28]
 8004214:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 f860 	bl	80042e2 <HAL_TIM_IC_CaptureCallback>
 8004222:	e005      	b.n	8004230 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 f852 	bl	80042ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f863 	bl	80042f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00c      	beq.n	800425a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d007      	beq.n	800425a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f06f 0201 	mvn.w	r2, #1
 8004252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f7fc fe9d 	bl	8000f94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00c      	beq.n	800427e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426a:	2b00      	cmp	r3, #0
 800426c:	d007      	beq.n	800427e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 f8e7 	bl	800444c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00c      	beq.n	80042a2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800428e:	2b00      	cmp	r3, #0
 8004290:	d007      	beq.n	80042a2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800429a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f834 	bl	800430a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f003 0320 	and.w	r3, r3, #32
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00c      	beq.n	80042c6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f003 0320 	and.w	r3, r3, #32
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d007      	beq.n	80042c6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f06f 0220 	mvn.w	r2, #32
 80042be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f8b9 	bl	8004438 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042c6:	bf00      	nop
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b083      	sub	sp, #12
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042d6:	bf00      	nop
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
	...

08004320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a3a      	ldr	r2, [pc, #232]	@ (800441c <TIM_Base_SetConfig+0xfc>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d00f      	beq.n	8004358 <TIM_Base_SetConfig+0x38>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800433e:	d00b      	beq.n	8004358 <TIM_Base_SetConfig+0x38>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a37      	ldr	r2, [pc, #220]	@ (8004420 <TIM_Base_SetConfig+0x100>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d007      	beq.n	8004358 <TIM_Base_SetConfig+0x38>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a36      	ldr	r2, [pc, #216]	@ (8004424 <TIM_Base_SetConfig+0x104>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d003      	beq.n	8004358 <TIM_Base_SetConfig+0x38>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a35      	ldr	r2, [pc, #212]	@ (8004428 <TIM_Base_SetConfig+0x108>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d108      	bne.n	800436a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800435e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	4313      	orrs	r3, r2
 8004368:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a2b      	ldr	r2, [pc, #172]	@ (800441c <TIM_Base_SetConfig+0xfc>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d01b      	beq.n	80043aa <TIM_Base_SetConfig+0x8a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004378:	d017      	beq.n	80043aa <TIM_Base_SetConfig+0x8a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a28      	ldr	r2, [pc, #160]	@ (8004420 <TIM_Base_SetConfig+0x100>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d013      	beq.n	80043aa <TIM_Base_SetConfig+0x8a>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a27      	ldr	r2, [pc, #156]	@ (8004424 <TIM_Base_SetConfig+0x104>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d00f      	beq.n	80043aa <TIM_Base_SetConfig+0x8a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a26      	ldr	r2, [pc, #152]	@ (8004428 <TIM_Base_SetConfig+0x108>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d00b      	beq.n	80043aa <TIM_Base_SetConfig+0x8a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a25      	ldr	r2, [pc, #148]	@ (800442c <TIM_Base_SetConfig+0x10c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d007      	beq.n	80043aa <TIM_Base_SetConfig+0x8a>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a24      	ldr	r2, [pc, #144]	@ (8004430 <TIM_Base_SetConfig+0x110>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d003      	beq.n	80043aa <TIM_Base_SetConfig+0x8a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a23      	ldr	r2, [pc, #140]	@ (8004434 <TIM_Base_SetConfig+0x114>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d108      	bne.n	80043bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	689a      	ldr	r2, [r3, #8]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a0e      	ldr	r2, [pc, #56]	@ (800441c <TIM_Base_SetConfig+0xfc>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d103      	bne.n	80043f0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	691a      	ldr	r2, [r3, #16]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d105      	bne.n	800440e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	f023 0201 	bic.w	r2, r3, #1
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	611a      	str	r2, [r3, #16]
  }
}
 800440e:	bf00      	nop
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	40010000 	.word	0x40010000
 8004420:	40000400 	.word	0x40000400
 8004424:	40000800 	.word	0x40000800
 8004428:	40000c00 	.word	0x40000c00
 800442c:	40014000 	.word	0x40014000
 8004430:	40014400 	.word	0x40014400
 8004434:	40014800 	.word	0x40014800

08004438 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e042      	b.n	80044f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d106      	bne.n	800448c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f7fc fe94 	bl	80011b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2224      	movs	r2, #36	@ 0x24
 8004490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f000 fc85 	bl	8004db4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	691a      	ldr	r2, [r3, #16]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	695a      	ldr	r2, [r3, #20]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68da      	ldr	r2, [r3, #12]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2220      	movs	r2, #32
 80044e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2220      	movs	r2, #32
 80044ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3708      	adds	r7, #8
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b0ba      	sub	sp, #232	@ 0xe8
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004526:	2300      	movs	r3, #0
 8004528:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800452c:	2300      	movs	r3, #0
 800452e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800453e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10f      	bne.n	8004566 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004546:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800454a:	f003 0320 	and.w	r3, r3, #32
 800454e:	2b00      	cmp	r3, #0
 8004550:	d009      	beq.n	8004566 <HAL_UART_IRQHandler+0x66>
 8004552:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004556:	f003 0320 	and.w	r3, r3, #32
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 fb69 	bl	8004c36 <UART_Receive_IT>
      return;
 8004564:	e25b      	b.n	8004a1e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004566:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 80de 	beq.w	800472c <HAL_UART_IRQHandler+0x22c>
 8004570:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b00      	cmp	r3, #0
 800457a:	d106      	bne.n	800458a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800457c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004580:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004584:	2b00      	cmp	r3, #0
 8004586:	f000 80d1 	beq.w	800472c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800458a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00b      	beq.n	80045ae <HAL_UART_IRQHandler+0xae>
 8004596:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800459a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d005      	beq.n	80045ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a6:	f043 0201 	orr.w	r2, r3, #1
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00b      	beq.n	80045d2 <HAL_UART_IRQHandler+0xd2>
 80045ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d005      	beq.n	80045d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ca:	f043 0202 	orr.w	r2, r3, #2
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00b      	beq.n	80045f6 <HAL_UART_IRQHandler+0xf6>
 80045de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d005      	beq.n	80045f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ee:	f043 0204 	orr.w	r2, r3, #4
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80045f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045fa:	f003 0308 	and.w	r3, r3, #8
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d011      	beq.n	8004626 <HAL_UART_IRQHandler+0x126>
 8004602:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004606:	f003 0320 	and.w	r3, r3, #32
 800460a:	2b00      	cmp	r3, #0
 800460c:	d105      	bne.n	800461a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800460e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	2b00      	cmp	r3, #0
 8004618:	d005      	beq.n	8004626 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800461e:	f043 0208 	orr.w	r2, r3, #8
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 81f2 	beq.w	8004a14 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004634:	f003 0320 	and.w	r3, r3, #32
 8004638:	2b00      	cmp	r3, #0
 800463a:	d008      	beq.n	800464e <HAL_UART_IRQHandler+0x14e>
 800463c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004640:	f003 0320 	and.w	r3, r3, #32
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 faf4 	bl	8004c36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004658:	2b40      	cmp	r3, #64	@ 0x40
 800465a:	bf0c      	ite	eq
 800465c:	2301      	moveq	r3, #1
 800465e:	2300      	movne	r3, #0
 8004660:	b2db      	uxtb	r3, r3
 8004662:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d103      	bne.n	800467a <HAL_UART_IRQHandler+0x17a>
 8004672:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004676:	2b00      	cmp	r3, #0
 8004678:	d04f      	beq.n	800471a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f9fc 	bl	8004a78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800468a:	2b40      	cmp	r3, #64	@ 0x40
 800468c:	d141      	bne.n	8004712 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3314      	adds	r3, #20
 8004694:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004698:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800469c:	e853 3f00 	ldrex	r3, [r3]
 80046a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80046a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	3314      	adds	r3, #20
 80046b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80046ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80046be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80046c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80046ca:	e841 2300 	strex	r3, r2, [r1]
 80046ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80046d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1d9      	bne.n	800468e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d013      	beq.n	800470a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e6:	4a7e      	ldr	r2, [pc, #504]	@ (80048e0 <HAL_UART_IRQHandler+0x3e0>)
 80046e8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fd ff7a 	bl	80025e8 <HAL_DMA_Abort_IT>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d016      	beq.n	8004728 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004704:	4610      	mov	r0, r2
 8004706:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004708:	e00e      	b.n	8004728 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f99e 	bl	8004a4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004710:	e00a      	b.n	8004728 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f99a 	bl	8004a4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004718:	e006      	b.n	8004728 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 f996 	bl	8004a4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004726:	e175      	b.n	8004a14 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004728:	bf00      	nop
    return;
 800472a:	e173      	b.n	8004a14 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004730:	2b01      	cmp	r3, #1
 8004732:	f040 814f 	bne.w	80049d4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800473a:	f003 0310 	and.w	r3, r3, #16
 800473e:	2b00      	cmp	r3, #0
 8004740:	f000 8148 	beq.w	80049d4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004744:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004748:	f003 0310 	and.w	r3, r3, #16
 800474c:	2b00      	cmp	r3, #0
 800474e:	f000 8141 	beq.w	80049d4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004752:	2300      	movs	r3, #0
 8004754:	60bb      	str	r3, [r7, #8]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	60bb      	str	r3, [r7, #8]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	60bb      	str	r3, [r7, #8]
 8004766:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004772:	2b40      	cmp	r3, #64	@ 0x40
 8004774:	f040 80b6 	bne.w	80048e4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004784:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 8145 	beq.w	8004a18 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004792:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004796:	429a      	cmp	r2, r3
 8004798:	f080 813e 	bcs.w	8004a18 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80047a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047ae:	f000 8088 	beq.w	80048c2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	330c      	adds	r3, #12
 80047b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80047c0:	e853 3f00 	ldrex	r3, [r3]
 80047c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80047c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80047cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	330c      	adds	r3, #12
 80047da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80047de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80047e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80047ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80047ee:	e841 2300 	strex	r3, r2, [r1]
 80047f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80047f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1d9      	bne.n	80047b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	3314      	adds	r3, #20
 8004804:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004806:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004808:	e853 3f00 	ldrex	r3, [r3]
 800480c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800480e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004810:	f023 0301 	bic.w	r3, r3, #1
 8004814:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	3314      	adds	r3, #20
 800481e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004822:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004826:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004828:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800482a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004834:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1e1      	bne.n	80047fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3314      	adds	r3, #20
 8004840:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004842:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004844:	e853 3f00 	ldrex	r3, [r3]
 8004848:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800484a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800484c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004850:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	3314      	adds	r3, #20
 800485a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800485e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004860:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004862:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004864:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004866:	e841 2300 	strex	r3, r2, [r1]
 800486a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800486c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1e3      	bne.n	800483a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2220      	movs	r2, #32
 8004876:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	330c      	adds	r3, #12
 8004886:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004888:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800488a:	e853 3f00 	ldrex	r3, [r3]
 800488e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004890:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004892:	f023 0310 	bic.w	r3, r3, #16
 8004896:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	330c      	adds	r3, #12
 80048a0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80048a4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80048a6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80048aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80048ac:	e841 2300 	strex	r3, r2, [r1]
 80048b0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80048b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1e3      	bne.n	8004880 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048bc:	4618      	mov	r0, r3
 80048be:	f7fd fe23 	bl	8002508 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2202      	movs	r2, #2
 80048c6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	4619      	mov	r1, r3
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 f8c1 	bl	8004a60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80048de:	e09b      	b.n	8004a18 <HAL_UART_IRQHandler+0x518>
 80048e0:	08004b3f 	.word	0x08004b3f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 808e 	beq.w	8004a1c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004900:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004904:	2b00      	cmp	r3, #0
 8004906:	f000 8089 	beq.w	8004a1c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	330c      	adds	r3, #12
 8004910:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004914:	e853 3f00 	ldrex	r3, [r3]
 8004918:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800491a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800491c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004920:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	330c      	adds	r3, #12
 800492a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800492e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004930:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004932:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004934:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004936:	e841 2300 	strex	r3, r2, [r1]
 800493a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800493c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1e3      	bne.n	800490a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	3314      	adds	r3, #20
 8004948:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494c:	e853 3f00 	ldrex	r3, [r3]
 8004950:	623b      	str	r3, [r7, #32]
   return(result);
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	f023 0301 	bic.w	r3, r3, #1
 8004958:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	3314      	adds	r3, #20
 8004962:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004966:	633a      	str	r2, [r7, #48]	@ 0x30
 8004968:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800496c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800496e:	e841 2300 	strex	r3, r2, [r1]
 8004972:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1e3      	bne.n	8004942 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2220      	movs	r2, #32
 800497e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	330c      	adds	r3, #12
 800498e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	e853 3f00 	ldrex	r3, [r3]
 8004996:	60fb      	str	r3, [r7, #12]
   return(result);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0310 	bic.w	r3, r3, #16
 800499e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	330c      	adds	r3, #12
 80049a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80049ac:	61fa      	str	r2, [r7, #28]
 80049ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b0:	69b9      	ldr	r1, [r7, #24]
 80049b2:	69fa      	ldr	r2, [r7, #28]
 80049b4:	e841 2300 	strex	r3, r2, [r1]
 80049b8:	617b      	str	r3, [r7, #20]
   return(result);
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1e3      	bne.n	8004988 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2202      	movs	r2, #2
 80049c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80049c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80049ca:	4619      	mov	r1, r3
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f847 	bl	8004a60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80049d2:	e023      	b.n	8004a1c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80049d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d009      	beq.n	80049f4 <HAL_UART_IRQHandler+0x4f4>
 80049e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f8ba 	bl	8004b66 <UART_Transmit_IT>
    return;
 80049f2:	e014      	b.n	8004a1e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80049f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00e      	beq.n	8004a1e <HAL_UART_IRQHandler+0x51e>
 8004a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d008      	beq.n	8004a1e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 f8fa 	bl	8004c06 <UART_EndTransmit_IT>
    return;
 8004a12:	e004      	b.n	8004a1e <HAL_UART_IRQHandler+0x51e>
    return;
 8004a14:	bf00      	nop
 8004a16:	e002      	b.n	8004a1e <HAL_UART_IRQHandler+0x51e>
      return;
 8004a18:	bf00      	nop
 8004a1a:	e000      	b.n	8004a1e <HAL_UART_IRQHandler+0x51e>
      return;
 8004a1c:	bf00      	nop
  }
}
 8004a1e:	37e8      	adds	r7, #232	@ 0xe8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a54:	bf00      	nop
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	460b      	mov	r3, r1
 8004a6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b095      	sub	sp, #84	@ 0x54
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	330c      	adds	r3, #12
 8004a86:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a8a:	e853 3f00 	ldrex	r3, [r3]
 8004a8e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	330c      	adds	r3, #12
 8004a9e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004aa0:	643a      	str	r2, [r7, #64]	@ 0x40
 8004aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004aa6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004aa8:	e841 2300 	strex	r3, r2, [r1]
 8004aac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1e5      	bne.n	8004a80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	3314      	adds	r3, #20
 8004aba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abc:	6a3b      	ldr	r3, [r7, #32]
 8004abe:	e853 3f00 	ldrex	r3, [r3]
 8004ac2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	f023 0301 	bic.w	r3, r3, #1
 8004aca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	3314      	adds	r3, #20
 8004ad2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ad4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ada:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004adc:	e841 2300 	strex	r3, r2, [r1]
 8004ae0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1e5      	bne.n	8004ab4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d119      	bne.n	8004b24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	330c      	adds	r3, #12
 8004af6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	e853 3f00 	ldrex	r3, [r3]
 8004afe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f023 0310 	bic.w	r3, r3, #16
 8004b06:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	330c      	adds	r3, #12
 8004b0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b10:	61ba      	str	r2, [r7, #24]
 8004b12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b14:	6979      	ldr	r1, [r7, #20]
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	e841 2300 	strex	r3, r2, [r1]
 8004b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e5      	bne.n	8004af0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2220      	movs	r2, #32
 8004b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b32:	bf00      	nop
 8004b34:	3754      	adds	r7, #84	@ 0x54
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr

08004b3e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b084      	sub	sp, #16
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f7ff ff77 	bl	8004a4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b5e:	bf00      	nop
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b085      	sub	sp, #20
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b21      	cmp	r3, #33	@ 0x21
 8004b78:	d13e      	bne.n	8004bf8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b82:	d114      	bne.n	8004bae <UART_Transmit_IT+0x48>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d110      	bne.n	8004bae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	881b      	ldrh	r3, [r3, #0]
 8004b96:	461a      	mov	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ba0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	1c9a      	adds	r2, r3, #2
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	621a      	str	r2, [r3, #32]
 8004bac:	e008      	b.n	8004bc0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	1c59      	adds	r1, r3, #1
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6211      	str	r1, [r2, #32]
 8004bb8:	781a      	ldrb	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	4619      	mov	r1, r3
 8004bce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10f      	bne.n	8004bf4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68da      	ldr	r2, [r3, #12]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004be2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68da      	ldr	r2, [r3, #12]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bf2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	e000      	b.n	8004bfa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bf8:	2302      	movs	r3, #2
  }
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b082      	sub	sp, #8
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68da      	ldr	r2, [r3, #12]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff fefc 	bl	8004a24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}

08004c36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c36:	b580      	push	{r7, lr}
 8004c38:	b08c      	sub	sp, #48	@ 0x30
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b22      	cmp	r3, #34	@ 0x22
 8004c48:	f040 80ae 	bne.w	8004da8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c54:	d117      	bne.n	8004c86 <UART_Receive_IT+0x50>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d113      	bne.n	8004c86 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c66:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c78:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7e:	1c9a      	adds	r2, r3, #2
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c84:	e026      	b.n	8004cd4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c98:	d007      	beq.n	8004caa <UART_Receive_IT+0x74>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10a      	bne.n	8004cb8 <UART_Receive_IT+0x82>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d106      	bne.n	8004cb8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	b2da      	uxtb	r2, r3
 8004cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb4:	701a      	strb	r2, [r3, #0]
 8004cb6:	e008      	b.n	8004cca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cce:	1c5a      	adds	r2, r3, #1
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d15d      	bne.n	8004da4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0220 	bic.w	r2, r2, #32
 8004cf6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	695a      	ldr	r2, [r3, #20]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f022 0201 	bic.w	r2, r2, #1
 8004d16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d135      	bne.n	8004d9a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	330c      	adds	r3, #12
 8004d3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	e853 3f00 	ldrex	r3, [r3]
 8004d42:	613b      	str	r3, [r7, #16]
   return(result);
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f023 0310 	bic.w	r3, r3, #16
 8004d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d54:	623a      	str	r2, [r7, #32]
 8004d56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d58:	69f9      	ldr	r1, [r7, #28]
 8004d5a:	6a3a      	ldr	r2, [r7, #32]
 8004d5c:	e841 2300 	strex	r3, r2, [r1]
 8004d60:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1e5      	bne.n	8004d34 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0310 	and.w	r3, r3, #16
 8004d72:	2b10      	cmp	r3, #16
 8004d74:	d10a      	bne.n	8004d8c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d76:	2300      	movs	r3, #0
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60fb      	str	r3, [r7, #12]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	60fb      	str	r3, [r7, #12]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d90:	4619      	mov	r1, r3
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f7ff fe64 	bl	8004a60 <HAL_UARTEx_RxEventCallback>
 8004d98:	e002      	b.n	8004da0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f7ff fe4c 	bl	8004a38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004da0:	2300      	movs	r3, #0
 8004da2:	e002      	b.n	8004daa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004da4:	2300      	movs	r3, #0
 8004da6:	e000      	b.n	8004daa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004da8:	2302      	movs	r3, #2
  }
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3730      	adds	r7, #48	@ 0x30
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
	...

08004db4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004db4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004db8:	b0c0      	sub	sp, #256	@ 0x100
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd0:	68d9      	ldr	r1, [r3, #12]
 8004dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	ea40 0301 	orr.w	r3, r0, r1
 8004ddc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de2:	689a      	ldr	r2, [r3, #8]
 8004de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	431a      	orrs	r2, r3
 8004df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e0c:	f021 010c 	bic.w	r1, r1, #12
 8004e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e1a:	430b      	orrs	r3, r1
 8004e1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e2e:	6999      	ldr	r1, [r3, #24]
 8004e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	ea40 0301 	orr.w	r3, r0, r1
 8004e3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	4b8f      	ldr	r3, [pc, #572]	@ (8005080 <UART_SetConfig+0x2cc>)
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d005      	beq.n	8004e54 <UART_SetConfig+0xa0>
 8004e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	4b8d      	ldr	r3, [pc, #564]	@ (8005084 <UART_SetConfig+0x2d0>)
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d104      	bne.n	8004e5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e54:	f7fe fc5c 	bl	8003710 <HAL_RCC_GetPCLK2Freq>
 8004e58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e5c:	e003      	b.n	8004e66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e5e:	f7fe fc43 	bl	80036e8 <HAL_RCC_GetPCLK1Freq>
 8004e62:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e6a:	69db      	ldr	r3, [r3, #28]
 8004e6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e70:	f040 810c 	bne.w	800508c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e86:	4622      	mov	r2, r4
 8004e88:	462b      	mov	r3, r5
 8004e8a:	1891      	adds	r1, r2, r2
 8004e8c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e8e:	415b      	adcs	r3, r3
 8004e90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e96:	4621      	mov	r1, r4
 8004e98:	eb12 0801 	adds.w	r8, r2, r1
 8004e9c:	4629      	mov	r1, r5
 8004e9e:	eb43 0901 	adc.w	r9, r3, r1
 8004ea2:	f04f 0200 	mov.w	r2, #0
 8004ea6:	f04f 0300 	mov.w	r3, #0
 8004eaa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004eae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004eb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004eb6:	4690      	mov	r8, r2
 8004eb8:	4699      	mov	r9, r3
 8004eba:	4623      	mov	r3, r4
 8004ebc:	eb18 0303 	adds.w	r3, r8, r3
 8004ec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ec4:	462b      	mov	r3, r5
 8004ec6:	eb49 0303 	adc.w	r3, r9, r3
 8004eca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004eda:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ede:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	18db      	adds	r3, r3, r3
 8004ee6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ee8:	4613      	mov	r3, r2
 8004eea:	eb42 0303 	adc.w	r3, r2, r3
 8004eee:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ef0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ef4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ef8:	f7fb f976 	bl	80001e8 <__aeabi_uldivmod>
 8004efc:	4602      	mov	r2, r0
 8004efe:	460b      	mov	r3, r1
 8004f00:	4b61      	ldr	r3, [pc, #388]	@ (8005088 <UART_SetConfig+0x2d4>)
 8004f02:	fba3 2302 	umull	r2, r3, r3, r2
 8004f06:	095b      	lsrs	r3, r3, #5
 8004f08:	011c      	lsls	r4, r3, #4
 8004f0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f14:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f18:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f1c:	4642      	mov	r2, r8
 8004f1e:	464b      	mov	r3, r9
 8004f20:	1891      	adds	r1, r2, r2
 8004f22:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004f24:	415b      	adcs	r3, r3
 8004f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f2c:	4641      	mov	r1, r8
 8004f2e:	eb12 0a01 	adds.w	sl, r2, r1
 8004f32:	4649      	mov	r1, r9
 8004f34:	eb43 0b01 	adc.w	fp, r3, r1
 8004f38:	f04f 0200 	mov.w	r2, #0
 8004f3c:	f04f 0300 	mov.w	r3, #0
 8004f40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f4c:	4692      	mov	sl, r2
 8004f4e:	469b      	mov	fp, r3
 8004f50:	4643      	mov	r3, r8
 8004f52:	eb1a 0303 	adds.w	r3, sl, r3
 8004f56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f5a:	464b      	mov	r3, r9
 8004f5c:	eb4b 0303 	adc.w	r3, fp, r3
 8004f60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f70:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f78:	460b      	mov	r3, r1
 8004f7a:	18db      	adds	r3, r3, r3
 8004f7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f7e:	4613      	mov	r3, r2
 8004f80:	eb42 0303 	adc.w	r3, r2, r3
 8004f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f8e:	f7fb f92b 	bl	80001e8 <__aeabi_uldivmod>
 8004f92:	4602      	mov	r2, r0
 8004f94:	460b      	mov	r3, r1
 8004f96:	4611      	mov	r1, r2
 8004f98:	4b3b      	ldr	r3, [pc, #236]	@ (8005088 <UART_SetConfig+0x2d4>)
 8004f9a:	fba3 2301 	umull	r2, r3, r3, r1
 8004f9e:	095b      	lsrs	r3, r3, #5
 8004fa0:	2264      	movs	r2, #100	@ 0x64
 8004fa2:	fb02 f303 	mul.w	r3, r2, r3
 8004fa6:	1acb      	subs	r3, r1, r3
 8004fa8:	00db      	lsls	r3, r3, #3
 8004faa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004fae:	4b36      	ldr	r3, [pc, #216]	@ (8005088 <UART_SetConfig+0x2d4>)
 8004fb0:	fba3 2302 	umull	r2, r3, r3, r2
 8004fb4:	095b      	lsrs	r3, r3, #5
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004fbc:	441c      	add	r4, r3
 8004fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fc8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004fcc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004fd0:	4642      	mov	r2, r8
 8004fd2:	464b      	mov	r3, r9
 8004fd4:	1891      	adds	r1, r2, r2
 8004fd6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004fd8:	415b      	adcs	r3, r3
 8004fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fdc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004fe0:	4641      	mov	r1, r8
 8004fe2:	1851      	adds	r1, r2, r1
 8004fe4:	6339      	str	r1, [r7, #48]	@ 0x30
 8004fe6:	4649      	mov	r1, r9
 8004fe8:	414b      	adcs	r3, r1
 8004fea:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fec:	f04f 0200 	mov.w	r2, #0
 8004ff0:	f04f 0300 	mov.w	r3, #0
 8004ff4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ff8:	4659      	mov	r1, fp
 8004ffa:	00cb      	lsls	r3, r1, #3
 8004ffc:	4651      	mov	r1, sl
 8004ffe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005002:	4651      	mov	r1, sl
 8005004:	00ca      	lsls	r2, r1, #3
 8005006:	4610      	mov	r0, r2
 8005008:	4619      	mov	r1, r3
 800500a:	4603      	mov	r3, r0
 800500c:	4642      	mov	r2, r8
 800500e:	189b      	adds	r3, r3, r2
 8005010:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005014:	464b      	mov	r3, r9
 8005016:	460a      	mov	r2, r1
 8005018:	eb42 0303 	adc.w	r3, r2, r3
 800501c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800502c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005030:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005034:	460b      	mov	r3, r1
 8005036:	18db      	adds	r3, r3, r3
 8005038:	62bb      	str	r3, [r7, #40]	@ 0x28
 800503a:	4613      	mov	r3, r2
 800503c:	eb42 0303 	adc.w	r3, r2, r3
 8005040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005042:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005046:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800504a:	f7fb f8cd 	bl	80001e8 <__aeabi_uldivmod>
 800504e:	4602      	mov	r2, r0
 8005050:	460b      	mov	r3, r1
 8005052:	4b0d      	ldr	r3, [pc, #52]	@ (8005088 <UART_SetConfig+0x2d4>)
 8005054:	fba3 1302 	umull	r1, r3, r3, r2
 8005058:	095b      	lsrs	r3, r3, #5
 800505a:	2164      	movs	r1, #100	@ 0x64
 800505c:	fb01 f303 	mul.w	r3, r1, r3
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	3332      	adds	r3, #50	@ 0x32
 8005066:	4a08      	ldr	r2, [pc, #32]	@ (8005088 <UART_SetConfig+0x2d4>)
 8005068:	fba2 2303 	umull	r2, r3, r2, r3
 800506c:	095b      	lsrs	r3, r3, #5
 800506e:	f003 0207 	and.w	r2, r3, #7
 8005072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4422      	add	r2, r4
 800507a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800507c:	e106      	b.n	800528c <UART_SetConfig+0x4d8>
 800507e:	bf00      	nop
 8005080:	40011000 	.word	0x40011000
 8005084:	40011400 	.word	0x40011400
 8005088:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800508c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005090:	2200      	movs	r2, #0
 8005092:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005096:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800509a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800509e:	4642      	mov	r2, r8
 80050a0:	464b      	mov	r3, r9
 80050a2:	1891      	adds	r1, r2, r2
 80050a4:	6239      	str	r1, [r7, #32]
 80050a6:	415b      	adcs	r3, r3
 80050a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050ae:	4641      	mov	r1, r8
 80050b0:	1854      	adds	r4, r2, r1
 80050b2:	4649      	mov	r1, r9
 80050b4:	eb43 0501 	adc.w	r5, r3, r1
 80050b8:	f04f 0200 	mov.w	r2, #0
 80050bc:	f04f 0300 	mov.w	r3, #0
 80050c0:	00eb      	lsls	r3, r5, #3
 80050c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050c6:	00e2      	lsls	r2, r4, #3
 80050c8:	4614      	mov	r4, r2
 80050ca:	461d      	mov	r5, r3
 80050cc:	4643      	mov	r3, r8
 80050ce:	18e3      	adds	r3, r4, r3
 80050d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050d4:	464b      	mov	r3, r9
 80050d6:	eb45 0303 	adc.w	r3, r5, r3
 80050da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80050de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050ee:	f04f 0200 	mov.w	r2, #0
 80050f2:	f04f 0300 	mov.w	r3, #0
 80050f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050fa:	4629      	mov	r1, r5
 80050fc:	008b      	lsls	r3, r1, #2
 80050fe:	4621      	mov	r1, r4
 8005100:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005104:	4621      	mov	r1, r4
 8005106:	008a      	lsls	r2, r1, #2
 8005108:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800510c:	f7fb f86c 	bl	80001e8 <__aeabi_uldivmod>
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	4b60      	ldr	r3, [pc, #384]	@ (8005298 <UART_SetConfig+0x4e4>)
 8005116:	fba3 2302 	umull	r2, r3, r3, r2
 800511a:	095b      	lsrs	r3, r3, #5
 800511c:	011c      	lsls	r4, r3, #4
 800511e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005122:	2200      	movs	r2, #0
 8005124:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005128:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800512c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005130:	4642      	mov	r2, r8
 8005132:	464b      	mov	r3, r9
 8005134:	1891      	adds	r1, r2, r2
 8005136:	61b9      	str	r1, [r7, #24]
 8005138:	415b      	adcs	r3, r3
 800513a:	61fb      	str	r3, [r7, #28]
 800513c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005140:	4641      	mov	r1, r8
 8005142:	1851      	adds	r1, r2, r1
 8005144:	6139      	str	r1, [r7, #16]
 8005146:	4649      	mov	r1, r9
 8005148:	414b      	adcs	r3, r1
 800514a:	617b      	str	r3, [r7, #20]
 800514c:	f04f 0200 	mov.w	r2, #0
 8005150:	f04f 0300 	mov.w	r3, #0
 8005154:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005158:	4659      	mov	r1, fp
 800515a:	00cb      	lsls	r3, r1, #3
 800515c:	4651      	mov	r1, sl
 800515e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005162:	4651      	mov	r1, sl
 8005164:	00ca      	lsls	r2, r1, #3
 8005166:	4610      	mov	r0, r2
 8005168:	4619      	mov	r1, r3
 800516a:	4603      	mov	r3, r0
 800516c:	4642      	mov	r2, r8
 800516e:	189b      	adds	r3, r3, r2
 8005170:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005174:	464b      	mov	r3, r9
 8005176:	460a      	mov	r2, r1
 8005178:	eb42 0303 	adc.w	r3, r2, r3
 800517c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	67bb      	str	r3, [r7, #120]	@ 0x78
 800518a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800518c:	f04f 0200 	mov.w	r2, #0
 8005190:	f04f 0300 	mov.w	r3, #0
 8005194:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005198:	4649      	mov	r1, r9
 800519a:	008b      	lsls	r3, r1, #2
 800519c:	4641      	mov	r1, r8
 800519e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051a2:	4641      	mov	r1, r8
 80051a4:	008a      	lsls	r2, r1, #2
 80051a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80051aa:	f7fb f81d 	bl	80001e8 <__aeabi_uldivmod>
 80051ae:	4602      	mov	r2, r0
 80051b0:	460b      	mov	r3, r1
 80051b2:	4611      	mov	r1, r2
 80051b4:	4b38      	ldr	r3, [pc, #224]	@ (8005298 <UART_SetConfig+0x4e4>)
 80051b6:	fba3 2301 	umull	r2, r3, r3, r1
 80051ba:	095b      	lsrs	r3, r3, #5
 80051bc:	2264      	movs	r2, #100	@ 0x64
 80051be:	fb02 f303 	mul.w	r3, r2, r3
 80051c2:	1acb      	subs	r3, r1, r3
 80051c4:	011b      	lsls	r3, r3, #4
 80051c6:	3332      	adds	r3, #50	@ 0x32
 80051c8:	4a33      	ldr	r2, [pc, #204]	@ (8005298 <UART_SetConfig+0x4e4>)
 80051ca:	fba2 2303 	umull	r2, r3, r2, r3
 80051ce:	095b      	lsrs	r3, r3, #5
 80051d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051d4:	441c      	add	r4, r3
 80051d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051da:	2200      	movs	r2, #0
 80051dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80051de:	677a      	str	r2, [r7, #116]	@ 0x74
 80051e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80051e4:	4642      	mov	r2, r8
 80051e6:	464b      	mov	r3, r9
 80051e8:	1891      	adds	r1, r2, r2
 80051ea:	60b9      	str	r1, [r7, #8]
 80051ec:	415b      	adcs	r3, r3
 80051ee:	60fb      	str	r3, [r7, #12]
 80051f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051f4:	4641      	mov	r1, r8
 80051f6:	1851      	adds	r1, r2, r1
 80051f8:	6039      	str	r1, [r7, #0]
 80051fa:	4649      	mov	r1, r9
 80051fc:	414b      	adcs	r3, r1
 80051fe:	607b      	str	r3, [r7, #4]
 8005200:	f04f 0200 	mov.w	r2, #0
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800520c:	4659      	mov	r1, fp
 800520e:	00cb      	lsls	r3, r1, #3
 8005210:	4651      	mov	r1, sl
 8005212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005216:	4651      	mov	r1, sl
 8005218:	00ca      	lsls	r2, r1, #3
 800521a:	4610      	mov	r0, r2
 800521c:	4619      	mov	r1, r3
 800521e:	4603      	mov	r3, r0
 8005220:	4642      	mov	r2, r8
 8005222:	189b      	adds	r3, r3, r2
 8005224:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005226:	464b      	mov	r3, r9
 8005228:	460a      	mov	r2, r1
 800522a:	eb42 0303 	adc.w	r3, r2, r3
 800522e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	663b      	str	r3, [r7, #96]	@ 0x60
 800523a:	667a      	str	r2, [r7, #100]	@ 0x64
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005248:	4649      	mov	r1, r9
 800524a:	008b      	lsls	r3, r1, #2
 800524c:	4641      	mov	r1, r8
 800524e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005252:	4641      	mov	r1, r8
 8005254:	008a      	lsls	r2, r1, #2
 8005256:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800525a:	f7fa ffc5 	bl	80001e8 <__aeabi_uldivmod>
 800525e:	4602      	mov	r2, r0
 8005260:	460b      	mov	r3, r1
 8005262:	4b0d      	ldr	r3, [pc, #52]	@ (8005298 <UART_SetConfig+0x4e4>)
 8005264:	fba3 1302 	umull	r1, r3, r3, r2
 8005268:	095b      	lsrs	r3, r3, #5
 800526a:	2164      	movs	r1, #100	@ 0x64
 800526c:	fb01 f303 	mul.w	r3, r1, r3
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	3332      	adds	r3, #50	@ 0x32
 8005276:	4a08      	ldr	r2, [pc, #32]	@ (8005298 <UART_SetConfig+0x4e4>)
 8005278:	fba2 2303 	umull	r2, r3, r2, r3
 800527c:	095b      	lsrs	r3, r3, #5
 800527e:	f003 020f 	and.w	r2, r3, #15
 8005282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4422      	add	r2, r4
 800528a:	609a      	str	r2, [r3, #8]
}
 800528c:	bf00      	nop
 800528e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005292:	46bd      	mov	sp, r7
 8005294:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005298:	51eb851f 	.word	0x51eb851f

0800529c <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  UG_U16 d = *p++;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	1c5a      	adds	r2, r3, #1
 80052a8:	607a      	str	r2, [r7, #4]
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	81fb      	strh	r3, [r7, #14]
  return ((d<<8) | *p);
 80052ae:	89fb      	ldrh	r3, [r7, #14]
 80052b0:	021b      	lsls	r3, r3, #8
 80052b2:	b21a      	sxth	r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	b21b      	sxth	r3, r3
 80052ba:	4313      	orrs	r3, r2
 80052bc:	b21b      	sxth	r3, r3
 80052be:	b29b      	uxth	r3, r3
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3714      	adds	r7, #20
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2204      	movs	r2, #4
 80052e0:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2204      	movs	r2, #4
 80052e6:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29b      	uxth	r3, r3
 8005302:	b21a      	sxth	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005310:	b29a      	uxth	r2, r3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8005318:	b29b      	uxth	r3, r3
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	b29b      	uxth	r3, r3
 800531e:	3b01      	subs	r3, #1
 8005320:	b29b      	uxth	r3, r3
 8005322:	b21a      	sxth	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	845a      	strh	r2, [r3, #34]	@ 0x22
   g->console.x_pos = g->console.x_end;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	@ 0x22
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
   g->char_v_space = 1;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
   g->font=NULL;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	629a      	str	r2, [r3, #40]	@ 0x28
   g->currentFont.bytes_per_char = 0;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	861a      	strh	r2, [r3, #48]	@ 0x30
   g->currentFont.char_height = 0;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   g->currentFont.char_width = 0;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
   g->currentFont.number_of_chars = 0;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	865a      	strh	r2, [r3, #50]	@ 0x32
   g->currentFont.number_of_offsets = 0;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	869a      	strh	r2, [r3, #52]	@ 0x34
   g->currentFont.widths = NULL;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	639a      	str	r2, [r3, #56]	@ 0x38
   g->currentFont.offsets = NULL;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	63da      	str	r2, [r3, #60]	@ 0x3c
   g->currentFont.data = NULL;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	641a      	str	r2, [r3, #64]	@ 0x40
   g->currentFont.font = NULL;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	645a      	str	r2, [r3, #68]	@ 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f645 425d 	movw	r2, #23645	@ 0x5c5d
 8005392:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
   g->fore_color = C_WHITE;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800539c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
   g->back_color = C_BLACK;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
   g->next_window = NULL;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80053ba:	2300      	movs	r3, #0
 80053bc:	73fb      	strb	r3, [r7, #15]
 80053be:	e010      	b.n	80053e2 <UG_Init+0x116>
   {
      g->driver[i].driver = NULL;
 80053c0:	7bfb      	ldrb	r3, [r7, #15]
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	330a      	adds	r3, #10
 80053c6:	00db      	lsls	r3, r3, #3
 80053c8:	4413      	add	r3, r2
 80053ca:	2200      	movs	r2, #0
 80053cc:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 80053ce:	7bfb      	ldrb	r3, [r7, #15]
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	330a      	adds	r3, #10
 80053d4:	00db      	lsls	r3, r3, #3
 80053d6:	4413      	add	r3, r2
 80053d8:	2200      	movs	r2, #0
 80053da:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80053dc:	7bfb      	ldrb	r3, [r7, #15]
 80053de:	3301      	adds	r3, #1
 80053e0:	73fb      	strb	r3, [r7, #15]
 80053e2:	7bfb      	ldrb	r3, [r7, #15]
 80053e4:	2b03      	cmp	r3, #3
 80053e6:	d9eb      	bls.n	80053c0 <UG_Init+0xf4>
   }

   gui = g;
 80053e8:	4a04      	ldr	r2, [pc, #16]	@ (80053fc <UG_Init+0x130>)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6013      	str	r3, [r2, #0]
   return 1;
 80053ee:	2301      	movs	r3, #1
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3714      	adds	r7, #20
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr
 80053fc:	2001c4d0 	.word	0x2001c4d0

08005400 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  gui->font = font;
 8005408:	4b04      	ldr	r3, [pc, #16]	@ (800541c <UG_FontSelect+0x1c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr
 800541c:	2001c4d0 	.word	0x2001c4d0

08005420 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af02      	add	r7, sp, #8
 8005426:	4603      	mov	r3, r0
 8005428:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 800542a:	4b0e      	ldr	r3, [pc, #56]	@ (8005464 <UG_FillScreen+0x44>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005434:	b29b      	uxth	r3, r3
 8005436:	3b01      	subs	r3, #1
 8005438:	b29b      	uxth	r3, r3
 800543a:	b21a      	sxth	r2, r3
 800543c:	4b09      	ldr	r3, [pc, #36]	@ (8005464 <UG_FillScreen+0x44>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005446:	b29b      	uxth	r3, r3
 8005448:	3b01      	subs	r3, #1
 800544a:	b29b      	uxth	r3, r3
 800544c:	b219      	sxth	r1, r3
 800544e:	88fb      	ldrh	r3, [r7, #6]
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	460b      	mov	r3, r1
 8005454:	2100      	movs	r1, #0
 8005456:	2000      	movs	r0, #0
 8005458:	f000 f806 	bl	8005468 <UG_FillFrame>
}
 800545c:	bf00      	nop
 800545e:	3708      	adds	r7, #8
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	2001c4d0 	.word	0x2001c4d0

08005468 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8005468:	b5b0      	push	{r4, r5, r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af02      	add	r7, sp, #8
 800546e:	4604      	mov	r4, r0
 8005470:	4608      	mov	r0, r1
 8005472:	4611      	mov	r1, r2
 8005474:	461a      	mov	r2, r3
 8005476:	4623      	mov	r3, r4
 8005478:	80fb      	strh	r3, [r7, #6]
 800547a:	4603      	mov	r3, r0
 800547c:	80bb      	strh	r3, [r7, #4]
 800547e:	460b      	mov	r3, r1
 8005480:	807b      	strh	r3, [r7, #2]
 8005482:	4613      	mov	r3, r2
 8005484:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 8005486:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800548a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800548e:	429a      	cmp	r2, r3
 8005490:	da05      	bge.n	800549e <UG_FillFrame+0x36>
     swap(x1,x2);
 8005492:	88fb      	ldrh	r3, [r7, #6]
 8005494:	817b      	strh	r3, [r7, #10]
 8005496:	887b      	ldrh	r3, [r7, #2]
 8005498:	80fb      	strh	r3, [r7, #6]
 800549a:	897b      	ldrh	r3, [r7, #10]
 800549c:	807b      	strh	r3, [r7, #2]
   if ( y2 < y1 )
 800549e:	f9b7 2000 	ldrsh.w	r2, [r7]
 80054a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	da05      	bge.n	80054b6 <UG_FillFrame+0x4e>
     swap(y1,y2);
 80054aa:	88bb      	ldrh	r3, [r7, #4]
 80054ac:	813b      	strh	r3, [r7, #8]
 80054ae:	883b      	ldrh	r3, [r7, #0]
 80054b0:	80bb      	strh	r3, [r7, #4]
 80054b2:	893b      	ldrh	r3, [r7, #8]
 80054b4:	803b      	strh	r3, [r7, #0]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 80054b6:	4b24      	ldr	r3, [pc, #144]	@ (8005548 <UG_FillFrame+0xe0>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d012      	beq.n	80054ec <UG_FillFrame+0x84>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80054c6:	4b20      	ldr	r3, [pc, #128]	@ (8005548 <UG_FillFrame+0xe0>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054cc:	461d      	mov	r5, r3
 80054ce:	f9b7 4000 	ldrsh.w	r4, [r7]
 80054d2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80054d6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80054da:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80054de:	8c3b      	ldrh	r3, [r7, #32]
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	4623      	mov	r3, r4
 80054e4:	47a8      	blx	r5
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d028      	beq.n	800553e <UG_FillFrame+0xd6>
   }

   for( m=y1; m<=y2; m++ )
 80054ec:	88bb      	ldrh	r3, [r7, #4]
 80054ee:	81bb      	strh	r3, [r7, #12]
 80054f0:	e01e      	b.n	8005530 <UG_FillFrame+0xc8>
   {
      for( n=x1; n<=x2; n++ )
 80054f2:	88fb      	ldrh	r3, [r7, #6]
 80054f4:	81fb      	strh	r3, [r7, #14]
 80054f6:	e00f      	b.n	8005518 <UG_FillFrame+0xb0>
      {
         gui->device->pset(n,m,c);
 80054f8:	4b13      	ldr	r3, [pc, #76]	@ (8005548 <UG_FillFrame+0xe0>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	8c3a      	ldrh	r2, [r7, #32]
 8005502:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8005506:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800550a:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 800550c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005510:	b29b      	uxth	r3, r3
 8005512:	3301      	adds	r3, #1
 8005514:	b29b      	uxth	r3, r3
 8005516:	81fb      	strh	r3, [r7, #14]
 8005518:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800551c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005520:	429a      	cmp	r2, r3
 8005522:	dde9      	ble.n	80054f8 <UG_FillFrame+0x90>
   for( m=y1; m<=y2; m++ )
 8005524:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005528:	b29b      	uxth	r3, r3
 800552a:	3301      	adds	r3, #1
 800552c:	b29b      	uxth	r3, r3
 800552e:	81bb      	strh	r3, [r7, #12]
 8005530:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005534:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005538:	429a      	cmp	r2, r3
 800553a:	ddda      	ble.n	80054f2 <UG_FillFrame+0x8a>
 800553c:	e000      	b.n	8005540 <UG_FillFrame+0xd8>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800553e:	bf00      	nop
      }
   }
}
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bdb0      	pop	{r4, r5, r7, pc}
 8005546:	bf00      	nop
 8005548:	2001c4d0 	.word	0x2001c4d0

0800554c <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800554c:	b5b0      	push	{r4, r5, r7, lr}
 800554e:	b08a      	sub	sp, #40	@ 0x28
 8005550:	af02      	add	r7, sp, #8
 8005552:	4604      	mov	r4, r0
 8005554:	4608      	mov	r0, r1
 8005556:	4611      	mov	r1, r2
 8005558:	461a      	mov	r2, r3
 800555a:	4623      	mov	r3, r4
 800555c:	80fb      	strh	r3, [r7, #6]
 800555e:	4603      	mov	r3, r0
 8005560:	80bb      	strh	r3, [r7, #4]
 8005562:	460b      	mov	r3, r1
 8005564:	807b      	strh	r3, [r7, #2]
 8005566:	4613      	mov	r3, r2
 8005568:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 800556a:	4b67      	ldr	r3, [pc, #412]	@ (8005708 <UG_DrawLine+0x1bc>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d013      	beq.n	80055a2 <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800557a:	4b63      	ldr	r3, [pc, #396]	@ (8005708 <UG_DrawLine+0x1bc>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005580:	461d      	mov	r5, r3
 8005582:	f9b7 4000 	ldrsh.w	r4, [r7]
 8005586:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800558a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800558e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005592:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005594:	9300      	str	r3, [sp, #0]
 8005596:	4623      	mov	r3, r4
 8005598:	47a8      	blx	r5
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	f000 80ae 	beq.w	80056fe <UG_DrawLine+0x1b2>
   }

   dx = x2 - x1;
 80055a2:	887a      	ldrh	r2, [r7, #2]
 80055a4:	88fb      	ldrh	r3, [r7, #6]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 80055ac:	883a      	ldrh	r2, [r7, #0]
 80055ae:	88bb      	ldrh	r3, [r7, #4]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 80055b6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	bfb8      	it	lt
 80055be:	425b      	neglt	r3, r3
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 80055c4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	bfb8      	it	lt
 80055cc:	425b      	neglt	r3, r3
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 80055d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	dd01      	ble.n	80055de <UG_DrawLine+0x92>
 80055da:	2301      	movs	r3, #1
 80055dc:	e001      	b.n	80055e2 <UG_DrawLine+0x96>
 80055de:	f04f 33ff 	mov.w	r3, #4294967295
 80055e2:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 80055e4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	dd01      	ble.n	80055f0 <UG_DrawLine+0xa4>
 80055ec:	2301      	movs	r3, #1
 80055ee:	e001      	b.n	80055f4 <UG_DrawLine+0xa8>
 80055f0:	f04f 33ff 	mov.w	r3, #4294967295
 80055f4:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 80055f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80055fa:	105b      	asrs	r3, r3, #1
 80055fc:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 80055fe:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005602:	105b      	asrs	r3, r3, #1
 8005604:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 8005606:	88fb      	ldrh	r3, [r7, #6]
 8005608:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 800560a:	88bb      	ldrh	r3, [r7, #4]
 800560c:	82fb      	strh	r3, [r7, #22]

   gui->device->pset(drawx, drawy,c);
 800560e:	4b3e      	ldr	r3, [pc, #248]	@ (8005708 <UG_DrawLine+0x1bc>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8005618:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800561c:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8005620:	4798      	blx	r3

   if( dxabs >= dyabs )
 8005622:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8005626:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800562a:	429a      	cmp	r2, r3
 800562c:	db33      	blt.n	8005696 <UG_DrawLine+0x14a>
   {
      for( n=0; n<dxabs; n++ )
 800562e:	2300      	movs	r3, #0
 8005630:	83fb      	strh	r3, [r7, #30]
 8005632:	e029      	b.n	8005688 <UG_DrawLine+0x13c>
      {
         y += dyabs;
 8005634:	8b7a      	ldrh	r2, [r7, #26]
 8005636:	89fb      	ldrh	r3, [r7, #14]
 8005638:	4413      	add	r3, r2
 800563a:	b29b      	uxth	r3, r3
 800563c:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 800563e:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005642:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005646:	429a      	cmp	r2, r3
 8005648:	db09      	blt.n	800565e <UG_DrawLine+0x112>
         {
            y -= dxabs;
 800564a:	8b7a      	ldrh	r2, [r7, #26]
 800564c:	8a3b      	ldrh	r3, [r7, #16]
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	b29b      	uxth	r3, r3
 8005652:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 8005654:	8afa      	ldrh	r2, [r7, #22]
 8005656:	897b      	ldrh	r3, [r7, #10]
 8005658:	4413      	add	r3, r2
 800565a:	b29b      	uxth	r3, r3
 800565c:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 800565e:	8b3a      	ldrh	r2, [r7, #24]
 8005660:	89bb      	ldrh	r3, [r7, #12]
 8005662:	4413      	add	r3, r2
 8005664:	b29b      	uxth	r3, r3
 8005666:	833b      	strh	r3, [r7, #24]
         gui->device->pset(drawx, drawy,c);
 8005668:	4b27      	ldr	r3, [pc, #156]	@ (8005708 <UG_DrawLine+0x1bc>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8005672:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8005676:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 800567a:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 800567c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005680:	b29b      	uxth	r3, r3
 8005682:	3301      	adds	r3, #1
 8005684:	b29b      	uxth	r3, r3
 8005686:	83fb      	strh	r3, [r7, #30]
 8005688:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800568c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005690:	429a      	cmp	r2, r3
 8005692:	dbcf      	blt.n	8005634 <UG_DrawLine+0xe8>
 8005694:	e034      	b.n	8005700 <UG_DrawLine+0x1b4>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 8005696:	2300      	movs	r3, #0
 8005698:	83fb      	strh	r3, [r7, #30]
 800569a:	e029      	b.n	80056f0 <UG_DrawLine+0x1a4>
      {
         x += dxabs;
 800569c:	8bba      	ldrh	r2, [r7, #28]
 800569e:	8a3b      	ldrh	r3, [r7, #16]
 80056a0:	4413      	add	r3, r2
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 80056a6:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80056aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	db09      	blt.n	80056c6 <UG_DrawLine+0x17a>
         {
            x -= dyabs;
 80056b2:	8bba      	ldrh	r2, [r7, #28]
 80056b4:	89fb      	ldrh	r3, [r7, #14]
 80056b6:	1ad3      	subs	r3, r2, r3
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 80056bc:	8b3a      	ldrh	r2, [r7, #24]
 80056be:	89bb      	ldrh	r3, [r7, #12]
 80056c0:	4413      	add	r3, r2
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 80056c6:	8afa      	ldrh	r2, [r7, #22]
 80056c8:	897b      	ldrh	r3, [r7, #10]
 80056ca:	4413      	add	r3, r2
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	82fb      	strh	r3, [r7, #22]
         gui->device->pset(drawx, drawy,c);
 80056d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005708 <UG_DrawLine+0x1bc>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80056da:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 80056de:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 80056e2:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 80056e4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	3301      	adds	r3, #1
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	83fb      	strh	r3, [r7, #30]
 80056f0:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80056f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	dbcf      	blt.n	800569c <UG_DrawLine+0x150>
 80056fc:	e000      	b.n	8005700 <UG_DrawLine+0x1b4>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80056fe:	bf00      	nop
      }
   }  
}
 8005700:	3720      	adds	r7, #32
 8005702:	46bd      	mov	sp, r7
 8005704:	bdb0      	pop	{r4, r5, r7, pc}
 8005706:	bf00      	nop
 8005708:	2001c4d0 	.word	0x2001c4d0

0800570c <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 800570c:	b590      	push	{r4, r7, lr}
 800570e:	b087      	sub	sp, #28
 8005710:	af02      	add	r7, sp, #8
 8005712:	4603      	mov	r3, r0
 8005714:	603a      	str	r2, [r7, #0]
 8005716:	80fb      	strh	r3, [r7, #6]
 8005718:	460b      	mov	r3, r1
 800571a:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 800571c:	88fb      	ldrh	r3, [r7, #6]
 800571e:	81fb      	strh	r3, [r7, #14]
   yp=y;
 8005720:	88bb      	ldrh	r3, [r7, #4]
 8005722:	81bb      	strh	r3, [r7, #12]

   _UG_FontSelect(gui->font);
 8005724:	4b44      	ldr	r3, [pc, #272]	@ (8005838 <UG_PutString+0x12c>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800572a:	4618      	mov	r0, r3
 800572c:	f000 faa4 	bl	8005c78 <_UG_FontSelect>
   while ( *str != 0 )
 8005730:	e064      	b.n	80057fc <UG_PutString+0xf0>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8005732:	4b41      	ldr	r3, [pc, #260]	@ (8005838 <UG_PutString+0x12c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800573a:	2b00      	cmp	r3, #0
 800573c:	d106      	bne.n	800574c <UG_PutString+0x40>
         chr = _UG_DecodeUTF8(&str);
 800573e:	463b      	mov	r3, r7
 8005740:	4618      	mov	r0, r3
 8005742:	f000 f8d5 	bl	80058f0 <_UG_DecodeUTF8>
 8005746:	4603      	mov	r3, r0
 8005748:	817b      	strh	r3, [r7, #10]
 800574a:	e004      	b.n	8005756 <UG_PutString+0x4a>
      }
      else{
         chr = *str++;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	1c5a      	adds	r2, r3, #1
 8005750:	603a      	str	r2, [r7, #0]
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	817b      	strh	r3, [r7, #10]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 8005756:	897b      	ldrh	r3, [r7, #10]
 8005758:	2b0a      	cmp	r3, #10
 800575a:	d105      	bne.n	8005768 <UG_PutString+0x5c>
      {
         xp = gui->device->x_dim;
 800575c:	4b36      	ldr	r3, [pc, #216]	@ (8005838 <UG_PutString+0x12c>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	881b      	ldrh	r3, [r3, #0]
 8005764:	81fb      	strh	r3, [r7, #14]
         continue;
 8005766:	e049      	b.n	80057fc <UG_PutString+0xf0>
      }
      cw = _UG_GetCharData(chr,NULL);
 8005768:	897b      	ldrh	r3, [r7, #10]
 800576a:	2100      	movs	r1, #0
 800576c:	4618      	mov	r0, r3
 800576e:	f000 f937 	bl	80059e0 <_UG_GetCharData>
 8005772:	4603      	mov	r3, r0
 8005774:	813b      	strh	r3, [r7, #8]
      if(cw==-1) continue;
 8005776:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800577a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577e:	d03c      	beq.n	80057fa <UG_PutString+0xee>
      if ( xp + cw > gui->device->x_dim - 1 )
 8005780:	4b2d      	ldr	r3, [pc, #180]	@ (8005838 <UG_PutString+0x12c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f9b3 3000 	ldrsh.w	r3, [r3]
 800578a:	4619      	mov	r1, r3
 800578c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8005790:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8005794:	4413      	add	r3, r2
 8005796:	4299      	cmp	r1, r3
 8005798:	dc11      	bgt.n	80057be <UG_PutString+0xb2>
      {
         xp = x;
 800579a:	88fb      	ldrh	r3, [r7, #6]
 800579c:	81fb      	strh	r3, [r7, #14]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 800579e:	4b26      	ldr	r3, [pc, #152]	@ (8005838 <UG_PutString+0x12c>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80057a6:	b21b      	sxth	r3, r3
 80057a8:	4a23      	ldr	r2, [pc, #140]	@ (8005838 <UG_PutString+0x12c>)
 80057aa:	6812      	ldr	r2, [r2, #0]
 80057ac:	f992 204a 	ldrsb.w	r2, [r2, #74]	@ 0x4a
 80057b0:	4413      	add	r3, r2
 80057b2:	b21b      	sxth	r3, r3
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	89bb      	ldrh	r3, [r7, #12]
 80057b8:	4413      	add	r3, r2
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	81bb      	strh	r3, [r7, #12]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 80057be:	4b1e      	ldr	r3, [pc, #120]	@ (8005838 <UG_PutString+0x12c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f8b3 404c 	ldrh.w	r4, [r3, #76]	@ 0x4c
 80057c6:	4b1c      	ldr	r3, [pc, #112]	@ (8005838 <UG_PutString+0x12c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 80057ce:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80057d2:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80057d6:	8978      	ldrh	r0, [r7, #10]
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	4623      	mov	r3, r4
 80057dc:	f000 face 	bl	8005d7c <_UG_PutChar>

      xp += cw + gui->char_h_space;
 80057e0:	4b15      	ldr	r3, [pc, #84]	@ (8005838 <UG_PutString+0x12c>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	893b      	ldrh	r3, [r7, #8]
 80057ec:	4413      	add	r3, r2
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	89fb      	ldrh	r3, [r7, #14]
 80057f2:	4413      	add	r3, r2
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	81fb      	strh	r3, [r7, #14]
 80057f8:	e000      	b.n	80057fc <UG_PutString+0xf0>
      if(cw==-1) continue;
 80057fa:	bf00      	nop
   while ( *str != 0 )
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d196      	bne.n	8005732 <UG_PutString+0x26>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 8005804:	4b0c      	ldr	r3, [pc, #48]	@ (8005838 <UG_PutString+0x12c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00c      	beq.n	800582e <UG_PutString+0x122>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 8005814:	4b08      	ldr	r3, [pc, #32]	@ (8005838 <UG_PutString+0x12c>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800581a:	461c      	mov	r4, r3
 800581c:	f04f 33ff 	mov.w	r3, #4294967295
 8005820:	f04f 32ff 	mov.w	r2, #4294967295
 8005824:	f04f 31ff 	mov.w	r1, #4294967295
 8005828:	f04f 30ff 	mov.w	r0, #4294967295
 800582c:	47a0      	blx	r4
}
 800582e:	bf00      	nop
 8005830:	3714      	adds	r7, #20
 8005832:	46bd      	mov	sp, r7
 8005834:	bd90      	pop	{r4, r7, pc}
 8005836:	bf00      	nop
 8005838:	2001c4d0 	.word	0x2001c4d0

0800583c <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	4603      	mov	r3, r0
 8005844:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 8005846:	4b05      	ldr	r3, [pc, #20]	@ (800585c <UG_SetForecolor+0x20>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	88fa      	ldrh	r2, [r7, #6]
 800584c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr
 800585c:	2001c4d0 	.word	0x2001c4d0

08005860 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	4603      	mov	r3, r0
 8005868:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 800586a:	4b05      	ldr	r3, [pc, #20]	@ (8005880 <UG_SetBackcolor+0x20>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	88fa      	ldrh	r2, [r7, #6]
 8005870:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	2001c4d0 	.word	0x2001c4d0

08005884 <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	4603      	mov	r3, r0
 800588c:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 800588e:	4b06      	ldr	r3, [pc, #24]	@ (80058a8 <UG_FontSetHSpace+0x24>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	88fa      	ldrh	r2, [r7, #6]
 8005894:	b252      	sxtb	r2, r2
 8005896:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
}
 800589a:	bf00      	nop
 800589c:	370c      	adds	r7, #12
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	2001c4d0 	.word	0x2001c4d0

080058ac <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	4603      	mov	r3, r0
 80058b4:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 80058b6:	4b06      	ldr	r3, [pc, #24]	@ (80058d0 <UG_FontSetVSpace+0x24>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	88fa      	ldrh	r2, [r7, #6]
 80058bc:	b252      	sxtb	r2, r2
 80058be:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 80058c2:	bf00      	nop
 80058c4:	370c      	adds	r7, #12
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	2001c4d0 	.word	0x2001c4d0

080058d4 <UG_FontGetTransparency>:
{
  gui->transparent_font=t;
}

UG_U8 UG_FontGetTransparency( void )
{
 80058d4:	b480      	push	{r7}
 80058d6:	af00      	add	r7, sp, #0
  return gui->transparent_font;
 80058d8:	4b04      	ldr	r3, [pc, #16]	@ (80058ec <UG_FontGetTransparency+0x18>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	2001c4d0 	.word	0x2001c4d0

080058f0 <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]

  char c=**str;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	73fb      	strb	r3, [r7, #15]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 8005900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005904:	2b00      	cmp	r3, #0
 8005906:	db07      	blt.n	8005918 <_UG_DecodeUTF8+0x28>
  {
    *str = *str+1;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	1c5a      	adds	r2, r3, #1
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	601a      	str	r2, [r3, #0]
    return c;
 8005912:	7bfb      	ldrb	r3, [r7, #15]
 8005914:	b29b      	uxth	r3, r3
 8005916:	e05c      	b.n	80059d2 <_UG_DecodeUTF8+0xe2>
  }

  UG_U8 bytes_left=0;
 8005918:	2300      	movs	r3, #0
 800591a:	73bb      	strb	r3, [r7, #14]
  UG_CHAR encoding=0;
 800591c:	2300      	movs	r3, #0
 800591e:	81bb      	strh	r3, [r7, #12]

  while(**str)
 8005920:	e04f      	b.n	80059c2 <_UG_DecodeUTF8+0xd2>
  {
    c=**str;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	73fb      	strb	r3, [r7, #15]
    *str = *str+1;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	1c5a      	adds	r2, r3, #1
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 8005934:	7bbb      	ldrb	r3, [r7, #14]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d130      	bne.n	800599c <_UG_DecodeUTF8+0xac>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 800593a:	7bfb      	ldrb	r3, [r7, #15]
 800593c:	2bdf      	cmp	r3, #223	@ 0xdf
 800593e:	d806      	bhi.n	800594e <_UG_DecodeUTF8+0x5e>
      {
        bytes_left = 1;
 8005940:	2301      	movs	r3, #1
 8005942:	73bb      	strb	r3, [r7, #14]
        c &= 0x01f;
 8005944:	7bfb      	ldrb	r3, [r7, #15]
 8005946:	f003 031f 	and.w	r3, r3, #31
 800594a:	73fb      	strb	r3, [r7, #15]
 800594c:	e023      	b.n	8005996 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 800594e:	7bfb      	ldrb	r3, [r7, #15]
 8005950:	2bef      	cmp	r3, #239	@ 0xef
 8005952:	d806      	bhi.n	8005962 <_UG_DecodeUTF8+0x72>
      {
        bytes_left = 2;
 8005954:	2302      	movs	r3, #2
 8005956:	73bb      	strb	r3, [r7, #14]
        c &= 15;
 8005958:	7bfb      	ldrb	r3, [r7, #15]
 800595a:	f003 030f 	and.w	r3, r3, #15
 800595e:	73fb      	strb	r3, [r7, #15]
 8005960:	e019      	b.n	8005996 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 8005962:	7bfb      	ldrb	r3, [r7, #15]
 8005964:	2bf7      	cmp	r3, #247	@ 0xf7
 8005966:	d806      	bhi.n	8005976 <_UG_DecodeUTF8+0x86>
      {
        bytes_left = 3;
 8005968:	2303      	movs	r3, #3
 800596a:	73bb      	strb	r3, [r7, #14]
        c &= 7;
 800596c:	7bfb      	ldrb	r3, [r7, #15]
 800596e:	f003 0307 	and.w	r3, r3, #7
 8005972:	73fb      	strb	r3, [r7, #15]
 8005974:	e00f      	b.n	8005996 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 8005976:	7bfb      	ldrb	r3, [r7, #15]
 8005978:	2bfb      	cmp	r3, #251	@ 0xfb
 800597a:	d806      	bhi.n	800598a <_UG_DecodeUTF8+0x9a>
      {
        bytes_left = 4;
 800597c:	2304      	movs	r3, #4
 800597e:	73bb      	strb	r3, [r7, #14]
        c &= 3;
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	f003 0303 	and.w	r3, r3, #3
 8005986:	73fb      	strb	r3, [r7, #15]
 8005988:	e005      	b.n	8005996 <_UG_DecodeUTF8+0xa6>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 800598a:	2305      	movs	r3, #5
 800598c:	73bb      	strb	r3, [r7, #14]
        c &= 1;
 800598e:	7bfb      	ldrb	r3, [r7, #15]
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	73fb      	strb	r3, [r7, #15]
      }
      encoding = c;
 8005996:	7bfb      	ldrb	r3, [r7, #15]
 8005998:	81bb      	strh	r3, [r7, #12]
 800599a:	e012      	b.n	80059c2 <_UG_DecodeUTF8+0xd2>
    }
    else
    {
      encoding<<=6;
 800599c:	89bb      	ldrh	r3, [r7, #12]
 800599e:	019b      	lsls	r3, r3, #6
 80059a0:	81bb      	strh	r3, [r7, #12]
      encoding |= (c & 0x3F);
 80059a2:	7bfb      	ldrb	r3, [r7, #15]
 80059a4:	b21b      	sxth	r3, r3
 80059a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80059aa:	b21a      	sxth	r2, r3
 80059ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	b21b      	sxth	r3, r3
 80059b4:	81bb      	strh	r3, [r7, #12]
      if ( --bytes_left == 0 )
 80059b6:	7bbb      	ldrb	r3, [r7, #14]
 80059b8:	3b01      	subs	r3, #1
 80059ba:	73bb      	strb	r3, [r7, #14]
 80059bc:	7bbb      	ldrb	r3, [r7, #14]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d005      	beq.n	80059ce <_UG_DecodeUTF8+0xde>
  while(**str)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1aa      	bne.n	8005922 <_UG_DecodeUTF8+0x32>
 80059cc:	e000      	b.n	80059d0 <_UG_DecodeUTF8+0xe0>
        break;
 80059ce:	bf00      	nop
    }
  }
  return encoding;
 80059d0:	89bb      	ldrh	r3, [r7, #12]
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3714      	adds	r7, #20
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
	...

080059e0 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	4603      	mov	r3, r0
 80059e8:	6039      	str	r1, [r7, #0]
 80059ea:	80fb      	strh	r3, [r7, #6]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  UG_U16 start=0;
 80059ec:	2300      	movs	r3, #0
 80059ee:	82fb      	strh	r3, [r7, #22]
  UG_U16 skip=0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	82bb      	strh	r3, [r7, #20]
  UG_U16 t=0;
 80059f4:	2300      	movs	r3, #0
 80059f6:	827b      	strh	r3, [r7, #18]
  UG_U8 range=0;
 80059f8:	2300      	movs	r3, #0
 80059fa:	747b      	strb	r3, [r7, #17]
  UG_U8 found=0;
 80059fc:	2300      	movs	r3, #0
 80059fe:	743b      	strb	r3, [r7, #16]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 8005a00:	4b98      	ldr	r3, [pc, #608]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a06:	4b98      	ldr	r3, [pc, #608]	@ (8005c68 <_UG_GetCharData+0x288>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d10f      	bne.n	8005a2e <_UG_GetCharData+0x4e>
 8005a0e:	4b97      	ldr	r3, [pc, #604]	@ (8005c6c <_UG_GetCharData+0x28c>)
 8005a10:	881b      	ldrh	r3, [r3, #0]
 8005a12:	88fa      	ldrh	r2, [r7, #6]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d10a      	bne.n	8005a2e <_UG_GetCharData+0x4e>
    if(p){
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d003      	beq.n	8005a26 <_UG_GetCharData+0x46>
      *p=last_p;                                                    // Load char bitmap address
 8005a1e:	4b94      	ldr	r3, [pc, #592]	@ (8005c70 <_UG_GetCharData+0x290>)
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	601a      	str	r2, [r3, #0]
    }
    return last_width;
 8005a26:	4b93      	ldr	r3, [pc, #588]	@ (8005c74 <_UG_GetCharData+0x294>)
 8005a28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005a2c:	e116      	b.n	8005c5c <_UG_GetCharData+0x27c>
  }

  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 8005a2e:	4b8d      	ldr	r3, [pc, #564]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f000 80cc 	beq.w	8005bd4 <_UG_GetCharData+0x1f4>
    switch ( encoding )
 8005a3c:	88fb      	ldrh	r3, [r7, #6]
 8005a3e:	2bfc      	cmp	r3, #252	@ 0xfc
 8005a40:	f300 80c8 	bgt.w	8005bd4 <_UG_GetCharData+0x1f4>
 8005a44:	2bd6      	cmp	r3, #214	@ 0xd6
 8005a46:	da09      	bge.n	8005a5c <_UG_GetCharData+0x7c>
 8005a48:	2bc4      	cmp	r3, #196	@ 0xc4
 8005a4a:	d06c      	beq.n	8005b26 <_UG_GetCharData+0x146>
 8005a4c:	2bc4      	cmp	r3, #196	@ 0xc4
 8005a4e:	f300 80c1 	bgt.w	8005bd4 <_UG_GetCharData+0x1f4>
 8005a52:	2bb0      	cmp	r3, #176	@ 0xb0
 8005a54:	d06d      	beq.n	8005b32 <_UG_GetCharData+0x152>
 8005a56:	2bb5      	cmp	r3, #181	@ 0xb5
 8005a58:	d068      	beq.n	8005b2c <_UG_GetCharData+0x14c>
 8005a5a:	e06e      	b.n	8005b3a <_UG_GetCharData+0x15a>
 8005a5c:	3bd6      	subs	r3, #214	@ 0xd6
 8005a5e:	2b26      	cmp	r3, #38	@ 0x26
 8005a60:	f200 80b8 	bhi.w	8005bd4 <_UG_GetCharData+0x1f4>
 8005a64:	a201      	add	r2, pc, #4	@ (adr r2, 8005a6c <_UG_GetCharData+0x8c>)
 8005a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6a:	bf00      	nop
 8005a6c:	08005b0f 	.word	0x08005b0f
 8005a70:	08005bd5 	.word	0x08005bd5
 8005a74:	08005bd5 	.word	0x08005bd5
 8005a78:	08005bd5 	.word	0x08005bd5
 8005a7c:	08005bd5 	.word	0x08005bd5
 8005a80:	08005bd5 	.word	0x08005bd5
 8005a84:	08005b1b 	.word	0x08005b1b
 8005a88:	08005bd5 	.word	0x08005bd5
 8005a8c:	08005bd5 	.word	0x08005bd5
 8005a90:	08005bd5 	.word	0x08005bd5
 8005a94:	08005bd5 	.word	0x08005bd5
 8005a98:	08005bd5 	.word	0x08005bd5
 8005a9c:	08005bd5 	.word	0x08005bd5
 8005aa0:	08005bd5 	.word	0x08005bd5
 8005aa4:	08005b21 	.word	0x08005b21
 8005aa8:	08005bd5 	.word	0x08005bd5
 8005aac:	08005bd5 	.word	0x08005bd5
 8005ab0:	08005bd5 	.word	0x08005bd5
 8005ab4:	08005bd5 	.word	0x08005bd5
 8005ab8:	08005bd5 	.word	0x08005bd5
 8005abc:	08005bd5 	.word	0x08005bd5
 8005ac0:	08005bd5 	.word	0x08005bd5
 8005ac4:	08005bd5 	.word	0x08005bd5
 8005ac8:	08005bd5 	.word	0x08005bd5
 8005acc:	08005bd5 	.word	0x08005bd5
 8005ad0:	08005bd5 	.word	0x08005bd5
 8005ad4:	08005bd5 	.word	0x08005bd5
 8005ad8:	08005bd5 	.word	0x08005bd5
 8005adc:	08005bd5 	.word	0x08005bd5
 8005ae0:	08005bd5 	.word	0x08005bd5
 8005ae4:	08005bd5 	.word	0x08005bd5
 8005ae8:	08005bd5 	.word	0x08005bd5
 8005aec:	08005b09 	.word	0x08005b09
 8005af0:	08005bd5 	.word	0x08005bd5
 8005af4:	08005bd5 	.word	0x08005bd5
 8005af8:	08005bd5 	.word	0x08005bd5
 8005afc:	08005bd5 	.word	0x08005bd5
 8005b00:	08005bd5 	.word	0x08005bd5
 8005b04:	08005b15 	.word	0x08005b15
    {
       case 0xF6: encoding = 0x94; break; // ö
 8005b08:	2394      	movs	r3, #148	@ 0x94
 8005b0a:	80fb      	strh	r3, [r7, #6]
 8005b0c:	e015      	b.n	8005b3a <_UG_GetCharData+0x15a>
       case 0xD6: encoding = 0x99; break; // Ö
 8005b0e:	2399      	movs	r3, #153	@ 0x99
 8005b10:	80fb      	strh	r3, [r7, #6]
 8005b12:	e012      	b.n	8005b3a <_UG_GetCharData+0x15a>
       case 0xFC: encoding = 0x81; break; // ü
 8005b14:	2381      	movs	r3, #129	@ 0x81
 8005b16:	80fb      	strh	r3, [r7, #6]
 8005b18:	e00f      	b.n	8005b3a <_UG_GetCharData+0x15a>
       case 0xDC: encoding = 0x9A; break; // Ü
 8005b1a:	239a      	movs	r3, #154	@ 0x9a
 8005b1c:	80fb      	strh	r3, [r7, #6]
 8005b1e:	e00c      	b.n	8005b3a <_UG_GetCharData+0x15a>
       case 0xE4: encoding = 0x84; break; // ä
 8005b20:	2384      	movs	r3, #132	@ 0x84
 8005b22:	80fb      	strh	r3, [r7, #6]
 8005b24:	e009      	b.n	8005b3a <_UG_GetCharData+0x15a>
       case 0xC4: encoding = 0x8E; break; // Ä
 8005b26:	238e      	movs	r3, #142	@ 0x8e
 8005b28:	80fb      	strh	r3, [r7, #6]
 8005b2a:	e006      	b.n	8005b3a <_UG_GetCharData+0x15a>
       case 0xB5: encoding = 0xE6; break; // µ
 8005b2c:	23e6      	movs	r3, #230	@ 0xe6
 8005b2e:	80fb      	strh	r3, [r7, #6]
 8005b30:	e003      	b.n	8005b3a <_UG_GetCharData+0x15a>
       case 0xB0: encoding = 0xF8; break; // °
 8005b32:	23f8      	movs	r3, #248	@ 0xf8
 8005b34:	80fb      	strh	r3, [r7, #6]
 8005b36:	bf00      	nop
 8005b38:	e04c      	b.n	8005bd4 <_UG_GetCharData+0x1f4>
    }
  }

  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8005b3a:	e04b      	b.n	8005bd4 <_UG_GetCharData+0x1f4>
  {
    UG_U16 curr_offset = ptr_8to16( gui->currentFont.offsets+(t*2));    // Offsets are 16-bit, splitted in 2 byte values
 8005b3c:	4b49      	ldr	r3, [pc, #292]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b42:	8a7a      	ldrh	r2, [r7, #18]
 8005b44:	0052      	lsls	r2, r2, #1
 8005b46:	4413      	add	r3, r2
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7ff fba7 	bl	800529c <ptr_8to16>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	81fb      	strh	r3, [r7, #14]

    if(curr_offset&0x8000)                                          // If the offset has the MSB bit set, it means it's the a range start
 8005b52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	da06      	bge.n	8005b68 <_UG_GetCharData+0x188>
    {
      start=curr_offset&0x7FFF;                                     // Store range start
 8005b5a:	89fb      	ldrh	r3, [r7, #14]
 8005b5c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005b60:	82fb      	strh	r3, [r7, #22]
      range=1;                                                      // Set flag
 8005b62:	2301      	movs	r3, #1
 8005b64:	747b      	strb	r3, [r7, #17]
 8005b66:	e032      	b.n	8005bce <_UG_GetCharData+0x1ee>
    }
    else if(range)                                                  // If range previously set, this is the range end
 8005b68:	7c7b      	ldrb	r3, [r7, #17]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d021      	beq.n	8005bb2 <_UG_GetCharData+0x1d2>
    {
      if(encoding>=start && encoding<=curr_offset)            // If the encoding is between the range
 8005b6e:	88fa      	ldrh	r2, [r7, #6]
 8005b70:	8afb      	ldrh	r3, [r7, #22]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d30d      	bcc.n	8005b92 <_UG_GetCharData+0x1b2>
 8005b76:	88fa      	ldrh	r2, [r7, #6]
 8005b78:	89fb      	ldrh	r3, [r7, #14]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d809      	bhi.n	8005b92 <_UG_GetCharData+0x1b2>
      {
        skip += (encoding-start);                             // Calculate the skip value
 8005b7e:	88fa      	ldrh	r2, [r7, #6]
 8005b80:	8afb      	ldrh	r3, [r7, #22]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	b29a      	uxth	r2, r3
 8005b86:	8abb      	ldrh	r3, [r7, #20]
 8005b88:	4413      	add	r3, r2
 8005b8a:	82bb      	strh	r3, [r7, #20]
        found=1;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	743b      	strb	r3, [r7, #16]
        break;
 8005b90:	e02a      	b.n	8005be8 <_UG_GetCharData+0x208>
      }
      else if(encoding<start)                                 // If the encoding is lower than current range start, the char is not in the font
 8005b92:	88fa      	ldrh	r2, [r7, #6]
 8005b94:	8afb      	ldrh	r3, [r7, #22]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d323      	bcc.n	8005be2 <_UG_GetCharData+0x202>
        break;

      skip += ((curr_offset-start)+1);                        // Encoding not found in the current range, increase skip size and clear range flasg
 8005b9a:	89fa      	ldrh	r2, [r7, #14]
 8005b9c:	8afb      	ldrh	r3, [r7, #22]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	8abb      	ldrh	r3, [r7, #20]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	3301      	adds	r3, #1
 8005baa:	82bb      	strh	r3, [r7, #20]
      range=0;
 8005bac:	2300      	movs	r3, #0
 8005bae:	747b      	strb	r3, [r7, #17]
 8005bb0:	e00d      	b.n	8005bce <_UG_GetCharData+0x1ee>
    }
    else                                                            // Range not set, this is a single char offset
    {
      if(encoding==curr_offset)                                     // If matching the current offset char
 8005bb2:	88fa      	ldrh	r2, [r7, #6]
 8005bb4:	89fb      	ldrh	r3, [r7, #14]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d102      	bne.n	8005bc0 <_UG_GetCharData+0x1e0>
      {
        found=1;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	743b      	strb	r3, [r7, #16]
        break;
 8005bbe:	e013      	b.n	8005be8 <_UG_GetCharData+0x208>
      }
      else if (encoding<curr_offset)                                // If the encoding is lower than current range, the char is not in the font
 8005bc0:	88fa      	ldrh	r2, [r7, #6]
 8005bc2:	89fb      	ldrh	r3, [r7, #14]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d30e      	bcc.n	8005be6 <_UG_GetCharData+0x206>
      {
        break;
      }
      skip++;                                                       // Else, increase skip and keep searching
 8005bc8:	8abb      	ldrh	r3, [r7, #20]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	82bb      	strh	r3, [r7, #20]
  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8005bce:	8a7b      	ldrh	r3, [r7, #18]
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	827b      	strh	r3, [r7, #18]
 8005bd4:	4b23      	ldr	r3, [pc, #140]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005bda:	8a7a      	ldrh	r2, [r7, #18]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d3ad      	bcc.n	8005b3c <_UG_GetCharData+0x15c>
 8005be0:	e002      	b.n	8005be8 <_UG_GetCharData+0x208>
        break;
 8005be2:	bf00      	nop
 8005be4:	e000      	b.n	8005be8 <_UG_GetCharData+0x208>
        break;
 8005be6:	bf00      	nop
    }
  }

  if(found)                                                         // If char found
 8005be8:	7c3b      	ldrb	r3, [r7, #16]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d034      	beq.n	8005c58 <_UG_GetCharData+0x278>
  {
    last_font =  gui->currentFont.font;                                     // Update cached data
 8005bee:	4b1d      	ldr	r3, [pc, #116]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8005c68 <_UG_GetCharData+0x288>)
 8005bf6:	6013      	str	r3, [r2, #0]
    last_encoding = encoding;
 8005bf8:	4a1c      	ldr	r2, [pc, #112]	@ (8005c6c <_UG_GetCharData+0x28c>)
 8005bfa:	88fb      	ldrh	r3, [r7, #6]
 8005bfc:	8013      	strh	r3, [r2, #0]
    last_p = ( gui->currentFont.data+(skip* gui->currentFont.bytes_per_char));
 8005bfe:	4b19      	ldr	r3, [pc, #100]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c04:	8aba      	ldrh	r2, [r7, #20]
 8005c06:	4917      	ldr	r1, [pc, #92]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005c08:	6809      	ldr	r1, [r1, #0]
 8005c0a:	8e09      	ldrh	r1, [r1, #48]	@ 0x30
 8005c0c:	fb01 f202 	mul.w	r2, r1, r2
 8005c10:	4413      	add	r3, r2
 8005c12:	4a17      	ldr	r2, [pc, #92]	@ (8005c70 <_UG_GetCharData+0x290>)
 8005c14:	6013      	str	r3, [r2, #0]
    if( gui->currentFont.widths){                                                // If width table available
 8005c16:	4b13      	ldr	r3, [pc, #76]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d009      	beq.n	8005c34 <_UG_GetCharData+0x254>
      last_width = *( gui->currentFont.widths+skip);                        // Use width from table
 8005c20:	4b10      	ldr	r3, [pc, #64]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c26:	8abb      	ldrh	r3, [r7, #20]
 8005c28:	4413      	add	r3, r2
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	b21a      	sxth	r2, r3
 8005c2e:	4b11      	ldr	r3, [pc, #68]	@ (8005c74 <_UG_GetCharData+0x294>)
 8005c30:	801a      	strh	r2, [r3, #0]
 8005c32:	e006      	b.n	8005c42 <_UG_GetCharData+0x262>
    }
    else{
      last_width =  gui->currentFont.char_width;                            // Else use width from char width
 8005c34:	4b0b      	ldr	r3, [pc, #44]	@ (8005c64 <_UG_GetCharData+0x284>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005c3c:	b21a      	sxth	r2, r3
 8005c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c74 <_UG_GetCharData+0x294>)
 8005c40:	801a      	strh	r2, [r3, #0]
    }


    if(p){
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d003      	beq.n	8005c50 <_UG_GetCharData+0x270>
      *p=last_p;                                                    // Load char bitmap address
 8005c48:	4b09      	ldr	r3, [pc, #36]	@ (8005c70 <_UG_GetCharData+0x290>)
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	601a      	str	r2, [r3, #0]
    }
    return(last_width);                                             // Return char width
 8005c50:	4b08      	ldr	r3, [pc, #32]	@ (8005c74 <_UG_GetCharData+0x294>)
 8005c52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c56:	e001      	b.n	8005c5c <_UG_GetCharData+0x27c>
  }
  return -1;                                                        // -1 = char not found
 8005c58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3718      	adds	r7, #24
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	2001c4d0 	.word	0x2001c4d0
 8005c68:	2001c4d4 	.word	0x2001c4d4
 8005c6c:	2001c4d8 	.word	0x2001c4d8
 8005c70:	2001c4dc 	.word	0x2001c4dc
 8005c74:	2001c4e0 	.word	0x2001c4e0

08005c78 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 8005c78:	b590      	push	{r4, r7, lr}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 8005c80:	4b3d      	ldr	r3, [pc, #244]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d070      	beq.n	8005d6e <_UG_FontSelect+0xf6>
    return;
   gui->currentFont.font = font;                          // Save Font pointer
 8005c8c:	4b3a      	ldr	r3, [pc, #232]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	645a      	str	r2, [r3, #68]	@ 0x44
   gui->currentFont.font_type = 0x7F & *font;             // Byte    0: Font_type
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	781a      	ldrb	r2, [r3, #0]
 8005c98:	4b37      	ldr	r3, [pc, #220]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005ca0:	b2d2      	uxtb	r2, r2
 8005ca2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
   gui->currentFont.is_old_font = (0x80 & *font++)&&1;    // Byte    0: Bit 7 indicates old or new font type. 1=old font, 0=new font
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	1c5a      	adds	r2, r3, #1
 8005caa:	607a      	str	r2, [r7, #4]
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	b25b      	sxtb	r3, r3
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	da01      	bge.n	8005cb8 <_UG_FontSelect+0x40>
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	e000      	b.n	8005cba <_UG_FontSelect+0x42>
 8005cb8:	2200      	movs	r2, #0
 8005cba:	4b2f      	ldr	r3, [pc, #188]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	b2d2      	uxtb	r2, r2
 8005cc0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
   gui->currentFont.char_width = *font++;                 // Byte    1: Char width
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	1c5a      	adds	r2, r3, #1
 8005cc8:	607a      	str	r2, [r7, #4]
 8005cca:	4a2b      	ldr	r2, [pc, #172]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005ccc:	6812      	ldr	r2, [r2, #0]
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	f882 302e 	strb.w	r3, [r2, #46]	@ 0x2e
   gui->currentFont.char_height = *font++;                // Byte    2: Char height
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	1c5a      	adds	r2, r3, #1
 8005cd8:	607a      	str	r2, [r7, #4]
 8005cda:	4a27      	ldr	r2, [pc, #156]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005cdc:	6812      	ldr	r2, [r2, #0]
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	f882 302f 	strb.w	r3, [r2, #47]	@ 0x2f
   gui->currentFont.number_of_chars = ptr_8to16(font);    // Bytes 3+4: Number of chars
 8005ce4:	4b24      	ldr	r3, [pc, #144]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005ce6:	681c      	ldr	r4, [r3, #0]
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7ff fad7 	bl	800529c <ptr_8to16>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	8663      	strh	r3, [r4, #50]	@ 0x32
  font+=2;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	3302      	adds	r3, #2
 8005cf6:	607b      	str	r3, [r7, #4]
   gui->currentFont.number_of_offsets = ptr_8to16(font);  // Bytes 5+6: Number of offsets
 8005cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005cfa:	681c      	ldr	r4, [r3, #0]
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f7ff facd 	bl	800529c <ptr_8to16>
 8005d02:	4603      	mov	r3, r0
 8005d04:	86a3      	strh	r3, [r4, #52]	@ 0x34
  font+=2;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	3302      	adds	r3, #2
 8005d0a:	607b      	str	r3, [r7, #4]
   gui->currentFont.bytes_per_char = ptr_8to16(font);     // Bytes 7+8: Bytes per char
 8005d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005d0e:	681c      	ldr	r4, [r3, #0]
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f7ff fac3 	bl	800529c <ptr_8to16>
 8005d16:	4603      	mov	r3, r0
 8005d18:	8623      	strh	r3, [r4, #48]	@ 0x30
  font+=2;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	3302      	adds	r3, #2
 8005d1e:	607b      	str	r3, [r7, #4]
  if(*font++){                                    // Byte 9: 1=Width table present, 0=not present
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	1c5a      	adds	r2, r3, #1
 8005d24:	607a      	str	r2, [r7, #4]
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00b      	beq.n	8005d44 <_UG_FontSelect+0xcc>
     gui->currentFont.widths = font;                      // Save pointer to width table
 8005d2c:	4b12      	ldr	r3, [pc, #72]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	639a      	str	r2, [r3, #56]	@ 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 8005d34:	4b10      	ldr	r3, [pc, #64]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4413      	add	r3, r2
 8005d40:	607b      	str	r3, [r7, #4]
 8005d42:	e003      	b.n	8005d4c <_UG_FontSelect+0xd4>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 8005d44:	4b0c      	ldr	r3, [pc, #48]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
   gui->currentFont.offsets = font;                       // Save pointer to offset table
 8005d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	63da      	str	r2, [r3, #60]	@ 0x3c
  font += ( gui->currentFont.number_of_offsets*2);        // Increase pointer by number of offsets*2 (2-byte values)
 8005d54:	4b08      	ldr	r3, [pc, #32]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005d5a:	005b      	lsls	r3, r3, #1
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4413      	add	r3, r2
 8005d62:	607b      	str	r3, [r7, #4]
   gui->currentFont.data = font;                          // Save pointer to bitmap data
 8005d64:	4b04      	ldr	r3, [pc, #16]	@ (8005d78 <_UG_FontSelect+0x100>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d6c:	e000      	b.n	8005d70 <_UG_FontSelect+0xf8>
    return;
 8005d6e:	bf00      	nop
}
 8005d70:	370c      	adds	r7, #12
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd90      	pop	{r4, r7, pc}
 8005d76:	bf00      	nop
 8005d78:	2001c4d0 	.word	0x2001c4d0

08005d7c <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 8005d7c:	b5b0      	push	{r4, r5, r7, lr}
 8005d7e:	b08c      	sub	sp, #48	@ 0x30
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	4604      	mov	r4, r0
 8005d84:	4608      	mov	r0, r1
 8005d86:	4611      	mov	r1, r2
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4623      	mov	r3, r4
 8005d8c:	80fb      	strh	r3, [r7, #6]
 8005d8e:	4603      	mov	r3, r0
 8005d90:	80bb      	strh	r3, [r7, #4]
 8005d92:	460b      	mov	r3, r1
 8005d94:	807b      	strh	r3, [r7, #2]
 8005d96:	4613      	mov	r3, r2
 8005d98:	803b      	strh	r3, [r7, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005d9e:	2300      	movs	r3, #0
 8005da0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005da2:	2300      	movs	r3, #0
 8005da4:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005da6:	2300      	movs	r3, #0
 8005da8:	843b      	strh	r3, [r7, #32]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 8005daa:	4b8b      	ldr	r3, [pc, #556]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8005db2:	75fb      	strb	r3, [r7, #23]
 8005db4:	4b88      	ldr	r3, [pc, #544]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8005dbc:	f003 0302 	and.w	r3, r3, #2
 8005dc0:	75bb      	strb	r3, [r7, #22]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_U16, UG_COLOR) = NULL;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 8005dc6:	f107 0208 	add.w	r2, r7, #8
 8005dca:	88fb      	ldrh	r3, [r7, #6]
 8005dcc:	4611      	mov	r1, r2
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff fe06 	bl	80059e0 <_UG_GetCharData>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	82bb      	strh	r3, [r7, #20]
   if(actual_char_width==-1)
 8005dd8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de0:	d102      	bne.n	8005de8 <_UG_PutChar+0x6c>
        return -1;                                     // Char not presnt in the font
 8005de2:	f04f 33ff 	mov.w	r3, #4294967295
 8005de6:	e224      	b.n	8006232 <_UG_PutChar+0x4b6>

   bn =  gui->currentFont.char_width;
 8005de8:	4b7b      	ldr	r3, [pc, #492]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005df0:	84bb      	strh	r3, [r7, #36]	@ 0x24
   if ( !bn ){
 8005df2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d101      	bne.n	8005dfc <_UG_PutChar+0x80>
     return 0;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	e21a      	b.n	8006232 <_UG_PutChar+0x4b6>
   }
   bn >>= 3;
 8005dfc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005dfe:	08db      	lsrs	r3, r3, #3
 8005e00:	84bb      	strh	r3, [r7, #36]	@ 0x24
   if (  gui->currentFont.char_width % 8 ) bn++;
 8005e02:	4b75      	ldr	r3, [pc, #468]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005e0a:	f003 0307 	and.w	r3, r3, #7
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d002      	beq.n	8005e1a <_UG_PutChar+0x9e>
 8005e14:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e16:	3301      	adds	r3, #1
 8005e18:	84bb      	strh	r3, [r7, #36]	@ 0x24

   /* Is hardware acceleration available? */
   if (driver)
 8005e1a:	7dbb      	ldrb	r3, [r7, #22]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d01c      	beq.n	8005e5a <_UG_PutChar+0xde>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 8005e20:	4b6d      	ldr	r3, [pc, #436]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e26:	461c      	mov	r4, r3
 8005e28:	88ba      	ldrh	r2, [r7, #4]
 8005e2a:	8abb      	ldrh	r3, [r7, #20]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	3b01      	subs	r3, #1
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	b21a      	sxth	r2, r3
 8005e36:	4b68      	ldr	r3, [pc, #416]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005e3e:	4619      	mov	r1, r3
 8005e40:	887b      	ldrh	r3, [r7, #2]
 8005e42:	440b      	add	r3, r1
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	3b01      	subs	r3, #1
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	b21b      	sxth	r3, r3
 8005e4c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8005e50:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8005e54:	47a0      	blx	r4
 8005e56:	4603      	mov	r3, r0
 8005e58:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 8005e5a:	4b5f      	ldr	r3, [pc, #380]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	f040 8171 	bne.w	800614a <_UG_PutChar+0x3ce>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005e68:	2300      	movs	r3, #0
 8005e6a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005e6c:	e0eb      	b.n	8006046 <_UG_PutChar+0x2ca>
     {
       c=0;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	83fb      	strh	r3, [r7, #30]
       for( i=0;i<bn;i++ )
 8005e72:	2300      	movs	r3, #0
 8005e74:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005e76:	e0de      	b.n	8006036 <_UG_PutChar+0x2ba>
       {
         b = *data++;
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	1c5a      	adds	r2, r3, #1
 8005e7c:	60ba      	str	r2, [r7, #8]
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	777b      	strb	r3, [r7, #29]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8005e82:	2300      	movs	r3, #0
 8005e84:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005e86:	e0c9      	b.n	800601c <_UG_PutChar+0x2a0>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 8005e88:	7f7b      	ldrb	r3, [r7, #29]
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d033      	beq.n	8005efa <_UG_PutChar+0x17e>
           {
             if(driver)
 8005e92:	7dbb      	ldrb	r3, [r7, #22]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d01f      	beq.n	8005ed8 <_UG_PutChar+0x15c>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 8005e98:	8c3b      	ldrh	r3, [r7, #32]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00a      	beq.n	8005eb4 <_UG_PutChar+0x138>
 8005e9e:	7dfb      	ldrb	r3, [r7, #23]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d107      	bne.n	8005eb4 <_UG_PutChar+0x138>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 8005ea4:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8005ea8:	8c3a      	ldrh	r2, [r7, #32]
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	4610      	mov	r0, r2
 8005eae:	4798      	blx	r3
                 bpixels=0;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	843b      	strh	r3, [r7, #32]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 8005eb4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10a      	bne.n	8005ed0 <_UG_PutChar+0x154>
 8005eba:	7dfb      	ldrb	r3, [r7, #23]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d007      	beq.n	8005ed0 <_UG_PutChar+0x154>
               {
                 x0=x+c;
 8005ec0:	88ba      	ldrh	r2, [r7, #4]
 8005ec2:	8bfb      	ldrh	r3, [r7, #30]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                 y0=y+j;
 8005ec8:	887a      	ldrh	r2, [r7, #2]
 8005eca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005ecc:	4413      	add	r3, r2
 8005ece:	85bb      	strh	r3, [r7, #44]	@ 0x2c
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 8005ed0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005ed6:	e095      	b.n	8006004 <_UG_PutChar+0x288>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 8005ed8:	4b3f      	ldr	r3, [pc, #252]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	88b9      	ldrh	r1, [r7, #4]
 8005ee2:	8bfa      	ldrh	r2, [r7, #30]
 8005ee4:	440a      	add	r2, r1
 8005ee6:	b292      	uxth	r2, r2
 8005ee8:	b210      	sxth	r0, r2
 8005eea:	8879      	ldrh	r1, [r7, #2]
 8005eec:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005eee:	440a      	add	r2, r1
 8005ef0:	b292      	uxth	r2, r2
 8005ef2:	b211      	sxth	r1, r2
 8005ef4:	883a      	ldrh	r2, [r7, #0]
 8005ef6:	4798      	blx	r3
 8005ef8:	e084      	b.n	8006004 <_UG_PutChar+0x288>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 8005efa:	7dbb      	ldrb	r3, [r7, #22]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d06d      	beq.n	8005fdc <_UG_PutChar+0x260>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 8005f00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d064      	beq.n	8005fd0 <_UG_PutChar+0x254>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 8005f06:	7dfb      	ldrb	r3, [r7, #23]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d15e      	bne.n	8005fca <_UG_PutChar+0x24e>
                 {
                   push_pixels(fpixels,fc);
 8005f0c:	8839      	ldrh	r1, [r7, #0]
 8005f0e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	4610      	mov	r0, r2
 8005f14:	4798      	blx	r3
                   fpixels=0;
 8005f16:	2300      	movs	r3, #0
 8005f18:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005f1a:	e059      	b.n	8005fd0 <_UG_PutChar+0x254>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 8005f1c:	88ba      	ldrh	r2, [r7, #4]
 8005f1e:	8abb      	ldrh	r3, [r7, #20]
 8005f20:	4413      	add	r3, r2
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	81fb      	strh	r3, [r7, #14]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 8005f2a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005f2c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d003      	beq.n	8005f3c <_UG_PutChar+0x1c0>
 8005f34:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005f36:	89fb      	ldrh	r3, [r7, #14]
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d224      	bcs.n	8005f86 <_UG_PutChar+0x20a>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 8005f3c:	4b26      	ldr	r3, [pc, #152]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f42:	461d      	mov	r5, r3
 8005f44:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8005f48:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8005f4c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005f4e:	89fb      	ldrh	r3, [r7, #14]
 8005f50:	4413      	add	r3, r2
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	3b01      	subs	r3, #1
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	b21c      	sxth	r4, r3
 8005f5a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005f5c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005f60:	fb92 f3f3 	sdiv	r3, r2, r3
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005f68:	4413      	add	r3, r2
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	b21b      	sxth	r3, r3
 8005f6e:	4622      	mov	r2, r4
 8005f70:	47a8      	blx	r5
 8005f72:	4603      	mov	r3, r0
 8005f74:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8005f76:	8839      	ldrh	r1, [r7, #0]
 8005f78:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	4610      	mov	r0, r2
 8005f7e:	4798      	blx	r3
                       fpixels=0;
 8005f80:	2300      	movs	r3, #0
 8005f82:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005f84:	e021      	b.n	8005fca <_UG_PutChar+0x24e>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8005f86:	4b14      	ldr	r3, [pc, #80]	@ (8005fd8 <_UG_PutChar+0x25c>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f8c:	461c      	mov	r4, r3
 8005f8e:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8005f92:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8005f96:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005f98:	89fb      	ldrh	r3, [r7, #14]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	b21a      	sxth	r2, r3
 8005fa4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8005fa8:	47a0      	blx	r4
 8005faa:	4603      	mov	r3, r0
 8005fac:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8005fae:	8839      	ldrh	r1, [r7, #0]
 8005fb0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	4610      	mov	r0, r2
 8005fb6:	4798      	blx	r3
                       fpixels -= width;
 8005fb8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005fba:	89fb      	ldrh	r3, [r7, #14]
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	847b      	strh	r3, [r7, #34]	@ 0x22
                       x0=x;
 8005fc0:	88bb      	ldrh	r3, [r7, #4]
 8005fc2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                       y0++;
 8005fc4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                   while(fpixels)
 8005fca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1a5      	bne.n	8005f1c <_UG_PutChar+0x1a0>
                     }
                   }
                 }
               }
               bpixels++;
 8005fd0:	8c3b      	ldrh	r3, [r7, #32]
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	843b      	strh	r3, [r7, #32]
 8005fd6:	e015      	b.n	8006004 <_UG_PutChar+0x288>
 8005fd8:	2001c4d0 	.word	0x2001c4d0
             }
             else if(!trans)                           // Not accelerated output
 8005fdc:	7dfb      	ldrb	r3, [r7, #23]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d110      	bne.n	8006004 <_UG_PutChar+0x288>
             {
               gui->device->pset(x+c,y+j,bc);
 8005fe2:	4b96      	ldr	r3, [pc, #600]	@ (800623c <_UG_PutChar+0x4c0>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	88b9      	ldrh	r1, [r7, #4]
 8005fec:	8bfa      	ldrh	r2, [r7, #30]
 8005fee:	440a      	add	r2, r1
 8005ff0:	b292      	uxth	r2, r2
 8005ff2:	b210      	sxth	r0, r2
 8005ff4:	8879      	ldrh	r1, [r7, #2]
 8005ff6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005ff8:	440a      	add	r2, r1
 8005ffa:	b292      	uxth	r2, r2
 8005ffc:	b211      	sxth	r1, r2
 8005ffe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8006002:	4798      	blx	r3
             }
           }
           b >>= 1;
 8006004:	7f7b      	ldrb	r3, [r7, #29]
 8006006:	085b      	lsrs	r3, r3, #1
 8006008:	777b      	strb	r3, [r7, #29]
           c++;
 800600a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800600e:	b29b      	uxth	r3, r3
 8006010:	3301      	adds	r3, #1
 8006012:	b29b      	uxth	r3, r3
 8006014:	83fb      	strh	r3, [r7, #30]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8006016:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006018:	3301      	adds	r3, #1
 800601a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800601c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800601e:	2b07      	cmp	r3, #7
 8006020:	d806      	bhi.n	8006030 <_UG_PutChar+0x2b4>
 8006022:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8006026:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800602a:	429a      	cmp	r2, r3
 800602c:	f6ff af2c 	blt.w	8005e88 <_UG_PutChar+0x10c>
       for( i=0;i<bn;i++ )
 8006030:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006032:	3301      	adds	r3, #1
 8006034:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006036:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006038:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800603a:	429a      	cmp	r2, r3
 800603c:	f4ff af1c 	bcc.w	8005e78 <_UG_PutChar+0xfc>
     for( j=0;j< gui->currentFont.char_height;j++ )
 8006040:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006042:	3301      	adds	r3, #1
 8006044:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006046:	4b7d      	ldr	r3, [pc, #500]	@ (800623c <_UG_PutChar+0x4c0>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800604e:	461a      	mov	r2, r3
 8006050:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006052:	4293      	cmp	r3, r2
 8006054:	f4ff af0b 	bcc.w	8005e6e <_UG_PutChar+0xf2>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 8006058:	7dbb      	ldrb	r3, [r7, #22]
 800605a:	2b00      	cmp	r3, #0
 800605c:	f000 80e7 	beq.w	800622e <_UG_PutChar+0x4b2>
       if(bpixels && !trans)
 8006060:	8c3b      	ldrh	r3, [r7, #32]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d009      	beq.n	800607a <_UG_PutChar+0x2fe>
 8006066:	7dfb      	ldrb	r3, [r7, #23]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d106      	bne.n	800607a <_UG_PutChar+0x2fe>
       {
         push_pixels(bpixels,bc);
 800606c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8006070:	8c3a      	ldrh	r2, [r7, #32]
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	4610      	mov	r0, r2
 8006076:	4798      	blx	r3
 8006078:	e0d9      	b.n	800622e <_UG_PutChar+0x4b2>
       }
       else if(fpixels)
 800607a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 80d6 	beq.w	800622e <_UG_PutChar+0x4b2>
       {
         if(!trans)
 8006082:	7dfb      	ldrb	r3, [r7, #23]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d15c      	bne.n	8006142 <_UG_PutChar+0x3c6>
         {
           push_pixels(fpixels,fc);
 8006088:	8839      	ldrh	r1, [r7, #0]
 800608a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	4610      	mov	r0, r2
 8006090:	4798      	blx	r3
 8006092:	e0cc      	b.n	800622e <_UG_PutChar+0x4b2>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 8006094:	88ba      	ldrh	r2, [r7, #4]
 8006096:	8abb      	ldrh	r3, [r7, #20]
 8006098:	4413      	add	r3, r2
 800609a:	b29a      	uxth	r2, r3
 800609c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	823b      	strh	r3, [r7, #16]
             if(x0==x || fpixels<width)
 80060a2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80060a4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d003      	beq.n	80060b4 <_UG_PutChar+0x338>
 80060ac:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80060ae:	8a3b      	ldrh	r3, [r7, #16]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d224      	bcs.n	80060fe <_UG_PutChar+0x382>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 80060b4:	4b61      	ldr	r3, [pc, #388]	@ (800623c <_UG_PutChar+0x4c0>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060ba:	461d      	mov	r5, r3
 80060bc:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 80060c0:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 80060c4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80060c6:	8a3b      	ldrh	r3, [r7, #16]
 80060c8:	4413      	add	r3, r2
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	3b01      	subs	r3, #1
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	b21c      	sxth	r4, r3
 80060d2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80060d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80060d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80060dc:	b29a      	uxth	r2, r3
 80060de:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80060e0:	4413      	add	r3, r2
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	b21b      	sxth	r3, r3
 80060e6:	4622      	mov	r2, r4
 80060e8:	47a8      	blx	r5
 80060ea:	4603      	mov	r3, r0
 80060ec:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 80060ee:	8839      	ldrh	r1, [r7, #0]
 80060f0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	4610      	mov	r0, r2
 80060f6:	4798      	blx	r3
               fpixels=0;
 80060f8:	2300      	movs	r3, #0
 80060fa:	847b      	strh	r3, [r7, #34]	@ 0x22
 80060fc:	e021      	b.n	8006142 <_UG_PutChar+0x3c6>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 80060fe:	4b4f      	ldr	r3, [pc, #316]	@ (800623c <_UG_PutChar+0x4c0>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006104:	461c      	mov	r4, r3
 8006106:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 800610a:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 800610e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006110:	8a3b      	ldrh	r3, [r7, #16]
 8006112:	4413      	add	r3, r2
 8006114:	b29b      	uxth	r3, r3
 8006116:	3b01      	subs	r3, #1
 8006118:	b29b      	uxth	r3, r3
 800611a:	b21a      	sxth	r2, r3
 800611c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8006120:	47a0      	blx	r4
 8006122:	4603      	mov	r3, r0
 8006124:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8006126:	8839      	ldrh	r1, [r7, #0]
 8006128:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	4610      	mov	r0, r2
 800612e:	4798      	blx	r3
               fpixels -= width;
 8006130:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8006132:	8a3b      	ldrh	r3, [r7, #16]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	847b      	strh	r3, [r7, #34]	@ 0x22
               x0=x;
 8006138:	88bb      	ldrh	r3, [r7, #4]
 800613a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
               y0++;
 800613c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800613e:	3301      	adds	r3, #1
 8006140:	85bb      	strh	r3, [r7, #44]	@ 0x2c
           while(fpixels)
 8006142:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006144:	2b00      	cmp	r3, #0
 8006146:	d1a5      	bne.n	8006094 <_UG_PutChar+0x318>
 8006148:	e071      	b.n	800622e <_UG_PutChar+0x4b2>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 800614a:	4b3c      	ldr	r3, [pc, #240]	@ (800623c <_UG_PutChar+0x4c0>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006152:	2b01      	cmp	r3, #1
 8006154:	d16b      	bne.n	800622e <_UG_PutChar+0x4b2>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8006156:	2300      	movs	r3, #0
 8006158:	853b      	strh	r3, [r7, #40]	@ 0x28
 800615a:	e060      	b.n	800621e <_UG_PutChar+0x4a2>
     {
       for( i=0;i<actual_char_width;i++ )
 800615c:	2300      	movs	r3, #0
 800615e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006160:	e04a      	b.n	80061f8 <_UG_PutChar+0x47c>
       {
         b = *data++;
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	1c5a      	adds	r2, r3, #1
 8006166:	60ba      	str	r2, [r7, #8]
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	777b      	strb	r3, [r7, #29]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 800616c:	883b      	ldrh	r3, [r7, #0]
 800616e:	b2db      	uxtb	r3, r3
 8006170:	7f7a      	ldrb	r2, [r7, #29]
 8006172:	fb03 f202 	mul.w	r2, r3, r2
 8006176:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800617a:	b2db      	uxtb	r3, r3
 800617c:	7f79      	ldrb	r1, [r7, #29]
 800617e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8006182:	fb01 f303 	mul.w	r3, r1, r3
 8006186:	4413      	add	r3, r2
 8006188:	121b      	asrs	r3, r3, #8
 800618a:	b21b      	sxth	r3, r3
 800618c:	b2db      	uxtb	r3, r3
 800618e:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 8006190:	883b      	ldrh	r3, [r7, #0]
 8006192:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006196:	7f79      	ldrb	r1, [r7, #29]
 8006198:	fb03 f101 	mul.w	r1, r3, r1
 800619c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80061a0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80061a4:	7f78      	ldrb	r0, [r7, #29]
 80061a6:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
 80061aa:	fb00 f303 	mul.w	r3, r0, r3
 80061ae:	440b      	add	r3, r1
 80061b0:	121b      	asrs	r3, r3, #8
 80061b2:	b21b      	sxth	r3, r3
 80061b4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80061b8:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 80061ba:	4313      	orrs	r3, r2
 80061bc:	b21b      	sxth	r3, r3
 80061be:	827b      	strh	r3, [r7, #18]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 80061c0:	7dbb      	ldrb	r3, [r7, #22]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d005      	beq.n	80061d2 <_UG_PutChar+0x456>
         {
           push_pixels(1,color);                                                          // Accelerated output
 80061c6:	8a7a      	ldrh	r2, [r7, #18]
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	4611      	mov	r1, r2
 80061cc:	2001      	movs	r0, #1
 80061ce:	4798      	blx	r3
 80061d0:	e00f      	b.n	80061f2 <_UG_PutChar+0x476>
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 80061d2:	4b1a      	ldr	r3, [pc, #104]	@ (800623c <_UG_PutChar+0x4c0>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	88b9      	ldrh	r1, [r7, #4]
 80061dc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80061de:	440a      	add	r2, r1
 80061e0:	b292      	uxth	r2, r2
 80061e2:	b210      	sxth	r0, r2
 80061e4:	8879      	ldrh	r1, [r7, #2]
 80061e6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80061e8:	440a      	add	r2, r1
 80061ea:	b292      	uxth	r2, r2
 80061ec:	b211      	sxth	r1, r2
 80061ee:	8a7a      	ldrh	r2, [r7, #18]
 80061f0:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 80061f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80061f4:	3301      	adds	r3, #1
 80061f6:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80061f8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80061fa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80061fe:	429a      	cmp	r2, r3
 8006200:	dbaf      	blt.n	8006162 <_UG_PutChar+0x3e6>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	4a0d      	ldr	r2, [pc, #52]	@ (800623c <_UG_PutChar+0x4c0>)
 8006206:	6812      	ldr	r2, [r2, #0]
 8006208:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 800620c:	4611      	mov	r1, r2
 800620e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006212:	1a8a      	subs	r2, r1, r2
 8006214:	4413      	add	r3, r2
 8006216:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 8006218:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800621a:	3301      	adds	r3, #1
 800621c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800621e:	4b07      	ldr	r3, [pc, #28]	@ (800623c <_UG_PutChar+0x4c0>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006226:	461a      	mov	r2, r3
 8006228:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800622a:	4293      	cmp	r3, r2
 800622c:	d396      	bcc.n	800615c <_UG_PutChar+0x3e0>
     }
   }
   #endif
   return (actual_char_width);
 800622e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8006232:	4618      	mov	r0, r3
 8006234:	3730      	adds	r7, #48	@ 0x30
 8006236:	46bd      	mov	sp, r7
 8006238:	bdb0      	pop	{r4, r5, r7, pc}
 800623a:	bf00      	nop
 800623c:	2001c4d0 	.word	0x2001c4d0

08006240 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 8006240:	b480      	push	{r7}
 8006242:	b089      	sub	sp, #36	@ 0x24
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 8006248:	4b57      	ldr	r3, [pc, #348]	@ (80063a8 <_UG_ProcessTouchData+0x168>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	88db      	ldrh	r3, [r3, #6]
 800624e:	837b      	strh	r3, [r7, #26]
   yp = gui->touch.yp;
 8006250:	4b55      	ldr	r3, [pc, #340]	@ (80063a8 <_UG_ProcessTouchData+0x168>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	891b      	ldrh	r3, [r3, #8]
 8006256:	833b      	strh	r3, [r7, #24]
   tchstate = gui->touch.state;
 8006258:	4b53      	ldr	r3, [pc, #332]	@ (80063a8 <_UG_ProcessTouchData+0x168>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	791b      	ldrb	r3, [r3, #4]
 800625e:	75fb      	strb	r3, [r7, #23]

   objcnt = wnd->objcnt;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8006266:	2300      	movs	r3, #0
 8006268:	83fb      	strh	r3, [r7, #30]
 800626a:	e090      	b.n	800638e <_UG_ProcessTouchData+0x14e>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	8bfb      	ldrh	r3, [r7, #30]
 8006272:	015b      	lsls	r3, r3, #5
 8006274:	4413      	add	r3, r2
 8006276:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	73fb      	strb	r3, [r7, #15]
      objtouch = obj->touch_state;
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	785b      	ldrb	r3, [r3, #1]
 8006282:	777b      	strb	r3, [r7, #29]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d179      	bne.n	8006382 <_UG_ProcessTouchData+0x142>
 800628e:	7bfb      	ldrb	r3, [r7, #15]
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	2b00      	cmp	r3, #0
 8006296:	d074      	beq.n	8006382 <_UG_ProcessTouchData+0x142>
 8006298:	7bfb      	ldrb	r3, [r7, #15]
 800629a:	f003 0308 	and.w	r3, r3, #8
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d06f      	beq.n	8006382 <_UG_ProcessTouchData+0x142>
 80062a2:	7bfb      	ldrb	r3, [r7, #15]
 80062a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d16a      	bne.n	8006382 <_UG_ProcessTouchData+0x142>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 80062ac:	7dfb      	ldrb	r3, [r7, #23]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d047      	beq.n	8006342 <_UG_ProcessTouchData+0x102>
 80062b2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80062b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ba:	d042      	beq.n	8006342 <_UG_ProcessTouchData+0x102>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 80062bc:	7f7b      	ldrb	r3, [r7, #29]
 80062be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d107      	bne.n	80062d6 <_UG_ProcessTouchData+0x96>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 80062c6:	7f7b      	ldrb	r3, [r7, #29]
 80062c8:	f043 0305 	orr.w	r3, r3, #5
 80062cc:	777b      	strb	r3, [r7, #29]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 80062ce:	7f7b      	ldrb	r3, [r7, #29]
 80062d0:	f023 0318 	bic.w	r3, r3, #24
 80062d4:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 80062d6:	7f7b      	ldrb	r3, [r7, #29]
 80062d8:	f023 0320 	bic.w	r3, r3, #32
 80062dc:	777b      	strb	r3, [r7, #29]
            if ( xp >= obj->a_abs.xs )
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80062e4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	db25      	blt.n	8006338 <_UG_ProcessTouchData+0xf8>
            {
               if ( xp <= obj->a_abs.xe )
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80062f2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	dc1e      	bgt.n	8006338 <_UG_ProcessTouchData+0xf8>
               {
                  if ( yp >= obj->a_abs.ys )
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8006300:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8006304:	429a      	cmp	r2, r3
 8006306:	db17      	blt.n	8006338 <_UG_ProcessTouchData+0xf8>
                  {
                     if ( yp <= obj->a_abs.ye )
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800630e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8006312:	429a      	cmp	r2, r3
 8006314:	dc10      	bgt.n	8006338 <_UG_ProcessTouchData+0xf8>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8006316:	7f7b      	ldrb	r3, [r7, #29]
 8006318:	f043 0320 	orr.w	r3, r3, #32
 800631c:	777b      	strb	r3, [r7, #29]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 800631e:	7f7b      	ldrb	r3, [r7, #29]
 8006320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006324:	2b00      	cmp	r3, #0
 8006326:	d107      	bne.n	8006338 <_UG_ProcessTouchData+0xf8>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 8006328:	7f7b      	ldrb	r3, [r7, #29]
 800632a:	f023 0304 	bic.w	r3, r3, #4
 800632e:	777b      	strb	r3, [r7, #29]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 8006330:	7f7b      	ldrb	r3, [r7, #29]
 8006332:	f043 0302 	orr.w	r3, r3, #2
 8006336:	777b      	strb	r3, [r7, #29]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 8006338:	7f7b      	ldrb	r3, [r7, #29]
 800633a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800633e:	777b      	strb	r3, [r7, #29]
 8006340:	e01f      	b.n	8006382 <_UG_ProcessTouchData+0x142>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8006342:	7f7b      	ldrb	r3, [r7, #29]
 8006344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006348:	2b00      	cmp	r3, #0
 800634a:	d01a      	beq.n	8006382 <_UG_ProcessTouchData+0x142>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 800634c:	7f7b      	ldrb	r3, [r7, #29]
 800634e:	f003 0320 	and.w	r3, r3, #32
 8006352:	2b00      	cmp	r3, #0
 8006354:	d004      	beq.n	8006360 <_UG_ProcessTouchData+0x120>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 8006356:	7f7b      	ldrb	r3, [r7, #29]
 8006358:	f043 0308 	orr.w	r3, r3, #8
 800635c:	777b      	strb	r3, [r7, #29]
 800635e:	e003      	b.n	8006368 <_UG_ProcessTouchData+0x128>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 8006360:	7f7b      	ldrb	r3, [r7, #29]
 8006362:	f043 0310 	orr.w	r3, r3, #16
 8006366:	777b      	strb	r3, [r7, #29]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8006368:	7f7b      	ldrb	r3, [r7, #29]
 800636a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636e:	2b00      	cmp	r3, #0
 8006370:	d003      	beq.n	800637a <_UG_ProcessTouchData+0x13a>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 8006372:	7f7b      	ldrb	r3, [r7, #29]
 8006374:	f043 0301 	orr.w	r3, r3, #1
 8006378:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 800637a:	7f7b      	ldrb	r3, [r7, #29]
 800637c:	f023 0346 	bic.w	r3, r3, #70	@ 0x46
 8006380:	777b      	strb	r3, [r7, #29]
         }
      }
      obj->touch_state = objtouch;
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	7f7a      	ldrb	r2, [r7, #29]
 8006386:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 8006388:	8bfb      	ldrh	r3, [r7, #30]
 800638a:	3301      	adds	r3, #1
 800638c:	83fb      	strh	r3, [r7, #30]
 800638e:	8bfa      	ldrh	r2, [r7, #30]
 8006390:	8abb      	ldrh	r3, [r7, #20]
 8006392:	429a      	cmp	r2, r3
 8006394:	f4ff af6a 	bcc.w	800626c <_UG_ProcessTouchData+0x2c>
   }
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	3724      	adds	r7, #36	@ 0x24
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	2001c4d0 	.word	0x2001c4d0

080063ac <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b086      	sub	sp, #24
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 80063ba:	2300      	movs	r3, #0
 80063bc:	82fb      	strh	r3, [r7, #22]
 80063be:	e035      	b.n	800642c <_UG_UpdateObjects+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	8afb      	ldrh	r3, [r7, #22]
 80063c6:	015b      	lsls	r3, r3, #5
 80063c8:	4413      	add	r3, r2
 80063ca:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	781b      	ldrb	r3, [r3, #0]
 80063d0:	73fb      	strb	r3, [r7, #15]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	785b      	ldrb	r3, [r3, #1]
 80063d6:	73bb      	strb	r3, [r7, #14]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 80063d8:	7bfb      	ldrb	r3, [r7, #15]
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d121      	bne.n	8006426 <_UG_UpdateObjects+0x7a>
 80063e2:	7bfb      	ldrb	r3, [r7, #15]
 80063e4:	f003 0302 	and.w	r3, r3, #2
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d01c      	beq.n	8006426 <_UG_UpdateObjects+0x7a>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	f003 0320 	and.w	r3, r3, #32
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d004      	beq.n	8006400 <_UG_UpdateObjects+0x54>
         {
            obj->update(wnd,obj);
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	6939      	ldr	r1, [r7, #16]
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 8006400:	7bfb      	ldrb	r3, [r7, #15]
 8006402:	f003 0308 	and.w	r3, r3, #8
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00d      	beq.n	8006426 <_UG_UpdateObjects+0x7a>
 800640a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800640e:	2b00      	cmp	r3, #0
 8006410:	da09      	bge.n	8006426 <_UG_UpdateObjects+0x7a>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 8006412:	7bbb      	ldrb	r3, [r7, #14]
 8006414:	f003 0341 	and.w	r3, r3, #65	@ 0x41
 8006418:	2b00      	cmp	r3, #0
 800641a:	d004      	beq.n	8006426 <_UG_UpdateObjects+0x7a>
            {
               obj->update(wnd,obj);
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	6939      	ldr	r1, [r7, #16]
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 8006426:	8afb      	ldrh	r3, [r7, #22]
 8006428:	3301      	adds	r3, #1
 800642a:	82fb      	strh	r3, [r7, #22]
 800642c:	8afa      	ldrh	r2, [r7, #22]
 800642e:	8abb      	ldrh	r3, [r7, #20]
 8006430:	429a      	cmp	r2, r3
 8006432:	d3c5      	bcc.n	80063c0 <_UG_UpdateObjects+0x14>
            }
         }
         #endif
      }
   }
}
 8006434:	bf00      	nop
 8006436:	bf00      	nop
 8006438:	3718      	adds	r7, #24
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
	...

08006440 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b086      	sub	sp, #24
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 8006448:	4b22      	ldr	r3, [pc, #136]	@ (80064d4 <_UG_HandleEvents+0x94>)
 800644a:	2200      	movs	r2, #0
 800644c:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 800644e:	4b21      	ldr	r3, [pc, #132]	@ (80064d4 <_UG_HandleEvents+0x94>)
 8006450:	2202      	movs	r2, #2
 8006452:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 800645a:	2300      	movs	r3, #0
 800645c:	82fb      	strh	r3, [r7, #22]
 800645e:	e02f      	b.n	80064c0 <_UG_HandleEvents+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685a      	ldr	r2, [r3, #4]
 8006464:	8afb      	ldrh	r3, [r7, #22]
 8006466:	015b      	lsls	r3, r3, #5
 8006468:	4413      	add	r3, r2
 800646a:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	73fb      	strb	r3, [r7, #15]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8006472:	7bfb      	ldrb	r3, [r7, #15]
 8006474:	f003 0301 	and.w	r3, r3, #1
 8006478:	2b00      	cmp	r3, #0
 800647a:	d11e      	bne.n	80064ba <_UG_HandleEvents+0x7a>
 800647c:	7bfb      	ldrb	r3, [r7, #15]
 800647e:	f003 0302 	and.w	r3, r3, #2
 8006482:	2b00      	cmp	r3, #0
 8006484:	d019      	beq.n	80064ba <_UG_HandleEvents+0x7a>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	7e9b      	ldrb	r3, [r3, #26]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d015      	beq.n	80064ba <_UG_HandleEvents+0x7a>
         {
            msg.src = obj;
 800648e:	4a11      	ldr	r2, [pc, #68]	@ (80064d4 <_UG_HandleEvents+0x94>)
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	6053      	str	r3, [r2, #4]
            msg.id = obj->type;
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	7e1a      	ldrb	r2, [r3, #24]
 8006498:	4b0e      	ldr	r3, [pc, #56]	@ (80064d4 <_UG_HandleEvents+0x94>)
 800649a:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	7e5a      	ldrb	r2, [r3, #25]
 80064a0:	4b0c      	ldr	r3, [pc, #48]	@ (80064d4 <_UG_HandleEvents+0x94>)
 80064a2:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	7e9a      	ldrb	r2, [r3, #26]
 80064a8:	4b0a      	ldr	r3, [pc, #40]	@ (80064d4 <_UG_HandleEvents+0x94>)
 80064aa:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064b0:	4808      	ldr	r0, [pc, #32]	@ (80064d4 <_UG_HandleEvents+0x94>)
 80064b2:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	2200      	movs	r2, #0
 80064b8:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 80064ba:	8afb      	ldrh	r3, [r7, #22]
 80064bc:	3301      	adds	r3, #1
 80064be:	82fb      	strh	r3, [r7, #22]
 80064c0:	8afa      	ldrh	r2, [r7, #22]
 80064c2:	8abb      	ldrh	r3, [r7, #20]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d3cb      	bcc.n	8006460 <_UG_HandleEvents+0x20>
         }
      }
   }
}
 80064c8:	bf00      	nop
 80064ca:	bf00      	nop
 80064cc:	3718      	adds	r7, #24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	2001c4e4 	.word	0x2001c4e4

080064d8 <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 80064d8:	b590      	push	{r4, r7, lr}
 80064da:	b08f      	sub	sp, #60	@ 0x3c
 80064dc:	af02      	add	r7, sp, #8
 80064de:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 812c 	beq.w	8006742 <_UG_PutText+0x26a>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f000 8127 	beq.w	8006742 <_UG_PutText+0x26a>
     return;
   }

   UG_S16 ye=txt->a.ye;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	89db      	ldrh	r3, [r3, #14]
 80064f8:	847b      	strh	r3, [r7, #34]	@ 0x22
   UG_S16 ys=txt->a.ys;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	895b      	ldrh	r3, [r3, #10]
 80064fe:	843b      	strh	r3, [r7, #32]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	3302      	adds	r3, #2
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	83fb      	strh	r3, [r7, #30]

   if ( (ye - ys) < char_height ){
 800650a:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800650e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8006512:	1ad2      	subs	r2, r2, r3
 8006514:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006518:	429a      	cmp	r2, r3
 800651a:	f2c0 8114 	blt.w	8006746 <_UG_PutText+0x26e>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	891b      	ldrh	r3, [r3, #8]
 8006522:	83bb      	strh	r3, [r7, #28]
   UG_S16 xe=txt->a.xe;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	899b      	ldrh	r3, [r3, #12]
 8006528:	837b      	strh	r3, [r7, #26]
   UG_U8  align=txt->align;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	7d1b      	ldrb	r3, [r3, #20]
 800652e:	767b      	strb	r3, [r7, #25]
   UG_S16 char_h_space=txt->h_space;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	8adb      	ldrh	r3, [r3, #22]
 8006534:	82fb      	strh	r3, [r7, #22]
   UG_S16 char_v_space=txt->v_space;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	8b1b      	ldrh	r3, [r3, #24]
 800653a:	82bb      	strh	r3, [r7, #20]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	60fb      	str	r3, [r7, #12]
   char* c = str;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	4618      	mov	r0, r3
 800654c:	f7ff fb94 	bl	8005c78 <_UG_FontSelect>

   rc=1;
 8006550:	2301      	movs	r3, #1
 8006552:	85bb      	strh	r3, [r7, #44]	@ 0x2c
   c=str;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8006558:	4b80      	ldr	r3, [pc, #512]	@ (800675c <_UG_PutText+0x284>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006560:	2b00      	cmp	r3, #0
 8006562:	d107      	bne.n	8006574 <_UG_PutText+0x9c>
       chr = _UG_DecodeUTF8(&c);
 8006564:	f107 0308 	add.w	r3, r7, #8
 8006568:	4618      	mov	r0, r3
 800656a:	f7ff f9c1 	bl	80058f0 <_UG_DecodeUTF8>
 800656e:	4603      	mov	r3, r0
 8006570:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006572:	e004      	b.n	800657e <_UG_PutText+0xa6>
     }
     else{
       chr = *c++;
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	1c5a      	adds	r2, r3, #1
 8006578:	60ba      	str	r2, [r7, #8]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	84bb      	strh	r3, [r7, #36]	@ 0x24
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 800657e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006580:	2b00      	cmp	r3, #0
 8006582:	d006      	beq.n	8006592 <_UG_PutText+0xba>
     if ( chr == '\n' ) rc++;
 8006584:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006586:	2b0a      	cmp	r3, #10
 8006588:	d1e6      	bne.n	8006558 <_UG_PutText+0x80>
 800658a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800658c:	3301      	adds	r3, #1
 800658e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8006590:	e7e2      	b.n	8006558 <_UG_PutText+0x80>
     if(!chr) break;
 8006592:	bf00      	nop
   }

   yp = 0;
 8006594:	2300      	movs	r3, #0
 8006596:	84fb      	strh	r3, [r7, #38]	@ 0x26
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 8006598:	7e7b      	ldrb	r3, [r7, #25]
 800659a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d01f      	beq.n	80065e2 <_UG_PutText+0x10a>
   {
      yp = ye - ys + 1;
 80065a2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80065a4:	8c3b      	ldrh	r3, [r7, #32]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	3301      	adds	r3, #1
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	84fb      	strh	r3, [r7, #38]	@ 0x26
      yp -= char_height*rc;
 80065b0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80065b2:	8bfb      	ldrh	r3, [r7, #30]
 80065b4:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80065b6:	fb11 f303 	smulbb	r3, r1, r3
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	b29b      	uxth	r3, r3
 80065c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
      yp -= char_v_space*(rc-1);
 80065c2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80065c4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80065c6:	3b01      	subs	r3, #1
 80065c8:	b299      	uxth	r1, r3
 80065ca:	8abb      	ldrh	r3, [r7, #20]
 80065cc:	fb11 f303 	smulbb	r3, r1, r3
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if ( yp < 0 ){
 80065d8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f2c0 80b4 	blt.w	800674a <_UG_PutText+0x272>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 80065e2:	7e7b      	ldrb	r3, [r7, #25]
 80065e4:	f003 0310 	and.w	r3, r3, #16
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d003      	beq.n	80065f4 <_UG_PutText+0x11c>
 80065ec:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80065f0:	105b      	asrs	r3, r3, #1
 80065f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
   yp += ys;
 80065f4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80065f6:	8c3b      	ldrh	r3, [r7, #32]
 80065f8:	4413      	add	r3, r2
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	84fb      	strh	r3, [r7, #38]	@ 0x26

   while( 1 )
   {
      sl=0;
 80065fe:	2300      	movs	r3, #0
 8006600:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      c=str;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	60bb      	str	r3, [r7, #8]
      wl = 0;
 8006606:	2300      	movs	r3, #0
 8006608:	857b      	strh	r3, [r7, #42]	@ 0x2a
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800660a:	4b54      	ldr	r3, [pc, #336]	@ (800675c <_UG_PutText+0x284>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006612:	2b00      	cmp	r3, #0
 8006614:	d107      	bne.n	8006626 <_UG_PutText+0x14e>
          chr = _UG_DecodeUTF8(&c);
 8006616:	f107 0308 	add.w	r3, r7, #8
 800661a:	4618      	mov	r0, r3
 800661c:	f7ff f968 	bl	80058f0 <_UG_DecodeUTF8>
 8006620:	4603      	mov	r3, r0
 8006622:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006624:	e004      	b.n	8006630 <_UG_PutText+0x158>
        }
        else{
          chr = *c++;
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	1c5a      	adds	r2, r3, #1
 800662a:	60ba      	str	r2, [r7, #8]
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 8006630:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006632:	2b00      	cmp	r3, #0
 8006634:	d01b      	beq.n	800666e <_UG_PutText+0x196>
 8006636:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006638:	2b0a      	cmp	r3, #10
 800663a:	d018      	beq.n	800666e <_UG_PutText+0x196>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 800663c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800663e:	2100      	movs	r1, #0
 8006640:	4618      	mov	r0, r3
 8006642:	f7ff f9cd 	bl	80059e0 <_UG_GetCharData>
 8006646:	4603      	mov	r3, r0
 8006648:	827b      	strh	r3, [r7, #18]
         if (w == -1){continue;}
 800664a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800664e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006652:	d00a      	beq.n	800666a <_UG_PutText+0x192>
         sl++;
 8006654:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006656:	3301      	adds	r3, #1
 8006658:	85fb      	strh	r3, [r7, #46]	@ 0x2e
         wl += w + char_h_space;
 800665a:	8a7a      	ldrh	r2, [r7, #18]
 800665c:	8afb      	ldrh	r3, [r7, #22]
 800665e:	4413      	add	r3, r2
 8006660:	b29a      	uxth	r2, r3
 8006662:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006664:	4413      	add	r3, r2
 8006666:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006668:	e7cf      	b.n	800660a <_UG_PutText+0x132>
         if (w == -1){continue;}
 800666a:	bf00      	nop
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800666c:	e7cd      	b.n	800660a <_UG_PutText+0x132>
      }
      wl -= char_h_space;
 800666e:	8afb      	ldrh	r3, [r7, #22]
 8006670:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	857b      	strh	r3, [r7, #42]	@ 0x2a

      xp = xe - xs + 1;
 8006676:	8b7a      	ldrh	r2, [r7, #26]
 8006678:	8bbb      	ldrh	r3, [r7, #28]
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	b29b      	uxth	r3, r3
 800667e:	3301      	adds	r3, #1
 8006680:	b29b      	uxth	r3, r3
 8006682:	853b      	strh	r3, [r7, #40]	@ 0x28
      xp -= wl;
 8006684:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006686:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	b29b      	uxth	r3, r3
 800668c:	853b      	strh	r3, [r7, #40]	@ 0x28
      if ( xp < 0 ) break;
 800668e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8006692:	2b00      	cmp	r3, #0
 8006694:	db5b      	blt.n	800674e <_UG_PutText+0x276>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 8006696:	7e7b      	ldrb	r3, [r7, #25]
 8006698:	f003 0301 	and.w	r3, r3, #1
 800669c:	2b00      	cmp	r3, #0
 800669e:	d002      	beq.n	80066a6 <_UG_PutText+0x1ce>
 80066a0:	2300      	movs	r3, #0
 80066a2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80066a4:	e008      	b.n	80066b8 <_UG_PutText+0x1e0>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 80066a6:	7e7b      	ldrb	r3, [r7, #25]
 80066a8:	f003 0302 	and.w	r3, r3, #2
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d003      	beq.n	80066b8 <_UG_PutText+0x1e0>
 80066b0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80066b4:	105b      	asrs	r3, r3, #1
 80066b6:	853b      	strh	r3, [r7, #40]	@ 0x28
      xp += xs;
 80066b8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80066ba:	8bbb      	ldrh	r3, [r7, #28]
 80066bc:	4413      	add	r3, r2
 80066be:	b29b      	uxth	r3, r3
 80066c0:	853b      	strh	r3, [r7, #40]	@ 0x28


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80066c2:	4b26      	ldr	r3, [pc, #152]	@ (800675c <_UG_PutText+0x284>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d107      	bne.n	80066de <_UG_PutText+0x206>
           chr = _UG_DecodeUTF8(&str);
 80066ce:	f107 030c 	add.w	r3, r7, #12
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7ff f90c 	bl	80058f0 <_UG_DecodeUTF8>
 80066d8:	4603      	mov	r3, r0
 80066da:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80066dc:	e004      	b.n	80066e8 <_UG_PutText+0x210>
         }
         else{
           chr = *str++;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	1c5a      	adds	r2, r3, #1
 80066e2:	60fa      	str	r2, [r7, #12]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	84bb      	strh	r3, [r7, #36]	@ 0x24
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 80066e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d031      	beq.n	8006752 <_UG_PutText+0x27a>
           return;
         }
         else if(chr=='\n'){
 80066ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80066f0:	2b0a      	cmp	r3, #10
 80066f2:	d01c      	beq.n	800672e <_UG_PutText+0x256>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	8a1c      	ldrh	r4, [r3, #16]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	8a5b      	ldrh	r3, [r3, #18]
 80066fc:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8006700:	f9b7 1028 	ldrsh.w	r1, [r7, #40]	@ 0x28
 8006704:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 8006706:	9300      	str	r3, [sp, #0]
 8006708:	4623      	mov	r3, r4
 800670a:	f7ff fb37 	bl	8005d7c <_UG_PutChar>
 800670e:	4603      	mov	r3, r0
 8006710:	827b      	strh	r3, [r7, #18]
         if(w!=-1)
 8006712:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800671a:	d0d2      	beq.n	80066c2 <_UG_PutText+0x1ea>
           xp += w + char_h_space;
 800671c:	8a7a      	ldrh	r2, [r7, #18]
 800671e:	8afb      	ldrh	r3, [r7, #22]
 8006720:	4413      	add	r3, r2
 8006722:	b29a      	uxth	r2, r3
 8006724:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006726:	4413      	add	r3, r2
 8006728:	b29b      	uxth	r3, r3
 800672a:	853b      	strh	r3, [r7, #40]	@ 0x28
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800672c:	e7c9      	b.n	80066c2 <_UG_PutText+0x1ea>
           break;
 800672e:	bf00      	nop
      }
      yp += char_height + char_v_space;
 8006730:	8bfa      	ldrh	r2, [r7, #30]
 8006732:	8abb      	ldrh	r3, [r7, #20]
 8006734:	4413      	add	r3, r2
 8006736:	b29a      	uxth	r2, r3
 8006738:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800673a:	4413      	add	r3, r2
 800673c:	b29b      	uxth	r3, r3
 800673e:	84fb      	strh	r3, [r7, #38]	@ 0x26
      sl=0;
 8006740:	e75d      	b.n	80065fe <_UG_PutText+0x126>
     return;
 8006742:	bf00      	nop
 8006744:	e006      	b.n	8006754 <_UG_PutText+0x27c>
     return;
 8006746:	bf00      	nop
 8006748:	e004      	b.n	8006754 <_UG_PutText+0x27c>
        return;
 800674a:	bf00      	nop
 800674c:	e002      	b.n	8006754 <_UG_PutText+0x27c>
      if ( xp < 0 ) break;
 800674e:	bf00      	nop
 8006750:	e000      	b.n	8006754 <_UG_PutText+0x27c>
           return;
 8006752:	bf00      	nop
   }
}
 8006754:	3734      	adds	r7, #52	@ 0x34
 8006756:	46bd      	mov	sp, r7
 8006758:	bd90      	pop	{r4, r7, pc}
 800675a:	bf00      	nop
 800675c:	2001c4d0 	.word	0x2001c4d0

08006760 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 8006760:	b5b0      	push	{r4, r5, r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af02      	add	r7, sp, #8
 8006766:	4604      	mov	r4, r0
 8006768:	4608      	mov	r0, r1
 800676a:	4611      	mov	r1, r2
 800676c:	461a      	mov	r2, r3
 800676e:	4623      	mov	r3, r4
 8006770:	80fb      	strh	r3, [r7, #6]
 8006772:	4603      	mov	r3, r0
 8006774:	80bb      	strh	r3, [r7, #4]
 8006776:	460b      	mov	r3, r1
 8006778:	807b      	strh	r3, [r7, #2]
 800677a:	4613      	mov	r3, r2
 800677c:	803b      	strh	r3, [r7, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 800677e:	887b      	ldrh	r3, [r7, #2]
 8006780:	3b01      	subs	r3, #1
 8006782:	b29b      	uxth	r3, r3
 8006784:	b21c      	sxth	r4, r3
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	1c9a      	adds	r2, r3, #2
 800678a:	61ba      	str	r2, [r7, #24]
 800678c:	881b      	ldrh	r3, [r3, #0]
 800678e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006792:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006796:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800679a:	9300      	str	r3, [sp, #0]
 800679c:	4613      	mov	r3, r2
 800679e:	4622      	mov	r2, r4
 80067a0:	f7fe fed4 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 80067a4:	88bb      	ldrh	r3, [r7, #4]
 80067a6:	3301      	adds	r3, #1
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	b219      	sxth	r1, r3
 80067ac:	883b      	ldrh	r3, [r7, #0]
 80067ae:	3b01      	subs	r3, #1
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	b21c      	sxth	r4, r3
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	1c9a      	adds	r2, r3, #2
 80067b8:	61ba      	str	r2, [r7, #24]
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80067c0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	4623      	mov	r3, r4
 80067c8:	f7fe fec0 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 80067cc:	69bb      	ldr	r3, [r7, #24]
 80067ce:	1c9a      	adds	r2, r3, #2
 80067d0:	61ba      	str	r2, [r7, #24]
 80067d2:	881b      	ldrh	r3, [r3, #0]
 80067d4:	f9b7 4000 	ldrsh.w	r4, [r7]
 80067d8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80067dc:	f9b7 1000 	ldrsh.w	r1, [r7]
 80067e0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80067e4:	9300      	str	r3, [sp, #0]
 80067e6:	4623      	mov	r3, r4
 80067e8:	f7fe feb0 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 80067ec:	883b      	ldrh	r3, [r7, #0]
 80067ee:	3b01      	subs	r3, #1
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	b21c      	sxth	r4, r3
 80067f4:	69bb      	ldr	r3, [r7, #24]
 80067f6:	1c9a      	adds	r2, r3, #2
 80067f8:	61ba      	str	r2, [r7, #24]
 80067fa:	881b      	ldrh	r3, [r3, #0]
 80067fc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8006800:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006804:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8006808:	9300      	str	r3, [sp, #0]
 800680a:	4623      	mov	r3, r4
 800680c:	f7fe fe9e 	bl	800554c <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8006810:	88fb      	ldrh	r3, [r7, #6]
 8006812:	3301      	adds	r3, #1
 8006814:	b29b      	uxth	r3, r3
 8006816:	b218      	sxth	r0, r3
 8006818:	88bb      	ldrh	r3, [r7, #4]
 800681a:	3301      	adds	r3, #1
 800681c:	b29b      	uxth	r3, r3
 800681e:	b219      	sxth	r1, r3
 8006820:	887b      	ldrh	r3, [r7, #2]
 8006822:	3b02      	subs	r3, #2
 8006824:	b29b      	uxth	r3, r3
 8006826:	b21c      	sxth	r4, r3
 8006828:	88bb      	ldrh	r3, [r7, #4]
 800682a:	3301      	adds	r3, #1
 800682c:	b29b      	uxth	r3, r3
 800682e:	b21d      	sxth	r5, r3
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	1c9a      	adds	r2, r3, #2
 8006834:	61ba      	str	r2, [r7, #24]
 8006836:	881b      	ldrh	r3, [r3, #0]
 8006838:	9300      	str	r3, [sp, #0]
 800683a:	462b      	mov	r3, r5
 800683c:	4622      	mov	r2, r4
 800683e:	f7fe fe85 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 8006842:	88fb      	ldrh	r3, [r7, #6]
 8006844:	3301      	adds	r3, #1
 8006846:	b29b      	uxth	r3, r3
 8006848:	b218      	sxth	r0, r3
 800684a:	88bb      	ldrh	r3, [r7, #4]
 800684c:	3302      	adds	r3, #2
 800684e:	b29b      	uxth	r3, r3
 8006850:	b219      	sxth	r1, r3
 8006852:	88fb      	ldrh	r3, [r7, #6]
 8006854:	3301      	adds	r3, #1
 8006856:	b29b      	uxth	r3, r3
 8006858:	b21c      	sxth	r4, r3
 800685a:	883b      	ldrh	r3, [r7, #0]
 800685c:	3b02      	subs	r3, #2
 800685e:	b29b      	uxth	r3, r3
 8006860:	b21d      	sxth	r5, r3
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	1c9a      	adds	r2, r3, #2
 8006866:	61ba      	str	r2, [r7, #24]
 8006868:	881b      	ldrh	r3, [r3, #0]
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	462b      	mov	r3, r5
 800686e:	4622      	mov	r2, r4
 8006870:	f7fe fe6c 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 8006874:	88fb      	ldrh	r3, [r7, #6]
 8006876:	3301      	adds	r3, #1
 8006878:	b29b      	uxth	r3, r3
 800687a:	b218      	sxth	r0, r3
 800687c:	883b      	ldrh	r3, [r7, #0]
 800687e:	3b01      	subs	r3, #1
 8006880:	b29b      	uxth	r3, r3
 8006882:	b219      	sxth	r1, r3
 8006884:	887b      	ldrh	r3, [r7, #2]
 8006886:	3b01      	subs	r3, #1
 8006888:	b29b      	uxth	r3, r3
 800688a:	b21c      	sxth	r4, r3
 800688c:	883b      	ldrh	r3, [r7, #0]
 800688e:	3b01      	subs	r3, #1
 8006890:	b29b      	uxth	r3, r3
 8006892:	b21d      	sxth	r5, r3
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	1c9a      	adds	r2, r3, #2
 8006898:	61ba      	str	r2, [r7, #24]
 800689a:	881b      	ldrh	r3, [r3, #0]
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	462b      	mov	r3, r5
 80068a0:	4622      	mov	r2, r4
 80068a2:	f7fe fe53 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 80068a6:	887b      	ldrh	r3, [r7, #2]
 80068a8:	3b01      	subs	r3, #1
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	b218      	sxth	r0, r3
 80068ae:	88bb      	ldrh	r3, [r7, #4]
 80068b0:	3301      	adds	r3, #1
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	b219      	sxth	r1, r3
 80068b6:	887b      	ldrh	r3, [r7, #2]
 80068b8:	3b01      	subs	r3, #1
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	b21c      	sxth	r4, r3
 80068be:	883b      	ldrh	r3, [r7, #0]
 80068c0:	3b02      	subs	r3, #2
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	b21d      	sxth	r5, r3
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	1c9a      	adds	r2, r3, #2
 80068ca:	61ba      	str	r2, [r7, #24]
 80068cc:	881b      	ldrh	r3, [r3, #0]
 80068ce:	9300      	str	r3, [sp, #0]
 80068d0:	462b      	mov	r3, r5
 80068d2:	4622      	mov	r2, r4
 80068d4:	f7fe fe3a 	bl	800554c <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 80068d8:	88fb      	ldrh	r3, [r7, #6]
 80068da:	3302      	adds	r3, #2
 80068dc:	b29b      	uxth	r3, r3
 80068de:	b218      	sxth	r0, r3
 80068e0:	88bb      	ldrh	r3, [r7, #4]
 80068e2:	3302      	adds	r3, #2
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	b219      	sxth	r1, r3
 80068e8:	887b      	ldrh	r3, [r7, #2]
 80068ea:	3b03      	subs	r3, #3
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	b21c      	sxth	r4, r3
 80068f0:	88bb      	ldrh	r3, [r7, #4]
 80068f2:	3302      	adds	r3, #2
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	b21d      	sxth	r5, r3
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	1c9a      	adds	r2, r3, #2
 80068fc:	61ba      	str	r2, [r7, #24]
 80068fe:	881b      	ldrh	r3, [r3, #0]
 8006900:	9300      	str	r3, [sp, #0]
 8006902:	462b      	mov	r3, r5
 8006904:	4622      	mov	r2, r4
 8006906:	f7fe fe21 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 800690a:	88fb      	ldrh	r3, [r7, #6]
 800690c:	3302      	adds	r3, #2
 800690e:	b29b      	uxth	r3, r3
 8006910:	b218      	sxth	r0, r3
 8006912:	88bb      	ldrh	r3, [r7, #4]
 8006914:	3303      	adds	r3, #3
 8006916:	b29b      	uxth	r3, r3
 8006918:	b219      	sxth	r1, r3
 800691a:	88fb      	ldrh	r3, [r7, #6]
 800691c:	3302      	adds	r3, #2
 800691e:	b29b      	uxth	r3, r3
 8006920:	b21c      	sxth	r4, r3
 8006922:	883b      	ldrh	r3, [r7, #0]
 8006924:	3b03      	subs	r3, #3
 8006926:	b29b      	uxth	r3, r3
 8006928:	b21d      	sxth	r5, r3
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	1c9a      	adds	r2, r3, #2
 800692e:	61ba      	str	r2, [r7, #24]
 8006930:	881b      	ldrh	r3, [r3, #0]
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	462b      	mov	r3, r5
 8006936:	4622      	mov	r2, r4
 8006938:	f7fe fe08 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 800693c:	88fb      	ldrh	r3, [r7, #6]
 800693e:	3302      	adds	r3, #2
 8006940:	b29b      	uxth	r3, r3
 8006942:	b218      	sxth	r0, r3
 8006944:	883b      	ldrh	r3, [r7, #0]
 8006946:	3b02      	subs	r3, #2
 8006948:	b29b      	uxth	r3, r3
 800694a:	b219      	sxth	r1, r3
 800694c:	887b      	ldrh	r3, [r7, #2]
 800694e:	3b02      	subs	r3, #2
 8006950:	b29b      	uxth	r3, r3
 8006952:	b21c      	sxth	r4, r3
 8006954:	883b      	ldrh	r3, [r7, #0]
 8006956:	3b02      	subs	r3, #2
 8006958:	b29b      	uxth	r3, r3
 800695a:	b21d      	sxth	r5, r3
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	1c9a      	adds	r2, r3, #2
 8006960:	61ba      	str	r2, [r7, #24]
 8006962:	881b      	ldrh	r3, [r3, #0]
 8006964:	9300      	str	r3, [sp, #0]
 8006966:	462b      	mov	r3, r5
 8006968:	4622      	mov	r2, r4
 800696a:	f7fe fdef 	bl	800554c <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 800696e:	887b      	ldrh	r3, [r7, #2]
 8006970:	3b02      	subs	r3, #2
 8006972:	b29b      	uxth	r3, r3
 8006974:	b218      	sxth	r0, r3
 8006976:	88bb      	ldrh	r3, [r7, #4]
 8006978:	3302      	adds	r3, #2
 800697a:	b29b      	uxth	r3, r3
 800697c:	b219      	sxth	r1, r3
 800697e:	887b      	ldrh	r3, [r7, #2]
 8006980:	3b02      	subs	r3, #2
 8006982:	b29b      	uxth	r3, r3
 8006984:	b21a      	sxth	r2, r3
 8006986:	883b      	ldrh	r3, [r7, #0]
 8006988:	3b03      	subs	r3, #3
 800698a:	b29b      	uxth	r3, r3
 800698c:	b21c      	sxth	r4, r3
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	881b      	ldrh	r3, [r3, #0]
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	4623      	mov	r3, r4
 8006996:	f7fe fdd9 	bl	800554c <UG_DrawLine>
}
 800699a:	bf00      	nop
 800699c:	3708      	adds	r7, #8
 800699e:	46bd      	mov	sp, r7
 80069a0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080069a4 <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 80069aa:	4b5e      	ldr	r3, [pc, #376]	@ (8006b24 <UG_Update+0x180>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00a      	beq.n	80069d0 <UG_Update+0x2c>
 80069ba:	4b5a      	ldr	r3, [pc, #360]	@ (8006b24 <UG_Update+0x180>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 80069c2:	4b58      	ldr	r3, [pc, #352]	@ (8006b24 <UG_Update+0x180>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 0201 	bic.w	r2, r2, #1
 80069ca:	b2d2      	uxtb	r2, r2
 80069cc:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 80069d0:	4b54      	ldr	r3, [pc, #336]	@ (8006b24 <UG_Update+0x180>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68da      	ldr	r2, [r3, #12]
 80069d6:	4b53      	ldr	r3, [pc, #332]	@ (8006b24 <UG_Update+0x180>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d071      	beq.n	8006ac4 <UG_Update+0x120>
   {
      if ( gui->next_window != NULL )
 80069e0:	4b50      	ldr	r3, [pc, #320]	@ (8006b24 <UG_Update+0x180>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d06c      	beq.n	8006ac4 <UG_Update+0x120>
      {
         gui->last_window = gui->active_window;
 80069ea:	4b4e      	ldr	r3, [pc, #312]	@ (8006b24 <UG_Update+0x180>)
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	4b4d      	ldr	r3, [pc, #308]	@ (8006b24 <UG_Update+0x180>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	6912      	ldr	r2, [r2, #16]
 80069f4:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 80069f6:	4b4b      	ldr	r3, [pc, #300]	@ (8006b24 <UG_Update+0x180>)
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	4b4a      	ldr	r3, [pc, #296]	@ (8006b24 <UG_Update+0x180>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68d2      	ldr	r2, [r2, #12]
 8006a00:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 8006a02:	4b48      	ldr	r3, [pc, #288]	@ (8006b24 <UG_Update+0x180>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d045      	beq.n	8006a98 <UG_Update+0xf4>
 8006a0c:	4b45      	ldr	r3, [pc, #276]	@ (8006b24 <UG_Update+0x180>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	7d9b      	ldrb	r3, [r3, #22]
 8006a14:	f003 0302 	and.w	r3, r3, #2
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d03d      	beq.n	8006a98 <UG_Update+0xf4>
 8006a1c:	4b41      	ldr	r3, [pc, #260]	@ (8006b24 <UG_Update+0x180>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	7a1b      	ldrb	r3, [r3, #8]
 8006a24:	f003 0308 	and.w	r3, r3, #8
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d035      	beq.n	8006a98 <UG_Update+0xf4>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 8006a2c:	4b3d      	ldr	r3, [pc, #244]	@ (8006b24 <UG_Update+0x180>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8006a36:	4b3b      	ldr	r3, [pc, #236]	@ (8006b24 <UG_Update+0x180>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d123      	bne.n	8006a8c <UG_Update+0xe8>
 8006a44:	4b37      	ldr	r3, [pc, #220]	@ (8006b24 <UG_Update+0x180>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8006a4e:	4b35      	ldr	r3, [pc, #212]	@ (8006b24 <UG_Update+0x180>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d117      	bne.n	8006a8c <UG_Update+0xe8>
 8006a5c:	4b31      	ldr	r3, [pc, #196]	@ (8006b24 <UG_Update+0x180>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8006a66:	4b2f      	ldr	r3, [pc, #188]	@ (8006b24 <UG_Update+0x180>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	691b      	ldr	r3, [r3, #16]
 8006a6c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d10b      	bne.n	8006a8c <UG_Update+0xe8>
 8006a74:	4b2b      	ldr	r3, [pc, #172]	@ (8006b24 <UG_Update+0x180>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8006a7e:	4b29      	ldr	r3, [pc, #164]	@ (8006b24 <UG_Update+0x180>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d005      	beq.n	8006a98 <UG_Update+0xf4>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 8006a8c:	4b25      	ldr	r3, [pc, #148]	@ (8006b24 <UG_Update+0x180>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 f848 	bl	8006b28 <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 8006a98:	4b22      	ldr	r3, [pc, #136]	@ (8006b24 <UG_Update+0x180>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	691b      	ldr	r3, [r3, #16]
 8006a9e:	7a1a      	ldrb	r2, [r3, #8]
 8006aa0:	4b20      	ldr	r3, [pc, #128]	@ (8006b24 <UG_Update+0x180>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006aaa:	b2d2      	uxtb	r2, r2
 8006aac:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 8006aae:	4b1d      	ldr	r3, [pc, #116]	@ (8006b24 <UG_Update+0x180>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	7a1a      	ldrb	r2, [r3, #8]
 8006ab6:	4b1b      	ldr	r3, [pc, #108]	@ (8006b24 <UG_Update+0x180>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8006ac0:	b2d2      	uxtb	r2, r2
 8006ac2:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 8006ac4:	4b17      	ldr	r3, [pc, #92]	@ (8006b24 <UG_Update+0x180>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d01b      	beq.n	8006b06 <UG_Update+0x162>
   {
      wnd = gui->active_window;
 8006ace:	4b15      	ldr	r3, [pc, #84]	@ (8006b24 <UG_Update+0x180>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	7a1b      	ldrb	r3, [r3, #8]
 8006ada:	f003 0320 	and.w	r3, r3, #32
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d002      	beq.n	8006ae8 <UG_Update+0x144>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 f8c8 	bl	8006c78 <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	7a1b      	ldrb	r3, [r3, #8]
 8006aec:	f003 0308 	and.w	r3, r3, #8
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d008      	beq.n	8006b06 <UG_Update+0x162>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f7ff fba3 	bl	8006240 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f7ff fc56 	bl	80063ac <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f7ff fc9d 	bl	8006440 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 8006b06:	4b07      	ldr	r3, [pc, #28]	@ (8006b24 <UG_Update+0x180>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d004      	beq.n	8006b1c <UG_Update+0x178>
     gui->device->flush();
 8006b12:	4b04      	ldr	r3, [pc, #16]	@ (8006b24 <UG_Update+0x180>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	4798      	blx	r3
   }
}
 8006b1c:	bf00      	nop
 8006b1e:	3708      	adds	r7, #8
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	2001c4d0 	.word	0x2001c4d0

08006b28 <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 8006b28:	b590      	push	{r4, r7, lr}
 8006b2a:	b08f      	sub	sp, #60	@ 0x3c
 8006b2c:	af02      	add	r7, sp, #8
 8006b2e:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 8098 	beq.w	8006c68 <_UG_WindowDrawTitle+0x140>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	7a1b      	ldrb	r3, [r3, #8]
 8006b3c:	f003 0302 	and.w	r3, r3, #2
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 8091 	beq.w	8006c68 <_UG_WindowDrawTitle+0x140>
   {
      xs = wnd->xs;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	89db      	ldrh	r3, [r3, #14]
 8006b4a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      ys = wnd->ys;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	8a1b      	ldrh	r3, [r3, #16]
 8006b50:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      xe = wnd->xe;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	8a5b      	ldrh	r3, [r3, #18]
 8006b56:	857b      	strh	r3, [r7, #42]	@ 0x2a
      ye = wnd->ye;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	8a9b      	ldrh	r3, [r3, #20]
 8006b5c:	853b      	strh	r3, [r7, #40]	@ 0x28

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	7d9b      	ldrb	r3, [r3, #22]
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00f      	beq.n	8006b8a <_UG_WindowDrawTitle+0x62>
      {
         xs+=3;
 8006b6a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006b6c:	3303      	adds	r3, #3
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
         ys+=3;
 8006b72:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006b74:	3303      	adds	r3, #3
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	85bb      	strh	r3, [r7, #44]	@ 0x2c
         xe-=3;
 8006b7a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006b7c:	3b03      	subs	r3, #3
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	857b      	strh	r3, [r7, #42]	@ 0x2a
         ye-=3;
 8006b82:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006b84:	3b03      	subs	r3, #3
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	853b      	strh	r3, [r7, #40]	@ 0x28
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 8006b8a:	4b3a      	ldr	r3, [pc, #232]	@ (8006c74 <_UG_WindowDrawTitle+0x14c>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d106      	bne.n	8006ba4 <_UG_WindowDrawTitle+0x7c>
      {
         txt.bc = wnd->title.bc;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b9a:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.fc;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006ba0:	83bb      	strh	r3, [r7, #28]
 8006ba2:	e005      	b.n	8006bb0 <_UG_WindowDrawTitle+0x88>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ba8:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.ifc;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bae:	83bb      	strh	r3, [r7, #28]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006bba:	4413      	add	r3, r2
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	b21c      	sxth	r4, r3
 8006bc4:	8bfb      	ldrh	r3, [r7, #30]
 8006bc6:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8006bca:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8006bce:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8006bd2:	9300      	str	r3, [sp, #0]
 8006bd4:	4623      	mov	r3, r4
 8006bd6:	f7fe fc47 	bl	8005468 <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	699b      	ldr	r3, [r3, #24]
 8006bde:	60fb      	str	r3, [r7, #12]
      txt.font = wnd->title.font;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	69db      	ldr	r3, [r3, #28]
 8006be4:	613b      	str	r3, [r7, #16]
      txt.a.xs = xs+3;
 8006be6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006be8:	3303      	adds	r3, #3
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	b21b      	sxth	r3, r3
 8006bee:	82bb      	strh	r3, [r7, #20]
      txt.a.ys = ys;
 8006bf0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006bf2:	82fb      	strh	r3, [r7, #22]
      txt.a.xe = xe;
 8006bf4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006bf6:	833b      	strh	r3, [r7, #24]
      txt.a.ye = ys+wnd->title.height-1;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006bfe:	461a      	mov	r2, r3
 8006c00:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006c02:	4413      	add	r3, r2
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	3b01      	subs	r3, #1
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	b21b      	sxth	r3, r3
 8006c0c:	837b      	strh	r3, [r7, #26]
      txt.align = wnd->title.align;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8006c14:	f887 3020 	strb.w	r3, [r7, #32]
      txt.h_space = wnd->title.h_space;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8006c1e:	847b      	strh	r3, [r7, #34]	@ 0x22
      txt.v_space = wnd->title.v_space;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f993 3021 	ldrsb.w	r3, [r3, #33]	@ 0x21
 8006c26:	84bb      	strh	r3, [r7, #36]	@ 0x24
      _UG_PutText( &txt );
 8006c28:	f107 030c 	add.w	r3, r7, #12
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7ff fc53 	bl	80064d8 <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006c38:	461a      	mov	r2, r3
 8006c3a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006c3c:	4413      	add	r3, r2
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	b219      	sxth	r1, r3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006c48:	461a      	mov	r2, r3
 8006c4a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006c4c:	4413      	add	r3, r2
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	b21b      	sxth	r3, r3
 8006c52:	f649 5413 	movw	r4, #40211	@ 0x9d13
 8006c56:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8006c5a:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8006c5e:	9400      	str	r4, [sp, #0]
 8006c60:	f7fe fc74 	bl	800554c <UG_DrawLine>
      return UG_RESULT_OK;
 8006c64:	2300      	movs	r3, #0
 8006c66:	e001      	b.n	8006c6c <_UG_WindowDrawTitle+0x144>
   }
   return UG_RESULT_FAIL;
 8006c68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3734      	adds	r7, #52	@ 0x34
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd90      	pop	{r4, r7, pc}
 8006c74:	2001c4d0 	.word	0x2001c4d0

08006c78 <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 8006c78:	b590      	push	{r4, r7, lr}
 8006c7a:	b089      	sub	sp, #36	@ 0x24
 8006c7c:	af02      	add	r7, sp, #8
 8006c7e:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	89db      	ldrh	r3, [r3, #14]
 8006c84:	82bb      	strh	r3, [r7, #20]
   ys = wnd->ys;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	8a1b      	ldrh	r3, [r3, #16]
 8006c8a:	827b      	strh	r3, [r7, #18]
   xe = wnd->xe;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	8a5b      	ldrh	r3, [r3, #18]
 8006c90:	823b      	strh	r3, [r7, #16]
   ye = wnd->ye;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	8a9b      	ldrh	r3, [r3, #20]
 8006c96:	81fb      	strh	r3, [r7, #14]

   wnd->state &= ~WND_STATE_UPDATE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	7a1b      	ldrb	r3, [r3, #8]
 8006c9c:	f023 0320 	bic.w	r3, r3, #32
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	7a1b      	ldrb	r3, [r3, #8]
 8006caa:	f003 0308 	and.w	r3, r3, #8
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f000 8084 	beq.w	8006dbc <_UG_WindowUpdate+0x144>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	7d9b      	ldrb	r3, [r3, #22]
 8006cb8:	f003 0301 	and.w	r3, r3, #1
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d021      	beq.n	8006d04 <_UG_WindowUpdate+0x8c>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	7a1b      	ldrb	r3, [r3, #8]
 8006cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d11b      	bne.n	8006d04 <_UG_WindowUpdate+0x8c>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8006ccc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006cd0:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006cd4:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8006cd8:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8006cdc:	4c43      	ldr	r4, [pc, #268]	@ (8006dec <_UG_WindowUpdate+0x174>)
 8006cde:	9400      	str	r4, [sp, #0]
 8006ce0:	f7ff fd3e 	bl	8006760 <_UG_DrawObjectFrame>
         xs+=3;
 8006ce4:	8abb      	ldrh	r3, [r7, #20]
 8006ce6:	3303      	adds	r3, #3
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	82bb      	strh	r3, [r7, #20]
         ys+=3;
 8006cec:	8a7b      	ldrh	r3, [r7, #18]
 8006cee:	3303      	adds	r3, #3
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	827b      	strh	r3, [r7, #18]
         xe-=3;
 8006cf4:	8a3b      	ldrh	r3, [r7, #16]
 8006cf6:	3b03      	subs	r3, #3
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	823b      	strh	r3, [r7, #16]
         ye-=3;
 8006cfc:	89fb      	ldrh	r3, [r7, #14]
 8006cfe:	3b03      	subs	r3, #3
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	81fb      	strh	r3, [r7, #14]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	7d9b      	ldrb	r3, [r3, #22]
 8006d08:	f003 0302 	and.w	r3, r3, #2
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d01a      	beq.n	8006d46 <_UG_WindowUpdate+0xce>
      {
         _UG_WindowDrawTitle( wnd );
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f7ff ff09 	bl	8006b28 <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	8a7b      	ldrh	r3, [r7, #18]
 8006d20:	4413      	add	r3, r2
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	3301      	adds	r3, #1
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	827b      	strh	r3, [r7, #18]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	7a1b      	ldrb	r3, [r3, #8]
 8006d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d007      	beq.n	8006d46 <_UG_WindowUpdate+0xce>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	7a1b      	ldrb	r3, [r3, #8]
 8006d3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	721a      	strb	r2, [r3, #8]
            return;
 8006d44:	e04e      	b.n	8006de4 <_UG_WindowUpdate+0x16c>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	899b      	ldrh	r3, [r3, #12]
 8006d4a:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8006d4e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006d52:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8006d56:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8006d5a:	9300      	str	r3, [sp, #0]
 8006d5c:	4623      	mov	r3, r4
 8006d5e:	f7fe fb83 	bl	8005468 <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	81bb      	strh	r3, [r7, #12]
      for(i=0; i<objcnt; i++)
 8006d68:	2300      	movs	r3, #0
 8006d6a:	82fb      	strh	r3, [r7, #22]
 8006d6c:	e021      	b.n	8006db2 <_UG_WindowUpdate+0x13a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685a      	ldr	r2, [r3, #4]
 8006d72:	8afb      	ldrh	r3, [r7, #22]
 8006d74:	015b      	lsls	r3, r3, #5
 8006d76:	4413      	add	r3, r2
 8006d78:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	f003 0301 	and.w	r3, r3, #1
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d112      	bne.n	8006dac <_UG_WindowUpdate+0x134>
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	f003 0302 	and.w	r3, r3, #2
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00c      	beq.n	8006dac <_UG_WindowUpdate+0x134>
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	f003 0308 	and.w	r3, r3, #8
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d006      	beq.n	8006dac <_UG_WindowUpdate+0x134>
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006da6:	b2da      	uxtb	r2, r3
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 8006dac:	8afb      	ldrh	r3, [r7, #22]
 8006dae:	3301      	adds	r3, #1
 8006db0:	82fb      	strh	r3, [r7, #22]
 8006db2:	8afa      	ldrh	r2, [r7, #22]
 8006db4:	89bb      	ldrh	r3, [r7, #12]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d3d9      	bcc.n	8006d6e <_UG_WindowUpdate+0xf6>
 8006dba:	e013      	b.n	8006de4 <_UG_WindowUpdate+0x16c>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f9b3 4014 	ldrsh.w	r4, [r3, #20]
 8006dd4:	4b06      	ldr	r3, [pc, #24]	@ (8006df0 <_UG_WindowUpdate+0x178>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	4623      	mov	r3, r4
 8006de0:	f7fe fb42 	bl	8005468 <UG_FillFrame>
   }
}
 8006de4:	371c      	adds	r7, #28
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd90      	pop	{r4, r7, pc}
 8006dea:	bf00      	nop
 8006dec:	0801614c 	.word	0x0801614c
 8006df0:	2001c4d0 	.word	0x2001c4d0

08006df4 <_ZdlPvj>:
 8006df4:	f000 b960 	b.w	80070b8 <_ZdlPv>

08006df8 <_ZNSaIcEC1Ev>:
 8006df8:	4770      	bx	lr

08006dfa <_ZNSaIcED1Ev>:
 8006dfa:	4770      	bx	lr

08006dfc <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 8006dfc:	b10a      	cbz	r2, 8006e02 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 8006dfe:	f000 bacb 	b.w	8007398 <memcpy>
 8006e02:	4770      	bx	lr

08006e04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 8006e04:	f850 3b08 	ldr.w	r3, [r0], #8
 8006e08:	1a1b      	subs	r3, r3, r0
 8006e0a:	4258      	negs	r0, r3
 8006e0c:	4158      	adcs	r0, r3
 8006e0e:	4770      	bx	lr

08006e10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8006e10:	b508      	push	{r3, lr}
 8006e12:	680b      	ldr	r3, [r1, #0]
 8006e14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e18:	d302      	bcc.n	8006e20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 8006e1a:	480d      	ldr	r0, [pc, #52]	@ (8006e50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 8006e1c:	f000 f962 	bl	80070e4 <_ZSt20__throw_length_errorPKc>
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d90b      	bls.n	8006e3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8006e24:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 8006e28:	ea4f 0042 	mov.w	r0, r2, lsl #1
 8006e2c:	d206      	bcs.n	8006e3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8006e2e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006e32:	bf2a      	itet	cs
 8006e34:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 8006e38:	6008      	strcc	r0, [r1, #0]
 8006e3a:	600b      	strcs	r3, [r1, #0]
 8006e3c:	6808      	ldr	r0, [r1, #0]
 8006e3e:	3001      	adds	r0, #1
 8006e40:	d501      	bpl.n	8006e46 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 8006e42:	f000 f94c 	bl	80070de <_ZSt17__throw_bad_allocv>
 8006e46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006e4a:	f000 b937 	b.w	80070bc <_Znwj>
 8006e4e:	bf00      	nop
 8006e50:	08016164 	.word	0x08016164

08006e54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8006e54:	b510      	push	{r4, lr}
 8006e56:	4604      	mov	r4, r0
 8006e58:	f7ff ffd4 	bl	8006e04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8006e5c:	b920      	cbnz	r0, 8006e68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x14>
 8006e5e:	6820      	ldr	r0, [r4, #0]
 8006e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e64:	f000 b928 	b.w	80070b8 <_ZdlPv>
 8006e68:	bd10      	pop	{r4, pc}

08006e6a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 8006e6a:	6840      	ldr	r0, [r0, #4]
 8006e6c:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 8006e70:	3901      	subs	r1, #1
 8006e72:	1a09      	subs	r1, r1, r0
 8006e74:	4291      	cmp	r1, r2
 8006e76:	b508      	push	{r3, lr}
 8006e78:	d202      	bcs.n	8006e80 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f000 f932 	bl	80070e4 <_ZSt20__throw_length_errorPKc>
 8006e80:	bd08      	pop	{r3, pc}

08006e82 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8006e82:	2a01      	cmp	r2, #1
 8006e84:	b410      	push	{r4}
 8006e86:	d104      	bne.n	8006e92 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 8006e88:	780a      	ldrb	r2, [r1, #0]
 8006e8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e8e:	7002      	strb	r2, [r0, #0]
 8006e90:	4770      	bx	lr
 8006e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e96:	f7ff bfb1 	b.w	8006dfc <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

08006e9a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
 8006e9a:	460b      	mov	r3, r1
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	b410      	push	{r4}
 8006ea0:	4611      	mov	r1, r2
 8006ea2:	4604      	mov	r4, r0
 8006ea4:	d103      	bne.n	8006eae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x14>
 8006ea6:	7022      	strb	r2, [r4, #0]
 8006ea8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006eac:	4770      	bx	lr
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d0fa      	beq.n	8006ea8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0xe>
 8006eb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	f000 b9e6 	b.w	8007288 <memset>

08006ebc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
 8006ebc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ebe:	290f      	cmp	r1, #15
 8006ec0:	4604      	mov	r4, r0
 8006ec2:	9101      	str	r1, [sp, #4]
 8006ec4:	4615      	mov	r5, r2
 8006ec6:	d906      	bls.n	8006ed6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x1a>
 8006ec8:	2200      	movs	r2, #0
 8006eca:	a901      	add	r1, sp, #4
 8006ecc:	f7ff ffa0 	bl	8006e10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8006ed0:	9b01      	ldr	r3, [sp, #4]
 8006ed2:	6020      	str	r0, [r4, #0]
 8006ed4:	60a3      	str	r3, [r4, #8]
 8006ed6:	9901      	ldr	r1, [sp, #4]
 8006ed8:	b119      	cbz	r1, 8006ee2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x26>
 8006eda:	6820      	ldr	r0, [r4, #0]
 8006edc:	462a      	mov	r2, r5
 8006ede:	f7ff ffdc 	bl	8006e9a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>
 8006ee2:	9b01      	ldr	r3, [sp, #4]
 8006ee4:	6822      	ldr	r2, [r4, #0]
 8006ee6:	6063      	str	r3, [r4, #4]
 8006ee8:	2100      	movs	r1, #0
 8006eea:	54d1      	strb	r1, [r2, r3]
 8006eec:	b003      	add	sp, #12
 8006eee:	bd30      	pop	{r4, r5, pc}

08006ef0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 8006ef0:	f100 0208 	add.w	r2, r0, #8
 8006ef4:	6002      	str	r2, [r0, #0]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	6042      	str	r2, [r0, #4]
 8006efa:	7202      	strb	r2, [r0, #8]
 8006efc:	4770      	bx	lr

08006efe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EjcRKS3_>:
 8006efe:	b510      	push	{r4, lr}
 8006f00:	f100 0308 	add.w	r3, r0, #8
 8006f04:	4604      	mov	r4, r0
 8006f06:	6003      	str	r3, [r0, #0]
 8006f08:	f7ff ffd8 	bl	8006ebc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	bd10      	pop	{r4, pc}

08006f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 8006f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f12:	f100 0708 	add.w	r7, r0, #8
 8006f16:	6007      	str	r7, [r0, #0]
 8006f18:	4605      	mov	r5, r0
 8006f1a:	4608      	mov	r0, r1
 8006f1c:	460c      	mov	r4, r1
 8006f1e:	f7ff ff71 	bl	8006e04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8006f22:	f104 0608 	add.w	r6, r4, #8
 8006f26:	6862      	ldr	r2, [r4, #4]
 8006f28:	b160      	cbz	r0, 8006f44 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x34>
 8006f2a:	3201      	adds	r2, #1
 8006f2c:	4631      	mov	r1, r6
 8006f2e:	4638      	mov	r0, r7
 8006f30:	f7ff ff64 	bl	8006dfc <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 8006f34:	6863      	ldr	r3, [r4, #4]
 8006f36:	606b      	str	r3, [r5, #4]
 8006f38:	2300      	movs	r3, #0
 8006f3a:	7223      	strb	r3, [r4, #8]
 8006f3c:	6026      	str	r6, [r4, #0]
 8006f3e:	6063      	str	r3, [r4, #4]
 8006f40:	4628      	mov	r0, r5
 8006f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f44:	6823      	ldr	r3, [r4, #0]
 8006f46:	602b      	str	r3, [r5, #0]
 8006f48:	68a3      	ldr	r3, [r4, #8]
 8006f4a:	60ab      	str	r3, [r5, #8]
 8006f4c:	e7f2      	b.n	8006f34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x24>

08006f4e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 8006f4e:	b510      	push	{r4, lr}
 8006f50:	4604      	mov	r4, r0
 8006f52:	f7ff ff7f 	bl	8006e54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8006f56:	4620      	mov	r0, r4
 8006f58:	bd10      	pop	{r4, pc}

08006f5a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>:
 8006f5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f5c:	460c      	mov	r4, r1
 8006f5e:	4605      	mov	r5, r0
 8006f60:	f7ff ff50 	bl	8006e04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8006f64:	4606      	mov	r6, r0
 8006f66:	4620      	mov	r0, r4
 8006f68:	f7ff ff4c 	bl	8006e04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8006f6c:	b190      	cbz	r0, 8006f94 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x3a>
 8006f6e:	42a5      	cmp	r5, r4
 8006f70:	d00a      	beq.n	8006f88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x2e>
 8006f72:	6862      	ldr	r2, [r4, #4]
 8006f74:	b11a      	cbz	r2, 8006f7e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x24>
 8006f76:	6821      	ldr	r1, [r4, #0]
 8006f78:	6828      	ldr	r0, [r5, #0]
 8006f7a:	f7ff ff82 	bl	8006e82 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8006f7e:	6863      	ldr	r3, [r4, #4]
 8006f80:	682a      	ldr	r2, [r5, #0]
 8006f82:	606b      	str	r3, [r5, #4]
 8006f84:	2100      	movs	r1, #0
 8006f86:	54d1      	strb	r1, [r2, r3]
 8006f88:	6822      	ldr	r2, [r4, #0]
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	6063      	str	r3, [r4, #4]
 8006f8e:	7013      	strb	r3, [r2, #0]
 8006f90:	4628      	mov	r0, r5
 8006f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f94:	b90e      	cbnz	r6, 8006f9a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x40>
 8006f96:	6828      	ldr	r0, [r5, #0]
 8006f98:	68af      	ldr	r7, [r5, #8]
 8006f9a:	6823      	ldr	r3, [r4, #0]
 8006f9c:	602b      	str	r3, [r5, #0]
 8006f9e:	6863      	ldr	r3, [r4, #4]
 8006fa0:	606b      	str	r3, [r5, #4]
 8006fa2:	68a3      	ldr	r3, [r4, #8]
 8006fa4:	60ab      	str	r3, [r5, #8]
 8006fa6:	b110      	cbz	r0, 8006fae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x54>
 8006fa8:	6020      	str	r0, [r4, #0]
 8006faa:	60a7      	str	r7, [r4, #8]
 8006fac:	e7ec      	b.n	8006f88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x2e>
 8006fae:	f104 0308 	add.w	r3, r4, #8
 8006fb2:	6023      	str	r3, [r4, #0]
 8006fb4:	e7e8      	b.n	8006f88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x2e>

08006fb6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 8006fb6:	6840      	ldr	r0, [r0, #4]
 8006fb8:	4770      	bx	lr

08006fba <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
 8006fba:	b510      	push	{r4, lr}
 8006fbc:	4604      	mov	r4, r0
 8006fbe:	f7ff ff21 	bl	8006e04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8006fc2:	b908      	cbnz	r0, 8006fc8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0xe>
 8006fc4:	68a0      	ldr	r0, [r4, #8]
 8006fc6:	bd10      	pop	{r4, pc}
 8006fc8:	200f      	movs	r0, #15
 8006fca:	e7fc      	b.n	8006fc6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0xc>

08006fcc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 8006fcc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fd0:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006fd2:	461f      	mov	r7, r3
 8006fd4:	6843      	ldr	r3, [r0, #4]
 8006fd6:	eb01 0802 	add.w	r8, r1, r2
 8006fda:	1ab2      	subs	r2, r6, r2
 8006fdc:	441a      	add	r2, r3
 8006fde:	4604      	mov	r4, r0
 8006fe0:	460d      	mov	r5, r1
 8006fe2:	eba3 0908 	sub.w	r9, r3, r8
 8006fe6:	9201      	str	r2, [sp, #4]
 8006fe8:	f7ff ffe7 	bl	8006fba <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8006fec:	a901      	add	r1, sp, #4
 8006fee:	4602      	mov	r2, r0
 8006ff0:	4620      	mov	r0, r4
 8006ff2:	f7ff ff0d 	bl	8006e10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8006ff6:	4682      	mov	sl, r0
 8006ff8:	b11d      	cbz	r5, 8007002 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x36>
 8006ffa:	6821      	ldr	r1, [r4, #0]
 8006ffc:	462a      	mov	r2, r5
 8006ffe:	f7ff ff40 	bl	8006e82 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007002:	b137      	cbz	r7, 8007012 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x46>
 8007004:	b12e      	cbz	r6, 8007012 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x46>
 8007006:	4632      	mov	r2, r6
 8007008:	4639      	mov	r1, r7
 800700a:	eb0a 0005 	add.w	r0, sl, r5
 800700e:	f7ff ff38 	bl	8006e82 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007012:	f1b9 0f00 	cmp.w	r9, #0
 8007016:	d007      	beq.n	8007028 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x5c>
 8007018:	6821      	ldr	r1, [r4, #0]
 800701a:	4435      	add	r5, r6
 800701c:	464a      	mov	r2, r9
 800701e:	4441      	add	r1, r8
 8007020:	eb0a 0005 	add.w	r0, sl, r5
 8007024:	f7ff ff2d 	bl	8006e82 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007028:	4620      	mov	r0, r4
 800702a:	f7ff ff13 	bl	8006e54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800702e:	9b01      	ldr	r3, [sp, #4]
 8007030:	f8c4 a000 	str.w	sl, [r4]
 8007034:	60a3      	str	r3, [r4, #8]
 8007036:	b002      	add	sp, #8
 8007038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800703c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
 800703c:	6800      	ldr	r0, [r0, #0]
 800703e:	4408      	add	r0, r1
 8007040:	4770      	bx	lr

08007042 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 8007042:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007046:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800704a:	4604      	mov	r4, r0
 800704c:	eb02 0708 	add.w	r7, r2, r8
 8007050:	460e      	mov	r6, r1
 8007052:	4615      	mov	r5, r2
 8007054:	f7ff ffb1 	bl	8006fba <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8007058:	42b8      	cmp	r0, r7
 800705a:	d30e      	bcc.n	800707a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x38>
 800705c:	b12d      	cbz	r5, 800706a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x28>
 800705e:	6820      	ldr	r0, [r4, #0]
 8007060:	462a      	mov	r2, r5
 8007062:	4631      	mov	r1, r6
 8007064:	4440      	add	r0, r8
 8007066:	f7ff ff0c 	bl	8006e82 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800706a:	6823      	ldr	r3, [r4, #0]
 800706c:	6067      	str	r7, [r4, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	4620      	mov	r0, r4
 8007072:	55da      	strb	r2, [r3, r7]
 8007074:	b002      	add	sp, #8
 8007076:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800707a:	9500      	str	r5, [sp, #0]
 800707c:	4633      	mov	r3, r6
 800707e:	2200      	movs	r2, #0
 8007080:	4641      	mov	r1, r8
 8007082:	4620      	mov	r0, r4
 8007084:	f7ff ffa2 	bl	8006fcc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 8007088:	e7ef      	b.n	800706a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x28>
	...

0800708c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 800708c:	b570      	push	{r4, r5, r6, lr}
 800708e:	4604      	mov	r4, r0
 8007090:	4608      	mov	r0, r1
 8007092:	460d      	mov	r5, r1
 8007094:	f7f9 f8a0 	bl	80001d8 <strlen>
 8007098:	4b06      	ldr	r3, [pc, #24]	@ (80070b4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 800709a:	4606      	mov	r6, r0
 800709c:	4602      	mov	r2, r0
 800709e:	2100      	movs	r1, #0
 80070a0:	4620      	mov	r0, r4
 80070a2:	f7ff fee2 	bl	8006e6a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 80070a6:	4632      	mov	r2, r6
 80070a8:	4629      	mov	r1, r5
 80070aa:	4620      	mov	r0, r4
 80070ac:	f7ff ffc9 	bl	8007042 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 80070b0:	bd70      	pop	{r4, r5, r6, pc}
 80070b2:	bf00      	nop
 80070b4:	0801617c 	.word	0x0801617c

080070b8 <_ZdlPv>:
 80070b8:	f000 b830 	b.w	800711c <free>

080070bc <_Znwj>:
 80070bc:	2801      	cmp	r0, #1
 80070be:	bf38      	it	cc
 80070c0:	2001      	movcc	r0, #1
 80070c2:	b510      	push	{r4, lr}
 80070c4:	4604      	mov	r4, r0
 80070c6:	4620      	mov	r0, r4
 80070c8:	f000 f820 	bl	800710c <malloc>
 80070cc:	b100      	cbz	r0, 80070d0 <_Znwj+0x14>
 80070ce:	bd10      	pop	{r4, pc}
 80070d0:	f000 f80c 	bl	80070ec <_ZSt15get_new_handlerv>
 80070d4:	b908      	cbnz	r0, 80070da <_Znwj+0x1e>
 80070d6:	f000 f811 	bl	80070fc <abort>
 80070da:	4780      	blx	r0
 80070dc:	e7f3      	b.n	80070c6 <_Znwj+0xa>

080070de <_ZSt17__throw_bad_allocv>:
 80070de:	b508      	push	{r3, lr}
 80070e0:	f000 f80c 	bl	80070fc <abort>

080070e4 <_ZSt20__throw_length_errorPKc>:
 80070e4:	b508      	push	{r3, lr}
 80070e6:	f000 f809 	bl	80070fc <abort>
	...

080070ec <_ZSt15get_new_handlerv>:
 80070ec:	4b02      	ldr	r3, [pc, #8]	@ (80070f8 <_ZSt15get_new_handlerv+0xc>)
 80070ee:	6818      	ldr	r0, [r3, #0]
 80070f0:	f3bf 8f5b 	dmb	ish
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	2001c4ec 	.word	0x2001c4ec

080070fc <abort>:
 80070fc:	b508      	push	{r3, lr}
 80070fe:	2006      	movs	r0, #6
 8007100:	f000 f8f2 	bl	80072e8 <raise>
 8007104:	2001      	movs	r0, #1
 8007106:	f7fa f91f 	bl	8001348 <_exit>
	...

0800710c <malloc>:
 800710c:	4b02      	ldr	r3, [pc, #8]	@ (8007118 <malloc+0xc>)
 800710e:	4601      	mov	r1, r0
 8007110:	6818      	ldr	r0, [r3, #0]
 8007112:	f000 b82d 	b.w	8007170 <_malloc_r>
 8007116:	bf00      	nop
 8007118:	20000030 	.word	0x20000030

0800711c <free>:
 800711c:	4b02      	ldr	r3, [pc, #8]	@ (8007128 <free+0xc>)
 800711e:	4601      	mov	r1, r0
 8007120:	6818      	ldr	r0, [r3, #0]
 8007122:	f000 b947 	b.w	80073b4 <_free_r>
 8007126:	bf00      	nop
 8007128:	20000030 	.word	0x20000030

0800712c <sbrk_aligned>:
 800712c:	b570      	push	{r4, r5, r6, lr}
 800712e:	4e0f      	ldr	r6, [pc, #60]	@ (800716c <sbrk_aligned+0x40>)
 8007130:	460c      	mov	r4, r1
 8007132:	6831      	ldr	r1, [r6, #0]
 8007134:	4605      	mov	r5, r0
 8007136:	b911      	cbnz	r1, 800713e <sbrk_aligned+0x12>
 8007138:	f000 f8f2 	bl	8007320 <_sbrk_r>
 800713c:	6030      	str	r0, [r6, #0]
 800713e:	4621      	mov	r1, r4
 8007140:	4628      	mov	r0, r5
 8007142:	f000 f8ed 	bl	8007320 <_sbrk_r>
 8007146:	1c43      	adds	r3, r0, #1
 8007148:	d103      	bne.n	8007152 <sbrk_aligned+0x26>
 800714a:	f04f 34ff 	mov.w	r4, #4294967295
 800714e:	4620      	mov	r0, r4
 8007150:	bd70      	pop	{r4, r5, r6, pc}
 8007152:	1cc4      	adds	r4, r0, #3
 8007154:	f024 0403 	bic.w	r4, r4, #3
 8007158:	42a0      	cmp	r0, r4
 800715a:	d0f8      	beq.n	800714e <sbrk_aligned+0x22>
 800715c:	1a21      	subs	r1, r4, r0
 800715e:	4628      	mov	r0, r5
 8007160:	f000 f8de 	bl	8007320 <_sbrk_r>
 8007164:	3001      	adds	r0, #1
 8007166:	d1f2      	bne.n	800714e <sbrk_aligned+0x22>
 8007168:	e7ef      	b.n	800714a <sbrk_aligned+0x1e>
 800716a:	bf00      	nop
 800716c:	2001c4f0 	.word	0x2001c4f0

08007170 <_malloc_r>:
 8007170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007174:	1ccd      	adds	r5, r1, #3
 8007176:	f025 0503 	bic.w	r5, r5, #3
 800717a:	3508      	adds	r5, #8
 800717c:	2d0c      	cmp	r5, #12
 800717e:	bf38      	it	cc
 8007180:	250c      	movcc	r5, #12
 8007182:	2d00      	cmp	r5, #0
 8007184:	4606      	mov	r6, r0
 8007186:	db01      	blt.n	800718c <_malloc_r+0x1c>
 8007188:	42a9      	cmp	r1, r5
 800718a:	d904      	bls.n	8007196 <_malloc_r+0x26>
 800718c:	230c      	movs	r3, #12
 800718e:	6033      	str	r3, [r6, #0]
 8007190:	2000      	movs	r0, #0
 8007192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007196:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800726c <_malloc_r+0xfc>
 800719a:	f000 f869 	bl	8007270 <__malloc_lock>
 800719e:	f8d8 3000 	ldr.w	r3, [r8]
 80071a2:	461c      	mov	r4, r3
 80071a4:	bb44      	cbnz	r4, 80071f8 <_malloc_r+0x88>
 80071a6:	4629      	mov	r1, r5
 80071a8:	4630      	mov	r0, r6
 80071aa:	f7ff ffbf 	bl	800712c <sbrk_aligned>
 80071ae:	1c43      	adds	r3, r0, #1
 80071b0:	4604      	mov	r4, r0
 80071b2:	d158      	bne.n	8007266 <_malloc_r+0xf6>
 80071b4:	f8d8 4000 	ldr.w	r4, [r8]
 80071b8:	4627      	mov	r7, r4
 80071ba:	2f00      	cmp	r7, #0
 80071bc:	d143      	bne.n	8007246 <_malloc_r+0xd6>
 80071be:	2c00      	cmp	r4, #0
 80071c0:	d04b      	beq.n	800725a <_malloc_r+0xea>
 80071c2:	6823      	ldr	r3, [r4, #0]
 80071c4:	4639      	mov	r1, r7
 80071c6:	4630      	mov	r0, r6
 80071c8:	eb04 0903 	add.w	r9, r4, r3
 80071cc:	f000 f8a8 	bl	8007320 <_sbrk_r>
 80071d0:	4581      	cmp	r9, r0
 80071d2:	d142      	bne.n	800725a <_malloc_r+0xea>
 80071d4:	6821      	ldr	r1, [r4, #0]
 80071d6:	1a6d      	subs	r5, r5, r1
 80071d8:	4629      	mov	r1, r5
 80071da:	4630      	mov	r0, r6
 80071dc:	f7ff ffa6 	bl	800712c <sbrk_aligned>
 80071e0:	3001      	adds	r0, #1
 80071e2:	d03a      	beq.n	800725a <_malloc_r+0xea>
 80071e4:	6823      	ldr	r3, [r4, #0]
 80071e6:	442b      	add	r3, r5
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	f8d8 3000 	ldr.w	r3, [r8]
 80071ee:	685a      	ldr	r2, [r3, #4]
 80071f0:	bb62      	cbnz	r2, 800724c <_malloc_r+0xdc>
 80071f2:	f8c8 7000 	str.w	r7, [r8]
 80071f6:	e00f      	b.n	8007218 <_malloc_r+0xa8>
 80071f8:	6822      	ldr	r2, [r4, #0]
 80071fa:	1b52      	subs	r2, r2, r5
 80071fc:	d420      	bmi.n	8007240 <_malloc_r+0xd0>
 80071fe:	2a0b      	cmp	r2, #11
 8007200:	d917      	bls.n	8007232 <_malloc_r+0xc2>
 8007202:	1961      	adds	r1, r4, r5
 8007204:	42a3      	cmp	r3, r4
 8007206:	6025      	str	r5, [r4, #0]
 8007208:	bf18      	it	ne
 800720a:	6059      	strne	r1, [r3, #4]
 800720c:	6863      	ldr	r3, [r4, #4]
 800720e:	bf08      	it	eq
 8007210:	f8c8 1000 	streq.w	r1, [r8]
 8007214:	5162      	str	r2, [r4, r5]
 8007216:	604b      	str	r3, [r1, #4]
 8007218:	4630      	mov	r0, r6
 800721a:	f000 f82f 	bl	800727c <__malloc_unlock>
 800721e:	f104 000b 	add.w	r0, r4, #11
 8007222:	1d23      	adds	r3, r4, #4
 8007224:	f020 0007 	bic.w	r0, r0, #7
 8007228:	1ac2      	subs	r2, r0, r3
 800722a:	bf1c      	itt	ne
 800722c:	1a1b      	subne	r3, r3, r0
 800722e:	50a3      	strne	r3, [r4, r2]
 8007230:	e7af      	b.n	8007192 <_malloc_r+0x22>
 8007232:	6862      	ldr	r2, [r4, #4]
 8007234:	42a3      	cmp	r3, r4
 8007236:	bf0c      	ite	eq
 8007238:	f8c8 2000 	streq.w	r2, [r8]
 800723c:	605a      	strne	r2, [r3, #4]
 800723e:	e7eb      	b.n	8007218 <_malloc_r+0xa8>
 8007240:	4623      	mov	r3, r4
 8007242:	6864      	ldr	r4, [r4, #4]
 8007244:	e7ae      	b.n	80071a4 <_malloc_r+0x34>
 8007246:	463c      	mov	r4, r7
 8007248:	687f      	ldr	r7, [r7, #4]
 800724a:	e7b6      	b.n	80071ba <_malloc_r+0x4a>
 800724c:	461a      	mov	r2, r3
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	42a3      	cmp	r3, r4
 8007252:	d1fb      	bne.n	800724c <_malloc_r+0xdc>
 8007254:	2300      	movs	r3, #0
 8007256:	6053      	str	r3, [r2, #4]
 8007258:	e7de      	b.n	8007218 <_malloc_r+0xa8>
 800725a:	230c      	movs	r3, #12
 800725c:	6033      	str	r3, [r6, #0]
 800725e:	4630      	mov	r0, r6
 8007260:	f000 f80c 	bl	800727c <__malloc_unlock>
 8007264:	e794      	b.n	8007190 <_malloc_r+0x20>
 8007266:	6005      	str	r5, [r0, #0]
 8007268:	e7d6      	b.n	8007218 <_malloc_r+0xa8>
 800726a:	bf00      	nop
 800726c:	2001c4f4 	.word	0x2001c4f4

08007270 <__malloc_lock>:
 8007270:	4801      	ldr	r0, [pc, #4]	@ (8007278 <__malloc_lock+0x8>)
 8007272:	f000 b88f 	b.w	8007394 <__retarget_lock_acquire_recursive>
 8007276:	bf00      	nop
 8007278:	2001c634 	.word	0x2001c634

0800727c <__malloc_unlock>:
 800727c:	4801      	ldr	r0, [pc, #4]	@ (8007284 <__malloc_unlock+0x8>)
 800727e:	f000 b88a 	b.w	8007396 <__retarget_lock_release_recursive>
 8007282:	bf00      	nop
 8007284:	2001c634 	.word	0x2001c634

08007288 <memset>:
 8007288:	4402      	add	r2, r0
 800728a:	4603      	mov	r3, r0
 800728c:	4293      	cmp	r3, r2
 800728e:	d100      	bne.n	8007292 <memset+0xa>
 8007290:	4770      	bx	lr
 8007292:	f803 1b01 	strb.w	r1, [r3], #1
 8007296:	e7f9      	b.n	800728c <memset+0x4>

08007298 <_raise_r>:
 8007298:	291f      	cmp	r1, #31
 800729a:	b538      	push	{r3, r4, r5, lr}
 800729c:	4605      	mov	r5, r0
 800729e:	460c      	mov	r4, r1
 80072a0:	d904      	bls.n	80072ac <_raise_r+0x14>
 80072a2:	2316      	movs	r3, #22
 80072a4:	6003      	str	r3, [r0, #0]
 80072a6:	f04f 30ff 	mov.w	r0, #4294967295
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80072ae:	b112      	cbz	r2, 80072b6 <_raise_r+0x1e>
 80072b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80072b4:	b94b      	cbnz	r3, 80072ca <_raise_r+0x32>
 80072b6:	4628      	mov	r0, r5
 80072b8:	f000 f830 	bl	800731c <_getpid_r>
 80072bc:	4622      	mov	r2, r4
 80072be:	4601      	mov	r1, r0
 80072c0:	4628      	mov	r0, r5
 80072c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072c6:	f000 b817 	b.w	80072f8 <_kill_r>
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d00a      	beq.n	80072e4 <_raise_r+0x4c>
 80072ce:	1c59      	adds	r1, r3, #1
 80072d0:	d103      	bne.n	80072da <_raise_r+0x42>
 80072d2:	2316      	movs	r3, #22
 80072d4:	6003      	str	r3, [r0, #0]
 80072d6:	2001      	movs	r0, #1
 80072d8:	e7e7      	b.n	80072aa <_raise_r+0x12>
 80072da:	2100      	movs	r1, #0
 80072dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80072e0:	4620      	mov	r0, r4
 80072e2:	4798      	blx	r3
 80072e4:	2000      	movs	r0, #0
 80072e6:	e7e0      	b.n	80072aa <_raise_r+0x12>

080072e8 <raise>:
 80072e8:	4b02      	ldr	r3, [pc, #8]	@ (80072f4 <raise+0xc>)
 80072ea:	4601      	mov	r1, r0
 80072ec:	6818      	ldr	r0, [r3, #0]
 80072ee:	f7ff bfd3 	b.w	8007298 <_raise_r>
 80072f2:	bf00      	nop
 80072f4:	20000030 	.word	0x20000030

080072f8 <_kill_r>:
 80072f8:	b538      	push	{r3, r4, r5, lr}
 80072fa:	4d07      	ldr	r5, [pc, #28]	@ (8007318 <_kill_r+0x20>)
 80072fc:	2300      	movs	r3, #0
 80072fe:	4604      	mov	r4, r0
 8007300:	4608      	mov	r0, r1
 8007302:	4611      	mov	r1, r2
 8007304:	602b      	str	r3, [r5, #0]
 8007306:	f7fa f80f 	bl	8001328 <_kill>
 800730a:	1c43      	adds	r3, r0, #1
 800730c:	d102      	bne.n	8007314 <_kill_r+0x1c>
 800730e:	682b      	ldr	r3, [r5, #0]
 8007310:	b103      	cbz	r3, 8007314 <_kill_r+0x1c>
 8007312:	6023      	str	r3, [r4, #0]
 8007314:	bd38      	pop	{r3, r4, r5, pc}
 8007316:	bf00      	nop
 8007318:	2001c630 	.word	0x2001c630

0800731c <_getpid_r>:
 800731c:	f7f9 bffc 	b.w	8001318 <_getpid>

08007320 <_sbrk_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4d06      	ldr	r5, [pc, #24]	@ (800733c <_sbrk_r+0x1c>)
 8007324:	2300      	movs	r3, #0
 8007326:	4604      	mov	r4, r0
 8007328:	4608      	mov	r0, r1
 800732a:	602b      	str	r3, [r5, #0]
 800732c:	f7fa f818 	bl	8001360 <_sbrk>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	d102      	bne.n	800733a <_sbrk_r+0x1a>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	b103      	cbz	r3, 800733a <_sbrk_r+0x1a>
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	bd38      	pop	{r3, r4, r5, pc}
 800733c:	2001c630 	.word	0x2001c630

08007340 <__errno>:
 8007340:	4b01      	ldr	r3, [pc, #4]	@ (8007348 <__errno+0x8>)
 8007342:	6818      	ldr	r0, [r3, #0]
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	20000030 	.word	0x20000030

0800734c <__libc_init_array>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	4d0d      	ldr	r5, [pc, #52]	@ (8007384 <__libc_init_array+0x38>)
 8007350:	4c0d      	ldr	r4, [pc, #52]	@ (8007388 <__libc_init_array+0x3c>)
 8007352:	1b64      	subs	r4, r4, r5
 8007354:	10a4      	asrs	r4, r4, #2
 8007356:	2600      	movs	r6, #0
 8007358:	42a6      	cmp	r6, r4
 800735a:	d109      	bne.n	8007370 <__libc_init_array+0x24>
 800735c:	4d0b      	ldr	r5, [pc, #44]	@ (800738c <__libc_init_array+0x40>)
 800735e:	4c0c      	ldr	r4, [pc, #48]	@ (8007390 <__libc_init_array+0x44>)
 8007360:	f000 f872 	bl	8007448 <_init>
 8007364:	1b64      	subs	r4, r4, r5
 8007366:	10a4      	asrs	r4, r4, #2
 8007368:	2600      	movs	r6, #0
 800736a:	42a6      	cmp	r6, r4
 800736c:	d105      	bne.n	800737a <__libc_init_array+0x2e>
 800736e:	bd70      	pop	{r4, r5, r6, pc}
 8007370:	f855 3b04 	ldr.w	r3, [r5], #4
 8007374:	4798      	blx	r3
 8007376:	3601      	adds	r6, #1
 8007378:	e7ee      	b.n	8007358 <__libc_init_array+0xc>
 800737a:	f855 3b04 	ldr.w	r3, [r5], #4
 800737e:	4798      	blx	r3
 8007380:	3601      	adds	r6, #1
 8007382:	e7f2      	b.n	800736a <__libc_init_array+0x1e>
 8007384:	0801619c 	.word	0x0801619c
 8007388:	0801619c 	.word	0x0801619c
 800738c:	0801619c 	.word	0x0801619c
 8007390:	080161a4 	.word	0x080161a4

08007394 <__retarget_lock_acquire_recursive>:
 8007394:	4770      	bx	lr

08007396 <__retarget_lock_release_recursive>:
 8007396:	4770      	bx	lr

08007398 <memcpy>:
 8007398:	440a      	add	r2, r1
 800739a:	4291      	cmp	r1, r2
 800739c:	f100 33ff 	add.w	r3, r0, #4294967295
 80073a0:	d100      	bne.n	80073a4 <memcpy+0xc>
 80073a2:	4770      	bx	lr
 80073a4:	b510      	push	{r4, lr}
 80073a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073ae:	4291      	cmp	r1, r2
 80073b0:	d1f9      	bne.n	80073a6 <memcpy+0xe>
 80073b2:	bd10      	pop	{r4, pc}

080073b4 <_free_r>:
 80073b4:	b538      	push	{r3, r4, r5, lr}
 80073b6:	4605      	mov	r5, r0
 80073b8:	2900      	cmp	r1, #0
 80073ba:	d041      	beq.n	8007440 <_free_r+0x8c>
 80073bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073c0:	1f0c      	subs	r4, r1, #4
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	bfb8      	it	lt
 80073c6:	18e4      	addlt	r4, r4, r3
 80073c8:	f7ff ff52 	bl	8007270 <__malloc_lock>
 80073cc:	4a1d      	ldr	r2, [pc, #116]	@ (8007444 <_free_r+0x90>)
 80073ce:	6813      	ldr	r3, [r2, #0]
 80073d0:	b933      	cbnz	r3, 80073e0 <_free_r+0x2c>
 80073d2:	6063      	str	r3, [r4, #4]
 80073d4:	6014      	str	r4, [r2, #0]
 80073d6:	4628      	mov	r0, r5
 80073d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073dc:	f7ff bf4e 	b.w	800727c <__malloc_unlock>
 80073e0:	42a3      	cmp	r3, r4
 80073e2:	d908      	bls.n	80073f6 <_free_r+0x42>
 80073e4:	6820      	ldr	r0, [r4, #0]
 80073e6:	1821      	adds	r1, r4, r0
 80073e8:	428b      	cmp	r3, r1
 80073ea:	bf01      	itttt	eq
 80073ec:	6819      	ldreq	r1, [r3, #0]
 80073ee:	685b      	ldreq	r3, [r3, #4]
 80073f0:	1809      	addeq	r1, r1, r0
 80073f2:	6021      	streq	r1, [r4, #0]
 80073f4:	e7ed      	b.n	80073d2 <_free_r+0x1e>
 80073f6:	461a      	mov	r2, r3
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	b10b      	cbz	r3, 8007400 <_free_r+0x4c>
 80073fc:	42a3      	cmp	r3, r4
 80073fe:	d9fa      	bls.n	80073f6 <_free_r+0x42>
 8007400:	6811      	ldr	r1, [r2, #0]
 8007402:	1850      	adds	r0, r2, r1
 8007404:	42a0      	cmp	r0, r4
 8007406:	d10b      	bne.n	8007420 <_free_r+0x6c>
 8007408:	6820      	ldr	r0, [r4, #0]
 800740a:	4401      	add	r1, r0
 800740c:	1850      	adds	r0, r2, r1
 800740e:	4283      	cmp	r3, r0
 8007410:	6011      	str	r1, [r2, #0]
 8007412:	d1e0      	bne.n	80073d6 <_free_r+0x22>
 8007414:	6818      	ldr	r0, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	6053      	str	r3, [r2, #4]
 800741a:	4408      	add	r0, r1
 800741c:	6010      	str	r0, [r2, #0]
 800741e:	e7da      	b.n	80073d6 <_free_r+0x22>
 8007420:	d902      	bls.n	8007428 <_free_r+0x74>
 8007422:	230c      	movs	r3, #12
 8007424:	602b      	str	r3, [r5, #0]
 8007426:	e7d6      	b.n	80073d6 <_free_r+0x22>
 8007428:	6820      	ldr	r0, [r4, #0]
 800742a:	1821      	adds	r1, r4, r0
 800742c:	428b      	cmp	r3, r1
 800742e:	bf04      	itt	eq
 8007430:	6819      	ldreq	r1, [r3, #0]
 8007432:	685b      	ldreq	r3, [r3, #4]
 8007434:	6063      	str	r3, [r4, #4]
 8007436:	bf04      	itt	eq
 8007438:	1809      	addeq	r1, r1, r0
 800743a:	6021      	streq	r1, [r4, #0]
 800743c:	6054      	str	r4, [r2, #4]
 800743e:	e7ca      	b.n	80073d6 <_free_r+0x22>
 8007440:	bd38      	pop	{r3, r4, r5, pc}
 8007442:	bf00      	nop
 8007444:	2001c4f4 	.word	0x2001c4f4

08007448 <_init>:
 8007448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800744a:	bf00      	nop
 800744c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800744e:	bc08      	pop	{r3}
 8007450:	469e      	mov	lr, r3
 8007452:	4770      	bx	lr

08007454 <_fini>:
 8007454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007456:	bf00      	nop
 8007458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800745a:	bc08      	pop	{r3}
 800745c:	469e      	mov	lr, r3
 800745e:	4770      	bx	lr
