Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 11 11:08:00 2022
| Host         : LAPTOP-VG095PM2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    86 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   178 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    86 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    79 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           15 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1658 |          635 |
| Yes          | No                    | Yes                    |             619 |          206 |
| Yes          | Yes                   | No                     |              34 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+------------------------+------------------+----------------+
|  X0/inst/clk_out | X1/p_0_in                     | X4/hsync0              |                1 |              1 |
|  X0/inst/clk_out | X1/p_0_in                     | X4/vsync0              |                1 |              1 |
|  X0/inst/clk_out |                               |                        |                3 |              4 |
|  X0/inst/clk_out | S1/clk_cycle[4]_i_1_n_0       | reset_IBUF             |                2 |              5 |
|  X0/inst/clk_out |                               | reset_IBUF             |                3 |             10 |
|  X0/inst/clk_out | X4/vcount[9]_i_1_n_0          | reset_IBUF             |                3 |             10 |
|  X0/inst/clk_out | X1/p_0_in                     | X4/rgb_out[11]_i_1_n_0 |                3 |             12 |
|  clk_IBUF_BUFG   | X1/countreset_reg_rep__1_2[0] | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/en_reg[11]_0[0]            | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   | X1/en_reg[21]_0[0]            | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_15[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/en_reg[14]_0[0]            | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/en_reg[29]_4[0]            | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_12[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_13[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_19[0]     | reset_IBUF             |                6 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_17[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_18[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_2[0]      | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_1[0]      | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/en_reg[7]_0[0]             | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_16[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_20[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_21[0]     | reset_IBUF             |                6 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_22[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_23[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_3[0]      | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_4[0]      | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_5[0]      | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_6[0]      | reset_IBUF             |                7 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_14[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_0[0]      | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg[0]        | reset_IBUF             |                7 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_10[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_11[0]     | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/countreset_reg_2[0]        | reset_IBUF             |                6 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_8[0]      | reset_IBUF             |                6 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_7[0]      | reset_IBUF             |                6 |             16 |
|  clk_IBUF_BUFG   | X1/clk_vga_prev_reg_9[0]      | reset_IBUF             |                8 |             16 |
|  clk_IBUF_BUFG   | X1/countreset_reg_rep_12[0]   | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/countreset_reg_rep__0_2[0] | reset_IBUF             |                7 |             16 |
|  clk_IBUF_BUFG   | X1/countreset_reg_rep__2_1[0] | reset_IBUF             |                5 |             16 |
|  clk_IBUF_BUFG   | X1/countreset_reg_rep__2_2[0] | reset_IBUF             |                4 |             16 |
|  clk_IBUF_BUFG   |                               |                        |               12 |             17 |
|  clk_IBUF_BUFG   | X1/p_0_in                     | X1/SR[0]               |                7 |             20 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_13[0]     |                        |                6 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[26]_2[0]      |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[26]_0[0]      |                        |               10 |             21 |
|  X0/inst/clk_out | X1/p_0_in                     |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_10[0]     |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/E[0]                       |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_8[0]      |                        |                5 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_5[0]      |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_2[0]      |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_1[0]      |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_8[0]      |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[26]_7[0]      |                        |               10 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[26]_6[0]      |                        |                7 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_12[0]     |                        |                7 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_11[0]     |                        |                5 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_1[0]      |                        |               11 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_0[0]      |                        |                7 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[26]_5[0]      |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_2[0]      |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_6[0]      |                        |                6 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_5[0]      |                        |               10 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_7[0]      |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_1[0]      |                        |                6 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[26]_4[0]      |                        |                7 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_9[0]      |                        |                7 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[26]_3[0]      |                        |                6 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_6[0]      |                        |               11 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_7[0]      |                        |                5 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_3[0]      |                        |               13 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_0[0]      |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_4[0]      |                        |                9 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_3[0]      |                        |                6 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[20]_4[0]      |                        |                7 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_0[0]      |                        |                5 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[26]_1[0]      |                        |                8 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[24]_2[0]      |                        |               10 |             21 |
|  clk_IBUF_BUFG   | S1/data_out_reg[23]_3[0]      |                        |               12 |             21 |
|  X0/inst/clk_out | S0/E[0]                       | reset_IBUF             |                9 |             28 |
|  X0/inst/clk_out | S1/data_out0                  |                        |                9 |             28 |
|  clk_IBUF_BUFG   | X1/p_0_in                     |                        |               55 |             97 |
|  clk_IBUF_BUFG   | S1/spr_data_reg[1][x]0        |                        |              276 |            756 |
+------------------+-------------------------------+------------------------+------------------+----------------+


