<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › can › bfin_can.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>bfin_can.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin On-Chip CAN Driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Enter bugs at http://blackfin.uclinux.org/</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#include &lt;linux/can/dev.h&gt;</span>
<span class="cp">#include &lt;linux/can/error.h&gt;</span>

<span class="cp">#include &lt;asm/bfin_can.h&gt;</span>
<span class="cp">#include &lt;asm/portmux.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;bfin_can&quot;</span>
<span class="cp">#define BFIN_CAN_TIMEOUT 100</span>
<span class="cp">#define TX_ECHO_SKB_MAX  1</span>

<span class="cm">/*</span>
<span class="cm"> * bfin can private data</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">can_priv</span> <span class="n">can</span><span class="p">;</span>	<span class="cm">/* must be the first member */</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">membase</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rx_irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">pin_list</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * bfin can timing parameters</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">can_bittiming_const</span> <span class="n">bfin_can_bittiming_const</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg1_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg1_max</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg2_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg2_max</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sjw_max</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="cm">/*</span>
<span class="cm">	 * Although the BRP field can be set to any value, it is recommended</span>
<span class="cm">	 * that the value be greater than or equal to 4, as restrictions</span>
<span class="cm">	 * apply to the bit timing configuration when BRP is less than 4.</span>
<span class="cm">	 */</span>
	<span class="p">.</span><span class="n">brp_min</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">brp_max</span> <span class="o">=</span> <span class="mi">1024</span><span class="p">,</span>
	<span class="p">.</span><span class="n">brp_inc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_set_bittiming</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_bittiming</span> <span class="o">*</span><span class="n">bt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">bittiming</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clk</span><span class="p">,</span> <span class="n">timing</span><span class="p">;</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">bt</span><span class="o">-&gt;</span><span class="n">brp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">timing</span> <span class="o">=</span> <span class="p">((</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">sjw</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">prop_seg</span> <span class="o">+</span> <span class="n">bt</span><span class="o">-&gt;</span><span class="n">phase_seg1</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">phase_seg2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the SAM bit is set, the input signal is oversampled three times</span>
<span class="cm">	 * at the SCLK rate.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode</span> <span class="o">&amp;</span> <span class="n">CAN_CTRLMODE_3_SAMPLES</span><span class="p">)</span>
		<span class="n">timing</span> <span class="o">|=</span> <span class="n">SAM</span><span class="p">;</span>

	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">,</span> <span class="n">timing</span><span class="p">);</span>

	<span class="n">netdev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;setting CLOCK=0x%04x TIMING=0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">timing</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_can_set_reset_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">BFIN_CAN_TIMEOUT</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* disable interrupts */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbim1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbim2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">gim</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* reset can and enter configuration mode */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">,</span> <span class="n">SRS</span> <span class="o">|</span> <span class="n">CCR</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">,</span> <span class="n">CCR</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CCA</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fail to enter configuration mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">BUG</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * All mailbox configurations are marked as inactive</span>
<span class="cm">	 * by writing to CAN Mailbox Configuration Registers 1 and 2</span>
<span class="cm">	 * For all bits: 0 - Mailbox disabled, 1 - Mailbox enabled</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mc1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mc2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Set Mailbox Direction */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">md1</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>   <span class="cm">/* mailbox 1-16 are RX */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">md2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>   <span class="cm">/* mailbox 17-32 are TX */</span>

	<span class="cm">/* RECEIVE_STD_CHL */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_STD_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">id0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_STD_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">id1</span><span class="p">,</span> <span class="n">AME</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_STD_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">dlc</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">msk</span><span class="p">[</span><span class="n">RECEIVE_STD_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">amh</span><span class="p">,</span> <span class="mh">0x1FFF</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">msk</span><span class="p">[</span><span class="n">RECEIVE_STD_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">aml</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* RECEIVE_EXT_CHL */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_EXT_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">id0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_EXT_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">id1</span><span class="p">,</span> <span class="n">AME</span> <span class="o">|</span> <span class="n">IDE</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_EXT_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">dlc</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">msk</span><span class="p">[</span><span class="n">RECEIVE_EXT_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">amh</span><span class="p">,</span> <span class="mh">0x1FFF</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">msk</span><span class="p">[</span><span class="n">RECEIVE_EXT_CHL</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">aml</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mc2</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="n">TRANSMIT_CHL</span> <span class="o">-</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mc1</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="n">RECEIVE_STD_CHL</span><span class="p">)</span> <span class="o">+</span> <span class="n">BIT</span><span class="p">(</span><span class="n">RECEIVE_EXT_CHL</span><span class="p">));</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_STOPPED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_can_set_normal_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">BFIN_CAN_TIMEOUT</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * leave configuration mode</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">,</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CCR</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CCA</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fail to leave configuration mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">BUG</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * clear _All_  tx and rx interrupts</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbtif1</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbtif2</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbrif1</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbrif2</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * clear global interrupt status register</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">gis</span><span class="p">,</span> <span class="mh">0x7FF</span><span class="p">);</span> <span class="cm">/* overwrites with &#39;1&#39; */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize Interrupts</span>
<span class="cm">	 * - set bits in the mailbox interrupt mask register</span>
<span class="cm">	 * - global interrupt mask</span>
<span class="cm">	 */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbim1</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="n">RECEIVE_STD_CHL</span><span class="p">)</span> <span class="o">+</span> <span class="n">BIT</span><span class="p">(</span><span class="n">RECEIVE_EXT_CHL</span><span class="p">));</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbim2</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="n">TRANSMIT_CHL</span> <span class="o">-</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">gim</span><span class="p">,</span> <span class="n">EPIM</span> <span class="o">|</span> <span class="n">BOIM</span> <span class="o">|</span> <span class="n">RMLIM</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_can_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* enter reset mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">!=</span> <span class="n">CAN_STATE_STOPPED</span><span class="p">)</span>
		<span class="n">bfin_can_set_reset_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* leave reset mode */</span>
	<span class="n">bfin_can_set_normal_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">can_mode</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CAN_MODE_START</span>:
		<span class="n">bfin_can_start</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">netif_queue_stopped</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
			<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_get_berr_counter</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">can_berr_counter</span> <span class="o">*</span><span class="n">bec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">cec</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">cec</span><span class="p">);</span>

	<span class="n">bec</span><span class="o">-&gt;</span><span class="n">txerr</span> <span class="o">=</span> <span class="n">cec</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">bec</span><span class="o">-&gt;</span><span class="n">rxerr</span> <span class="o">=</span> <span class="n">cec</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_start_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="p">)</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dlc</span> <span class="o">=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span>
	<span class="n">canid_t</span> <span class="n">id</span> <span class="o">=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">can_dropped_invalid_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">skb</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* fill id */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&amp;</span> <span class="n">CAN_EFF_FLAG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">TRANSMIT_CHL</span><span class="p">].</span><span class="n">id0</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="n">id</span> <span class="o">&amp;</span> <span class="mh">0x1FFF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">IDE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&amp;</span> <span class="n">CAN_RTR_FLAG</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">RTR</span><span class="p">;</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">TRANSMIT_CHL</span><span class="p">].</span><span class="n">id1</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="n">AME</span><span class="p">);</span>

	<span class="cm">/* fill payload */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="mi">7</span> <span class="o">-</span> <span class="n">i</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">dlc</span> <span class="o">?</span> <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">7</span> <span class="o">-</span> <span class="n">i</span><span class="p">])</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">+</span>
			<span class="p">((</span><span class="mi">6</span> <span class="o">-</span> <span class="n">i</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">dlc</span> <span class="o">?</span> <span class="p">(</span><span class="n">data</span><span class="p">[</span><span class="mi">6</span> <span class="o">-</span> <span class="n">i</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">TRANSMIT_CHL</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* fill data length code */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">TRANSMIT_CHL</span><span class="p">].</span><span class="n">dlc</span><span class="p">,</span> <span class="n">dlc</span><span class="p">);</span>

	<span class="n">can_put_echo_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* set transmit request */</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">trs2</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="n">TRANSMIT_CHL</span> <span class="o">-</span> <span class="mi">16</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_can_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">isrc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">obj</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_can_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">skb</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* get id */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">isrc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="n">RECEIVE_EXT_CHL</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* extended frame format (EFF) */</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">=</span> <span class="p">((</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_EXT_CHL</span><span class="p">].</span><span class="n">id1</span><span class="p">)</span>
			     <span class="o">&amp;</span> <span class="mh">0x1FFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
			     <span class="o">+</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_EXT_CHL</span><span class="p">].</span><span class="n">id0</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_EFF_FLAG</span><span class="p">;</span>
		<span class="n">obj</span> <span class="o">=</span> <span class="n">RECEIVE_EXT_CHL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* standard frame format (SFF) */</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">=</span> <span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">RECEIVE_STD_CHL</span><span class="p">].</span><span class="n">id1</span><span class="p">)</span>
			     <span class="o">&amp;</span> <span class="mh">0x1ffc</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">obj</span> <span class="o">=</span> <span class="n">RECEIVE_STD_CHL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">obj</span><span class="p">].</span><span class="n">id1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RTR</span><span class="p">)</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_RTR_FLAG</span><span class="p">;</span>

	<span class="cm">/* get data length code */</span>
	<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">=</span> <span class="n">get_can_dlc</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">obj</span><span class="p">].</span><span class="n">dlc</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">);</span>

	<span class="cm">/* get payload */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">obj</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">7</span> <span class="o">-</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">7</span> <span class="o">-</span> <span class="n">i</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">?</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">6</span> <span class="o">-</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">6</span> <span class="o">-</span> <span class="n">i</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">?</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">netif_rx</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_err</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">isrc</span><span class="p">,</span> <span class="n">u16</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">can_state</span> <span class="n">state</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span><span class="p">;</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_can_err_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">skb</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isrc</span> <span class="o">&amp;</span> <span class="n">RMLIS</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* data overrun interrupt */</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;data overrun interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">CAN_ERR_CRTL_RX_OVERFLOW</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_over_errors</span><span class="o">++</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isrc</span> <span class="o">&amp;</span> <span class="n">BOIS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;bus-off mode interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_BUS_OFF</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_BUSOFF</span><span class="p">;</span>
		<span class="n">can_bus_off</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isrc</span> <span class="o">&amp;</span> <span class="n">EPIS</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* error passive interrupt */</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;error passive interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_PASSIVE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">isrc</span> <span class="o">&amp;</span> <span class="n">EWTIS</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">isrc</span> <span class="o">&amp;</span> <span class="n">EWRIS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error Warning Transmit/Receive Interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_WARNING</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">!=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">CAN_STATE_ERROR_WARNING</span> <span class="o">||</span>
				<span class="n">state</span> <span class="o">==</span> <span class="n">CAN_STATE_ERROR_PASSIVE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">cec</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">cec</span><span class="p">);</span>
		<span class="n">u8</span> <span class="n">rxerr</span> <span class="o">=</span> <span class="n">cec</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">txerr</span> <span class="o">=</span> <span class="n">cec</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>

		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">CAN_STATE_ERROR_WARNING</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">error_warning</span><span class="o">++</span><span class="p">;</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">txerr</span> <span class="o">&gt;</span> <span class="n">rxerr</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">CAN_ERR_CRTL_TX_WARNING</span> <span class="o">:</span>
				<span class="n">CAN_ERR_CRTL_RX_WARNING</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">error_passive</span><span class="o">++</span><span class="p">;</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">txerr</span> <span class="o">&gt;</span> <span class="n">rxerr</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">CAN_ERR_CRTL_TX_PASSIVE</span> <span class="o">:</span>
				<span class="n">CAN_ERR_CRTL_RX_PASSIVE</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">bus_error</span><span class="o">++</span><span class="p">;</span>

		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT</span> <span class="o">|</span> <span class="n">CAN_ERR_BUSERROR</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">BEF</span><span class="p">)</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_BIT</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FER</span><span class="p">)</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_FORM</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">SER</span><span class="p">)</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_STUFF</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_UNSPEC</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>

	<span class="n">netif_rx</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">irqreturn_t</span> <span class="nf">bfin_can_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span><span class="p">,</span> <span class="n">isrc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">==</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbtif2</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* transmission complete interrupt */</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbtif2</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">tx_packets</span><span class="o">++</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">tx_bytes</span> <span class="o">+=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">chl</span><span class="p">[</span><span class="n">TRANSMIT_CHL</span><span class="p">].</span><span class="n">dlc</span><span class="p">);</span>
		<span class="n">can_get_echo_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">==</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbrif1</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* receive interrupt */</span>
		<span class="n">isrc</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbrif1</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">mbrif1</span><span class="p">,</span> <span class="mh">0xFFFF</span><span class="p">);</span>
		<span class="n">bfin_can_rx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">isrc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">==</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">err_irq</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">gis</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* error interrupt */</span>
		<span class="n">isrc</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">gis</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">esr</span><span class="p">);</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">gis</span><span class="p">,</span> <span class="mh">0x7FF</span><span class="p">);</span>
		<span class="n">bfin_can_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">isrc</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* set chip into reset mode */</span>
	<span class="n">bfin_can_set_reset_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* common open */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">open_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit_open</span><span class="p">;</span>

	<span class="cm">/* register interrupt handler */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bfin_can_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="s">&quot;bfin-can-rx&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit_rx_irq</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bfin_can_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="s">&quot;bfin-can-tx&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit_tx_irq</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">err_irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bfin_can_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="s">&quot;bfin-can-err&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit_err_irq</span><span class="p">;</span>

	<span class="n">bfin_can_start</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">netif_start_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">exit_err_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
<span class="nl">exit_tx_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
<span class="nl">exit_rx_irq:</span>
	<span class="n">close_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="nl">exit_open:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">bfin_can_set_reset_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">close_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">err_irq</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="nf">alloc_bfin_candev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">alloc_candev</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">priv</span><span class="p">),</span> <span class="n">TX_ECHO_SKB_MAX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">bittiming_const</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bfin_can_bittiming_const</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">do_set_bittiming</span> <span class="o">=</span> <span class="n">bfin_can_set_bittiming</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">do_set_mode</span> <span class="o">=</span> <span class="n">bfin_can_set_mode</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">do_get_berr_counter</span> <span class="o">=</span> <span class="n">bfin_can_get_berr_counter</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode_supported</span> <span class="o">=</span> <span class="n">CAN_CTRLMODE_3_SAMPLES</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">dev</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">bfin_can_netdev_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ndo_open</span>               <span class="o">=</span> <span class="n">bfin_can_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_stop</span>               <span class="o">=</span> <span class="n">bfin_can_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_start_xmit</span>         <span class="o">=</span> <span class="n">bfin_can_start_xmit</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">bfin_can_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res_mem</span><span class="p">,</span> <span class="o">*</span><span class="n">rx_irq</span><span class="p">,</span> <span class="o">*</span><span class="n">tx_irq</span><span class="p">,</span> <span class="o">*</span><span class="n">err_irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No platform data provided!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">res_mem</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rx_irq</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tx_irq</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">err_irq</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res_mem</span> <span class="o">||</span> <span class="o">!</span><span class="n">rx_irq</span> <span class="o">||</span> <span class="o">!</span><span class="n">tx_irq</span> <span class="o">||</span> <span class="o">!</span><span class="n">err_irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">res_mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res_mem</span><span class="p">),</span>
				<span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* request peripheral pins */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">peripheral_request_list</span><span class="p">(</span><span class="n">pdata</span><span class="p">,</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit_mem_release</span><span class="p">;</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">alloc_bfin_candev</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit_peri_pin_free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">res_mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_irq</span> <span class="o">=</span> <span class="n">rx_irq</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_irq</span> <span class="o">=</span> <span class="n">tx_irq</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">err_irq</span> <span class="o">=</span> <span class="n">err_irq</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pin_list</span> <span class="o">=</span> <span class="n">pdata</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">clock</span><span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="n">get_sclk</span><span class="p">();</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">SET_NETDEV_DEV</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IFF_ECHO</span><span class="p">;</span>	<span class="cm">/* we support local echo */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">netdev_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bfin_can_netdev_ops</span><span class="p">;</span>

	<span class="n">bfin_can_set_reset_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">register_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;registering failed (err=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">exit_candev_free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;%s device registered&quot;</span>
		<span class="s">&quot;(&amp;reg_base=%p, rx_irq=%d, tx_irq=%d, err_irq=%d, sclk=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">DRV_NAME</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_irq</span><span class="p">,</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_irq</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">err_irq</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">clock</span><span class="p">.</span><span class="n">freq</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">exit_candev_free:</span>
	<span class="n">free_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="nl">exit_peri_pin_free:</span>
	<span class="n">peripheral_free_list</span><span class="p">(</span><span class="n">pdata</span><span class="p">);</span>
<span class="nl">exit_mem_release:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res_mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res_mem</span><span class="p">));</span>
<span class="nl">exit:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">bfin_can_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>

	<span class="n">bfin_can_set_reset_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">unregister_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>

	<span class="n">peripheral_free_list</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pin_list</span><span class="p">);</span>

	<span class="n">free_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">mesg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">BFIN_CAN_TIMEOUT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* enter sleep mode */</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">,</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">)</span> <span class="o">|</span> <span class="n">SMR</span><span class="p">);</span>
		<span class="n">SSYNC</span><span class="p">();</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">intr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SMACK</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fail to enter sleep mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">BUG</span><span class="p">();</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_can_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bfin_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">membase</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">netif_running</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* leave sleep mode */</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">intr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">SSYNC</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define bfin_can_suspend NULL</span>
<span class="cp">#define bfin_can_resume NULL</span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">bfin_can_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">bfin_can_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">bfin_can_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">bfin_can_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">bfin_can_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">bfin_can_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Barry Song &lt;21cnbao@gmail.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Blackfin on-chip CAN netdevice driver&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
