Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct  1 19:00:56 2023
| Host         : LAPTOP-83S8MCUQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file encryption6b_timing_summary_routed.rpt -pb encryption6b_timing_summary_routed.pb -rpx encryption6b_timing_summary_routed.rpx -warn_on_violation
| Design       : encryption6b
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.335        0.000                      0                   74        0.161        0.000                      0                   74        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
tst    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
tst                 8.335        0.000                      0                   74        0.161        0.000                      0                   74        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  tst
  To Clock:  tst

Setup :            0  Failing Endpoints,  Worst Slack        8.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 gen/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[63]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.560ns (36.307%)  route 0.982ns (63.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.301     4.649    gen/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  gen/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.361     5.010 r  gen/dout_reg[1]/Q
                         net (fo=2, routed)           0.610     5.620    gen/dout[1]
    SLICE_X2Y75          LUT4 (Prop_lut4_I0_O)        0.199     5.819 r  gen/p_0_out/O
                         net (fo=2, routed)           0.372     6.191    gen/p_0_out__0[63]
    SLICE_X0Y74          FDSE                                         r  gen/dout_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.203    14.225    gen/clk_IBUF_BUFG
    SLICE_X0Y74          FDSE                                         r  gen/dout_reg[63]/C
                         clock pessimism              0.386    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X0Y74          FDSE (Setup_fdse_C_D)       -0.049    14.527    gen/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 gen/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[63]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.560ns (36.900%)  route 0.958ns (63.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.301     4.649    gen/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  gen/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.361     5.010 r  gen/dout_reg[1]/Q
                         net (fo=2, routed)           0.610     5.620    gen/dout[1]
    SLICE_X2Y75          LUT4 (Prop_lut4_I0_O)        0.199     5.819 r  gen/p_0_out/O
                         net (fo=2, routed)           0.348     6.167    gen/p_0_out__0[63]
    SLICE_X0Y73          FDSE                                         r  gen/dout_reg[63]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.204    14.226    gen/clk_IBUF_BUFG
    SLICE_X0Y73          FDSE                                         r  gen/dout_reg[63]_lopt_replica/C
                         clock pessimism              0.386    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X0Y73          FDSE (Setup_fdse_C_D)       -0.030    14.547    gen/dout_reg[63]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 gen/dout_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.313ns (31.639%)  route 0.676ns (68.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.301     4.650    gen/clk_IBUF_BUFG
    SLICE_X3Y76          FDSE                                         r  gen/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDSE (Prop_fdse_C_Q)         0.313     4.963 r  gen/dout_reg[23]/Q
                         net (fo=1, routed)           0.676     5.639    gen/dout[23]
    SLICE_X3Y76          FDRE                                         r  gen/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.204    14.226    gen/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  gen/dout_reg[22]/C
                         clock pessimism              0.424    14.650    
                         clock uncertainty           -0.035    14.615    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.137    14.478    gen/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 gen/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.361ns (37.178%)  route 0.610ns (62.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.301     4.649    gen/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  gen/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.361     5.010 r  gen/dout_reg[1]/Q
                         net (fo=2, routed)           0.610     5.620    gen/dout[1]
    SLICE_X2Y75          FDRE                                         r  gen/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.203    14.225    gen/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  gen/dout_reg[0]/C
                         clock pessimism              0.424    14.649    
                         clock uncertainty           -0.035    14.614    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)       -0.119    14.495    gen/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 gen/dout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.361ns (38.019%)  route 0.589ns (61.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.301     4.650    gen/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  gen/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.361     5.011 r  gen/dout_reg[27]/Q
                         net (fo=1, routed)           0.589     5.599    gen/dout[27]
    SLICE_X2Y76          FDRE                                         r  gen/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.204    14.226    gen/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  gen/dout_reg[26]/C
                         clock pessimism              0.424    14.650    
                         clock uncertainty           -0.035    14.615    
    SLICE_X2Y76          FDRE (Setup_fdre_C_D)       -0.106    14.509    gen/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  8.909    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 gen/dout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.361ns (39.295%)  route 0.558ns (60.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.301     4.650    gen/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  gen/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.361     5.011 r  gen/dout_reg[26]/Q
                         net (fo=1, routed)           0.558     5.569    gen/dout[26]
    SLICE_X2Y76          FDSE                                         r  gen/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.204    14.226    gen/clk_IBUF_BUFG
    SLICE_X2Y76          FDSE                                         r  gen/dout_reg[25]/C
                         clock pessimism              0.424    14.650    
                         clock uncertainty           -0.035    14.615    
    SLICE_X2Y76          FDSE (Setup_fdse_C_D)       -0.129    14.486    gen/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.932ns  (required time - arrival time)
  Source:                 gen/dout_reg[40]/C
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.313ns (35.053%)  route 0.580ns (64.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 14.228 - 10.000 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.304     4.652    gen/clk_IBUF_BUFG
    SLICE_X0Y77          FDSE                                         r  gen/dout_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.313     4.965 r  gen/dout_reg[40]/Q
                         net (fo=1, routed)           0.580     5.545    gen/dout[40]
    SLICE_X0Y77          FDRE                                         r  gen/dout_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.206    14.228    gen/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  gen/dout_reg[39]/C
                         clock pessimism              0.424    14.652    
                         clock uncertainty           -0.035    14.617    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)       -0.140    14.477    gen/dout_reg[39]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                  8.932    

Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.524ns (50.948%)  route 0.505ns (49.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 14.239 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.317     4.666    clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.313     4.979 f  cnt_reg[2]/Q
                         net (fo=3, routed)           0.505     5.483    cnt[2]
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.211     5.694 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.694    cnt[1]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.217    14.239    clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.427    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.032    14.663    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  8.968    

Slack (MET) :             8.983ns  (required time - arrival time)
  Source:                 gen/dout_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.341ns (36.685%)  route 0.589ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 14.228 - 10.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.305     4.653    gen/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  gen/dout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.341     4.994 r  gen/dout_reg[55]/Q
                         net (fo=1, routed)           0.589     5.583    gen/dout[55]
    SLICE_X1Y78          FDSE                                         r  gen/dout_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.206    14.228    gen/clk_IBUF_BUFG
    SLICE_X1Y78          FDSE                                         r  gen/dout_reg[54]/C
                         clock pessimism              0.403    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X1Y78          FDSE (Setup_fdse_C_D)       -0.030    14.566    gen/dout_reg[54]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  8.983    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_reg/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tst rise@10.000ns - tst rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.528ns (50.755%)  route 0.512ns (49.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 14.239 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.948     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.317     4.666    clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.313     4.979 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.512     5.491    cnt[2]
    SLICE_X0Y58          LUT3 (Prop_lut3_I0_O)        0.215     5.706 r  ready_i_1/O
                         net (fo=1, routed)           0.000     5.706    ready_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)       10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.258    11.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693    12.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.022 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.217    14.239    clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  ready_reg/C
                         clock pessimism              0.427    14.666    
                         clock uncertainty           -0.035    14.631    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.064    14.695    ready_reg
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  8.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gen/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.750%)  route 0.107ns (43.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.592     1.983    gen/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  gen/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     2.124 r  gen/dout_reg[15]/Q
                         net (fo=1, routed)           0.107     2.231    gen/dout[15]
    SLICE_X2Y76          FDSE                                         r  gen/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.860     2.606    gen/clk_IBUF_BUFG
    SLICE_X2Y76          FDSE                                         r  gen/dout_reg[14]/C
                         clock pessimism             -0.612     1.994    
    SLICE_X2Y76          FDSE (Hold_fdse_C_D)         0.076     2.070    gen/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gen/dout_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.981    gen/clk_IBUF_BUFG
    SLICE_X3Y76          FDSE                                         r  gen/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDSE (Prop_fdse_C_Q)         0.141     2.122 r  gen/dout_reg[16]/Q
                         net (fo=1, routed)           0.109     2.231    gen/dout[16]
    SLICE_X3Y77          FDRE                                         r  gen/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     2.608    gen/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  gen/dout_reg[15]/C
                         clock pessimism             -0.612     1.996    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.070     2.066    gen/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 gen/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.980    gen/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  gen/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     2.121 r  gen/dout_reg[5]/Q
                         net (fo=1, routed)           0.107     2.228    gen/dout[5]
    SLICE_X2Y75          FDRE                                         r  gen/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     2.605    gen/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  gen/dout_reg[4]/C
                         clock pessimism             -0.612     1.993    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.064     2.057    gen/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gen/dout_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[62]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.355%)  route 0.123ns (46.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.980    gen/clk_IBUF_BUFG
    SLICE_X0Y74          FDSE                                         r  gen/dout_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.141     2.121 r  gen/dout_reg[63]/Q
                         net (fo=3, routed)           0.123     2.244    gen/key_OBUF[5]
    SLICE_X0Y73          FDRE                                         r  gen/dout_reg[62]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.860     2.606    gen/clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  gen/dout_reg[62]_lopt_replica/C
                         clock pessimism             -0.612     1.994    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070     2.064    gen/dout_reg[62]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 gen/dout_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.863%)  route 0.105ns (39.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.981    gen/clk_IBUF_BUFG
    SLICE_X2Y76          FDSE                                         r  gen/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDSE (Prop_fdse_C_Q)         0.164     2.145 r  gen/dout_reg[13]/Q
                         net (fo=1, routed)           0.105     2.250    gen/dout[13]
    SLICE_X2Y75          FDSE                                         r  gen/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     2.605    gen/clk_IBUF_BUFG
    SLICE_X2Y75          FDSE                                         r  gen/dout_reg[12]/C
                         clock pessimism             -0.612     1.993    
    SLICE_X2Y75          FDSE (Hold_fdse_C_D)         0.076     2.069    gen/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 gen/dout_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[61]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.706%)  route 0.127ns (47.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.980    gen/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  gen/dout_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     2.121 r  gen/dout_reg[62]/Q
                         net (fo=3, routed)           0.127     2.247    gen/key_OBUF[4]
    SLICE_X0Y73          FDSE                                         r  gen/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.860     2.606    gen/clk_IBUF_BUFG
    SLICE_X0Y73          FDSE                                         r  gen/dout_reg[61]/C
                         clock pessimism             -0.612     1.994    
    SLICE_X0Y73          FDSE (Hold_fdse_C_D)         0.070     2.064    gen/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 gen/dout_reg[59]/C
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[58]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.830%)  route 0.154ns (52.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.980    gen/clk_IBUF_BUFG
    SLICE_X0Y75          FDSE                                         r  gen/dout_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDSE (Prop_fdse_C_Q)         0.141     2.121 r  gen/dout_reg[59]/Q
                         net (fo=3, routed)           0.154     2.275    gen/key_OBUF[1]
    SLICE_X1Y73          FDRE                                         r  gen/dout_reg[58]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.860     2.606    gen/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  gen/dout_reg[58]_lopt_replica/C
                         clock pessimism             -0.589     2.017    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.070     2.087    gen/dout_reg[58]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 gen/dout_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.916%)  route 0.102ns (42.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.981    gen/clk_IBUF_BUFG
    SLICE_X3Y76          FDSE                                         r  gen/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDSE (Prop_fdse_C_Q)         0.141     2.122 r  gen/dout_reg[19]/Q
                         net (fo=1, routed)           0.102     2.224    gen/dout[19]
    SLICE_X3Y76          FDSE                                         r  gen/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.860     2.606    gen/clk_IBUF_BUFG
    SLICE_X3Y76          FDSE                                         r  gen/dout_reg[18]/C
                         clock pessimism             -0.625     1.981    
    SLICE_X3Y76          FDSE (Hold_fdse_C_D)         0.047     2.028    gen/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 gen/dout_reg[46]/C
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[45]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.916%)  route 0.102ns (42.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.592     1.983    gen/clk_IBUF_BUFG
    SLICE_X1Y77          FDSE                                         r  gen/dout_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDSE (Prop_fdse_C_Q)         0.141     2.124 r  gen/dout_reg[46]/Q
                         net (fo=1, routed)           0.102     2.226    gen/dout[46]
    SLICE_X1Y77          FDSE                                         r  gen/dout_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     2.608    gen/clk_IBUF_BUFG
    SLICE_X1Y77          FDSE                                         r  gen/dout_reg[45]/C
                         clock pessimism             -0.625     1.983    
    SLICE_X1Y77          FDSE (Hold_fdse_C_D)         0.047     2.030    gen/dout_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gen/dout_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/dout_reg[59]/D
                            (rising edge-triggered cell FDSE clocked by tst  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tst rise@0.000ns - tst rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.595%)  route 0.168ns (54.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.121     1.365    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.391 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.981    gen/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  gen/dout_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     2.122 r  gen/dout_reg[60]/Q
                         net (fo=3, routed)           0.168     2.290    gen/key_OBUF[2]
    SLICE_X0Y75          FDSE                                         r  gen/dout_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock tst rise edge)        0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.717    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     2.605    gen/clk_IBUF_BUFG
    SLICE_X0Y75          FDSE                                         r  gen/dout_reg[59]/C
                         clock pessimism             -0.589     2.016    
    SLICE_X0Y75          FDSE (Hold_fdse_C_D)         0.070     2.086    gen/dout_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tst
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58    cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75    gen/dout_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75    gen/dout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75    gen/dout_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75    gen/dout_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76    gen/dout_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76    gen/dout_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    ready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    gen/dout_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    gen/dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    gen/dout_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    gen/dout_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76    gen/dout_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76    gen/dout_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78    gen/dout_reg[51]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78    gen/dout_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78    gen/dout_reg[53]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78    gen/dout_reg[54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    gen/dout_reg[55]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    gen/dout_reg[56]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    gen/dout_reg[57]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    gen/dout_reg[58]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    gen/dout_reg[59]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    cnt_reg[0]/C



