hal: Options:   -cdslib ./xcelium.d/run.lnx8664.20.09.d/cds.lib -logfile xrun.log -f /home/gin/RISC/code/MUX_4to1/3.1_.sim/xcelium.d/run.lnx8664.20.09.d/hal.args .
hal: Snapshot:  worklib.mux_4to1:sv.
hal: Workspace: /home/gin/RISC/code/MUX_4to1/3.1_.sim.
hal: Date: Sat Mar 15 15:56:44 +07 2025.
hal: Running on elaborated SNAPSHOT.....
hal: *M,_SCOPE: __dummy_top
halcheck: *M,_SCOPE: mux_4to1
halcheck: *N,PRTCNT (../1.1_src/mux_4to1.sv,1|0): Module/Entity 'mux_4to1' contains '3' ports.
halcheck: (../1.1_src/mux_4to1.sv,1): Number of Input ports: 2.
halcheck: (../1.1_src/mux_4to1.sv,1): Number of Output ports: 1.
halcheck: *W,STYVAL (../1.1_src/mux_4to1.sv,3|0): Numeric value '3' used for identifier 'data_i'. Use constants to avoid portability issues.
halcheck: *W,STYVAL (../1.1_src/mux_4to1.sv,4|0): Numeric value '1' used for identifier 'sel_i'. Use constants to avoid portability issues.
halcheck: *W,NOBLKN (../1.1_src/mux_4to1.sv,23|0): Each block should be labeled with a meaningful name.
halcheck: *W,LRGOPR (../1.1_src/mux_4to1.sv,25|0): Arithmetic or relational operation performed on large operands in module/design-unit mux_4to1.
halcheck: *W,MXUANS (../1.1_src/mux_4to1.sv,25|0): Expression 'sel_i == i' in module/design-unit mux_4to1 has both signed and unsigned variables/constants.
halcheck: (../1.1_src/mux_4to1.sv,25): Variable 'i' is signed.
halcheck: (../1.1_src/mux_4to1.sv,25): Variable 'sel_i' is unsigned.
halcheck: *W,ULCMPE (../1.1_src/mux_4to1.sv,25|0): Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit mux_4to1. LHS operand is 2 bits, RHS operand is 32 bits.
halcheck: *W,SYNTXZ (../1.1_src/mux_4to1.sv,28|0): Synthesizing 'x'/'z' values in module 'mux_4to1'.
halcheck: *W,USEPRT (../1.1_src/mux_4to1.sv,3|0): The input/inout port 'data_i[3]' defined in the module 'mux_4to1' is unused (neither read nor assigned).
@:data_i[3] 
halcheck: Total errors   = 0.
halcheck: Total warnings = 8.
hal: *M,_SCOPE: __dummy_top
halsynth: Loading design snapshot....
halsynth: Traversing design hierarchy....
~:CLKOUT
~:CLKSRD
~:COMBLP
~:INPOUT
~:MUDREG
~:MULWIR
~:UNDRIV
halsynth: *M,_SCOPE: mux_4to1
halsynth: Total errors   = 0.
halsynth: Total warnings = 0.
hal: *M,_SCOPE: __dummy_top
halstruct: *M,_SCOPE: mux_4to1
halstruct: *W,TPOUNR (../1.1_src/mux_4to1.sv,28|0): Output 'out_o' of top-level module is not a register.
@:out_o 
@:out_o 
halstruct: *W,IOCOMB (../1.1_src/mux_4to1.sv,1|0): Combinational path detected between top-level input 'mux_4to1.data_i[2]' and top-level output 'mux_4to1.out_o'.
halstruct: *N,NUMDFF (../1.1_src/mux_4to1.sv,1|0): Number of single-bit D flip-flops present in the hierarchy is 0.
halstruct: Design facts generated in 'hal.design_facts'.
halstruct: Total errors   = 0.
halstruct: Total warnings = 2.
~:DSCNCK
^:DSCNCK
~:SLENEX
^:SLENEX
~:DSCNEN
^:DSCNEN
~:PCNOTC
^:PCNOTC
~:INPASN
~:UNCONN
~:UNDRIV
~:USEPRT
~:UASPRT
~:URDPRT
~:GATCLK
~:RENAME
~:RWRACE
~:WWRACE
~:LPISCS
~:LPSRCS
~:CMBPAU
^:CMBPAU
~:ASNCFL
^:ASNCFL
~:CONTLN
^:CONTLN
~:LATINF
^:LATINF
~:MULMCK
^:MULMCK
~:FFCKNP
^:FFCKNP
~:GTDCLK
^:GTDCLK
~:CLKLAT
^:CLKLAT
~:CLKNPI
^:CLKNPI
~:GTCLKN
^:GTCLKN
~:MRSTDT
^:MRSTDT
~:FDTHRU
^:FDTHRU
~:DFDRVS
^:DFDRVS
~:NEFLOP
^:NEFLOP
~:ACNCPI
^:ACNCPI
~:LENCPI
^:LENCPI
~:CLKDAT
^:CLKDAT
~:CLKLDT
^:CLKLDT
~:CLKINF
^:CLKINF
~:CDFDAT
^:CDFDAT
~:CDLDAT
^:CDLDAT
~:CAAFSR
^:CAAFSR
~:CACSRF
^:CACSRF
~:CAALSR
^:CAALSR
~:CACSRL
^:CACSRL
~:CLKDMN
^:CLKDMN
~:INSYNC
^:INSYNC
~:CBPAHI
^:CBPAHI
~:LFLTSE
^:LFLTSE
~:LFFTNE
^:LFFTNE
~:INFNOT
^:INFNOT
~:DALIAS
^:DALIAS
~:JKFFDT
^:JKFFDT
~:LATRAN
^:LATRAN
~:UNCONI
^:UNCONI
~:UNCONO
^:UNCONO
~:DIFCLK
^:DIFCLK
~:DIFRST
^:DIFRST
~:MLTDRV
^:MLTDRV
~:SUTHRU
^:SUTHRU
~:SEICLK
^:SEICLK
~:SMTCLK
^:SMTCLK
~:ASRTCK
^:ASRTCK
~:ASRTCL
^:ASRTCL
~:ASRTSC
^:ASRTSC
~:SCICLK
^:SCICLK
~:MULTCK
^:MULTCK
~:NOTCLK
^:NOTCLK
~:TCDFDT
^:TCDFDT
~:TCDLDT
^:TCDLDT
~:TCKDAT
^:TCKDAT
~:TCKLDT
^:TCKLDT
~:TXCNOP
^:TXCNOP
~:MEMNOP
^:MEMNOP
~:TENNOC
^:TENNOC
~:TENNOD
^:TENNOD
~:GLTASR
^:GLTASR
~:RSTEDG
^:RSTEDG
~:NOTSCN
^:NOTSCN
~:MCKNDB
^:MCKNDB
~:WENNDB
^:WENNDB
~:SCNLEN
^:SCNLEN
~:TMSCFF
^:TMSCFF
~:OUTMNR
^:OUTMNR
~:INPMNR
^:INPMNR
~:SRENSL
^:SRENSL
~:LDFFPI
^:LDFFPI
~:RSTDAT
^:RSTDAT
~:RSTGNH
^:RSTGNH
~:CLKGNH
^:CLKGNH
~:MXTSBC
^:MXTSBC
~:TSBNTH
^:TSBNTH
~:MXFNOT
^:MXFNOT
~:ATLGLC
^:ATLGLC
~:SLNOTP
^:SLNOTP
~:TPOUNR
^:TPOUNR
~:SELCLK
^:SELCLK
~:EDGMIX
^:EDGMIX
~:LGRSTL
^:LGRSTL
~:FRSTDL
^:FRSTDL
~:FRSTDF
^:FRSTDF
~:RSTDPT
^:RSTDPT
~:CLKDPT
^:CLKDPT
~:CLKUCL
^:CLKUCL
~:RSTUCL
^:RSTUCL
~:ENGTNR
^:ENGTNR
~:RSTDMN
^:RSTDMN
~:CLKNTP
^:CLKNTP
~:ADRSND
^:ADRSND
~:CGCENC
^:CGCENC
~:SEDFRS
^:SEDFRS
~:MULTCC
^:MULTCC
~:SMCKRS
^:SMCKRS
~:MEMNCB
^:MEMNCB
~:MTOMPH
^:MTOMPH
~:UVRFCN
^:UVRFCN
~:CONVRF
^:CONVRF
~:RSTENA
^:RSTENA
~:MOTINP
^:MOTINP
~:OPDNMT
^:OPDNMT
~:FENCNT
^:FENCNT
~:TPIUNR
^:TPIUNR
~:IPRTNR
^:IPRTNR
~:SYNPRT
^:SYNPRT
~:CONCLK
^:CONCLK
~:DATUNB
^:DATUNB
~:RSTINF
^:RSTINF
~:CKSMFC
^:CKSMFC
~:CDRNCF
^:CDRNCF
~:SAMESR
^:SAMESR
~:CGECCP
^:CGECCP
~:RSTNFR
^:RSTNFR
~:DTUNCP
^:DTUNCP
~:INSTCL
^:INSTCL
~:INSTCN
^:INSTCN
~:RSTCCK
^:RSTCCK
~:CGCPCK
^:CGCPCK
~:RSTCLK
^:RSTCLK
~:FFSRST
^:FFSRST
~:SGUNDV
^:SGUNDV
~:FFWASR
^:FFWASR
~:FFWNSR
^:FFWNSR
~:FFASRT
^:FFASRT
~:LCNSTD
^:LCNSTD
~:FFCSTD
^:FFCSTD
~:GENTOP
^:GENTOP
~:LTCHNT
^:LTCHNT
~:MLTDIO
^:MLTDIO
~:SYNASN
^:SYNASN
~:MULRST
^:MULRST
~:MCKDMN
^:MCKDMN
~:CLKGNP
^:CLKGNP
~:RSTGNP
^:RSTGNP
~:TSBINF
^:TSBINF
~:RTCDAT
^:RTCDAT
~:LENCPC
^:LENCPC
hal: *M,_SCOPE: __dummy_top
