<module name="CKGEN_CM_CORE_AON" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKSEL_CORE" acronym="CM_CLKSEL_CORE" offset="0x0" width="32" description="CORE module clock selection.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_L4" width="1" begin="8" end="8" resetval="0" description="Selects L4 interconnect clock (L4_CLK)" range="" rwaccess="RW">
      <bitenum value="0" id="L3_CLK_DIV_1" token="CLKSEL_L4_0" description="L4_CLK is L3_CLK divided by 1"/>
      <bitenum value="1" id="L3_CLK_DIV_2" token="CLKSEL_L4_1" description="L4_CLK is L3_CLK divided by 2, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_L3" width="1" begin="4" end="4" resetval="0" description="Selects L3 interconnect clock (L3_CLK)" range="" rwaccess="RW">
      <bitenum value="0" id="CORE_CLK_DIV_1" token="CLKSEL_L3_0" description="L3_CLK is CORE_CLK divided by 1"/>
      <bitenum value="1" id="CORE_CLK_DIV_2" token="CLKSEL_L3_1" description="L3_CLK is CORE_CLK divided by 2, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_CLKSEL_ABE" acronym="CM_CLKSEL_ABE" offset="0x8" width="32" description="ABE module clock selection.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="SLIMBUS1_CLK_GATE" width="1" begin="10" end="10" resetval="0" description="Gating control for SLIMBUS_CLK clock tree in ABE." range="" rwaccess="RW">
      <bitenum value="0" id="GATED" token="SLIMBUS1_CLK_GATE_0" description="The clock is gated"/>
      <bitenum value="1" id="ENABLED" token="SLIMBUS1_CLK_GATE_1" description="The clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PAD_CLKS_GATE" width="1" begin="8" end="8" resetval="0" description="Gating control for PAD_CLKS clock tree in ABE" range="" rwaccess="RW">
      <bitenum value="0" id="GATED" token="PAD_CLKS_GATE_0" description="The clock is gated"/>
      <bitenum value="1" id="ENABLED" token="PAD_CLKS_GATE_1" description="The clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_OPP" width="2" begin="1" end="0" resetval="0x0" description="Selects the OPP divider ABE domain" range="" rwaccess="RW">
      <bitenum value="0" id="DIV_1" token="CLKSEL_OPP_0" description="ABE_CLK is divide by 1 of DPLL_ABE_X2_CLK, to be used for OPP_NOM"/>
      <bitenum value="1" id="DIV_2" token="CLKSEL_OPP_1" description="ABE_CLK is divide by 2 of DPLL_ABE_X2_CLK, to be used for OPP_LOW"/>
      <bitenum value="2" id="DIV_4" token="CLKSEL_OPP_2" description="ABE_CLK is divide by 4 of DPLL_ABE_X2_CLK"/>
      <bitenum value="3" id="Reserved" token="CLKSEL_OPP_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DLL_CTRL" acronym="CM_DLL_CTRL" offset="0x10" width="32" description="Special register for DLL control">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DLL_OVERRIDE" width="1" begin="0" end="0" resetval="1" description="Control if DLL lock and code outputs are overriden or not" range="" rwaccess="RW">
      <bitenum value="0" id="no_ovr" token="DLL_OVERRIDE_0" description="Lock and code outputs are not overriden"/>
      <bitenum value="1" id="ovr" token="DLL_OVERRIDE_1" description="Lock output is overriden to '1' and code output is overriden with a value coming from control module."/>
    </bitfield>
  </register>
  <register id="CM_CLKMODE_DPLL_CORE" acronym="CM_CLKMODE_DPLL_CORE" offset="0x20" width="32" description="This register allows controlling the DPLL modes.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="FULL_SPREAD" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="LOW_SPREAD" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="DPLL_REGM4XEN" width="1" begin="11" end="11" resetval="0" description="Enable the REGM4XEN mode of the DPLL." range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="DPLL_REGM4XEN_0_r" description="REGM4XEN mode of the DPLL is disabled"/>
    </bitfield>
    <bitfield id="DPLL_LPMODE_EN" width="1" begin="10" end="10" resetval="0" description="Set the DPLL in Low Power mode. Check the DPLL documentation to see when this can be enabled." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DPLL_LPMODE_EN_0" description="Low power mode of the DPLL is disabled"/>
      <bitenum value="1" id="ENABLED" token="DPLL_LPMODE_EN_1" description="Low power mode of the DPLL is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DRIFTGUARD_EN" width="1" begin="8" end="8" resetval="0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL. The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" id="Diasbled" token="DPLL_DRIFTGUARD_EN_0" description="DRIFTGUARD feature is disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_DRIFTGUARD_EN_1" description="DRIFTGUARD feature is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x5" description="DPLL control" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved3" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DPLL_EN_4" description="Reserved"/>
      <bitenum value="5" id="DPLL_LP_BYP_MODE" token="DPLL_EN_5" description="Put the DPLL in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="DPLL_FR_BYP_MODE" token="DPLL_EN_6" description="Put the DPLL in Idle Bypass Fast Relock mode."/>
      <bitenum value="7" id="DPLL_LOCK_MODE" token="DPLL_EN_7" description="Enables the DPLL in Lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DPLL_CORE" acronym="CM_IDLEST_DPLL_CORE" offset="0x24" width="32" description="This register allows monitoring DPLL activity. This register is read only and automatically updated. [warm reset insensitive]">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_INIT" width="1" begin="4" end="4" resetval="0" description="DPLL init status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_INIT" token="ST_DPLL_INIT_1_r" description="DPLL has been init"/>
      <bitenum value="0" id="DPLL_NOTINIT" token="ST_DPLL_INIT_0_r" description="DPLL is not init"/>
    </bitfield>
    <bitfield id="ST_DPLL_MODE" width="3" begin="3" end="1" resetval="0" description="DPLL mode status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="0" id="Transient" token="ST_DPLL_MODE_0_r" description="Transient state. From reset to any LP (low power) idle state or from any power state to any power state (Power states are Low Power Stop mode, Fast Relock Stop mode, Idle Bypass Low Power mode and Idle Bypass Fast Relock mode)."/>
      <bitenum value="1" id="LP_STOP" token="ST_DPLL_MODE_1_r" description="The DPLL is in Low Power Stop mode"/>
      <bitenum value="2" id="FR_STOP" token="ST_DPLL_MODE_2_r" description="The DPLL is in Fast Relock Stop mode"/>
      <bitenum value="3" id="Reserved3" token="ST_DPLL_MODE_3_r" description="reserved"/>
      <bitenum value="4" id="reserved" token="ST_DPLL_MODE_4_r" description="reserved"/>
      <bitenum value="5" id="LP_BYP" token="ST_DPLL_MODE_5_r" description="The DPLL is in Idle Bypass Low Power mode"/>
      <bitenum value="6" id="FR_BYP" token="ST_DPLL_MODE_6_r" description="The DPLL is in Idle Bypass Fast Relock mode"/>
      <bitenum value="7" id="reserved" token="ST_DPLL_MODE_7_r" description="reserved"/>
    </bitfield>
    <bitfield id="ST_DPLL_CLK" width="1" begin="0" end="0" resetval="0" description="DPLL lock status" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_LOCKED" token="ST_DPLL_CLK_1_r" description="DPLL is LOCKED"/>
      <bitenum value="0" id="DPLL_UNLOCKED" token="ST_DPLL_CLK_0_r" description="DPLL is either in bypass mode or in stop mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DPLL_CORE" acronym="CM_AUTOIDLE_DPLL_CORE" offset="0x28" width="32" description="This register provides automatic control over the DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control." range="" rwaccess="RW">
      <bitenum value="0" id="AUTO_CTL_DISABLE" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="AUTO_LP_STOP" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in Low Power Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="AUTO_FR_STOP" token="AUTO_DPLL_MODE_2" description="The DPLL is automatically put in Fast Relock Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="3" id="Reserved" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="AUTO_LP_BYP" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in Idle Bypass Low Power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="AUTO_FR_BYP" token="AUTO_DPLL_MODE_6" description="The DPLL is automatically put in Idle Bypass Fast Relock mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="7" id="Reserved" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_CORE" acronym="CM_CLKSEL_DPLL_CORE" offset="0x2C" width="32" description="This register provides controls over the DPLL.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="0" description="Allows control of the BYPASS clock of the PLL and the associated HSDIVIDER. In DPLL Locked mode: 0 - No impact; 1 - No impact In DPLL Bypass mode: 0x0 - CLKINP is selected as the BYPASS clock for CLKOUT/CLKOUTX2 0x1 - CLKINPULOW is selected as the BYPASS clock for CLKOUT/CLKOUTX2" range="" rwaccess="RW"/>
    <bitfield id="DCC_EN" width="1" begin="22" end="22" resetval="0x0" description="Duty-cycle corrector for high frequency clock read 0x0: Duty-cycle corrector is disabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CLKOUTHIF_CLKSEL" width="1" begin="20" end="20" resetval="0" description="Selects the source of the DPLL CLKOUTHIF clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_DCO" token="DPLL_CLKOUTHIF_CLKSEL_0" description="CLKOUTHIF is generated from the DPLL oscillator (DCO)"/>
      <bitenum value="1" id="SEL_CLKINPHIF" token="DPLL_CLKOUTHIF_CLKSEL_1" description="CLKOUTHIF is generated from CLKINPHIF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 2047). Equal to input M of DPLL; M=2 to 2047 = DPLL multiplies by M. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved_1" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL divider factor (0 to 127) (equal to input N of DPLL; actual division factor is N+1). [warm reset insensitive]" range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M2_DPLL_CORE" acronym="CM_DIV_M2_DPLL_CORE" offset="0x30" width="32" description="This register provides controls over the M2 divider of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUT status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="5" begin="4" end="0" resetval="0x01" description="DPLL post-divider factor, M2, for internal clock generation (1 to 31); Divide value from 1 to 31." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="2" id="2,_to_be_used_for_OPP_NOM" token="DIVHS_2" description="2, to be used for OPP_NOM"/>
      <bitenum value="4" id="Reserved" token="DIVHS_4" description="4, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M3_DPLL_CORE" acronym="CM_DIV_M3_DPLL_CORE" offset="0x34" width="32" description="This register provides controls over the M3 divider of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUTHIF status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="5" begin="4" end="0" resetval="0x01" description="DPLL M3 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="5" id="5,_to_be_used_for_OPP_NOM" token="DIVHS_5" description="5, to be used for OPP_NOM"/>
      <bitenum value="8" id="8,_to_be_used_for_OPP_LOW" token="DIVHS_8" description="8, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H11_DPLL_CORE" acronym="CM_DIV_H11_DPLL_CORE" offset="0x38" width="32" description="This register provides controls over the CLKOUT1 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT1 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H11+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="8" id="Reserved" token="DIVHS_8" description="8, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H12_DPLL_CORE" acronym="CM_DIV_H12_DPLL_CORE" offset="0x3C" width="32" description="This register provides controls over the CLKOUT2 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT2 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H12+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="4" id="4,_to_be_used_for_OPP_NOM" token="DIVHS_4" description="4, to be used for OPP_NOM"/>
      <bitenum value="8" id="Reserved" token="DIVHS_8" description="8, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H13_DPLL_CORE" acronym="CM_DIV_H13_DPLL_CORE" offset="0x40" width="32" description="This register provides controls over the CLKOUT3 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT3 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H13+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="62" id="Reserved" token="DIVHS_62" description="62, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H14_DPLL_CORE" acronym="CM_DIV_H14_DPLL_CORE" offset="0x44" width="32" description="This register provides controls over the CLKOUT4 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT4 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H14+1) post-divider factor (1 to 63). When a value of 63 is programmed in this register, HSdivider will perform division by 2.5 that is divided by 2 at top level" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_CORE" acronym="CM_SSC_DELTAMSTEP_DPLL_CORE" offset="0x48" width="32" description="Control the DeltaMStep parameter for Spread Spectrum Clocking. [warm reset insensitive]">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="20" begin="19" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [19:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_CORE" acronym="CM_SSC_MODFREQDIV_DPLL_CORE" offset="0x4C" width="32" description="Control the Modulation Frequency (Fm) for Spread Spectrum. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H22_DPLL_CORE" acronym="CM_DIV_H22_DPLL_CORE" offset="0x54" width="32" description="This register provides controls over the CLKOUT2 o/p of the HSDIVIDER2">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER2 CLKOUT2 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H22+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="5" id="5,_to_be_used_for_OPP_NOM" token="DIVHS_5" description="5, to be used for OPP_NOM"/>
      <bitenum value="10" id="Reserved" token="DIVHS_10" description="10, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H23_DPLL_CORE" acronym="CM_DIV_H23_DPLL_CORE" offset="0x58" width="32" description="This register provides controls over the CLKOUT3 o/p of the HSDIVIDER2">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER2 CLKOUT3 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H23+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="7" id="7,_to_be_used_for_OPP_NOM" token="DIVHS_7" description="7, to be used for OPP_NOM"/>
      <bitenum value="14" id="Reserved" token="DIVHS_14" description="14, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H24_DPLL_CORE" acronym="CM_DIV_H24_DPLL_CORE" offset="0x5C" width="32" description="This register provides controls over the CLKOUT4 o/p of the 2nd HSDIVIDER.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER2 CLKOUT4 status" range="" rwaccess="R">
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x01" description="DPLL (H24+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKMODE_DPLL_MPU" acronym="CM_CLKMODE_DPLL_MPU" offset="0x60" width="32" description="This register allows controlling the DPLL modes.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="FULL_SPREAD" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="LOW_SPREAD" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="DPLL_REGM4XEN" width="1" begin="11" end="11" resetval="0" description="Enable the REGM4XEN mode of the DPLL." range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="DPLL_REGM4XEN_0_r" description="REGM4XEN mode of the DPLL is disabled"/>
    </bitfield>
    <bitfield id="DPLL_LPMODE_EN" width="1" begin="10" end="10" resetval="0" description="Set the DPLL in Low Power mode. Check the DPLL documentation to see when this can be enabled." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DPLL_LPMODE_EN_0" description="Low power mode of the DPLL is disabled"/>
      <bitenum value="1" id="ENABLED" token="DPLL_LPMODE_EN_1" description="Low power mode of the DPLL is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_DRIFTGUARD_EN" width="1" begin="8" end="8" resetval="0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL. The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" id="Diasbled" token="DPLL_DRIFTGUARD_EN_0" description="DRIFTGUARD feature is disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_DRIFTGUARD_EN_1" description="DRIFTGUARD feature is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x5" description="DPLL control" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved3" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DPLL_EN_4" description="Reserved"/>
      <bitenum value="5" id="DPLL_LP_BYP_MODE" token="DPLL_EN_5" description="Put the DPLL in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="DPLL_FR_BYP_MODE" token="DPLL_EN_6" description="Put the DPLL in Idle Bypass Fast Relock mode."/>
      <bitenum value="7" id="DPLL_LOCK_MODE" token="DPLL_EN_7" description="Enables the DPLL in Lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DPLL_MPU" acronym="CM_IDLEST_DPLL_MPU" offset="0x64" width="32" description="This register allows monitoring DPLL activity. This register is read only and automatically updated. [warm reset insensitive]">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_INIT" width="1" begin="4" end="4" resetval="0" description="DPLL init status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_INIT" token="ST_DPLL_INIT_1_r" description="DPLL has been init"/>
      <bitenum value="0" id="DPLL_NOTINIT" token="ST_DPLL_INIT_0_r" description="DPLL is not init"/>
    </bitfield>
    <bitfield id="ST_DPLL_MODE" width="3" begin="3" end="1" resetval="0" description="DPLL mode status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="0" id="Transient" token="ST_DPLL_MODE_0_r" description="Transient state. From reset to any LP (low power) idle state or from any power state to any power state (Power states are Low Power Stop mode, Fast Relock Stop mode, Idle Bypass Low Power mode and Idle Bypass Fast Relock mode)."/>
      <bitenum value="1" id="LP_STOP" token="ST_DPLL_MODE_1_r" description="The DPLL is in Low Power Stop mode."/>
      <bitenum value="2" id="FR_STOP" token="ST_DPLL_MODE_2_r" description="The DPLL is in Fast Relock Stop mode."/>
      <bitenum value="3" id="Reserved3" token="ST_DPLL_MODE_3_r" description="reserved"/>
      <bitenum value="4" id="reserved" token="ST_DPLL_MODE_4_r" description="reserved"/>
      <bitenum value="5" id="LP_BYP" token="ST_DPLL_MODE_5_r" description="The DPLL is in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="FR_BYP" token="ST_DPLL_MODE_6_r" description="The DPLL is in Idle Bypass Fast Relock mode"/>
      <bitenum value="7" id="reserved" token="ST_DPLL_MODE_7_r" description="reserved"/>
    </bitfield>
    <bitfield id="ST_DPLL_CLK" width="1" begin="0" end="0" resetval="0" description="DPLL lock status" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_LOCKED" token="ST_DPLL_CLK_1_r" description="DPLL is LOCKED"/>
      <bitenum value="0" id="DPLL_UNLOCKED" token="ST_DPLL_CLK_0_r" description="DPLL is either in bypass mode or in stop mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DPLL_MPU" acronym="CM_AUTOIDLE_DPLL_MPU" offset="0x68" width="32" description="This register provides automatic control over the DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control;" range="" rwaccess="RW">
      <bitenum value="0" id="AUTO_CTL_DISABLE" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="AUTO_LP_STOP" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in Low Power Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="AUTO_FR_STOP" token="AUTO_DPLL_MODE_2" description="The DPLL is automatically put in Fast Relock Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="3" id="Reserved3" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="AUTO_LP_BYP" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in Idle Bypass Low Power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="AUTO_FR_BYP" token="AUTO_DPLL_MODE_6" description="The DPLL is automatically put in Idle Bypass Fast Relock mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="7" id="Reserved" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_MPU" acronym="CM_CLKSEL_DPLL_MPU" offset="0x6C" width="32" description="This register provides controls over the DPLL.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="1" description="Only CLKINPULOW bypass clock supported for this PLL" range="" rwaccess="R"/>
    <bitfield id="DCC_EN" width="1" begin="22" end="22" resetval="0x0" description="Duty-cycle corrector for high frequency clock 0x0: Duty-cycle corrector is disabled 0x1: Duty-cycle corrector is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 2047) Equal to input M of DPLL; M=2 to 2047 = DPLL multiplies by M. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved_1" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL divider factor (0 to 127) (equal to input N of DPLL; actual division factor is N+1). [warm reset insensitive]" range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M2_DPLL_MPU" acronym="CM_DIV_M2_DPLL_MPU" offset="0x70" width="32" description="This register provides controls over the M2 divider of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUT status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="5" begin="4" end="0" resetval="0x01" description="DPLL M2 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="1" id="OPP_NOM,_OPP_HIGH_OPP_SPEEDBIN_1" token="DIVHS_1" description="1, to be used for OPP_NOM, OPP_HIGH and OPP_SPEEDBIN"/>
      <bitenum value="2" id="Reserved" token="DIVHS_2" description="2, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_MPU" acronym="CM_SSC_DELTAMSTEP_DPLL_MPU" offset="0x88" width="32" description="Control the DeltaMStep parameter for Spread Spectrum Clocking. [warm reset insensitive]">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="20" begin="19" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [19:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_MPU" acronym="CM_SSC_MODFREQDIV_DPLL_MPU" offset="0x8C" width="32" description="Control the Modulation Frequency (Fm) for Spread Spectrum. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_BYPCLK_DPLL_MPU" acronym="CM_BYPCLK_DPLL_MPU" offset="0x9C" width="32" description="Control MPU PLL BYPASS clock. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="2" begin="1" end="0" resetval="0x0" description="Select the DPLL MPU bypass clock" range="" rwaccess="RW">
      <bitenum value="0" id="CORE_X2_CLK_DIV_1" token="CLKSEL_0" description="DPLL_MPU bypass clock is CORE_X2_CLK divided by 1, to be used for both OPP_NOM and OPP_LOW"/>
      <bitenum value="1" id="CORE_X2_CLK_DIV_2" token="CLKSEL_1" description="DPLL_MPU bypass clock is CORE_X2_CLK divided by 2"/>
      <bitenum value="2" id="CORE_X2_CLK_DIV_4" token="CLKSEL_2" description="DPLL_MPU bypass clock is CORE_X2_CLK divided by 4"/>
      <bitenum value="3" id="CORE_X2_CLK_DIV_8" token="CLKSEL_3" description="DPLL_MPU bypass clock is CORE_X2_CLK divided by 8"/>
    </bitfield>
  </register>
  <register id="CM_CLKMODE_DPLL_IVA" acronym="CM_CLKMODE_DPLL_IVA" offset="0xA0" width="32" description="This register allows controlling the DPLL modes.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="FULL_SPREAD" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="LOW_SPREAD" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="DPLL_REGM4XEN" width="1" begin="11" end="11" resetval="0" description="Enable the REGM4XEN mode of the DPLL." range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="DPLL_REGM4XEN_0_r" description="REGM4XEN mode of the DPLL is disabled"/>
    </bitfield>
    <bitfield id="DPLL_LPMODE_EN" width="1" begin="10" end="10" resetval="0" description="Set the DPLL in Low Power mode. Check the DPLL documentation to see when this can be enabled." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DPLL_LPMODE_EN_0" description="Low power mode of the DPLL is disabled"/>
      <bitenum value="1" id="ENABLED" token="DPLL_LPMODE_EN_1" description="Low power mode of the DPLL is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_DRIFTGUARD_EN" width="1" begin="8" end="8" resetval="0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL. The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" id="Diasbled" token="DPLL_DRIFTGUARD_EN_0" description="DRIFTGUARD feature is disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_DRIFTGUARD_EN_1" description="DRIFTGUARD feature is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x5" description="DPLL control" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved3" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DPLL_EN_4" description="Reserved"/>
      <bitenum value="5" id="DPLL_LP_BYP_MODE" token="DPLL_EN_5" description="Put the DPLL in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="DPLL_FR_BYP_MODE" token="DPLL_EN_6" description="Put the DPLL in Idle Bypass Fast Relock mode"/>
      <bitenum value="7" id="DPLL_LOCK_MODE" token="DPLL_EN_7" description="Enables the DPLL in Lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DPLL_IVA" acronym="CM_IDLEST_DPLL_IVA" offset="0xA4" width="32" description="This register allows monitoring DPLL activity. This register is read only and automatically updated. [warm reset insensitive]">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_INIT" width="1" begin="4" end="4" resetval="0" description="DPLL init status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_INIT" token="ST_DPLL_INIT_1_r" description="DPLL has been init"/>
      <bitenum value="0" id="DPLL_NOTINIT" token="ST_DPLL_INIT_0_r" description="DPLL is not init"/>
    </bitfield>
    <bitfield id="ST_DPLL_MODE" width="3" begin="3" end="1" resetval="0" description="DPLL mode status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="0" id="Transient" token="ST_DPLL_MODE_0_r" description="Transient state. From reset to any LP (low power) idle state or from any power state to any power state (Power states are Low Power Stop mode, Fast Relock Stop mode, Idle Bypass Low Power mode and Idle Bypass Fast Relock mode)."/>
      <bitenum value="1" id="LP_STOP" token="ST_DPLL_MODE_1_r" description="The DPLL is in Low Power Stop mode."/>
      <bitenum value="2" id="FR_STOP" token="ST_DPLL_MODE_2_r" description="The DPLL is in Fast Relock Stop mode."/>
      <bitenum value="3" id="Reserved3" token="ST_DPLL_MODE_3_r" description="reserved"/>
      <bitenum value="4" id="reserved" token="ST_DPLL_MODE_4_r" description="reserved"/>
      <bitenum value="5" id="LP_BYP" token="ST_DPLL_MODE_5_r" description="The DPLL is in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="FR_BYP" token="ST_DPLL_MODE_6_r" description="The DPLL is in Idle Bypass Low Power mode."/>
      <bitenum value="7" id="reserved" token="ST_DPLL_MODE_7_r" description="reserved"/>
    </bitfield>
    <bitfield id="ST_DPLL_CLK" width="1" begin="0" end="0" resetval="0" description="DPLL lock status" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_LOCKED" token="ST_DPLL_CLK_1_r" description="DPLL is LOCKED"/>
      <bitenum value="0" id="DPLL_UNLOCKED" token="ST_DPLL_CLK_0_r" description="DPLL is either in bypass mode or in stop mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DPLL_IVA" acronym="CM_AUTOIDLE_DPLL_IVA" offset="0xA8" width="32" description="This register provides automatic control over the DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control;" range="" rwaccess="RW">
      <bitenum value="0" id="AUTO_CTL_DISABLE" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="AUTO_LP_STOP" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in Low Power Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="AUTO_FR_STOP" token="AUTO_DPLL_MODE_2" description="The DPLL is automatically put in Fast Relock Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="3" id="Reserved3" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="AUTO_LP_BYP" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in Idle Bypass Low Power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="AUTO_FR_BYP" token="AUTO_DPLL_MODE_6" description="The DPLL is automatically put in Idle Bypass Fast Relock mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="7" id="Reserved" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_IVA" acronym="CM_CLKSEL_DPLL_IVA" offset="0xAC" width="32" description="This register provides controls over the DPLL.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="0" description="Allows control of the BYPASS clock of the PLL and the associated HSDIVIDER. In DPLL Locked mode, 0 - No impact 1 - No impact In DPLL Bypass mode, 0 - CLKINP is selected as the BYPASS clock for CLKOUT/CLKOUTX2 1 - CLKINPULOW is selected as the BYPASS clock for CLKOUT/CLKOUTX2" range="" rwaccess="RW"/>
    <bitfield id="DCC_EN" width="1" begin="22" end="22" resetval="0x0" description="Duty-cycle corrector for high frequency clock Read 0: Duty-cycle corrector is disabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 2047). Equal to input M of DPLL; M=2 to 2047 = DPLL multiplies by M). [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved_1" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL divider factor (0 to 127) (equal to input N of DPLL; actual division factor is N+1). [warm reset insensitive]" range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H11_DPLL_IVA" acronym="CM_DIV_H11_DPLL_IVA" offset="0xB8" width="32" description="This register provides controls over the CLKOUT1 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT1 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H11+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="2" id="2,_to_be_used_for_OPP_OD" token="DIVHS_2" description="2, to be used for OPP_OD"/>
      <bitenum value="5" id="5,_to_be_used_for_OPP_NOM" token="DIVHS_5" description="5, to be used for OPP_NOM"/>
      <bitenum value="10" id="Reserved" token="DIVHS_10" description="10, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H12_DPLL_IVA" acronym="CM_DIV_H12_DPLL_IVA" offset="0xBC" width="32" description="This register provides controls over the CLKOUT2 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT2 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H12+1) post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="2" id="2,_to_be_used_for_OPP_OD" token="DIVHS_2" description="2, to be used for OPP_OD"/>
      <bitenum value="6" id="6,_to_be_used_for_OPP_NOM" token="DIVHS_6" description="6, to be used for OPP_NOM"/>
      <bitenum value="12" id="Reserved" token="DIVHS_12" description="12, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_IVA" acronym="CM_SSC_DELTAMSTEP_DPLL_IVA" offset="0xC8" width="32" description="Control the DeltaMStep parameter for Spread Spectrum Clocking. [warm reset insensitive]">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="20" begin="19" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [19:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_IVA" acronym="CM_SSC_MODFREQDIV_DPLL_IVA" offset="0xCC" width="32" description="Control the Modulation Frequency (Fm) for Spread Spectrum. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_BYPCLK_DPLL_IVA" acronym="CM_BYPCLK_DPLL_IVA" offset="0xDC" width="32" description="Control IVA PLL BYPASS clock. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="2" begin="1" end="0" resetval="0x0" description="Select the DPLL IVA bypass clock" range="" rwaccess="RW">
      <bitenum value="0" id="CORE_X2_CLK_DIV_1" token="CLKSEL_0" description="DPLL_IVA bypass clock is CORE_X2_CLK divided by 1, to be used for both OPP_NOM and OPP_LOW"/>
      <bitenum value="1" id="CORE_X2_CLK_DIV_2" token="CLKSEL_1" description="DPLL_IVA bypass clock is CORE_X2_CLK divided by 2"/>
      <bitenum value="2" id="CORE_X2_CLK_DIV_4" token="CLKSEL_2" description="DPLL_IVA bypass clock is CORE_X2_CLK divided by 4"/>
      <bitenum value="3" id="CORE_X2_CLK_DIV_8" token="CLKSEL_3" description="DPLL_IVA bypass clock is CORE_X2_CLK divided by 8"/>
    </bitfield>
  </register>
  <register id="CM_CLKMODE_DPLL_ABE" acronym="CM_CLKMODE_DPLL_ABE" offset="0xE0" width="32" description="This register allows controlling the DPLL modes.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="FULL_SPREAD" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="LOW_SPREAD" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="DPLL_REGM4XEN" width="1" begin="11" end="11" resetval="0" description="Enable the REGM4XEN mode of the DPLL." range="" rwaccess="RW">
      <bitenum value="0" id="ENABLE" token="DPLL_REGM4XEN_0" description="REGM4XEN mode of the DPLL is disabled 0x1: REGM4XEN mode of the DPLL is enabled"/>
    </bitfield>
    <bitfield id="DPLL_LPMODE_EN" width="1" begin="10" end="10" resetval="0" description="Set the DPLL in Low Power mode. Check the DPLL documentation to see when this can be enabled." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DPLL_LPMODE_EN_0" description="Low power mode of the DPLL is disabled"/>
      <bitenum value="1" id="ENABLED" token="DPLL_LPMODE_EN_1" description="Low power mode of the DPLL is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_DRIFTGUARD_EN" width="1" begin="8" end="8" resetval="0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL. The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" id="Diasbled" token="DPLL_DRIFTGUARD_EN_0" description="DRIFTGUARD feature is disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_DRIFTGUARD_EN_1" description="DRIFTGUARD feature is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x5" description="DPLL control" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved3" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DPLL_EN_4" description="Reserved"/>
      <bitenum value="5" id="DPLL_LP_BYP_MODE" token="DPLL_EN_5" description="Put the DPLL in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="DPLL_FR_BYP_MODE" token="DPLL_EN_6" description="Put the DPLL in Idle Bypass Fast Relock mode."/>
      <bitenum value="7" id="DPLL_LOCK_MODE" token="DPLL_EN_7" description="Enables the DPLL in Lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DPLL_ABE" acronym="CM_IDLEST_DPLL_ABE" offset="0xE4" width="32" description="This register allows monitoring DPLL activity. This register is read only and automatically updated. [warm reset insensitive]">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_INIT" width="1" begin="4" end="4" resetval="0" description="DPLL init status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="0" id="DPLL_NOTINIT" token="ST_DPLL_INIT_0_r" description="DPLL is not init"/>
      <bitenum value="1" id="DPLL_INIT" token="ST_DPLL_INIT_1_r" description="DPLL has been init"/>
    </bitfield>
    <bitfield id="ST_DPLL_MODE" width="3" begin="3" end="1" resetval="0" description="DPLL mode status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="0" id="Transient" token="ST_DPLL_MODE_0_r" description="Transient state. From reset to any LP (low power) idle state or from any power state to any power state (Power states are Low Power Stop mode, Fast Relock Stop mode, Idle Bypass Low Power mode and Idle Bypass Fast Relock mode)."/>
      <bitenum value="1" id="LP_STOP" token="ST_DPLL_MODE_1_r" description="The DPLL is in Low Power Stop mode"/>
      <bitenum value="2" id="FR_STOP" token="ST_DPLL_MODE_2_r" description="The DPLL is in Fast Relock Stop mode"/>
      <bitenum value="3" id="Reserved3" token="ST_DPLL_MODE_3_r" description="reserved"/>
      <bitenum value="4" id="reserved" token="ST_DPLL_MODE_4_r" description="reserved"/>
      <bitenum value="5" id="LP_BYP" token="ST_DPLL_MODE_5_r" description="The DPLL is in Idle Bypass Low Power mode"/>
      <bitenum value="6" id="FR_BYP" token="ST_DPLL_MODE_6_r" description="The DPLL is in Idle Bypass Fast Relock mode"/>
      <bitenum value="7" id="reserved" token="ST_DPLL_MODE_7_r" description="reserved"/>
    </bitfield>
    <bitfield id="ST_DPLL_CLK" width="1" begin="0" end="0" resetval="0" description="DPLL lock status" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_LOCKED" token="ST_DPLL_CLK_1_r" description="DPLL is LOCKED"/>
      <bitenum value="0" id="DPLL_UNLOCKED" token="ST_DPLL_CLK_0_r" description="DPLL is either in bypass mode or in stop mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DPLL_ABE" acronym="CM_AUTOIDLE_DPLL_ABE" offset="0xE8" width="32" description="This register provides automatic control over the DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control;" range="" rwaccess="RW">
      <bitenum value="0" id="AUTO_CTL_DISABLE" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="AUTO_LP_STOP" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in Low Power Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="AUTO_FR_STOP" token="AUTO_DPLL_MODE_2" description="The DPLL is automatically put in Fast Relock Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="3" id="Reserved3" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="AUTO_LP_BYP" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in Idle Bypass Low Power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="AUTO_FR_BYP" token="AUTO_DPLL_MODE_6" description="The DPLL is automatically put in Idle Bypass Fast Relock mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="7" id="Reserved" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_ABE" acronym="CM_CLKSEL_DPLL_ABE" offset="0xEC" width="32" description="This register provides controls over the DPLL.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="1" description="Only CLKINPULOW bypass clock supported for this PLL" range="" rwaccess="R"/>
    <bitfield id="DCC_EN" width="1" begin="22" end="22" resetval="0" description="Duty-cycle corrector for high frequency clock Read 0: Duty-cycle corrector is disabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 2047). Equal to input M of DPLL; M=2 to 2047 = DPLL multiplies by M [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved_1" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL divider factor (0 to 127) Equal to input N of DPLL, actual division factor is N+1. [warm reset insensitive]" range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M2_DPLL_ABE" acronym="CM_DIV_M2_DPLL_ABE" offset="0xF0" width="32" description="This register provides controls over the M2 divider of the DPLL.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKX2ST" width="1" begin="11" end="11" resetval="0" description="DPLL CLKOUTX2 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKX2ST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKX2ST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUT status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="5" begin="4" end="0" resetval="0x01" description="DPLL M2 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DIVHS_1" description="1, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M3_DPLL_ABE" acronym="CM_DIV_M3_DPLL_ABE" offset="0xF4" width="32" description="This register provides controls over the M3 divider of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUTHIF status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="5" begin="4" end="0" resetval="0x01" description="DPLL M3 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DIVHS_1" description="1, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_ABE" acronym="CM_SSC_DELTAMSTEP_DPLL_ABE" offset="0x108" width="32" description="Control the DeltaMStep parameter for Spread Spectrum Clocking. [warm reset insensitive]">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="20" begin="19" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [19:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_ABE" acronym="CM_SSC_MODFREQDIV_DPLL_ABE" offset="0x10C" width="32" description="Control the Modulation Frequency (Fm) for Spread Spectrum. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SHADOW_FREQ_CONFIG1" acronym="CM_SHADOW_FREQ_CONFIG1" offset="0x160" width="32" description="Shadow register to program new DPLL configuration affecting EMIF and GPMC (L3 clock) functional frequency during DVFS. The PRCM HW automatically applies the new configuration after EMIF/GPMC have been put in idle state.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CORE_M2_DIV" width="5" begin="15" end="11" resetval="0x01" description="Shadow register forCM_DIV_M2_DPLL_CORE[4:0] DIVHS. The main register is automatically loaded with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to '1'. Divide value from 1 to 31." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DPLL_CORE_M2_DIV_0" description="Reserved"/>
    </bitfield>
    <bitfield id="DPLL_CORE_DPLL_EN" width="3" begin="10" end="8" resetval="0x5" description="Shadow register forCM_CLKMODE_DPLL_CORE[2:0] DPLL_EN. The main register is automatically loaded with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to '1'." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved3" token="DPLL_CORE_DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_CORE_DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="DPLL_CORE_DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="DPLL_CORE_DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DPLL_CORE_DPLL_EN_4" description="Reserved"/>
      <bitenum value="5" id="DPLL_LP_BYP_MODE" token="DPLL_CORE_DPLL_EN_5" description="Put the DPLL in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="DPLL_FR_BYP_MODE" token="DPLL_CORE_DPLL_EN_6" description="Put the DPLL in Idle Bypass Fast Relock mode."/>
      <bitenum value="7" id="DPLL_LOCK_MODE" token="DPLL_CORE_DPLL_EN_7" description="Enables the DPLL in Lock mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DLL_RESET" width="1" begin="3" end="3" resetval="1" description="Specify if DLL should be reset or not during the frequency change hardware sequence." range="" rwaccess="RW">
      <bitenum value="0" id="no_reset" token="DLL_RESET_0" description="DLL is not reset during the frequency change hardware sequence"/>
      <bitenum value="1" id="reset" token="DLL_RESET_1" description="DLL is reset automatically during the frequency change hardware sequence"/>
    </bitfield>
    <bitfield id="DLL_OVERRIDE" width="1" begin="2" end="2" resetval="1" description="Shadow register forCM_DLL_CTRL[0] DLL_OVERRIDE. The main register is automatically loaded with the shadow register value after EMIF IDLE if the FREQ_UPDATE field is set to '1'." range="" rwaccess="RW">
      <bitenum value="0" id="no_ovr" token="DLL_OVERRIDE_0" description="Lock and code outputs are not overriden"/>
      <bitenum value="1" id="ovr" token="DLL_OVERRIDE_1" description="Lock output is overriden to '1' and code output is overriden with a value coming from control module."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="FREQ_UPDATE" width="1" begin="0" end="0" resetval="0" description="Writing '1' indicates that a new configuration is available. It is automatically cleared by HW after the configuration has been applied." range="" rwaccess="RW WSpecial"/>
  </register>
  <register id="CM_SHADOW_FREQ_CONFIG2" acronym="CM_SHADOW_FREQ_CONFIG2" offset="0x164" width="32" description="Shadow register to program new DPLL configuration affecting GPMC (L3 clock) functional frequency during DVFS. The PRCM HW automatically applies the new configuration after EMIF/GPMC have been put in idle state.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_CORE_H12_DIV" width="6" begin="7" end="2" resetval="0x1" description="Shadow register forCM_DIV_H12_DPLL_CORE[5:0] DIVHS. The main register is automatically loaded with the shadow register value after GPMC IDLE if the CM_SHADOW_FREQ_CONFIG1[0] FREQ_UPDATE field is set to '1' and GPMC_FREQ_UPDATE is set to '1'. Divide value from 1 to 31." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DPLL_CORE_H12_DIV_0" description="Reserved"/>
    </bitfield>
    <bitfield id="CLKSEL_L3" width="1" begin="1" end="1" resetval="0" description="Shadow register forCM_CLKSEL_CORE[4] CLKSEL_L3. The main register is automatically loaded with the shadow register value after GPMC IDLE if the CM_SHADOW_FREQ_CONFIG1[0] FREQ_UPDATE field is set to '1' and GPMC_FREQ_UPDATE is set to '1'." range="" rwaccess="RW">
      <bitenum value="0" id="CORE_CLK_DIV_1" token="CLKSEL_L3_0" description="L3_CLK is CORE_CLK divided by 1"/>
      <bitenum value="1" id="CORE_CLK_DIV_2" token="CLKSEL_L3_1" description="L3_CLK is CORE_CLK divided by 2"/>
    </bitfield>
    <bitfield id="GPMC_FREQ_UPDATE" width="1" begin="0" end="0" resetval="0" description="Controls whether or not GPMC has to be put automatically into idle during the frequency change operation." range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="GPMC_FREQ_UPDATE_0" description="GPMC is not put automatically into idle during frequency change operation."/>
      <bitenum value="1" id="Enabled" token="GPMC_FREQ_UPDATE_1" description="GPMC is put automatically into idle during frequency change operation."/>
    </bitfield>
  </register>
  <register id="CM_DYN_DEP_PRESCAL" acronym="CM_DYN_DEP_PRESCAL" offset="0x170" width="32" description="Control the time unit of the sliding window for dynamic dependencies (auto-sleep feature).">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="PRESCAL" width="6" begin="5" end="0" resetval="0x20" description="Time unit is equal to (PRESCAL + 1) L4 clock cycles." range="" rwaccess="RW"/>
  </register>
</module>
