<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA4M500" family="SmartFusion2" package="vf400"/><componentInstances/><component name="eth_dummy::work"/><component name="eth_dummy_MSS::work"/><component name="OSC_C0::work"/><component name="CoreAPB3_C0::work"/><component name="CoreGPIO_C0::work"/><component name="CoreGPIO_C1::work"/><component name="CoreGPIO_C2::work"/><SmartGen version="8.0"/></workspace>