arm64: Add MIDR encoding for HiSilicon Taishan CPUs

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-147.el8
commit-author Hanjun Guo <hanjun.guo@linaro.org>
commit efd00c722ca855745fcc35a7e6675b5a782a3fc8
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-147.el8/efd00c72.failed

Adding the MIDR encodings for HiSilicon Taishan v110 CPUs,
which is used in Kunpeng ARM64 server SoCs. TSV110 is the
abbreviation of Taishan v110.

	Signed-off-by: Hanjun Guo <hanjun.guo@linaro.org>
	Reviewed-by: John Garry <john.garry@huawei.com>
	Reviewed-by: Zhangshaokun <zhangshaokun@hisilicon.com>
	Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
(cherry picked from commit efd00c722ca855745fcc35a7e6675b5a782a3fc8)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/arm64/include/asm/cputype.h
diff --cc arch/arm64/include/asm/cputype.h
index 0332299a65b2,5f1437099b99..000000000000
--- a/arch/arm64/include/asm/cputype.h
+++ b/arch/arm64/include/asm/cputype.h
@@@ -76,6 -76,8 +76,11 @@@
  #define ARM_CPU_IMP_BRCM		0x42
  #define ARM_CPU_IMP_QCOM		0x51
  #define ARM_CPU_IMP_NVIDIA		0x4E
++<<<<<<< HEAD
++=======
+ #define ARM_CPU_IMP_FUJITSU		0x46
+ #define ARM_CPU_IMP_HISI		0x48
++>>>>>>> efd00c722ca8 (arm64: Add MIDR encoding for HiSilicon Taishan CPUs)
  
  #define ARM_CPU_PART_AEM_V8		0xD0F
  #define ARM_CPU_PART_FOUNDATION		0xD00
@@@ -103,6 -106,10 +108,13 @@@
  #define NVIDIA_CPU_PART_DENVER		0x003
  #define NVIDIA_CPU_PART_CARMEL		0x004
  
++<<<<<<< HEAD
++=======
+ #define FUJITSU_CPU_PART_A64FX		0x001
+ 
+ #define HISI_CPU_PART_TSV110		0xD01
+ 
++>>>>>>> efd00c722ca8 (arm64: Add MIDR encoding for HiSilicon Taishan CPUs)
  #define MIDR_CORTEX_A53 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A53)
  #define MIDR_CORTEX_A57 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A57)
  #define MIDR_CORTEX_A72 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A72)
@@@ -120,6 -128,13 +132,16 @@@
  #define MIDR_QCOM_KRYO MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO)
  #define MIDR_NVIDIA_DENVER MIDR_CPU_MODEL(ARM_CPU_IMP_NVIDIA, NVIDIA_CPU_PART_DENVER)
  #define MIDR_NVIDIA_CARMEL MIDR_CPU_MODEL(ARM_CPU_IMP_NVIDIA, NVIDIA_CPU_PART_CARMEL)
++<<<<<<< HEAD
++=======
+ #define MIDR_FUJITSU_A64FX MIDR_CPU_MODEL(ARM_CPU_IMP_FUJITSU, FUJITSU_CPU_PART_A64FX)
+ #define MIDR_HISI_TSV110 MIDR_CPU_MODEL(ARM_CPU_IMP_HISI, HISI_CPU_PART_TSV110)
+ 
+ /* Fujitsu Erratum 010001 affects A64FX 1.0 and 1.1, (v0r0 and v1r0) */
+ #define MIDR_FUJITSU_ERRATUM_010001		MIDR_FUJITSU_A64FX
+ #define MIDR_FUJITSU_ERRATUM_010001_MASK	(~MIDR_CPU_VAR_REV(1, 0))
+ #define TCR_CLEAR_FUJITSU_ERRATUM_010001	(TCR_NFD1 | TCR_NFD0)
++>>>>>>> efd00c722ca8 (arm64: Add MIDR encoding for HiSilicon Taishan CPUs)
  
  #ifndef __ASSEMBLY__
  
* Unmerged path arch/arm64/include/asm/cputype.h
