Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr  6 09:13:00 2025
| Host         : DESKTOP-FEDBMRF running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 61
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 28         |
| TIMING-18 | Warning          | Missing input or output delay                                    | 5          |
| TIMING-20 | Warning          | Non-clocked latch                                                | 23         |
| TIMING-56 | Warning          | Missing logically or physically excluded clock groups constraint | 2          |
| LATCH-1   | Advisory         | Existing latches in the design                                   | 1          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0_1 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0_1] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell extdatahandler/payload_last_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_last_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell extdatahandler/payload_last_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_last_reg_C/CLR, spi_m/payload_last_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell extdatahandler/payload_valid_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_valid_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell extdatahandler/payload_valid_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_valid_reg_C/CLR, spi_m/payload_valid_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[0]_C/CLR, spi_m/payload_data_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[1]_C/CLR, spi_m/payload_data_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[2]_C/CLR, spi_m/payload_data_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[3]_C/CLR, spi_m/payload_data_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[4]_C/CLR, spi_m/payload_data_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[5]_C/CLR, spi_m/payload_data_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[6]_C/CLR, spi_m/payload_data_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell spi_m/payload_data_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/payload_data_reg[7]_C/CLR, spi_m/payload_data_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell spi_m/spi_header_valid_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/spi_header_valid_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell spi_m/spi_header_valid_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/spi_header_valid_reg_C/CLR, spi_m/spi_header_valid_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell spi_m/streammanager_state_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/streammanager_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell spi_m/streammanager_state_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/streammanager_state_reg[0]_C/CLR
spi_m/streammanager_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell spi_m/streammanager_state_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/streammanager_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell spi_m/streammanager_state_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/streammanager_state_reg[1]_C/CLR
spi_m/streammanager_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell spi_m/u_w5500_axi_data_streamer/ext_pl_tready_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/ext_pl_tready_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell spi_m/u_w5500_axi_data_streamer/ext_pl_tready_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_m/ext_pl_tready_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on miso relative to the rising and/or falling clock edge(s) of clk, sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of clk, sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on cs relative to the rising and/or falling clock edge(s) of clk, sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on mosi relative to the rising and/or falling clock edge(s) of clk, sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on sclk relative to the rising and/or falling clock edge(s) of clk, sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch spi_m/ext_pl_tready_reg_LDC cannot be properly analyzed as its control pin spi_m/ext_pl_tready_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch spi_m/payload_data_reg[0]_LDC cannot be properly analyzed as its control pin spi_m/payload_data_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch spi_m/payload_data_reg[1]_LDC cannot be properly analyzed as its control pin spi_m/payload_data_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch spi_m/payload_data_reg[2]_LDC cannot be properly analyzed as its control pin spi_m/payload_data_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch spi_m/payload_data_reg[3]_LDC cannot be properly analyzed as its control pin spi_m/payload_data_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch spi_m/payload_data_reg[4]_LDC cannot be properly analyzed as its control pin spi_m/payload_data_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch spi_m/payload_data_reg[5]_LDC cannot be properly analyzed as its control pin spi_m/payload_data_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch spi_m/payload_data_reg[6]_LDC cannot be properly analyzed as its control pin spi_m/payload_data_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch spi_m/payload_data_reg[7]_LDC cannot be properly analyzed as its control pin spi_m/payload_data_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch spi_m/payload_last_reg_LDC cannot be properly analyzed as its control pin spi_m/payload_last_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch spi_m/payload_valid_reg_LDC cannot be properly analyzed as its control pin spi_m/payload_valid_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch spi_m/spi_header_valid_reg_LDC cannot be properly analyzed as its control pin spi_m/spi_header_valid_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch spi_m/streammanager_state_reg[0]_LDC cannot be properly analyzed as its control pin spi_m/streammanager_state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch spi_m/streammanager_state_reg[1]_LDC cannot be properly analyzed as its control pin spi_m/streammanager_state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/payload_fifo_ready_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/tdata_reg[0] cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/tdata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/tdata_reg[1] cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/tdata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/tdata_reg[2] cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/tdata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/tdata_reg[3] cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/tdata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/tdata_reg[4] cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/tdata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/tdata_reg[5] cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/tdata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/tdata_reg[6] cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/tdata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch spi_m/u_w5500_axi_data_streamer/tdata_reg[7] cannot be properly analyzed as its control pin spi_m/u_w5500_axi_data_streamer/tdata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-56#1 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin clk_wiz/inst/mmcm_adv_inst/CLKFBOUT but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clkfbout_clk_wiz_0, clkfbout_clk_wiz_0_1
Related violations: <none>

TIMING-56#2 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin clk_wiz/inst/mmcm_adv_inst/CLKOUT0 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clk_out1_clk_wiz_0, clk_out1_clk_wiz_0_1
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 23 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


