Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 23 13:52:33 2020
| Host         : LAPTOP-44GD87I2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopDesign_control_sets_placed.rpt
| Design       : TopDesign
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------+------------------------+------------------+----------------+
|          Clock Signal         |     Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG                |                      | tx_recive/R            |                1 |              1 |
|  clk_IBUF_BUFG                |                      |                        |                2 |              2 |
|  clk_IBUF_BUFG                | en_16_x_baud_reg_n_0 | tx_recive/R            |                1 |              3 |
|  bidalibeharra_reg[2]_i_2_n_0 |                      |                        |                1 |              4 |
|  clk_IBUF_BUFG                | en_16_x_baud_reg_n_0 |                        |                4 |              6 |
|  clk_IBUF_BUFG                |                      | baud_count[31]_i_1_n_0 |                8 |             31 |
+-------------------------------+----------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


