<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="divisor_8_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="division.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="division.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="division.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="division.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="division.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="division.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="division.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="division.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="division.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="division.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="division.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="division.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="division.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="division.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="division.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="division.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="division.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="division.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="division.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="division_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="division_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="division_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="division_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="division_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="division_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="division_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="division_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="division_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="division_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="division_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="division_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="division_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="division_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="division_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/division_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/division_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1653674930" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1653674930">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1653674930" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9020359432394038938" xil_pn:start_ts="1653674930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653674930" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2902214405156147025" xil_pn:start_ts="1653674930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653674931" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1653674930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653674931" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6096517319760388376" xil_pn:start_ts="1653674931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653674931" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1653674931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653674931" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1312249816182027109" xil_pn:start_ts="1653674931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653675002" xil_pn:in_ck="158201688541940176" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7702205709161646442" xil_pn:start_ts="1653674994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="division.lso"/>
      <outfile xil_pn:name="division.ngc"/>
      <outfile xil_pn:name="division.ngr"/>
      <outfile xil_pn:name="division.prj"/>
      <outfile xil_pn:name="division.stx"/>
      <outfile xil_pn:name="division.syr"/>
      <outfile xil_pn:name="division.xst"/>
      <outfile xil_pn:name="division_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1653674939" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9166558826152519139" xil_pn:start_ts="1653674939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653675017" xil_pn:in_ck="5220655714091130027" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2616781001589049220" xil_pn:start_ts="1653675012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="division.bld"/>
      <outfile xil_pn:name="division.ngd"/>
      <outfile xil_pn:name="division_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1653675024" xil_pn:in_ck="5220655714091130028" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1653675017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="division.pcf"/>
      <outfile xil_pn:name="division_map.map"/>
      <outfile xil_pn:name="division_map.mrp"/>
      <outfile xil_pn:name="division_map.ncd"/>
      <outfile xil_pn:name="division_map.ngm"/>
      <outfile xil_pn:name="division_map.xrpt"/>
      <outfile xil_pn:name="division_summary.xml"/>
      <outfile xil_pn:name="division_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1653675035" xil_pn:in_ck="4531653616998490565" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1653675024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="division.ncd"/>
      <outfile xil_pn:name="division.pad"/>
      <outfile xil_pn:name="division.par"/>
      <outfile xil_pn:name="division.ptwx"/>
      <outfile xil_pn:name="division.unroutes"/>
      <outfile xil_pn:name="division.xpi"/>
      <outfile xil_pn:name="division_pad.csv"/>
      <outfile xil_pn:name="division_pad.txt"/>
      <outfile xil_pn:name="division_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1653675035" xil_pn:in_ck="5220655714091129896" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1653675030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="division.twr"/>
      <outfile xil_pn:name="division.twx"/>
    </transform>
    <transform xil_pn:end_ts="1653675007" xil_pn:in_ck="5220655714091130027" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2856294076793104102" xil_pn:start_ts="1653675002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/division_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/division_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
