Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:59:19 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper/post_synth_timing_summary.rpt
| Design       : ScattererReflectorWrapper
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1550 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 196 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.986   -14098.567                   2207                 4960        0.242        0.000                      0                 4960        4.230        0.000                       0                  5190  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -23.986   -14098.567                   2207                 4960        0.242        0.000                      0                 4960        4.230        0.000                       0                  5190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2207  Failing Endpoints,  Worst Slack      -23.986ns,  Total Violation   -14098.568ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.986ns  (required time - arrival time)
  Source:                 squareRoot1_6/res__11_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scatterer_0/pipeReg36/o_uxQuotient_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        33.984ns  (logic 19.466ns (57.279%)  route 14.518ns (42.721%))
  Logic Levels:           100  (CARRY4=75 DSP48E1=2 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5189, unset)         0.704     0.704    squareRoot1_6/clock
                         FDRE                                         r  squareRoot1_6/res__11_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  squareRoot1_6/res__11_q_reg[3]/Q
                         net (fo=7, unplaced)         0.760     1.857    squareRoot1_6/res__11_q[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.483     2.340 r  squareRoot1_6/op__15_q_reg[63]_i_595/CO[3]
                         net (fo=1, unplaced)         0.007     2.347    squareRoot1_6/op__15_q_reg[63]_i_595_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.439 r  squareRoot1_6/op__15_q_reg[63]_i_594/CO[3]
                         net (fo=1, unplaced)         0.000     2.439    squareRoot1_6/op__15_q_reg[63]_i_594_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.531 r  squareRoot1_6/op__15_q_reg[63]_i_543/CO[3]
                         net (fo=1, unplaced)         0.000     2.531    squareRoot1_6/op__15_q_reg[63]_i_543_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.623 r  squareRoot1_6/op__15_q_reg[63]_i_542/CO[3]
                         net (fo=1, unplaced)         0.000     2.623    squareRoot1_6/op__15_q_reg[63]_i_542_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.715 r  squareRoot1_6/op__15_q_reg[63]_i_466/CO[3]
                         net (fo=1, unplaced)         0.000     2.715    squareRoot1_6/op__15_q_reg[63]_i_466_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.807 r  squareRoot1_6/op__15_q_reg[63]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000     2.807    squareRoot1_6/op__15_q_reg[63]_i_465_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.899 r  squareRoot1_6/op__15_q_reg[63]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000     2.899    squareRoot1_6/op__15_q_reg[63]_i_386_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.991 r  squareRoot1_6/op__15_q_reg[63]_i_385/CO[3]
                         net (fo=1, unplaced)         0.000     2.991    squareRoot1_6/op__15_q_reg[63]_i_385_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.083 r  squareRoot1_6/op__15_q_reg[63]_i_316/CO[3]
                         net (fo=1, unplaced)         0.000     3.083    squareRoot1_6/op__15_q_reg[63]_i_316_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.175 r  squareRoot1_6/op__15_q_reg[63]_i_315/CO[3]
                         net (fo=1, unplaced)         0.000     3.175    squareRoot1_6/op__15_q_reg[63]_i_315_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.267 r  squareRoot1_6/op__15_q_reg[63]_i_252/CO[3]
                         net (fo=1, unplaced)         0.000     3.267    squareRoot1_6/op__15_q_reg[63]_i_252_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.359 r  squareRoot1_6/op__15_q_reg[63]_i_251/CO[3]
                         net (fo=1, unplaced)         0.000     3.359    squareRoot1_6/op__15_q_reg[63]_i_251_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.451 r  squareRoot1_6/op__15_q_reg[63]_i_188/CO[3]
                         net (fo=1, unplaced)         0.000     3.451    squareRoot1_6/op__15_q_reg[63]_i_188_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.543 r  squareRoot1_6/op__15_q_reg[63]_i_187/CO[3]
                         net (fo=1, unplaced)         0.000     3.543    squareRoot1_6/op__15_q_reg[63]_i_187_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.635 r  squareRoot1_6/op__15_q_reg[63]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000     3.635    squareRoot1_6/op__15_q_reg[63]_i_126_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     3.885 f  squareRoot1_6/op__15_q_reg[63]_i_125/O[3]
                         net (fo=2, unplaced)         0.468     4.353    squareRoot1_6/op__122[63]
                         LUT4 (Prop_lut4_I2_O)        0.229     4.582 r  squareRoot1_6/op__15_q[63]_i_70/O
                         net (fo=1, unplaced)         0.000     4.582    squareRoot1_6/op__15_q[63]_i_70_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.312     4.894 r  squareRoot1_6/op__15_q_reg[63]_i_23/CO[3]
                         net (fo=415, unplaced)       0.819     5.713    squareRoot1_6/op__121
                         LUT3 (Prop_lut3_I2_O)        0.097     5.810 r  squareRoot1_6/res__15_q[3]_i_12/O
                         net (fo=1, unplaced)         0.000     5.810    squareRoot1_6/res__15_q[3]_i_12_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.189 r  squareRoot1_6/res__15_q_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     6.196    squareRoot1_6/res__15_q_reg[3]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.288 r  squareRoot1_6/res__15_q_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     6.288    squareRoot1_6/res__15_q_reg[7]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.380 r  squareRoot1_6/res__15_q_reg[11]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     6.380    squareRoot1_6/res__15_q_reg[11]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.472 r  squareRoot1_6/res__15_q_reg[15]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     6.472    squareRoot1_6/res__15_q_reg[15]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.564 r  squareRoot1_6/res__15_q_reg[19]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     6.564    squareRoot1_6/res__15_q_reg[19]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.656 r  squareRoot1_6/res__15_q_reg[23]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     6.656    squareRoot1_6/res__15_q_reg[23]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.748 r  squareRoot1_6/res__15_q_reg[27]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     6.748    squareRoot1_6/res__15_q_reg[27]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     6.982 r  squareRoot1_6/res__15_q_reg[31]_i_8/O[1]
                         net (fo=7, unplaced)         0.523     7.505    squareRoot1_6/res__12[29]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.618     8.123 r  squareRoot1_6/op__15_q_reg[63]_i_400/CO[3]
                         net (fo=1, unplaced)         0.000     8.123    squareRoot1_6/op__15_q_reg[63]_i_400_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.215 r  squareRoot1_6/op__15_q_reg[63]_i_330/CO[3]
                         net (fo=1, unplaced)         0.000     8.215    squareRoot1_6/op__15_q_reg[63]_i_330_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.307 r  squareRoot1_6/op__15_q_reg[63]_i_327/CO[3]
                         net (fo=1, unplaced)         0.000     8.307    squareRoot1_6/op__15_q_reg[63]_i_327_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.399 r  squareRoot1_6/op__15_q_reg[63]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000     8.399    squareRoot1_6/op__15_q_reg[63]_i_265_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.491 r  squareRoot1_6/op__15_q_reg[63]_i_262/CO[3]
                         net (fo=1, unplaced)         0.000     8.491    squareRoot1_6/op__15_q_reg[63]_i_262_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.583 r  squareRoot1_6/op__15_q_reg[63]_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     8.583    squareRoot1_6/op__15_q_reg[63]_i_201_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.675 r  squareRoot1_6/op__15_q_reg[63]_i_198/CO[3]
                         net (fo=1, unplaced)         0.000     8.675    squareRoot1_6/op__15_q_reg[63]_i_198_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.925 f  squareRoot1_6/op__15_q_reg[63]_i_137/O[3]
                         net (fo=2, unplaced)         0.468     9.393    squareRoot1_6/op__132[59]
                         LUT6 (Prop_lut6_I4_O)        0.222     9.615 r  squareRoot1_6/op__15_q[63]_i_81/O
                         net (fo=1, unplaced)         0.471    10.086    squareRoot1_6/op__15_q[63]_i_81_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    10.472 r  squareRoot1_6/op__15_q_reg[63]_i_24/CO[3]
                         net (fo=198, unplaced)       0.801    11.273    squareRoot1_6/op__15_q_reg[63]_i_24_n_0
                         LUT3 (Prop_lut3_I1_O)        0.097    11.370 r  squareRoot1_6/res__15_q[3]_i_10/O
                         net (fo=1, unplaced)         0.000    11.370    squareRoot1_6/res__15_q[3]_i_10_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    11.749 r  squareRoot1_6/res__15_q_reg[3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.007    11.756    squareRoot1_6/res__15_q_reg[3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.848 r  squareRoot1_6/res__15_q_reg[7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    11.848    squareRoot1_6/res__15_q_reg[7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.940 r  squareRoot1_6/res__15_q_reg[11]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    11.940    squareRoot1_6/res__15_q_reg[11]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.032 r  squareRoot1_6/res__15_q_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    12.032    squareRoot1_6/res__15_q_reg[15]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.124 r  squareRoot1_6/res__15_q_reg[19]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    12.124    squareRoot1_6/res__15_q_reg[19]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.216 r  squareRoot1_6/res__15_q_reg[23]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    12.216    squareRoot1_6/res__15_q_reg[23]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.308 r  squareRoot1_6/res__15_q_reg[27]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    12.308    squareRoot1_6/res__15_q_reg[27]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    12.542 r  squareRoot1_6/res__15_q_reg[31]_i_5/O[1]
                         net (fo=7, unplaced)         0.523    13.065    squareRoot1_6/res__13[29]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.618    13.683 r  squareRoot1_6/op__15_q_reg[63]_i_342/CO[3]
                         net (fo=1, unplaced)         0.000    13.683    squareRoot1_6/op__15_q_reg[63]_i_342_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.775 r  squareRoot1_6/op__15_q_reg[63]_i_278/CO[3]
                         net (fo=1, unplaced)         0.000    13.775    squareRoot1_6/op__15_q_reg[63]_i_278_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.867 r  squareRoot1_6/op__15_q_reg[63]_i_277/CO[3]
                         net (fo=1, unplaced)         0.000    13.867    squareRoot1_6/op__15_q_reg[63]_i_277_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.959 r  squareRoot1_6/op__15_q_reg[63]_i_214/CO[3]
                         net (fo=1, unplaced)         0.000    13.959    squareRoot1_6/op__15_q_reg[63]_i_214_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.051 r  squareRoot1_6/op__15_q_reg[63]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000    14.051    squareRoot1_6/op__15_q_reg[63]_i_213_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.143 r  squareRoot1_6/op__15_q_reg[63]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000    14.143    squareRoot1_6/op__15_q_reg[63]_i_150_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.235 r  squareRoot1_6/op__15_q_reg[63]_i_149/CO[3]
                         net (fo=1, unplaced)         0.000    14.235    squareRoot1_6/op__15_q_reg[63]_i_149_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.327 r  squareRoot1_6/op__15_q_reg[63]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000    14.327    squareRoot1_6/op__15_q_reg[63]_i_97_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167    14.494 f  squareRoot1_6/op__15_q_reg[63]_i_96/O[0]
                         net (fo=2, unplaced)         0.318    14.812    squareRoot1_6/op__142[60]
                         LUT6 (Prop_lut6_I3_O)        0.209    15.021 r  squareRoot1_6/op__15_q[63]_i_27/O
                         net (fo=1, unplaced)         0.319    15.340    squareRoot1_6/op__15_q[63]_i_27_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    15.638 r  squareRoot1_6/op__15_q_reg[63]_i_5/CO[3]
                         net (fo=331, unplaced)       0.814    16.452    squareRoot1_6/op__15_q_reg[63]_i_5_n_0
                         LUT3 (Prop_lut3_I1_O)        0.097    16.549 r  squareRoot1_6/res__15_q[3]_i_7/O
                         net (fo=1, unplaced)         0.000    16.549    squareRoot1_6/res__15_q[3]_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    16.928 r  squareRoot1_6/res__15_q_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007    16.935    squareRoot1_6/res__15_q_reg[3]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.027 r  squareRoot1_6/res__15_q_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.027    squareRoot1_6/res__15_q_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.119 r  squareRoot1_6/res__15_q_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.119    squareRoot1_6/res__15_q_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.211 r  squareRoot1_6/res__15_q_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.211    squareRoot1_6/res__15_q_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.303 r  squareRoot1_6/res__15_q_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.303    squareRoot1_6/res__15_q_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.395 r  squareRoot1_6/res__15_q_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.395    squareRoot1_6/res__15_q_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.487 r  squareRoot1_6/res__15_q_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.487    squareRoot1_6/res__15_q_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    17.737 r  squareRoot1_6/res__15_q_reg[31]_i_2/O[3]
                         net (fo=7, unplaced)         0.492    18.229    squareRoot1_6/res__14[31]
                         LUT6 (Prop_lut6_I0_O)        0.222    18.451 r  squareRoot1_6/denom0[31]_i_62/O
                         net (fo=1, unplaced)         0.301    18.752    squareRoot1_6/denom0[31]_i_62_n_0
                         LUT5 (Prop_lut5_I4_O)        0.097    18.849 r  squareRoot1_6/denom0[31]_i_40/O
                         net (fo=1, unplaced)         0.301    19.150    squareRoot1_6/denom0[31]_i_40_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097    19.247 f  squareRoot1_6/denom0[31]_i_19/O
                         net (fo=1, unplaced)         0.301    19.548    squareRoot1_6/denom0[31]_i_19_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097    19.645 f  squareRoot1_6/denom0[31]_i_6/O
                         net (fo=1, unplaced)         0.301    19.946    squareRoot1_6/denom0[31]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097    20.043 r  squareRoot1_6/denom0[31]_i_1/O
                         net (fo=51, unplaced)        0.384    20.427    divide1_16/div_temp/res[31]
                         LUT3 (Prop_lut3_I1_O)        0.102    20.529 f  divide1_16/div_temp/c_tmp1_i_259/O
                         net (fo=1, unplaced)         0.511    21.040    divide1_16/div_temp/quot1_16[59]
                         LUT6 (Prop_lut6_I3_O)        0.097    21.137 f  divide1_16/div_temp/c_tmp1_i_243/O
                         net (fo=1, unplaced)         0.301    21.438    divide1_16/div_temp/c_tmp1_i_243_n_0
                         LUT5 (Prop_lut5_I4_O)        0.097    21.535 f  divide1_16/div_temp/c_tmp1_i_172/O
                         net (fo=1, unplaced)         0.301    21.836    divide1_16/div_temp/c_tmp1_i_172_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097    21.933 f  divide1_16/div_temp/c_tmp1_i_75/O
                         net (fo=33, unplaced)        0.373    22.306    divide1_16/div_temp/scatterer_0/div_overflow__14
                         LUT4 (Prop_lut4_I3_O)        0.097    22.403 f  divide1_16/div_temp/c_tmp1_i_70__2/O
                         net (fo=4, unplaced)         0.325    22.728    divide1_16/div_temp/op1_36_2_scatterer[2]
                         LUT3 (Prop_lut3_I0_O)        0.097    22.825 r  divide1_16/div_temp/c_tmp1_i_148__0/O
                         net (fo=1, unplaced)         0.000    22.825    divide1_16/div_temp/c_tmp1_i_148__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.227 r  divide1_16/div_temp/c_tmp1_i_65/CO[3]
                         net (fo=1, unplaced)         0.007    23.234    divide1_16/div_temp/c_tmp1_i_65_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.326 r  divide1_16/div_temp/c_tmp1_i_58/CO[3]
                         net (fo=1, unplaced)         0.000    23.326    divide1_16/div_temp/c_tmp1_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.418 r  divide1_16/div_temp/c_tmp1_i_47__1/CO[3]
                         net (fo=1, unplaced)         0.000    23.418    divide1_16/div_temp/c_tmp1_i_47__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    23.668 r  divide1_16/div_temp/c_tmp1_i_37__3/O[3]
                         net (fo=1, unplaced)         0.457    24.125    divide1_16/div_temp/b_tmp0[16]
                         LUT5 (Prop_lut5_I0_O)        0.222    24.347 r  divide1_16/div_temp/c_tmp1_i_16__1/O
                         net (fo=2, unplaced)         0.571    24.918    multiplier1_36/b_tmp[15]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    27.756 r  multiplier1_36/c_tmp1__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055    27.811    multiplier1_36/c_tmp1__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    28.918 r  multiplier1_36/c_tmp1__2/P[0]
                         net (fo=2, unplaced)         0.571    29.489    multiplier1_36/c_tmp1__2_n_105
                         LUT2 (Prop_lut2_I0_O)        0.097    29.586 r  multiplier1_36/i__carry_i_3__2/O
                         net (fo=1, unplaced)         0.000    29.586    multiplier1_36/i__carry_i_3__2_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    29.988 r  multiplier1_36/c_tmp1_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007    29.995    multiplier1_36/c_tmp1_inferred__0/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.087 r  multiplier1_36/c_tmp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    30.087    multiplier1_36/c_tmp1_inferred__0/i__carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.179 r  multiplier1_36/c_tmp1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    30.179    multiplier1_36/c_tmp1_inferred__0/i__carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.271 r  multiplier1_36/c_tmp1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    30.271    multiplier1_36/c_tmp1_inferred__0/i__carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.363 r  multiplier1_36/c_tmp1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    30.363    multiplier1_36/c_tmp1_inferred__0/i__carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.455 r  multiplier1_36/c_tmp1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    30.455    multiplier1_36/c_tmp1_inferred__0/i__carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    30.547 r  multiplier1_36/c_tmp1_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    30.547    multiplier1_36/c_tmp1_inferred__0/i__carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    30.797 f  multiplier1_36/c_tmp1_inferred__0/i__carry__6/O[3]
                         net (fo=3, unplaced)         0.475    31.272    multiplier1_36/c_tmp10_in[47]
                         LUT1 (Prop_lut1_I0_O)        0.222    31.494 r  multiplier1_36/o_uxQuotient[30]_i_13/O
                         net (fo=1, unplaced)         0.000    31.494    multiplier1_36/o_uxQuotient[30]_i_13_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    31.780 r  multiplier1_36/o_uxQuotient_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    31.780    multiplier1_36/o_uxQuotient_reg[30]_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.872 r  multiplier1_36/o_ux_transmitted_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    31.872    multiplier1_36/o_ux_transmitted_reg[23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    32.106 r  multiplier1_36/o_ux_transmitted_reg[27]_i_3/O[1]
                         net (fo=1, unplaced)         0.404    32.510    multiplier1_36/c_tmp0[54]
                         LUT6 (Prop_lut6_I5_O)        0.216    32.726 r  multiplier1_36/o_ux_transmitted[25]_i_2/O
                         net (fo=3, unplaced)         0.858    33.584    multiplier1_36/prod1_36[54]
                         LUT6 (Prop_lut6_I1_O)        0.097    33.681 r  multiplier1_36/o_uxQuotient[30]_i_2/O
                         net (fo=31, unplaced)        0.910    34.591    multiplier1_36/o_uxQuotient[30]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.097    34.688 r  multiplier1_36/o_uxQuotient[0]_i_1/O
                         net (fo=1, unplaced)         0.000    34.688    scatterer_0/pipeReg36/o_uxQuotient_reg[30]_0[0]
                         FDRE                                         r  scatterer_0/pipeReg36/o_uxQuotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=5189, unset)         0.669    10.669    scatterer_0/pipeReg36/clock
                         FDRE                                         r  scatterer_0/pipeReg36/o_uxQuotient_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    scatterer_0/pipeReg36/o_uxQuotient_reg[0]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -34.688    
  -------------------------------------------------------------------
                         slack                                -23.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reflector_0/pipeReg2/o_uz_2_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reflector_0/pipeReg3/o_oneMinusUz_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.262ns (68.345%)  route 0.121ns (31.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5189, unset)         0.411     0.411    reflector_0/pipeReg2/clock
                         FDSE                                         r  reflector_0/pipeReg2/o_uz_2_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.164     0.575 f  reflector_0/pipeReg2/o_uz_2_reg[31]/Q
                         net (fo=1, unplaced)         0.121     0.696    reflector_0/oneMinusUz2_sub/Q[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     0.794 r  reflector_0/oneMinusUz2_sub/o_oneMinusUz_2[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.794    reflector_0/pipeReg3/D[0]
                         FDRE                                         r  reflector_0/pipeReg3/o_oneMinusUz_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=5189, unset)         0.432     0.432    reflector_0/pipeReg3/clock
                         FDRE                                         r  reflector_0/pipeReg3/o_oneMinusUz_2_reg[31]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    reflector_0/pipeReg3/o_oneMinusUz_2_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000                reflector_0/dead_reflector_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230                reflector_0/pipeReg33/o_uz2_reg[31]_srl18___scatterer_0_pipeReg21_o_uxUz_reg_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230                reflector_0/pipeReg33/o_uz2_reg[31]_srl18___scatterer_0_pipeReg21_o_uxUz_reg_r/CLK



