$date
	Mon Sep  6 05:23:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module elelock_test $end
$var wire 1 ! lock $end
$var reg 1 " clk $end
$var reg 1 # close $end
$var reg 1 $ reset $end
$var reg 10 % tenkey [9:0] $end
$scope module elelock $end
$var wire 1 " clk $end
$var wire 1 # close $end
$var wire 1 & key_enbl $end
$var wire 1 ' match $end
$var wire 1 $ reset $end
$var wire 10 ( tenkey [9:0] $end
$var reg 1 ) ke1 $end
$var reg 1 * ke2 $end
$var reg 1 ! lock $end
$scope function keyenc $end
$var reg 10 + sw [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
x*
x)
bx (
x'
x&
bx %
0$
x#
0"
x!
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
