// Generated register defines for siracusa_pads_debug_config

// Licensing information found in source file:

#ifndef _SIRACUSA_PADS_DEBUG_CONFIG_REG_DEFS_
#define _SIRACUSA_PADS_DEBUG_CONFIG_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define SIRACUSA_PADS_DEBUG_CONFIG_PARAM_REG_WIDTH 32

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_REG_OFFSET 0x1c0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio00. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_REG_OFFSET 0x1c4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK0_BIST_RUN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK1_BIST_RUN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK2_BIST_RUN \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK3_BIST_RUN \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK4_BIST_RUN \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK5_BIST_RUN \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK6_BIST_RUN \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK7_BIST_RUN \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO00_MUX_SEL_PAD_GPIO00_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_REG_OFFSET 0x1c8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio01. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_REG_OFFSET 0x1cc
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK0_BIST_DONE \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK1_BIST_DONE \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK2_BIST_DONE \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK3_BIST_DONE \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK4_BIST_DONE \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK5_BIST_DONE \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK6_BIST_DONE \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK7_BIST_DONE \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO01_MUX_SEL_PAD_GPIO01_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_REG_OFFSET 0x1d0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio02. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_REG_OFFSET 0x1d4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK0_BIST_FAIL \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK1_BIST_FAIL \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK2_BIST_FAIL \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK3_BIST_FAIL \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK4_BIST_FAIL \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK5_BIST_FAIL \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK6_BIST_FAIL \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK7_BIST_FAIL \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO02_MUX_SEL_PAD_GPIO02_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_REG_OFFSET 0x1d8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio03. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_REG_OFFSET 0x1dc
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_MRAM_DEBUG_MDC \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO03_MUX_SEL_PAD_GPIO03_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_REG_OFFSET 0x1e0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio04. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_REG_OFFSET 0x1e4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_MRAM_DEBUG_MDIN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO04_MUX_SEL_PAD_GPIO04_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_REG_OFFSET 0x1e8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio05. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_REG_OFFSET 0x1ec
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_MRAM_DEBUG_MDOUT \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO05_MUX_SEL_PAD_GPIO05_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_REG_OFFSET 0x1f0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio06. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_REG_OFFSET 0x1f4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK0_SE \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK1_SE \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK2_SE \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK3_SE \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK4_SE \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK5_SE \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK6_SE \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK7_SE \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO06_MUX_SEL_PAD_GPIO06_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_REG_OFFSET 0x1f8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio07. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_REG_OFFSET 0x1fc
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK0_SI \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK1_SI \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK2_SI \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK3_SI \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK4_SI \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK5_SI \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK6_SI \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK7_SI \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO07_MUX_SEL_PAD_GPIO07_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_REG_OFFSET 0x200
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio08. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_REG_OFFSET 0x204
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK0_SO \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK1_SO \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK2_SO \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK3_SO \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK4_SO \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK5_SO \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK6_SO \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_MRAM_DEBUG_BANK7_SO \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO08_MUX_SEL_PAD_GPIO08_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_REG_OFFSET 0x208
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio09. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_REG_OFFSET 0x20c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK0_TM2 \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK1_TM2 \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK2_TM2 \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK3_TM2 \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK4_TM2 \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK5_TM2 \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK6_TM2 \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK7_TM2 \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO09_MUX_SEL_PAD_GPIO09_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_REG_OFFSET 0x210
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio10. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_REG_OFFSET 0x214
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK0_TM1 \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK1_TM1 \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK2_TM1 \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK3_TM1 \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK4_TM1 \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK5_TM1 \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK6_TM1 \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK7_TM1 \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO10_MUX_SEL_PAD_GPIO10_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_REG_OFFSET 0x218
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio11. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_REG_OFFSET 0x21c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_MASK \
  0xf
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK0_TM0 \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK1_TM0 \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK2_TM0 \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK3_TM0 \
  0x4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK4_TM0 \
  0x5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK5_TM0 \
  0x6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK6_TM0 \
  0x7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_MRAM_DEBUG_TM_SIGNALS_BANK7_TM0 \
  0x8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO11_MUX_SEL_PAD_GPIO11_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0xa

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_REG_OFFSET 0x220
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio12. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_REG_OFFSET 0x224
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_CLOCKS_REF_CLK \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO12_MUX_SEL_PAD_GPIO12_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_REG_OFFSET 0x228
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio13. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_REG_OFFSET 0x22c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_CLOCKS_SOC_CLK \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO13_MUX_SEL_PAD_GPIO13_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_REG_OFFSET 0x230
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio14. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_REG_OFFSET 0x234
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_CLOCKS_SOC_CLK_BYPASS_EN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO14_MUX_SEL_PAD_GPIO14_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_REG_OFFSET 0x238
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio15. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_REG_OFFSET 0x23c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_CLOCKS_PER_CLK \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO15_MUX_SEL_PAD_GPIO15_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_REG_OFFSET 0x240
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio16. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_REG_OFFSET 0x244
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_CLOCKS_PER_CLK_BYPASS_EN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO16_MUX_SEL_PAD_GPIO16_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_REG_OFFSET 0x248
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio17. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_REG_OFFSET 0x24c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_CLOCKS_CLUSTER_CLK \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO17_MUX_SEL_PAD_GPIO17_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_REG_OFFSET 0x250
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio18. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_REG_OFFSET 0x254
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_CLOCKS_CLUSTER_CLK_BYPASS_EN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO18_MUX_SEL_PAD_GPIO18_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x3

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_REG_OFFSET 0x258
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio19. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_REG_OFFSET 0x25c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO19_MUX_SEL_PAD_GPIO19_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_REG_OFFSET 0x260
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio20. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_REG_OFFSET 0x264
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO20_MUX_SEL_PAD_GPIO20_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_REG_OFFSET 0x268
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio21. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_REG_OFFSET 0x26c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO21_MUX_SEL_PAD_GPIO21_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_REG_OFFSET 0x270
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio22. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_REG_OFFSET 0x274
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO22_MUX_SEL_PAD_GPIO22_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_REG_OFFSET 0x278
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio23. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_REG_OFFSET 0x27c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO23_MUX_SEL_PAD_GPIO23_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_REG_OFFSET 0x280
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio24. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_REG_OFFSET 0x284
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO24_MUX_SEL_PAD_GPIO24_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_REG_OFFSET 0x288
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio25. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_REG_OFFSET 0x28c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO25_MUX_SEL_PAD_GPIO25_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_REG_OFFSET 0x290
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio26. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_REG_OFFSET 0x294
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO26_MUX_SEL_PAD_GPIO26_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_REG_OFFSET 0x298
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio27. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_REG_OFFSET 0x29c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO27_MUX_SEL_PAD_GPIO27_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_REG_OFFSET 0x2a0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio28. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_REG_OFFSET 0x2a4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO28_MUX_SEL_PAD_GPIO28_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_REG_OFFSET 0x2a8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio29. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_REG_OFFSET 0x2ac
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO29_MUX_SEL_PAD_GPIO29_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_REG_OFFSET 0x2b0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio30. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_REG_OFFSET 0x2b4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO30_MUX_SEL_PAD_GPIO30_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_REG_OFFSET 0x2b8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio31. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_REG_OFFSET 0x2bc
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO31_MUX_SEL_PAD_GPIO31_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_REG_OFFSET 0x2c0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio32. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_REG_OFFSET 0x2c4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO32_MUX_SEL_PAD_GPIO32_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_REG_OFFSET 0x2c8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio33. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_REG_OFFSET 0x2cc
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO33_MUX_SEL_PAD_GPIO33_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_REG_OFFSET 0x2d0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio34. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_REG_OFFSET 0x2d4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO34_MUX_SEL_PAD_GPIO34_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_REG_OFFSET 0x2d8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio35. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_REG_OFFSET 0x2dc
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO35_MUX_SEL_PAD_GPIO35_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_REG_OFFSET 0x2e0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio36. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_REG_OFFSET 0x2e4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO36_MUX_SEL_PAD_GPIO36_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_REG_OFFSET 0x2e8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio37. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_REG_OFFSET 0x2ec
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO37_MUX_SEL_PAD_GPIO37_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_REG_OFFSET 0x2f0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio38. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_REG_OFFSET 0x2f4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO38_MUX_SEL_PAD_GPIO38_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_REG_OFFSET 0x2f8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio39. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_REG_OFFSET 0x2fc
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO39_MUX_SEL_PAD_GPIO39_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_REG_OFFSET 0x300
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio40. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_REG_OFFSET 0x304
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO40_MUX_SEL_PAD_GPIO40_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_REG_OFFSET 0x308
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio41. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_REG_OFFSET 0x30c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO41_MUX_SEL_PAD_GPIO41_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_REG_OFFSET 0x310
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio42. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_REG_OFFSET 0x314
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO42_MUX_SEL_PAD_GPIO42_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_REG_OFFSET 0x318
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio43. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_REG_OFFSET 0x31c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO43_MUX_SEL_PAD_GPIO43_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_REG_OFFSET 0x320
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio44. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_REG_OFFSET 0x324
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO44_MUX_SEL_PAD_GPIO44_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_REG_OFFSET 0x328
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio45. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_REG_OFFSET 0x32c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO45_MUX_SEL_PAD_GPIO45_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_REG_OFFSET 0x330
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio46. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_REG_OFFSET 0x334
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO46_MUX_SEL_PAD_GPIO46_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_REG_OFFSET 0x338
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio47. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_REG_OFFSET 0x33c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO47_MUX_SEL_PAD_GPIO47_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_REG_OFFSET 0x340
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio48. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_REG_OFFSET 0x344
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO48_MUX_SEL_PAD_GPIO48_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_REG_OFFSET 0x348
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio49. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_REG_OFFSET 0x34c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO49_MUX_SEL_PAD_GPIO49_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_REG_OFFSET 0x350
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio50. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_REG_OFFSET 0x354
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO50_MUX_SEL_PAD_GPIO50_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_REG_OFFSET 0x358
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio51. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_REG_OFFSET 0x35c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO51_MUX_SEL_PAD_GPIO51_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_REG_OFFSET 0x360
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio52. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_REG_OFFSET 0x364
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO52_MUX_SEL_PAD_GPIO52_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_REG_OFFSET 0x368
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio53. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_REG_OFFSET 0x36c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO53_MUX_SEL_PAD_GPIO53_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_REG_OFFSET 0x370
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio54. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_REG_OFFSET 0x374
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO54_MUX_SEL_PAD_GPIO54_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

// Pad signal configuration.
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_REG_OFFSET 0x378
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_CHIP2PAD_BIT 0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_DRV0_BIT 1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_DRV1_BIT 2
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_DRV2_BIT 3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_DRV3_BIT 4
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_PULL_EN_BIT 5
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_PULL_SEL_BIT 6
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_RET_EN_BIT 7
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_RX_EN_BIT 8
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_ST_EN_BIT 9
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_CFG_TX_EN_BIT 10

// Pad signal port multiplex selection for pad pad_gpio55. The programmed
// value defines which port
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_REG_OFFSET 0x37c
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_MASK \
  0x3
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_OFFSET \
  0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_MASK, .index = SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_OFFSET })
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_REGISTER \
  0x0
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_OBSERVABLES_S_CLUSTER_RSTN \
  0x1
#define SIRACUSA_PADS_DEBUG_CONFIG_PAD_GPIO55_MUX_SEL_PAD_GPIO55_MUX_SEL_VALUE_PORT_OBSERVABLES_S_SOC_RSTN \
  0x2

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _SIRACUSA_PADS_DEBUG_CONFIG_REG_DEFS_
// End generated register defines for siracusa_pads_debug_config