// Seed: 1139172211
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  tri0 id_3;
  always @(id_2 | id_1 or posedge 1 + id_3)
    if (id_2) begin
      id_2 <= 1'b0;
    end
  assign id_3 = id_1;
  always @(posedge 1 or posedge id_3) #1;
endmodule
module module_1 (
    id_1,
    id_2,
    module_1
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge id_2) begin
    id_1 <= 1 == 1;
  end
  module_0(
      id_2, id_1
  );
endmodule
