{
 "awd_id": "8903555",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "Using If-Then-Else DAGs for Multi-level Logic Minimization",
 "cfda_num": "47.070",
 "org_code": "05010600",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Robert B Grafton",
 "awd_eff_date": "1989-07-15",
 "awd_exp_date": "1993-07-31",
 "tot_intn_awd_amt": 188803.0,
 "awd_amount": 188803.0,
 "awd_min_amd_letter_date": "1989-07-17",
 "awd_max_amd_letter_date": "1992-06-17",
 "awd_abstract_narration": "This research is on converting a Boolean function circuit description           into a circuit that implements the functions, meeting time and cost             constraints.  The approach is to use transformations of if-then-else            DAG's in multi-level minimization.  These are particularly attractive           for representing Boolean functions because they can compactly express           useful functions, such as arithmetic and parity functions, that require         exponentially larger representations in the sum-of-products format.             Preliminary studies indicate that even fairly crude transformations             provide effective minimization.  Research is on algorithms for:                 factoring, to reduce the complexity of expressions; sharing common sub-         expressions to eliminate redundant circuitry; and using don't care              information to handle partially specified functions.                            The proposed research is in an important area of automated design of IC         chips, logic synthesis.  The Principal Investigator is recognized as an         expert researcher in this area, has a history of novel ideas, and the           potential to continue producing good research.  This research is                important to our understanding of IC design theory and methods.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Kevin",
   "pi_last_name": "Karplus",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "Kevin Karplus",
   "pi_email_addr": "Karplus@soe.ucsc.edu",
   "nsf_id": "000296841",
   "pi_start_date": "1989-07-15",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of California-Santa Cruz",
  "inst_street_address": "1156 HIGH ST",
  "inst_street_address_2": "",
  "inst_city_name": "SANTA CRUZ",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "8314595278",
  "inst_zip_code": "950641077",
  "inst_country_name": "United States",
  "cong_dist_code": "19",
  "st_cong_dist_code": "CA19",
  "org_lgl_bus_name": "UNIVERSITY OF CALIFORNIA SANTA CRUZ",
  "org_prnt_uei_num": "",
  "org_uei_num": "VXUFPE4MCZH5"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "471000",
   "pgm_ele_name": "DES AUTO FOR MICRO & NANO SYS"
  },
  {
   "pgm_ele_code": "912000",
   "pgm_ele_name": "CROSS-DIRECTORATE PROGRAMS"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9251",
   "pgm_ref_txt": "REU SUPP-Res Exp for Ugrd Supp"
  },
  {
   "pgm_ref_code": "9259",
   "pgm_ref_txt": "SOFTWARE CAPITALIZATION"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1989,
   "fund_oblg_amt": 87872.0
  },
  {
   "fund_oblg_fiscal_yr": 1990,
   "fund_oblg_amt": 76996.0
  },
  {
   "fund_oblg_fiscal_yr": 1991,
   "fund_oblg_amt": 23935.0
  }
 ],
 "por": null
}