# 
# 
# 
# 
# //  Questa Sim-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do Sim.do
# 14
# Sim: load design
# vsim -voptargs="+acc" -msgmode both -assertdebug -wlfdeleteonquit work.RAM_DP_vlg_tst 
# Start time: 21:07:16 on Sep 16,2025
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ralfg  Hostname: HYPERION10  ProcessID: 24860
#           Attempting to use alternate WLF file "./wlft749tg5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft749tg5
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: ../src/RAM_DP_TB.sv(28): (vopt-2605) empty port name in port list.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.RAM_DP_vlg_tst(fast)
# Loading work.RAM_DP(fast)
# Sim: load wave-file(s)
# 0
# Sim: log signals
# Sim: run ...
#  escribo unos valores
# leo de la posicion 7
# escribo y leo de la posicion 14
# ** Info: lee primero y escribe despues
#    Time: 190 ns  Scope: RAM_DP_vlg_tst File: ../src/RAM_DP_TB.sv Line: 71
# ** Note: $stop    : ../src/RAM_DP_TB.sv(79)
#    Time: 250 ns  Iteration: 1  Instance: /RAM_DP_vlg_tst
# Break in Module RAM_DP_vlg_tst at ../src/RAM_DP_TB.sv line 79
# 1
pwd
# C:/Users/ralfg/OneDrive - UPV/Documentos/ISDIGI/VsCodeModelsim-master/VsCodeModelsim-master/sim
