`timescale 1ns / 1ps
`default_nettype none

module cmdline_test
  (   );

   reg clock;   
   reg reset;
   wire [7:0] receive_data;
   wire       recv_strobe;
   reg [7:0] send_data=0;
   wire 	    send_strobe;
   reg	    data_avail=0;
   reg 	    busrq_n=1;
   wire 	    busak_n;

   cmdline cmd(
	       .clock(clock),
	       .reset(reset),
	       .receive_data(receive_data),
	       .recv_strobe(recv_strobe),
	       .send_data(send_data),
	       .send_strobe(send_strobe),
	       .data_avail(data_avail),
	       .busrq_n(busrq_n),
	       .busak_n(busak_n),
	       );

   // Send reset
   integer 	    i;

   initial begin
      #5 clock = 0;
      #5 clock = 1;
//      forever #5 clock = ~clock;
   end

   
   initial begin
      
      #40 reset <= 1;
      #5 reset <= 0;
      
   end

   
   
   
endmodule
