# Pipelined Processing Unit (PPU) for RISC-V Instructions

This repository contains the implementation and simulation in Verilog of a 5 stage pipeline CPU using RISCV Architecture.
