#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-553-g6c39348d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561432868dc0 .scope module, "TB_3x3_Multiplication" "TB_3x3_Multiplication" 2 2;
 .timescale -9 -12;
v0x561432891680_0 .var "clk", 0 0;
v0x561432891760_0 .net "d11", 31 0, v0x56143288e320_0;  1 drivers
v0x561432891870_0 .net "d12", 31 0, v0x56143288e3e0_0;  1 drivers
v0x561432891960_0 .net "d13", 31 0, v0x56143288e4d0_0;  1 drivers
v0x561432891a70_0 .net "d21", 31 0, v0x56143288e5b0_0;  1 drivers
v0x561432891bd0_0 .net "d22", 31 0, v0x56143288e6e0_0;  1 drivers
v0x561432891ce0_0 .net "d23", 31 0, v0x56143288e7c0_0;  1 drivers
v0x561432891df0_0 .net "d31", 31 0, v0x56143288e8a0_0;  1 drivers
v0x561432891f00_0 .net "d32", 31 0, v0x56143288e980_0;  1 drivers
v0x561432892050_0 .net "d33", 31 0, v0x56143288eaf0_0;  1 drivers
v0x561432892160_0 .var "pc", 31 0;
E_0x5614328053a0 .event posedge, v0x561432891680_0;
S_0x561432868f50 .scope module, "uut" "main" 2 8, 3 1 0, S_0x561432868dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "d11";
    .port_info 2 /OUTPUT 32 "d12";
    .port_info 3 /OUTPUT 32 "d13";
    .port_info 4 /OUTPUT 32 "d21";
    .port_info 5 /OUTPUT 32 "d22";
    .port_info 6 /OUTPUT 32 "d23";
    .port_info 7 /OUTPUT 32 "d31";
    .port_info 8 /OUTPUT 32 "d32";
    .port_info 9 /OUTPUT 32 "d33";
v0x56143288fd70_0 .net "Aluout", 1 0, v0x56143288a2e0_0;  1 drivers
v0x56143288fea0_0 .net "MemR", 0 0, v0x56143288a3e0_0;  1 drivers
v0x56143288ffb0_0 .net "MemToReg", 0 0, v0x56143288a4a0_0;  1 drivers
v0x5614328900a0_0 .net "MemW", 0 0, v0x56143288a540_0;  1 drivers
v0x561432890190_0 .net "RegW", 0 0, v0x56143288a600_0;  1 drivers
L_0x7fe28b177018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561432890280_0 .net/2u *"_s0", 15 0, L_0x7fe28b177018;  1 drivers
v0x561432890320_0 .net *"_s3", 15 0, L_0x5614328a2280;  1 drivers
v0x561432890400_0 .net "alusrc", 0 0, v0x56143288a710_0;  1 drivers
v0x5614328904f0_0 .net "b", 31 0, v0x56143288cfe0_0;  1 drivers
v0x561432890640_0 .net "c_line", 3 0, v0x56143288d670_0;  1 drivers
v0x561432890750_0 .net "d11", 31 0, v0x56143288e320_0;  alias, 1 drivers
v0x561432890810_0 .net "d12", 31 0, v0x56143288e3e0_0;  alias, 1 drivers
v0x5614328908b0_0 .net "d13", 31 0, v0x56143288e4d0_0;  alias, 1 drivers
v0x561432890950_0 .net "d21", 31 0, v0x56143288e5b0_0;  alias, 1 drivers
v0x5614328909f0_0 .net "d22", 31 0, v0x56143288e6e0_0;  alias, 1 drivers
v0x561432890a90_0 .net "d23", 31 0, v0x56143288e7c0_0;  alias, 1 drivers
v0x561432890b30_0 .net "d31", 31 0, v0x56143288e8a0_0;  alias, 1 drivers
v0x561432890bd0_0 .net "d32", 31 0, v0x56143288e980_0;  alias, 1 drivers
v0x561432890c70_0 .net "d33", 31 0, v0x56143288eaf0_0;  alias, 1 drivers
v0x561432890d40_0 .net "data_out_mem", 31 0, v0x56143288ec90_0;  1 drivers
v0x561432890e30_0 .net "dest", 4 0, v0x56143288af30_0;  1 drivers
v0x561432890ef0_0 .net "instruction", 31 0, L_0x5614328a2550;  1 drivers
v0x561432891000_0 .net "out1", 31 0, v0x56143288baa0_0;  1 drivers
v0x5614328910c0_0 .net "out2", 31 0, v0x56143288bbd0_0;  1 drivers
v0x561432891180_0 .net "out_alu", 31 0, v0x56143288ddb0_0;  1 drivers
v0x561432891240_0 .net "pc", 31 0, v0x561432892160_0;  1 drivers
v0x561432891300_0 .net "regdest", 0 0, v0x56143288a950_0;  1 drivers
v0x5614328913a0_0 .net "signExtended", 31 0, L_0x5614328a2320;  1 drivers
v0x561432891440_0 .net "write_back", 31 0, v0x56143288fb40_0;  1 drivers
E_0x561432802fb0/0 .event edge, v0x561432889dd0_0, v0x561432889eb0_0, v0x56143288a2e0_0, v0x56143288a3e0_0;
E_0x561432802fb0/1 .event edge, v0x56143288a540_0, v0x56143288a600_0, v0x56143288a4a0_0, v0x56143288a710_0;
E_0x561432802fb0/2 .event edge, v0x56143288a950_0, v0x56143288af30_0, v0x56143288baa0_0, v0x56143288bbd0_0;
E_0x561432802fb0/3 .event edge, v0x56143288cf00_0, v0x56143288cfe0_0, v0x56143288d670_0, v0x56143288ddb0_0;
E_0x561432802fb0/4 .event edge, v0x56143288ec90_0, v0x56143288c0f0_0;
E_0x561432802fb0 .event/or E_0x561432802fb0/0, E_0x561432802fb0/1, E_0x561432802fb0/2, E_0x561432802fb0/3, E_0x561432802fb0/4;
L_0x5614328a2280 .part L_0x5614328a2550, 0, 16;
L_0x5614328a2320 .concat [ 16 16 0 0], L_0x5614328a2280, L_0x7fe28b177018;
L_0x5614328a2650 .part L_0x5614328a2550, 26, 6;
L_0x5614328a26f0 .part L_0x5614328a2550, 16, 5;
L_0x5614328a2790 .part L_0x5614328a2550, 11, 5;
L_0x5614328a2830 .part L_0x5614328a2550, 21, 5;
L_0x5614328a2960 .part L_0x5614328a2550, 16, 5;
L_0x5614328a2a50 .part L_0x5614328a2550, 0, 6;
S_0x5614327d74b0 .scope module, "uut1" "instruction_memory" 3 15, 4 1 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data_out";
L_0x5614328a2550 .functor BUFZ 32, L_0x5614328a24b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5614327e30d0_0 .net *"_s0", 31 0, L_0x5614328a24b0;  1 drivers
v0x561432889dd0_0 .net "address", 31 0, v0x561432892160_0;  alias, 1 drivers
v0x561432889eb0_0 .net "data_out", 31 0, L_0x5614328a2550;  alias, 1 drivers
v0x561432889f70 .array "memory", 0 360, 31 0;
L_0x5614328a24b0 .array/port v0x561432889f70, v0x561432892160_0;
S_0x56143288a090 .scope module, "uut2" "controlUnit" 3 16, 5 1 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /OUTPUT 2 "ALUout";
    .port_info 3 /OUTPUT 1 "MemR";
    .port_info 4 /OUTPUT 1 "MemW";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "aluSrc";
    .port_info 8 /OUTPUT 1 "regDest";
v0x56143288a2e0_0 .var "ALUout", 1 0;
v0x56143288a3e0_0 .var "MemR", 0 0;
v0x56143288a4a0_0 .var "MemToReg", 0 0;
v0x56143288a540_0 .var "MemW", 0 0;
v0x56143288a600_0 .var "RegW", 0 0;
v0x56143288a710_0 .var "aluSrc", 0 0;
v0x56143288a7d0_0 .net "instruction", 31 0, L_0x5614328a2550;  alias, 1 drivers
v0x56143288a890_0 .net "opcode", 5 0, L_0x5614328a2650;  1 drivers
v0x56143288a950_0 .var "regDest", 0 0;
E_0x5614327d1740 .event edge, v0x56143288a890_0;
S_0x56143288ab30 .scope module, "uut3" "mux1" 3 17, 6 1 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1";
    .port_info 1 /INPUT 5 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0x56143288ad50_0 .net "data1", 4 0, L_0x5614328a26f0;  1 drivers
v0x56143288ae50_0 .net "data2", 4 0, L_0x5614328a2790;  1 drivers
v0x56143288af30_0 .var "out", 4 0;
v0x56143288aff0_0 .net "sel", 0 0, v0x56143288a950_0;  alias, 1 drivers
E_0x56143286cf70 .event edge, v0x56143288a950_0, v0x56143288ad50_0, v0x56143288ae50_0;
S_0x56143288b150 .scope module, "uut4" "decoder" 3 20, 7 1 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "regwrite";
    .port_info 1 /INPUT 32 "write_back";
    .port_info 2 /INPUT 5 "dest";
    .port_info 3 /INPUT 5 "address1";
    .port_info 4 /INPUT 5 "address2";
    .port_info 5 /OUTPUT 32 "out1";
    .port_info 6 /OUTPUT 32 "out2";
v0x56143288c380_0 .net "address1", 4 0, L_0x5614328a2830;  1 drivers
v0x56143288c490_0 .net "address2", 4 0, L_0x5614328a2960;  1 drivers
v0x56143288c560_0 .net "dest", 4 0, v0x56143288af30_0;  alias, 1 drivers
o0x7fe28b8f4c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56143288c630_0 .net "instruction", 31 0, o0x7fe28b8f4c78;  0 drivers
v0x56143288c6f0_0 .net "out1", 31 0, v0x56143288baa0_0;  alias, 1 drivers
v0x56143288c800_0 .net "out2", 31 0, v0x56143288bbd0_0;  alias, 1 drivers
v0x56143288c8a0_0 .net "regwrite", 0 0, v0x56143288a600_0;  alias, 1 drivers
v0x56143288c990_0 .net "write_back", 31 0, v0x56143288fb40_0;  alias, 1 drivers
E_0x56143288b330 .event edge, v0x56143288c0f0_0;
S_0x56143288b3b0 .scope module, "uut1" "Registers" 7 7, 8 1 0, S_0x56143288b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "regWrite";
    .port_info 1 /INPUT 32 "write_back";
    .port_info 2 /INPUT 5 "address1";
    .port_info 3 /INPUT 5 "address2";
    .port_info 4 /INPUT 5 "address3";
    .port_info 5 /OUTPUT 32 "dataOut1";
    .port_info 6 /OUTPUT 32 "dataOut2";
v0x56143288b750_0 .net "address1", 4 0, v0x56143288af30_0;  alias, 1 drivers
v0x56143288b830_0 .net "address2", 4 0, L_0x5614328a2830;  alias, 1 drivers
v0x56143288b8f0_0 .net "address3", 4 0, L_0x5614328a2960;  alias, 1 drivers
v0x56143288b9e0_0 .var "count", 0 0;
v0x56143288baa0_0 .var "dataOut1", 31 0;
v0x56143288bbd0_0 .var "dataOut2", 31 0;
v0x56143288bcb0_0 .net "regWrite", 0 0, v0x56143288a600_0;  alias, 1 drivers
v0x56143288bd50 .array "registers", 0 23, 31 0;
v0x56143288c0f0_0 .net "write_back", 31 0, v0x56143288fb40_0;  alias, 1 drivers
E_0x56143288b5f0/0 .event edge, v0x56143288a600_0, v0x56143288b9e0_0, v0x56143288af30_0, v0x56143288c0f0_0;
v0x56143288bd50_0 .array/port v0x56143288bd50, 0;
v0x56143288bd50_1 .array/port v0x56143288bd50, 1;
v0x56143288bd50_2 .array/port v0x56143288bd50, 2;
E_0x56143288b5f0/1 .event edge, v0x56143288b830_0, v0x56143288bd50_0, v0x56143288bd50_1, v0x56143288bd50_2;
v0x56143288bd50_3 .array/port v0x56143288bd50, 3;
v0x56143288bd50_4 .array/port v0x56143288bd50, 4;
v0x56143288bd50_5 .array/port v0x56143288bd50, 5;
v0x56143288bd50_6 .array/port v0x56143288bd50, 6;
E_0x56143288b5f0/2 .event edge, v0x56143288bd50_3, v0x56143288bd50_4, v0x56143288bd50_5, v0x56143288bd50_6;
v0x56143288bd50_7 .array/port v0x56143288bd50, 7;
v0x56143288bd50_8 .array/port v0x56143288bd50, 8;
v0x56143288bd50_9 .array/port v0x56143288bd50, 9;
v0x56143288bd50_10 .array/port v0x56143288bd50, 10;
E_0x56143288b5f0/3 .event edge, v0x56143288bd50_7, v0x56143288bd50_8, v0x56143288bd50_9, v0x56143288bd50_10;
v0x56143288bd50_11 .array/port v0x56143288bd50, 11;
v0x56143288bd50_12 .array/port v0x56143288bd50, 12;
v0x56143288bd50_13 .array/port v0x56143288bd50, 13;
v0x56143288bd50_14 .array/port v0x56143288bd50, 14;
E_0x56143288b5f0/4 .event edge, v0x56143288bd50_11, v0x56143288bd50_12, v0x56143288bd50_13, v0x56143288bd50_14;
v0x56143288bd50_15 .array/port v0x56143288bd50, 15;
v0x56143288bd50_16 .array/port v0x56143288bd50, 16;
v0x56143288bd50_17 .array/port v0x56143288bd50, 17;
v0x56143288bd50_18 .array/port v0x56143288bd50, 18;
E_0x56143288b5f0/5 .event edge, v0x56143288bd50_15, v0x56143288bd50_16, v0x56143288bd50_17, v0x56143288bd50_18;
v0x56143288bd50_19 .array/port v0x56143288bd50, 19;
v0x56143288bd50_20 .array/port v0x56143288bd50, 20;
v0x56143288bd50_21 .array/port v0x56143288bd50, 21;
v0x56143288bd50_22 .array/port v0x56143288bd50, 22;
E_0x56143288b5f0/6 .event edge, v0x56143288bd50_19, v0x56143288bd50_20, v0x56143288bd50_21, v0x56143288bd50_22;
v0x56143288bd50_23 .array/port v0x56143288bd50, 23;
E_0x56143288b5f0/7 .event edge, v0x56143288bd50_23, v0x56143288b8f0_0, v0x56143288bbd0_0;
E_0x56143288b5f0 .event/or E_0x56143288b5f0/0, E_0x56143288b5f0/1, E_0x56143288b5f0/2, E_0x56143288b5f0/3, E_0x56143288b5f0/4, E_0x56143288b5f0/5, E_0x56143288b5f0/6, E_0x56143288b5f0/7;
S_0x56143288caf0 .scope module, "uut5" "mux2" 3 22, 9 1 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56143288cdd0_0 .net "data1", 31 0, v0x56143288bbd0_0;  alias, 1 drivers
v0x56143288cf00_0 .net "data2", 31 0, L_0x5614328a2320;  alias, 1 drivers
v0x56143288cfe0_0 .var "out", 31 0;
v0x56143288d0a0_0 .net "sel", 0 0, v0x56143288a710_0;  alias, 1 drivers
E_0x56143286cfb0 .event edge, v0x56143288a710_0, v0x56143288cf00_0, v0x56143288bbd0_0;
S_0x56143288d200 .scope module, "uut6" "aluControlUnit" 3 23, 10 1 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluOp";
    .port_info 1 /INPUT 6 "f6";
    .port_info 2 /OUTPUT 4 "out4";
v0x56143288d4d0_0 .net "aluOp", 1 0, v0x56143288a2e0_0;  alias, 1 drivers
v0x56143288d5b0_0 .net "f6", 5 0, L_0x5614328a2a50;  1 drivers
v0x56143288d670_0 .var "out4", 3 0;
E_0x56143288d450 .event edge, v0x56143288a2e0_0, v0x56143288d5b0_0;
S_0x56143288d7e0 .scope module, "uut7" "aluMain" 3 24, 11 1 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "controlLines";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
v0x56143288dac0_0 .net "a", 31 0, v0x56143288baa0_0;  alias, 1 drivers
v0x56143288dbf0_0 .net "b", 31 0, v0x56143288cfe0_0;  alias, 1 drivers
v0x56143288dcb0_0 .net "controlLines", 3 0, v0x56143288d670_0;  alias, 1 drivers
v0x56143288ddb0_0 .var "out", 31 0;
E_0x56143288da60 .event edge, v0x56143288d670_0, v0x56143288baa0_0, v0x56143288cfe0_0;
S_0x56143288df00 .scope module, "uut8" "MainMemory" 3 25, 12 1 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memread";
    .port_info 1 /INPUT 1 "memwrite";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 32 "d11";
    .port_info 6 /OUTPUT 32 "d12";
    .port_info 7 /OUTPUT 32 "d13";
    .port_info 8 /OUTPUT 32 "d21";
    .port_info 9 /OUTPUT 32 "d22";
    .port_info 10 /OUTPUT 32 "d23";
    .port_info 11 /OUTPUT 32 "d31";
    .port_info 12 /OUTPUT 32 "d32";
    .port_info 13 /OUTPUT 32 "d33";
v0x56143288e240_0 .net "address", 31 0, v0x56143288ddb0_0;  alias, 1 drivers
v0x56143288e320_0 .var "d11", 31 0;
v0x56143288e3e0_0 .var "d12", 31 0;
v0x56143288e4d0_0 .var "d13", 31 0;
v0x56143288e5b0_0 .var "d21", 31 0;
v0x56143288e6e0_0 .var "d22", 31 0;
v0x56143288e7c0_0 .var "d23", 31 0;
v0x56143288e8a0_0 .var "d31", 31 0;
v0x56143288e980_0 .var "d32", 31 0;
v0x56143288eaf0_0 .var "d33", 31 0;
v0x56143288ebd0_0 .net "data_in", 31 0, v0x56143288bbd0_0;  alias, 1 drivers
v0x56143288ec90_0 .var "data_out", 31 0;
v0x56143288ed70 .array "matrix1", 0 8, 31 0;
v0x56143288ef50 .array "matrix2", 0 8, 31 0;
v0x56143288f180 .array "matrix3", 0 8, 31 0;
v0x56143288f3b0_0 .net "memread", 0 0, v0x56143288a3e0_0;  alias, 1 drivers
v0x56143288f450_0 .net "memwrite", 0 0, v0x56143288a540_0;  alias, 1 drivers
v0x56143288ed70_0 .array/port v0x56143288ed70, 0;
E_0x56143288e0e0/0 .event edge, v0x56143288a3e0_0, v0x56143288a540_0, v0x56143288ddb0_0, v0x56143288ed70_0;
v0x56143288ed70_1 .array/port v0x56143288ed70, 1;
v0x56143288ed70_2 .array/port v0x56143288ed70, 2;
v0x56143288ed70_3 .array/port v0x56143288ed70, 3;
v0x56143288ed70_4 .array/port v0x56143288ed70, 4;
E_0x56143288e0e0/1 .event edge, v0x56143288ed70_1, v0x56143288ed70_2, v0x56143288ed70_3, v0x56143288ed70_4;
v0x56143288ed70_5 .array/port v0x56143288ed70, 5;
v0x56143288ed70_6 .array/port v0x56143288ed70, 6;
v0x56143288ed70_7 .array/port v0x56143288ed70, 7;
v0x56143288ed70_8 .array/port v0x56143288ed70, 8;
E_0x56143288e0e0/2 .event edge, v0x56143288ed70_5, v0x56143288ed70_6, v0x56143288ed70_7, v0x56143288ed70_8;
v0x56143288ef50_0 .array/port v0x56143288ef50, 0;
v0x56143288ef50_1 .array/port v0x56143288ef50, 1;
v0x56143288ef50_2 .array/port v0x56143288ef50, 2;
v0x56143288ef50_3 .array/port v0x56143288ef50, 3;
E_0x56143288e0e0/3 .event edge, v0x56143288ef50_0, v0x56143288ef50_1, v0x56143288ef50_2, v0x56143288ef50_3;
v0x56143288ef50_4 .array/port v0x56143288ef50, 4;
v0x56143288ef50_5 .array/port v0x56143288ef50, 5;
v0x56143288ef50_6 .array/port v0x56143288ef50, 6;
v0x56143288ef50_7 .array/port v0x56143288ef50, 7;
E_0x56143288e0e0/4 .event edge, v0x56143288ef50_4, v0x56143288ef50_5, v0x56143288ef50_6, v0x56143288ef50_7;
v0x56143288ef50_8 .array/port v0x56143288ef50, 8;
v0x56143288f180_0 .array/port v0x56143288f180, 0;
v0x56143288f180_1 .array/port v0x56143288f180, 1;
E_0x56143288e0e0/5 .event edge, v0x56143288ef50_8, v0x56143288bbd0_0, v0x56143288f180_0, v0x56143288f180_1;
v0x56143288f180_2 .array/port v0x56143288f180, 2;
v0x56143288f180_3 .array/port v0x56143288f180, 3;
v0x56143288f180_4 .array/port v0x56143288f180, 4;
v0x56143288f180_5 .array/port v0x56143288f180, 5;
E_0x56143288e0e0/6 .event edge, v0x56143288f180_2, v0x56143288f180_3, v0x56143288f180_4, v0x56143288f180_5;
v0x56143288f180_6 .array/port v0x56143288f180, 6;
v0x56143288f180_7 .array/port v0x56143288f180, 7;
v0x56143288f180_8 .array/port v0x56143288f180, 8;
E_0x56143288e0e0/7 .event edge, v0x56143288f180_6, v0x56143288f180_7, v0x56143288f180_8;
E_0x56143288e0e0 .event/or E_0x56143288e0e0/0, E_0x56143288e0e0/1, E_0x56143288e0e0/2, E_0x56143288e0e0/3, E_0x56143288e0e0/4, E_0x56143288e0e0/5, E_0x56143288e0e0/6, E_0x56143288e0e0/7;
S_0x56143288f6a0 .scope module, "uut9" "mux3" 3 26, 9 13 0, S_0x561432868f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x56143288f9a0_0 .net "data1", 31 0, v0x56143288ddb0_0;  alias, 1 drivers
v0x56143288fa80_0 .net "data2", 31 0, v0x56143288ec90_0;  alias, 1 drivers
v0x56143288fb40_0 .var "out", 31 0;
v0x56143288fc60_0 .net "sel", 0 0, v0x56143288a4a0_0;  alias, 1 drivers
E_0x56143288f920 .event edge, v0x56143288a4a0_0, v0x56143288ec90_0, v0x56143288ddb0_0;
    .scope S_0x5614327d74b0;
T_0 ;
    %pushi/vec4 2382889472, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955264, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383020548, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086340, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383151624, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217416, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153344, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955276, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086352, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217428, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153348, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955288, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086364, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217440, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153352, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382889484, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383020560, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383151636, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955264, 0, 32;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086340, 0, 32;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217416, 0, 32;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 148, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 152, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153356, 0, 32;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955276, 0, 32;
    %ix/load 4, 168, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086352, 0, 32;
    %ix/load 4, 172, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217428, 0, 32;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 180, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 188, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 196, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153360, 0, 32;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955288, 0, 32;
    %ix/load 4, 204, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086364, 0, 32;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217440, 0, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 228, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 232, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153364, 0, 32;
    %ix/load 4, 236, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382889496, 0, 32;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383020572, 0, 32;
    %ix/load 4, 244, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383151648, 0, 32;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955264, 0, 32;
    %ix/load 4, 252, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086340, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217416, 0, 32;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 264, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 268, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 272, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 276, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 280, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153368, 0, 32;
    %ix/load 4, 284, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955276, 0, 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086352, 0, 32;
    %ix/load 4, 292, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217428, 0, 32;
    %ix/load 4, 296, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 300, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 304, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 308, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 312, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 316, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153372, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2382955288, 0, 32;
    %ix/load 4, 324, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383086364, 0, 32;
    %ix/load 4, 328, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2383217440, 0, 32;
    %ix/load 4, 332, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 336, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 340, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 344, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 348, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %pushi/vec4 2920153376, 0, 32;
    %ix/load 4, 356, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561432889f70, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56143288a090;
T_1 ;
    %wait E_0x5614327d1740;
    %load/vec4 v0x56143288a890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56143288a2e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288a950_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56143288a2e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288a600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288a3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288a4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a950_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56143288a2e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288a4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288a540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288a950_0, 0, 1;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56143288ab30;
T_2 ;
    %wait E_0x56143286cf70;
    %load/vec4 v0x56143288aff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x56143288ad50_0;
    %store/vec4 v0x56143288af30_0, 0, 5;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x56143288ae50_0;
    %store/vec4 v0x56143288af30_0, 0, 5;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56143288b3b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288b9e0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x56143288b3b0;
T_4 ;
    %wait E_0x56143288b5f0;
    %load/vec4 v0x56143288bcb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x56143288b9e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x56143288b750_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.2 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.3 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.4 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.5 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.6 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.7 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.8 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.9 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.10 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.11 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.12 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.13 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.14 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.15 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.16 ;
    %load/vec4 v0x56143288c0f0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288bd50, 4, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56143288b9e0_0, 0, 1;
    %vpi_call 8 75 "$display", "write_back,dest=  %b %b", v0x56143288c0f0_0, v0x56143288b750_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56143288b830_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.19 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.20 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.21 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.22 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.23 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.24 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.25 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.26 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.27 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.28 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.29 ;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.30 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.31 ;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.32 ;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.33 ;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.34 ;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288baa0_0, 0, 32;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
    %load/vec4 v0x56143288b8f0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.37 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.38 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.39 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.40 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.41 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.42 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.43 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.44 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.45 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.46 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.47 ;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.48 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.49 ;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.50 ;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.51 ;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.52 ;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288bd50, 4;
    %store/vec4 v0x56143288bbd0_0, 0, 32;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56143288b9e0_0, 0, 1;
    %vpi_call 8 118 "$display", "out2,addr3=  %b %b", v0x56143288bbd0_0, v0x56143288b8f0_0 {0 0 0};
T_4.1 ;
    %vpi_call 8 120 "$display", "\012registers:\012 s0=%b t0=%b\012 s1=%b t1=%b\012 s2=%b t2=%b\012 s3=%b t3=%b\012 s4=%b t4=%b\012 s5=%b t5=%b\012 s6=%b t6=%b\012 s7=%b t7=%b\012", &A<v0x56143288bd50, 8>, &A<v0x56143288bd50, 9>, &A<v0x56143288bd50, 10>, &A<v0x56143288bd50, 11>, &A<v0x56143288bd50, 12>, &A<v0x56143288bd50, 13>, &A<v0x56143288bd50, 14>, &A<v0x56143288bd50, 15>, &A<v0x56143288bd50, 16>, &A<v0x56143288bd50, 17>, &A<v0x56143288bd50, 18>, &A<v0x56143288bd50, 19>, &A<v0x56143288bd50, 20>, &A<v0x56143288bd50, 21>, &A<v0x56143288bd50, 22>, &A<v0x56143288bd50, 23> {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56143288b150;
T_5 ;
    %wait E_0x56143288b330;
    %vpi_call 7 10 "$display", "\012write_back = %b\012", v0x56143288c990_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56143288caf0;
T_6 ;
    %wait E_0x56143286cfb0;
    %load/vec4 v0x56143288d0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x56143288cdd0_0;
    %store/vec4 v0x56143288cfe0_0, 0, 32;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x56143288cf00_0;
    %store/vec4 v0x56143288cfe0_0, 0, 32;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %vpi_call 9 10 "$display", "mux2\012d1, d2 = %b, %b out = %b sel = %b", v0x56143288cdd0_0, v0x56143288cf00_0, v0x56143288cfe0_0, v0x56143288d0a0_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56143288d200;
T_7 ;
    %wait E_0x56143288d450;
    %load/vec4 v0x56143288d4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56143288d670_0, 0, 4;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x56143288d5b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56143288d670_0, 0, 4;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56143288d670_0, 0, 4;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56143288d670_0, 0, 4;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56143288d7e0;
T_8 ;
    %wait E_0x56143288da60;
    %load/vec4 v0x56143288dcb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x56143288dac0_0;
    %load/vec4 v0x56143288dbf0_0;
    %add;
    %store/vec4 v0x56143288ddb0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x56143288dac0_0;
    %load/vec4 v0x56143288dbf0_0;
    %sub;
    %store/vec4 v0x56143288ddb0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x56143288dac0_0;
    %load/vec4 v0x56143288dbf0_0;
    %mul;
    %store/vec4 v0x56143288ddb0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56143288df00;
T_9 ;
    %wait E_0x56143288e0e0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ed70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288ef50, 4, 0;
    %load/vec4 v0x56143288f3b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56143288f450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56143288e240_0;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 516, 0, 32;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 520, 0, 32;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 524, 0, 32;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 528, 0, 32;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 532, 0, 32;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 536, 0, 32;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 540, 0, 32;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 544, 0, 32;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 32;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 32;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 776, 0, 32;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 780, 0, 32;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 784, 0, 32;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 788, 0, 32;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 792, 0, 32;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 796, 0, 32;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 800, 0, 32;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.5 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.7 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.8 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.9 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.10 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ed70, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.11 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.12 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.13 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.14 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.15 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.16 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.17 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.18 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.19 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288ef50, 4;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.21;
T_9.21 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56143288f450_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56143288f3b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v0x56143288e240_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 260, 0, 32;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 264, 0, 32;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 268, 0, 32;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 272, 0, 32;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 276, 0, 32;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 280, 0, 32;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 284, 0, 32;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 288, 0, 32;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %load/vec4 v0x56143288ebd0_0;
    %store/vec4 v0x56143288ec90_0, 0, 32;
    %jmp T_9.34;
T_9.24 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.25 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.26 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.27 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.28 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.29 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.30 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.31 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.32 ;
    %load/vec4 v0x56143288ebd0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56143288f180, 4, 0;
    %jmp T_9.34;
T_9.34 ;
    %pop/vec4 1;
T_9.22 ;
T_9.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288e320_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288e3e0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288e4d0_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288e5b0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288e6e0_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288e7c0_0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288e8a0_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288e980_0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56143288f180, 4;
    %store/vec4 v0x56143288eaf0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56143288f6a0;
T_10 ;
    %wait E_0x56143288f920;
    %load/vec4 v0x56143288fc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x56143288f9a0_0;
    %store/vec4 v0x56143288fb40_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x56143288fa80_0;
    %store/vec4 v0x56143288fb40_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %vpi_call 9 22 "$display", "mux3\012d1, d2 = %b, %b out = %b sel = %b", v0x56143288f9a0_0, v0x56143288fa80_0, v0x56143288fb40_0, v0x56143288fc60_0 {0 0 0};
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561432868f50;
T_11 ;
    %wait E_0x561432802fb0;
    %vpi_call 3 32 "$display", "pc = %d , instruction = %b , Aluop=%b , Aluout = %b , MemR = %b , MemW = %b , RegW = %b,\012MemToReg = %b , alusrc = %b, regdest = %b ,\012dest = %b , address1 = %b , address2 = %b , out1 = %b ,\012out2 = %b ,signExtended = %b , b = %b ,c_line = %b,\012out_alu = %b, data_out_mem = %b, write_back = %b\012", v0x561432891240_0, v0x561432890ef0_0, &PV<v0x561432890ef0_0, 26, 6>, v0x56143288fd70_0, v0x56143288fea0_0, v0x5614328900a0_0, v0x561432890190_0, v0x56143288ffb0_0, v0x561432890400_0, v0x561432891300_0, v0x561432890e30_0, &PV<v0x561432890ef0_0, 21, 5>, &PV<v0x561432890ef0_0, 16, 5>, v0x561432891000_0, v0x5614328910c0_0, v0x5614328913a0_0, v0x5614328904f0_0, v0x561432890640_0, v0x561432891180_0, v0x561432890d40_0, v0x561432891440_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x561432868dc0;
T_12 ;
    %vpi_call 2 22 "$dumpfile", "mip3x3m.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561432868dc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561432891680_0, 0, 1;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x561432892160_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 182, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x561432891680_0;
    %inv;
    %store/vec4 v0x561432891680_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x561432868dc0;
T_13 ;
    %wait E_0x5614328053a0;
    %load/vec4 v0x561432892160_0;
    %cmpi/ne 356, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x561432892160_0;
    %addi 4, 0, 32;
    %store/vec4 v0x561432892160_0, 0, 32;
T_13.0 ;
    %vpi_call 2 30 "$display", "%d \011%d \011%d\012%d \011%d \011%d\012%d \011%d \011%d\012", v0x561432891760_0, v0x561432891870_0, v0x561432891960_0, v0x561432891a70_0, v0x561432891bd0_0, v0x561432891ce0_0, v0x561432891df0_0, v0x561432891f00_0, v0x561432892050_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "main.v";
    "Instruction_memory.v";
    "Control_Unit.v";
    "Mux1.v";
    "Decoder.v";
    "Register.v";
    "Mux2.v";
    "ALU_Control_Unit.v";
    "ALU_Main.v";
    "Main_memory.v";
