{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572615129125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572615129141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 09:32:08 2019 " "Processing started: Fri Nov 01 09:32:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572615129141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615129141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline_project -c pipeline_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline_project -c pipeline_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615129141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572615130081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572615130081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "vgaclk_0002.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "vgaclk.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145238 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "vga_control.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572615145238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "VGA_BLOCK.bdf" "" { Schematic "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/programCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Found design unit 1: onepulse-a" {  } { { "onepulse.vhd" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/onepulse.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145840 ""} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Found entity 1: onepulse" {  } { { "onepulse.vhd" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/onepulse.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/MEM_WB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_6 " "Found entity 1: Lab_6" {  } { { "Lab_6.bdf" "" { Schematic "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/Lab_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_5 " "Found entity 1: Lab_5" {  } { { "Lab_5.bdf" "" { Schematic "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/Lab_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/IF_ID.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145840 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ID_EX.v(24) " "Verilog HDL information at ID_EX.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "ID_EX.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/ID_EX.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572615145856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/ID_EX.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EX_MEM.v(25) " "Verilog HDL information at EX_MEM.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "EX_MEM.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/EX_MEM.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572615145856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/EX_MEM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "color_encoder.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "CLK_DIV.VHD" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145862 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "CLK_DIV.VHD" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(170) " "Verilog HDL information at char_engine.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "char_engine.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/char_engine.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572615145862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(204) " "Verilog HDL information at char_engine.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "char_engine.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/char_engine.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572615145862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "char_engine.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_add " "Found entity 1: ALU_add" {  } { { "ALU_add.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/ALU_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/add4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_project " "Found entity 1: pipeline_project" {  } { { "pipeline_project.bdf" "" { Schematic "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/pipeline_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_meme.v 1 1 " "Found 1 design units, including 1 entities, in source file ins_meme.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_meme " "Found entity 1: ins_meme" {  } { { "ins_meme.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/ins_meme.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memer.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memer " "Found entity 1: data_memer" {  } { { "data_memer.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/data_memer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_two.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_two " "Found entity 1: shift_left_two" {  } { { "shift_left_two.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/shift_left_two.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/sign_extender.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fowarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fowarding_unit " "Found entity 1: fowarding_unit" {  } { { "fowarding_unit.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/fowarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572615145893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(19) " "Inferred latch for \"result\[0\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(19) " "Inferred latch for \"result\[1\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(19) " "Inferred latch for \"result\[2\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(19) " "Inferred latch for \"result\[3\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(19) " "Inferred latch for \"result\[4\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(19) " "Inferred latch for \"result\[5\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(19) " "Inferred latch for \"result\[6\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(19) " "Inferred latch for \"result\[7\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(19) " "Inferred latch for \"result\[8\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(19) " "Inferred latch for \"result\[9\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(19) " "Inferred latch for \"result\[10\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(19) " "Inferred latch for \"result\[11\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(19) " "Inferred latch for \"result\[12\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(19) " "Inferred latch for \"result\[13\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(19) " "Inferred latch for \"result\[14\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(19) " "Inferred latch for \"result\[15\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(19) " "Inferred latch for \"result\[16\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(19) " "Inferred latch for \"result\[17\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(19) " "Inferred latch for \"result\[18\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(19) " "Inferred latch for \"result\[19\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(19) " "Inferred latch for \"result\[20\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(19) " "Inferred latch for \"result\[21\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(19) " "Inferred latch for \"result\[22\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(19) " "Inferred latch for \"result\[23\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(19) " "Inferred latch for \"result\[24\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(19) " "Inferred latch for \"result\[25\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(19) " "Inferred latch for \"result\[26\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(19) " "Inferred latch for \"result\[27\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(19) " "Inferred latch for \"result\[28\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(19) " "Inferred latch for \"result\[29\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(19) " "Inferred latch for \"result\[30\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(19) " "Inferred latch for \"result\[31\]\" at alu.v(19)" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615145994 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[0\]\$latch " "Latch result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[1\]\$latch " "Latch result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[2\]\$latch " "Latch result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[3\]\$latch " "Latch result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[4\]\$latch " "Latch result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[5\]\$latch " "Latch result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[6\]\$latch " "Latch result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[7\]\$latch " "Latch result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[8\]\$latch " "Latch result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[9\]\$latch " "Latch result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[10\]\$latch " "Latch result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[11\]\$latch " "Latch result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[12\]\$latch " "Latch result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[13\]\$latch " "Latch result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[14\]\$latch " "Latch result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[15\]\$latch " "Latch result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[16\]\$latch " "Latch result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[17\]\$latch " "Latch result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[18\]\$latch " "Latch result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[19\]\$latch " "Latch result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[20\]\$latch " "Latch result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[21\]\$latch " "Latch result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[22\]\$latch " "Latch result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[23\]\$latch " "Latch result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[24\]\$latch " "Latch result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[25\]\$latch " "Latch result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[26\]\$latch " "Latch result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[27\]\$latch " "Latch result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146811 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[28\]\$latch " "Latch result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146827 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[29\]\$latch " "Latch result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146827 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[30\]\$latch " "Latch result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146827 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[31\]\$latch " "Latch result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[2\] " "Ports D and ENA on the latch are fed by the same signal op_code\[2\]" {  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572615146827 ""}  } { { "alu.v" "" { Text "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/alu.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572615146827 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572615147382 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/output_files/pipeline_project.map.smsg " "Generated suppressed messages file E:/ECE/ece473/Project-Milestone1/ECE473FinalProject/output_files/pipeline_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615147798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572615147914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572615147914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "551 " "Implemented 551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572615147998 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572615147998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "445 " "Implemented 445 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572615147998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572615147998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572615148014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 09:32:28 2019 " "Processing ended: Fri Nov 01 09:32:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572615148014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572615148014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572615148014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572615148014 ""}
