{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615381243087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 18:30:42 2021 " "Processing started: Wed Mar 10 18:30:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615381243088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615381243088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialCoincidence2 -c SerialCoincidence2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialCoincidence2 -c SerialCoincidence2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615381243088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615381243268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615381243268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SerialCoincidence2.v(129) " "Verilog HDL information at SerialCoincidence2.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1615381253455 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SerialCoincidence2.v 4 4 " "Using design file SerialCoincidence2.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SerialCoincidence2 " "Found entity 1: SerialCoincidence2" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615381253456 ""} { "Info" "ISGN_ENTITY_NAME" "2 BaudTickGen " "Found entity 2: BaudTickGen" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615381253456 ""} { "Info" "ISGN_ENTITY_NAME" "3 AndGate " "Found entity 3: AndGate" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615381253456 ""} { "Info" "ISGN_ENTITY_NAME" "4 SendData " "Found entity 4: SendData" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615381253456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615381253456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TxD_ready SerialCoincidence2.v(34) " "Verilog HDL Implicit Net warning at SerialCoincidence2.v(34): created implicit net for \"TxD_ready\"" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615381253456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialCoincidence2 " "Elaborating entity \"SerialCoincidence2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615381253457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate AndGate:andinst " "Elaborating entity \"AndGate\" for hierarchy \"AndGate:andinst\"" {  } { { "SerialCoincidence2.v" "andinst" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615381253467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SerialCoincidence2.v(115) " "Verilog HDL assignment warning at SerialCoincidence2.v(115): truncated value with size 32 to match size of target (8)" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615381253467 "|SerialCoincidence2|AndGate:andinst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendData SendData:sendinst " "Elaborating entity \"SendData\" for hierarchy \"SendData:sendinst\"" {  } { { "SerialCoincidence2.v" "sendinst" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615381253470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SerialCoincidence2.v(135) " "Verilog HDL assignment warning at SerialCoincidence2.v(135): truncated value with size 32 to match size of target (1)" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615381253471 "|SerialCoincidence2|SendData:sendinst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataout SerialCoincidence2.v(125) " "Output port \"dataout\" at SerialCoincidence2.v(125) has no driver" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1615381253471 "|SerialCoincidence2|SendData:sendinst"}
{ "Warning" "WSGN_EMPTY_SHELL" "SendData " "Entity \"SendData\" contains only dangling pins" {  } { { "SerialCoincidence2.v" "sendinst" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 24 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1615381253471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"BaudTickGen:tickgen\"" {  } { { "SerialCoincidence2.v" "tickgen" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615381253473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615381254140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vishnu/fpga/SerialCoincidence2/output_files/SerialCoincidence2.map.smsg " "Generated suppressed messages file /home/vishnu/fpga/SerialCoincidence2/output_files/SerialCoincidence2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615381254640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615381254713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615381254713 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615381254744 "|SerialCoincidence2|a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b " "No output dependent on input pin \"b\"" {  } { { "SerialCoincidence2.v" "" { Text "/home/vishnu/fpga/SerialCoincidence2/SerialCoincidence2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615381254744 "|SerialCoincidence2|b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615381254744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615381254744 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615381254744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615381254744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615381254744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615381254751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 18:30:54 2021 " "Processing ended: Wed Mar 10 18:30:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615381254751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615381254751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615381254751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615381254751 ""}
