
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035824                       # Number of seconds simulated
sim_ticks                                 35824153497                       # Number of ticks simulated
final_tick                               562790516682                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297583                       # Simulator instruction rate (inst/s)
host_op_rate                                   385310                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3315307                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907216                       # Number of bytes of host memory used
host_seconds                                 10805.68                       # Real time elapsed on the host
sim_insts                                  3215589888                       # Number of instructions simulated
sim_ops                                    4163532485                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2064384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1197696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1866112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5133568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1623552                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1623552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14579                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40106                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12684                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12684                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57625479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33432639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     52090889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143299073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46449                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             150066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45320038                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45320038                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45320038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57625479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33432639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     52090889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              188619111                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85909242                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31074106                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25252448                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2115601                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12982276                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12137929                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277552                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89627                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31160379                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172296169                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31074106                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15415481                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37897712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11373570                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6267010                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15261037                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84536106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46638394     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3320053      3.93%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2694281      3.19%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6543914      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1787995      2.12%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2272848      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1639394      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924848      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18714379     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84536106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361709                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005560                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32599429                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6074997                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36446942                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245976                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9168760                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309735                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42594                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206025121                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82578                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9168760                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34987427                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1353388                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1193391                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34248075                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3585063                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198781522                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31557                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1484421                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1115071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1287                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278223158                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928036996                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928036996                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107527609                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40440                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22643                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9833583                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18535583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9449053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148118                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2846896                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         187988441                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149366923                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286989                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64883717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198189583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5840                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84536106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766901                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888762                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29222887     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18287479     21.63%     56.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11842497     14.01%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8847820     10.47%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7645608      9.04%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3953363      4.68%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3377946      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633981      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724525      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84536106                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873171     70.91%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             9      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179618     14.59%     85.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178536     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124446602     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126611      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14816357      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7960819      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149366923                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738660                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1231334                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008244                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384788273                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252911693                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145569907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150598257                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       562235                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7301615                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2976                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          627                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2423277                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9168760                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         546556                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81337                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188027349                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       407093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18535583                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9449053                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22374                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72871                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          627                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1260652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1194503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2455155                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146997858                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13912249                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2369063                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21658386                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741424                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7746137                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711083                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145666835                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145569907                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94874782                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267864027                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694462                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354190                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65218634                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119918                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75367346                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629478                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.142122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29147289     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20955467     27.80%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8526862     11.31%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4800652      6.37%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3911600      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1581119      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1879846      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948871      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3615640      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75367346                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3615640                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259779775                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385230783                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1373136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859092                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859092                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164019                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164019                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661297764                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201150095                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190098588                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85909242                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31419833                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25553269                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2096932                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13285450                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12397098                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3224558                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92336                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34733295                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171559786                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31419833                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15621656                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36040391                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10769152                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5342220                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16971396                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       829758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84752512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48712121     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1921564      2.27%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2527746      2.98%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3816963      4.50%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3719872      4.39%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2829466      3.34%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1682985      1.99%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2522260      2.98%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17019535     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84752512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365733                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.996989                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35891307                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5224958                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34727848                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       272070                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8636327                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5332325                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205209334                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1361                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8636327                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37779156                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1043236                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1409635                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33067671                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2816480                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199260783                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          912                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1219191                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       883164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           26                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277526288                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    928017193                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    928017193                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172710160                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104816098                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42255                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23838                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7948896                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18468547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9799928                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       190084                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3304694                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185249288                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40155                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149258097                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       270051                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60226087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183060973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84752512                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761105                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29304150     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18680196     22.04%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12080415     14.25%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8209738      9.69%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7693913      9.08%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4106491      4.85%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3016872      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       907378      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       753359      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84752512                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         727386     69.04%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151497     14.38%     83.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174726     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124209618     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2108279      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16860      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14724424      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8198916      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149258097                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737393                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1053613                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007059                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384592369                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245516377                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145056484                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150311710                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505076                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7071216                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          886                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2494608                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8636327                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         614380                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99364                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185289447                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1199546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18468547                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9799928                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23295                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          886                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1282945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1184426                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2467371                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146382175                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13861947                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2875921                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21875488                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20506204                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8013541                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703917                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145094538                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145056484                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93200154                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261739700                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688485                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356080                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101148242                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124315841                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60973836                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2131590                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76116185                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633238                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153184                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29213927     38.38%     38.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21940287     28.82%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8070842     10.60%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4622837      6.07%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3864944      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1917185      2.52%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1879750      2.47%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       810146      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3796267      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76116185                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101148242                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124315841                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18702651                       # Number of memory references committed
system.switch_cpus1.commit.loads             11397331                       # Number of loads committed
system.switch_cpus1.commit.membars              16860                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17829803                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112053942                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2536607                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3796267                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257609595                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379220159                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1156730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101148242                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124315841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101148242                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849340                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849340                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177385                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177385                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       658724673                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200322330                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189572355                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33720                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85909242                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31359450                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27420903                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1984620                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15595639                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        15074202                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2253393                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62274                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36958225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174459076                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31359450                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17327595                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35914252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9750554                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4164487                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         18221230                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       789946                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84791618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.368391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.172158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48877366     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1779210      2.10%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3259466      3.84%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3049154      3.60%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5030428      5.93%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5234202      6.17%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1240589      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          931813      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15389390     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84791618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365030                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030737                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        38124252                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4022750                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34756874                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       138772                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7748966                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3406783                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5699                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195188952                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1355                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7748966                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39724217                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1362946                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       459799                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33281063                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2214623                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190058112                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        759201                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       891715                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    252315562                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    865031578                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    865031578                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164213240                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        88102299                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22356                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10941                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5931863                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29278711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6352706                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104676                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2051580                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179884703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151844650                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       201378                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53935595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    148083211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84791618                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.790798                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841120                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29270829     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15848013     18.69%     53.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13783294     16.26%     69.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8472771      9.99%     79.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8862506     10.45%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5218872      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2301829      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       611654      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       421850      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84791618                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         595832     66.14%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        193852     21.52%     87.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       111247     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119075209     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1195632      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10926      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26161015     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5401868      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151844650                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767501                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             900931                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005933                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389583225                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    233842617                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146899406                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152745581                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       370853                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8362290                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          868                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          455                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1554433                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7748966                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         723489                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        63813                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179906568                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       210139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29278711                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6352706                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10941                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33752                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          455                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1056880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1170618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2227498                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149013926                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     25149603                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2830722                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30418853                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22526867                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5269250                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734551                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147063575                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146899406                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90256069                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        220177148                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709937                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409925                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    110342435                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125331129                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     54576132                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1989879                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77042652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626776                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.321662                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35355397     45.89%     45.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16363677     21.24%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9159486     11.89%     79.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3097581      4.02%     83.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2968616      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1234078      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3317587      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       964479      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4581751      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77042652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    110342435                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125331129                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25714691                       # Number of memory references committed
system.switch_cpus2.commit.loads             20916418                       # Number of loads committed
system.switch_cpus2.commit.membars              10924                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19627672                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109402956                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1693000                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4581751                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252368162                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          367570127                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1117624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          110342435                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125331129                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    110342435                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.778569                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778569                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.284407                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.284407                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689363704                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192506831                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      201226490                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21848                       # number of misc regfile writes
system.l2.replacements                          40109                       # number of replacements
system.l2.tagsinuse                      32767.969576                       # Cycle average of tags in use
system.l2.total_refs                          1078629                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72877                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.800678                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           854.946650                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.338697                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5305.860597                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.080336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3928.200435                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.308905                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6095.061617                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5181.855031                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5252.699558                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6118.617749                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026091                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.161922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.119879                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.186007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.158138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.160300                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.186725                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56474                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43471                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40038                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  139983                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55601                       # number of Writeback hits
system.l2.Writeback_hits::total                 55601                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43471                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40038                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139983                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56474                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43471                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40038                       # number of overall hits
system.l2.overall_hits::total                  139983                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16128                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9350                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14579                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40099                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9357                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14579                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40106                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16128                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9357                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14579                       # number of overall misses
system.l2.overall_misses::total                 40106                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       566782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    827400767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       608159                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    486885822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       694893                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    772704109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2088860532                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       303534                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        303534                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       566782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    827400767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       608159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    487189356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       694893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    772704109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2089164066                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       566782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    827400767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       608159                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    487189356                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       694893                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    772704109                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2089164066                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72602                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52821                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              180082                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55601                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55601                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72602                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52828                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54617                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               180089                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72602                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52828                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54617                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              180089                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.222143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.177013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.266932                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.222671                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.222143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.177122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.266932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.222701                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.222143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.177122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.266932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.222701                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51302.130890                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46781.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52073.349947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46326.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53001.173537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52092.584154                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        43362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        43362                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51302.130890                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46781.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52066.832959                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46326.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53001.173537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52091.060340                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40484.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51302.130890                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46781.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52066.832959                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46326.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53001.173537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52091.060340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12684                       # number of writebacks
system.l2.writebacks::total                     12684                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9350                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14579                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40099                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40106                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       486966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    734058022                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       531086                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    432513169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       608153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    688218743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1856416139                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       261867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       261867                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       486966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    734058022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       531086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    432775036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       608153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    688218743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1856678006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       486966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    734058022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       531086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    432775036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       608153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    688218743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1856678006                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.222143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.177013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266932                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222671                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.222143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.177122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.266932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.222701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.222143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.177122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.266932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222701                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34783.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45514.510293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40852.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46258.092941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40543.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47206.169353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46295.821317                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 37409.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37409.571429                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34783.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45514.510293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40852.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46251.473335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40543.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47206.169353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46294.270334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34783.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45514.510293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40852.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46251.473335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40543.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47206.169353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46294.270334                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996122                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015268638                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042794.040241                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996122                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15261021                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15261021                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15261021                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15261021                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15261021                       # number of overall hits
system.cpu0.icache.overall_hits::total       15261021                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       754494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       754494                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       754494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       754494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       754494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       754494                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15261037                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15261037                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15261037                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15261037                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15261037                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15261037                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47155.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47155.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47155.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47155.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47155.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47155.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       580782                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       580782                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       580782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       580782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       580782                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       580782                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41484.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41484.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41484.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41484.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41484.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41484.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72602                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180559813                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72858                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2478.242787                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511700                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488300                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900436                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099564                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568133                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568133                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21957                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21957                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17560838                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17560838                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17560838                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17560838                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152821                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152821                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152821                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152821                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152821                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152821                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4756590317                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4756590317                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4756590317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4756590317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4756590317                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4756590317                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10720954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10720954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17713659                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17713659                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17713659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17713659                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014254                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014254                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008627                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008627                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008627                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008627                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31125.240098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31125.240098                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31125.240098                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31125.240098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31125.240098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31125.240098                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20082                       # number of writebacks
system.cpu0.dcache.writebacks::total            20082                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80219                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80219                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80219                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80219                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80219                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72602                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72602                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72602                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72602                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1338372010                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1338372010                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1338372010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1338372010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1338372010                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1338372010                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18434.368337                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18434.368337                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18434.368337                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18434.368337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18434.368337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18434.368337                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996743                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015125657                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046624.308468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996743                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16971381                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16971381                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16971381                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16971381                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16971381                       # number of overall hits
system.cpu1.icache.overall_hits::total       16971381                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       790767                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       790767                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       790767                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       790767                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       790767                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       790767                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16971396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16971396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16971396                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16971396                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16971396                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16971396                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52717.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52717.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52717.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52717.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52717.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52717.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       631945                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       631945                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       631945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       631945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       631945                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       631945                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48611.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48611.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48611.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48611.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48611.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48611.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52828                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173534105                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53084                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3269.047265                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.195737                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.804263                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910921                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089079                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10545215                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10545215                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7267623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7267623                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17805                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17805                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16860                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16860                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17812838                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17812838                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17812838                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17812838                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134688                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134688                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2956                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137644                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137644                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137644                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4501488956                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4501488956                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    164812462                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    164812462                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4666301418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4666301418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4666301418                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4666301418                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10679903                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10679903                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7270579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7270579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17950482                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17950482                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17950482                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17950482                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012611                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007668                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007668                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007668                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007668                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33421.603677                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33421.603677                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55755.230717                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55755.230717                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33901.233748                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33901.233748                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33901.233748                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33901.233748                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       494533                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 32968.866667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23978                       # number of writebacks
system.cpu1.dcache.writebacks::total            23978                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81867                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2949                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2949                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84816                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84816                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52821                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52821                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52828                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52828                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    890584579                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    890584579                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       310534                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       310534                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    890895113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    890895113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    890895113                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    890895113                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16860.426327                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16860.426327                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        44362                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        44362                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16864.070436                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16864.070436                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16864.070436                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16864.070436                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.981987                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924205877                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1705176.894834                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.981987                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024010                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868561                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18221214                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18221214                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18221214                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18221214                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18221214                       # number of overall hits
system.cpu2.icache.overall_hits::total       18221214                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       798368                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       798368                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       798368                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       798368                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       798368                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       798368                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18221230                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18221230                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18221230                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18221230                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18221230                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18221230                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst        49898                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        49898                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst        49898                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        49898                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst        49898                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        49898                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       732939                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       732939                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       732939                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       732939                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       732939                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       732939                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48862.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48862.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48862.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48862.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48862.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48862.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54617                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231556080                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54873                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4219.854573                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.232923                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.767077                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.836847                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.163153                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22840839                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22840839                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4776402                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4776402                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10942                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10942                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10924                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10924                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27617241                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27617241                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27617241                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27617241                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171286                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171286                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       171286                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        171286                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       171286                       # number of overall misses
system.cpu2.dcache.overall_misses::total       171286                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6811484750                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6811484750                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6811484750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6811484750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6811484750                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6811484750                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23012125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23012125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4776402                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4776402                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10924                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10924                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27788527                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27788527                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27788527                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27788527                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007443                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007443                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006164                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006164                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006164                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006164                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39766.733709                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39766.733709                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39766.733709                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39766.733709                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39766.733709                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39766.733709                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11541                       # number of writebacks
system.cpu2.dcache.writebacks::total            11541                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       116669                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       116669                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       116669                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       116669                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       116669                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       116669                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54617                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54617                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54617                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54617                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54617                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54617                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1107600794                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1107600794                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1107600794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1107600794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1107600794                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1107600794                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001965                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001965                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20279.414724                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20279.414724                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20279.414724                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20279.414724                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20279.414724                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20279.414724                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
