-- VHDL for IBM SMS ALD page 19.10.02.1
-- Title: 1* INTERRUPT CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/7/2020 7:46:37 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_19_10_02_1_1_INTERRUPT_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_I_RING_6_TIME:	 in STD_LOGIC;
		PS_NOT_PERCENT_TYPE_OP_CODES:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		MS_INTERRUPT_TEST_OP_CODE:	 in STD_LOGIC;
		MS_NORMAL_MODE:	 in STD_LOGIC;
		MS_INQUIRY_INTR_COND:	 in STD_LOGIC;
		MS_SEL_I_O_UNIT_INTR_COND:	 in STD_LOGIC;
		MS_E_CH_SEEK_INTR_COND:	 in STD_LOGIC;
		MS_F_CH_SEEK_INTR_COND:	 in STD_LOGIC;
		MS_E_CH_OVRLP_INTR_COND:	 in STD_LOGIC;
		MS_F_CH_OVRLP_INTR_COND:	 in STD_LOGIC;
		MS_OUTQUIRY_INTR_COND:	 in STD_LOGIC;
		PS_INTERRUPT_REQUEST_STAR_SIF:	 in STD_LOGIC;
		PS_INTERRUPT_REQUEST_JRJ:	 in STD_LOGIC;
		PS_INTERRUPT_REQUEST_STAR_1414_STAR:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_1:	 in STD_LOGIC;
		PS_START_INTERRUPT:	 in STD_LOGIC;
		MS_I_OP_DOT_I_CYCLE_DOT_C:	 in STD_LOGIC;
		MS_PROGRAM_SET_BRANCH_CTRL:	 in STD_LOGIC;
		MS_PROGRAM_RESET_6:	 in STD_LOGIC;
		PS_NOT_INTR_START:	 out STD_LOGIC;
		PS_INTERRUPT_REQ_STAR_AUTS_STAR:	 out STD_LOGIC;
		PS_INTERRUPT_REQUEST:	 out STD_LOGIC;
		PS_INTERRUPT_BRANCH:	 out STD_LOGIC);
end ALD_19_10_02_1_1_INTERRUPT_CONTROLS;

architecture behavioral of ALD_19_10_02_1_1_INTERRUPT_CONTROLS is 

	signal OUT_4B_C: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_5G_A: STD_LOGIC;
	signal OUT_5G_A_Latch: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_4G_G_Latch: STD_LOGIC;
	signal OUT_3G_Q: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;

begin

	OUT_4B_C <= NOT(PS_I_RING_6_TIME AND PS_NOT_PERCENT_TYPE_OP_CODES AND PS_I_CYCLE_1 );
	OUT_4C_C <= NOT(MS_INTERRUPT_TEST_OP_CODE AND MS_NORMAL_MODE AND OUT_DOT_1E );
	OUT_5D_G <= NOT(MS_INQUIRY_INTR_COND AND MS_SEL_I_O_UNIT_INTR_COND AND MS_E_CH_SEEK_INTR_COND );
	OUT_5E_G <= NOT(MS_F_CH_SEEK_INTR_COND AND MS_E_CH_OVRLP_INTR_COND AND MS_F_CH_OVRLP_INTR_COND );
	OUT_4E_F <= NOT MS_OUTQUIRY_INTR_COND;
	OUT_5F_NoPin <= NOT(PS_LOGIC_GATE_E_1 AND PS_START_INTERRUPT );
	OUT_5G_A_Latch <= NOT(OUT_4G_G AND MS_I_OP_DOT_I_CYCLE_DOT_C );
	OUT_4G_G_Latch <= NOT(OUT_5F_NoPin AND OUT_DOT_5G );
	OUT_3G_Q <= OUT_4G_G;
	OUT_5H_C <= NOT(MS_PROGRAM_SET_BRANCH_CTRL AND MS_PROGRAM_RESET_6 );
	OUT_DOT_1B <= OUT_4B_C OR OUT_4C_C;
	OUT_DOT_5G <= OUT_5G_A OR OUT_5H_C;
	OUT_DOT_1E <= OUT_5D_G OR OUT_5E_G OR OUT_4E_F OR PS_INTERRUPT_REQUEST_STAR_SIF OR PS_INTERRUPT_REQUEST_JRJ OR PS_INTERRUPT_REQUEST_STAR_1414_STAR;

	PS_INTERRUPT_BRANCH <= OUT_3G_Q;
	PS_NOT_INTR_START <= OUT_DOT_1B;
	PS_INTERRUPT_REQ_STAR_AUTS_STAR <= OUT_DOT_1E;
	PS_INTERRUPT_REQUEST <= OUT_DOT_1E;

	Latch_5G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5G_A_Latch,
		Q => OUT_5G_A,
		QBar => OPEN );

	Latch_4G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4G_G_Latch,
		Q => OUT_4G_G,
		QBar => OPEN );


end;
