

================================================================
== Vitis HLS Report for 'single_lin_process_1'
================================================================
* Date:           Fri Dec 16 14:07:26 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|        ?|  0.380 us|         ?|   38|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441  |single_lin_process_1_Pipeline_VITIS_LOOP_176_1  |       11|        ?|  0.110 us|         ?|   11|    ?|       no|
        |grp_write_lin_ddr_1_fu_450                                 |write_lin_ddr_1                                 |      138|      235|  1.380 us|  2.350 us|  138|  235|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|         1|          -|          -|    28|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     319|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|    1019|    1440|    0|
|Memory           |        0|     -|      17|       5|    0|
|Multiplexer      |        -|     -|       -|     759|    -|
|Register         |        -|     -|     511|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1547|    2523|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441  |single_lin_process_1_Pipeline_VITIS_LOOP_176_1  |        0|   0|  166|   119|    0|
    |grp_write_lin_ddr_1_fu_450                                 |write_lin_ddr_1                                 |        0|   0|  853|  1321|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                      |                                                |        0|   0| 1019|  1440|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |PLIN_Ctrl_run_state_U  |single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W  |        0|   1|   1|    0|    10|    1|     1|           10|
    |lin_frame_U            |single_lin_process_1_lin_frame_RAM_AUTO_1R1W            |        0|  16|   4|    0|    28|    8|     1|          224|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                                        |        0|  17|   5|    0|    38|    9|     2|          234|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_665_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln193_fu_740_p2               |         +|   0|  0|  12|           5|           3|
    |add_ln200_fu_640_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln81_1_fu_542_p2              |         +|   0|  0|  71|          64|           4|
    |add_ln81_fu_509_p2                |         +|   0|  0|  71|          64|           5|
    |empty_67_fu_498_p2                |         +|   0|  0|  12|           5|           1|
    |grp_fu_460_p2                     |         +|   0|  0|  71|          64|           3|
    |ap_block_state44_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op193_call_state44   |       and|   0|  0|   2|           1|           1|
    |exitcond181_fu_492_p2             |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln164_fu_596_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln167_fu_611_p2              |      icmp|   0|  0|   8|           2|           1|
    |ap_block_state18_io               |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 319|         252|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |PLIN_Ctrl_run_state_address0  |   14|          3|    4|         12|
    |PLIN_Ctrl_run_state_d0        |   14|          3|    1|          3|
    |ap_NS_fsm                     |  209|         45|    1|         45|
    |clu_addr_blk_n_AR             |    9|          2|    1|          2|
    |clu_addr_blk_n_AW             |    9|          2|    1|          2|
    |clu_addr_blk_n_B              |    9|          2|    1|          2|
    |clu_addr_blk_n_R              |    9|          2|    1|          2|
    |clu_addr_blk_n_W              |    9|          2|    1|          2|
    |empty_fu_172                  |    9|          2|    5|         10|
    |lin_frame_address0            |   65|         12|    5|         60|
    |lin_frame_address1            |   49|          9|    5|         45|
    |lin_frame_ce0                 |   20|          4|    1|          4|
    |lin_frame_d0                  |   43|          8|    8|         64|
    |lin_frame_d1                  |   49|          9|    8|         72|
    |lin_frame_we0                 |   14|          3|    1|          3|
    |m_axi_clu_addr_ARADDR         |   20|          4|   64|        256|
    |m_axi_clu_addr_ARBURST        |    9|          2|    2|          4|
    |m_axi_clu_addr_ARCACHE        |    9|          2|    4|          8|
    |m_axi_clu_addr_ARID           |    9|          2|    1|          2|
    |m_axi_clu_addr_ARLEN          |   14|          3|   32|         96|
    |m_axi_clu_addr_ARLOCK         |    9|          2|    2|          4|
    |m_axi_clu_addr_ARPROT         |    9|          2|    3|          6|
    |m_axi_clu_addr_ARQOS          |    9|          2|    4|          8|
    |m_axi_clu_addr_ARREGION       |    9|          2|    4|          8|
    |m_axi_clu_addr_ARSIZE         |    9|          2|    3|          6|
    |m_axi_clu_addr_ARUSER         |    9|          2|    1|          2|
    |m_axi_clu_addr_ARVALID        |   14|          3|    1|          3|
    |m_axi_clu_addr_AWADDR         |   20|          4|   64|        256|
    |m_axi_clu_addr_RREADY         |   14|          3|    1|          3|
    |m_axi_clu_addr_WDATA          |   20|          4|   32|        128|
    |m_axi_ps_ddr_ARVALID          |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID          |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY           |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY           |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID           |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  759|        157|  267|       1128|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |EN_cast_reg_800                                                         |   4|   0|    8|          4|
    |PLIN_Ctrl_run_state_addr_reg_815                                        |   4|   0|    4|          0|
    |PLIN_Ctrl_run_state_load_reg_820                                        |   1|   0|    1|          0|
    |PL_Data                                                                 |   6|   0|    6|          0|
    |add_ln176_reg_877                                                       |   5|   0|    5|          0|
    |ap_CS_fsm                                                               |  44|   0|   44|          0|
    |clu_addr_addr_2_reg_835                                                 |  64|   0|   64|          0|
    |clu_addr_addr_3_reg_841                                                 |  64|   0|   64|          0|
    |clu_addr_addr_4_reg_861                                                 |  64|   0|   64|          0|
    |clu_addr_addr_read_reg_824                                              |  32|   0|   32|          0|
    |clu_addr_addr_reg_808                                                   |  64|   0|   64|          0|
    |empty_fu_172                                                            |   5|   0|    5|          0|
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_lin_ddr_1_fu_450_ap_start_reg                                 |   1|   0|    1|          0|
    |icmp_ln164_reg_847                                                      |   1|   0|    1|          0|
    |icmp_ln167_reg_851                                                      |   1|   0|    1|          0|
    |internal_lin_counter                                                    |  32|   0|   32|          0|
    |lshr_ln_reg_855                                                         |   4|   0|    4|          0|
    |trunc_ln12_reg_882                                                      |   8|   0|    8|          0|
    |trunc_ln13_reg_887                                                      |   8|   0|    8|          0|
    |trunc_ln14_reg_892                                                      |   8|   0|    8|          0|
    |trunc_ln15_reg_897                                                      |   8|   0|    8|          0|
    |trunc_ln16_reg_902                                                      |   8|   0|    8|          0|
    |trunc_ln189_reg_907                                                     |   8|   0|    8|          0|
    |trunc_ln81_4_reg_867                                                    |  62|   0|   62|          0|
    |zext_ln176_reg_872                                                      |   4|   0|    5|          1|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 511|   0|  516|          5|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   64|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   64|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|              clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|              clu_addr|       pointer|
|linbase                  |   in|   64|     ap_none|               linbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   64|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   64|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|ddr                      |   in|   64|     ap_none|                   ddr|        scalar|
|timestamp                |   in|   64|     ap_none|             timestamp|        scalar|
|EN                       |   in|    4|     ap_none|                    EN|        scalar|
|received_lin             |  out|   32|      ap_vld|          received_lin|       pointer|
|received_lin_ap_vld      |  out|    1|      ap_vld|          received_lin|       pointer|
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 25 11 44 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 44 
25 --> 44 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 45 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 46 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 47 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr"   --->   Operation 48 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%linbase_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %linbase"   --->   Operation 49 'read' 'linbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%EN_cast = zext i4 %EN_read"   --->   Operation 50 'zext' 'EN_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 10, void @empty, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%lin_frame = alloca i64 1" [dlin.c:138]   --->   Operation 53 'alloca' 'lin_frame' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln138 = store i5 0, i5 %empty" [dlin.c:138]   --->   Operation 54 'store' 'store_ln138' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln138 = br void %memset.loop" [dlin.c:138]   --->   Operation 55 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty"   --->   Operation 56 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %p_load"   --->   Operation 57 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.75ns)   --->   "%exitcond181 = icmp_eq  i5 %p_load, i5 28"   --->   Operation 58 'icmp' 'exitcond181' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28"   --->   Operation 59 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%empty_67 = add i5 %p_load, i5 1"   --->   Operation 60 'add' 'empty_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond181, void %memset.loop.split, void %split"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%lin_frame_addr = getelementptr i8 %lin_frame, i64 0, i64 %p_cast"   --->   Operation 62 'getelementptr' 'lin_frame_addr' <Predicate = (!exitcond181)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln0 = store i8 0, i5 %lin_frame_addr"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!exitcond181)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 %empty_67, i5 %empty"   --->   Operation 64 'store' 'store_ln0' <Predicate = (!exitcond181)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!exitcond181)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.08ns)   --->   "%add_ln81 = add i64 %linbase_read, i64 20" [dlin.c:81]   --->   Operation 66 'add' 'add_ln81' <Predicate = (exitcond181)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81, i32 2, i32 63" [dlin.c:81]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = (exitcond181)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i62 %trunc_ln" [dlin.c:81]   --->   Operation 68 'sext' 'sext_ln81' <Predicate = (exitcond181)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln81" [dlin.c:81]   --->   Operation 69 'getelementptr' 'clu_addr_addr' <Predicate = (exitcond181)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 70 [7/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 70 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [6/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 71 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [5/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 72 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 73 [4/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 73 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [3/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 74 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 75 [2/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 75 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i4 %EN_read" [dlin.c:140]   --->   Operation 76 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%PLIN_Ctrl_run_state_addr = getelementptr i1 %PLIN_Ctrl_run_state, i64 0, i64 %zext_ln140" [dlin.c:140]   --->   Operation 77 'getelementptr' 'PLIN_Ctrl_run_state_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [2/2] (0.67ns)   --->   "%PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr" [dlin.c:140]   --->   Operation 78 'load' 'PLIN_Ctrl_run_state_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 79 [1/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 79 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.58>
ST_10 : Operation 80 [1/2] (0.67ns)   --->   "%PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr" [dlin.c:140]   --->   Operation 80 'load' 'PLIN_Ctrl_run_state_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 81 [1/1] (7.30ns)   --->   "%clu_addr_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %clu_addr_addr" [dlin.c:81]   --->   Operation 81 'read' 'clu_addr_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i32 %clu_addr_addr_read" [dlin.c:140]   --->   Operation 82 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %PLIN_Ctrl_run_state_load, void %if.then, void %if.else15" [dlin.c:140]   --->   Operation 83 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %trunc_ln140, void %cleanup, void %if.then3" [dlin.c:147]   --->   Operation 84 'br' 'br_ln147' <Predicate = (!PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.08ns)   --->   "%add_ln81_1 = add i64 %linbase_read, i64 8" [dlin.c:81]   --->   Operation 85 'add' 'add_ln81_1' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln140)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81_1, i32 2, i32 63" [dlin.c:81]   --->   Operation 86 'partselect' 'trunc_ln81_2' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln140)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i62 %trunc_ln81_2" [dlin.c:81]   --->   Operation 87 'sext' 'sext_ln81_1' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln140)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%clu_addr_addr_2 = getelementptr i32 %clu_addr, i64 %sext_ln81_1" [dlin.c:81]   --->   Operation 88 'getelementptr' 'clu_addr_addr_2' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln140)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 89 [7/7] (7.30ns)   --->   "%clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_2, i32 1" [dlin.c:81]   --->   Operation 89 'readreq' 'clu_addr_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 90 [1/1] (0.67ns)   --->   "%store_ln158 = store i1 1, i4 %PLIN_Ctrl_run_state_addr" [dlin.c:158]   --->   Operation 90 'store' 'store_ln158' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 91 [6/7] (7.30ns)   --->   "%clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_2, i32 1" [dlin.c:81]   --->   Operation 91 'readreq' 'clu_addr_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 92 [5/7] (7.30ns)   --->   "%clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_2, i32 1" [dlin.c:81]   --->   Operation 92 'readreq' 'clu_addr_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 93 [4/7] (7.30ns)   --->   "%clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_2, i32 1" [dlin.c:81]   --->   Operation 93 'readreq' 'clu_addr_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 94 [3/7] (7.30ns)   --->   "%clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_2, i32 1" [dlin.c:81]   --->   Operation 94 'readreq' 'clu_addr_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 95 [2/7] (7.30ns)   --->   "%clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_2, i32 1" [dlin.c:81]   --->   Operation 95 'readreq' 'clu_addr_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 96 [1/1] (1.08ns)   --->   "%add_ln87 = add i64 %linbase_read, i64 4" [dlin.c:87]   --->   Operation 96 'add' 'add_ln87' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87, i32 2, i32 63" [dlin.c:87]   --->   Operation 97 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i62 %trunc_ln9" [dlin.c:87]   --->   Operation 98 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%clu_addr_addr_3 = getelementptr i32 %clu_addr, i64 %sext_ln87" [dlin.c:87]   --->   Operation 99 'getelementptr' 'clu_addr_addr_3' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 100 [1/7] (7.30ns)   --->   "%clu_addr_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_2, i32 1" [dlin.c:81]   --->   Operation 100 'readreq' 'clu_addr_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 101 [1/1] (7.30ns)   --->   "%clu_addr_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %clu_addr_addr_3, i32 1" [dlin.c:87]   --->   Operation 101 'writereq' 'clu_addr_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 102 [1/1] (7.30ns)   --->   "%clu_addr_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %clu_addr_addr_2" [dlin.c:81]   --->   Operation 102 'read' 'clu_addr_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%reg_lid = trunc i32 %clu_addr_addr_2_read" [dlin.c:81]   --->   Operation 103 'trunc' 'reg_lid' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln152 = store i6 %reg_lid, i6 %PL_Data" [dlin.c:152]   --->   Operation 104 'store' 'store_ln152' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %clu_addr_addr_3, i32 0, i4 15" [dlin.c:87]   --->   Operation 105 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 106 [1/1] (7.30ns)   --->   "%clu_addr_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:87]   --->   Operation 106 'writereq' 'clu_addr_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 107 [5/5] (7.30ns)   --->   "%clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_3" [dlin.c:87]   --->   Operation 107 'writeresp' 'clu_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 108 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %clu_addr_addr, i32 59, i4 15" [dlin.c:87]   --->   Operation 108 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 109 [4/5] (7.30ns)   --->   "%clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_3" [dlin.c:87]   --->   Operation 109 'writeresp' 'clu_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 110 [5/5] (7.30ns)   --->   "%clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr" [dlin.c:87]   --->   Operation 110 'writeresp' 'clu_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 111 [3/5] (7.30ns)   --->   "%clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_3" [dlin.c:87]   --->   Operation 111 'writeresp' 'clu_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 112 [4/5] (7.30ns)   --->   "%clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr" [dlin.c:87]   --->   Operation 112 'writeresp' 'clu_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 113 [2/5] (7.30ns)   --->   "%clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_3" [dlin.c:87]   --->   Operation 113 'writeresp' 'clu_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 114 [3/5] (7.30ns)   --->   "%clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr" [dlin.c:87]   --->   Operation 114 'writeresp' 'clu_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 115 [1/5] (7.30ns)   --->   "%clu_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_3" [dlin.c:87]   --->   Operation 115 'writeresp' 'clu_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 116 [2/5] (7.30ns)   --->   "%clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr" [dlin.c:87]   --->   Operation 116 'writeresp' 'clu_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 117 [1/5] (7.30ns)   --->   "%clu_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr" [dlin.c:87]   --->   Operation 117 'writeresp' 'clu_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln161 = br void %if.end104" [dlin.c:161]   --->   Operation 118 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 1.26>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %clu_addr_addr_read, i32 1, i32 3" [dlin.c:164]   --->   Operation 119 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.58ns)   --->   "%icmp_ln164 = icmp_eq  i3 %tmp, i3 0" [dlin.c:164]   --->   Operation 120 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %if.then19, void %if.end103" [dlin.c:164]   --->   Operation 121 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %clu_addr_addr_read, i32 2, i32 3" [dlin.c:167]   --->   Operation 122 'partselect' 'tmp_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (0.44ns)   --->   "%icmp_ln167 = icmp_eq  i2 %tmp_1, i2 0" [dlin.c:167]   --->   Operation 123 'icmp' 'icmp_ln167' <Predicate = (!icmp_ln164)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %if.end102, void %if.then23" [dlin.c:167]   --->   Operation 124 'br' 'br_ln167' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %clu_addr_addr_read, i32 4, i32 7" [dlin.c:172]   --->   Operation 125 'partselect' 'lshr_ln' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (1.08ns)   --->   "%add_ln87_1 = add i64 %linbase_read, i64 4" [dlin.c:87]   --->   Operation 126 'add' 'add_ln87_1' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87_1, i32 2, i32 63" [dlin.c:87]   --->   Operation 127 'partselect' 'trunc_ln87_1' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i62 %trunc_ln87_1" [dlin.c:87]   --->   Operation 128 'sext' 'sext_ln87_1' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%clu_addr_addr_4 = getelementptr i32 %clu_addr, i64 %sext_ln87_1" [dlin.c:87]   --->   Operation 129 'getelementptr' 'clu_addr_addr_4' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%internal_lin_counter_load = load i32 %internal_lin_counter" [dlin.c:200]   --->   Operation 130 'load' 'internal_lin_counter_load' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (1.01ns)   --->   "%add_ln200 = add i32 %internal_lin_counter_load, i32 1" [dlin.c:200]   --->   Operation 131 'add' 'add_ln200' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %add_ln200, i32 %internal_lin_counter" [dlin.c:200]   --->   Operation 132 'store' 'store_ln200' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln201 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_lin, i32 %add_ln200" [dlin.c:201]   --->   Operation 133 'write' 'write_ln201' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln203 = store i1 0, i4 %PLIN_Ctrl_run_state_addr" [dlin.c:203]   --->   Operation 134 'store' 'store_ln203' <Predicate = (!icmp_ln164 & icmp_ln167)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 26 <SV = 11> <Delay = 7.30>
ST_26 : Operation 135 [1/1] (7.30ns)   --->   "%clu_addr_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %clu_addr_addr_4, i32 1" [dlin.c:87]   --->   Operation 135 'writereq' 'clu_addr_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 12> <Delay = 7.30>
ST_27 : Operation 136 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %clu_addr_addr_4, i32 128, i4 15" [dlin.c:87]   --->   Operation 136 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 13> <Delay = 7.30>
ST_28 : Operation 137 [5/5] (7.30ns)   --->   "%clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_4" [dlin.c:87]   --->   Operation 137 'writeresp' 'clu_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 14> <Delay = 7.30>
ST_29 : Operation 138 [4/5] (7.30ns)   --->   "%clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_4" [dlin.c:87]   --->   Operation 138 'writeresp' 'clu_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 15> <Delay = 7.30>
ST_30 : Operation 139 [3/5] (7.30ns)   --->   "%clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_4" [dlin.c:87]   --->   Operation 139 'writeresp' 'clu_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln81_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %linbase_read, i32 2, i32 63" [dlin.c:81]   --->   Operation 140 'partselect' 'trunc_ln81_4' <Predicate = true> <Delay = 0.00>

State 31 <SV = 16> <Delay = 7.30>
ST_31 : Operation 141 [2/5] (7.30ns)   --->   "%clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_4" [dlin.c:87]   --->   Operation 141 'writeresp' 'clu_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 17> <Delay = 7.30>
ST_32 : Operation 142 [1/5] (7.30ns)   --->   "%clu_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_4" [dlin.c:87]   --->   Operation 142 'writeresp' 'clu_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 18> <Delay = 1.97>
ST_33 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %lshr_ln" [dlin.c:176]   --->   Operation 143 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 144 [1/1] (0.79ns)   --->   "%add_ln176 = add i5 %zext_ln176, i5 1" [dlin.c:176]   --->   Operation 144 'add' 'add_ln176' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 145 [2/2] (1.18ns)   --->   "%call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_176_1, i32 %clu_addr, i62 %trunc_ln81_4, i5 %add_ln176, i8 %lin_frame" [dlin.c:81]   --->   Operation 145 'call' 'call_ln81' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 19> <Delay = 0.00>
ST_34 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_176_1, i32 %clu_addr, i62 %trunc_ln81_4, i5 %add_ln176, i8 %lin_frame" [dlin.c:81]   --->   Operation 146 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 20> <Delay = 0.67>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [dlin.c:182]   --->   Operation 147 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 148 [1/1] (0.00ns)   --->   "%lin_frame_addr_1 = getelementptr i8 %lin_frame, i64 0, i64 0" [dlin.c:182]   --->   Operation 148 'getelementptr' 'lin_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 149 [1/1] (0.67ns)   --->   "%store_ln182 = store i8 %trunc_ln10, i5 %lin_frame_addr_1" [dlin.c:182]   --->   Operation 149 'store' 'store_ln182' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_35 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [dlin.c:183]   --->   Operation 150 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 151 [1/1] (0.00ns)   --->   "%lin_frame_addr_2 = getelementptr i8 %lin_frame, i64 0, i64 1" [dlin.c:183]   --->   Operation 151 'getelementptr' 'lin_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln183 = store i8 %trunc_ln11, i5 %lin_frame_addr_2" [dlin.c:183]   --->   Operation 152 'store' 'store_ln183' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_35 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [dlin.c:184]   --->   Operation 153 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [dlin.c:185]   --->   Operation 154 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [dlin.c:186]   --->   Operation 155 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [dlin.c:187]   --->   Operation 156 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [dlin.c:188]   --->   Operation 157 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %timestamp_read" [dlin.c:189]   --->   Operation 158 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>

State 36 <SV = 21> <Delay = 0.67>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%lin_frame_addr_3 = getelementptr i8 %lin_frame, i64 0, i64 2" [dlin.c:184]   --->   Operation 159 'getelementptr' 'lin_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [1/1] (0.67ns)   --->   "%store_ln184 = store i8 %trunc_ln12, i5 %lin_frame_addr_3" [dlin.c:184]   --->   Operation 160 'store' 'store_ln184' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "%lin_frame_addr_4 = getelementptr i8 %lin_frame, i64 0, i64 3" [dlin.c:185]   --->   Operation 161 'getelementptr' 'lin_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 162 [1/1] (0.67ns)   --->   "%store_ln185 = store i8 %trunc_ln13, i5 %lin_frame_addr_4" [dlin.c:185]   --->   Operation 162 'store' 'store_ln185' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 37 <SV = 22> <Delay = 0.67>
ST_37 : Operation 163 [1/1] (0.00ns)   --->   "%lin_frame_addr_5 = getelementptr i8 %lin_frame, i64 0, i64 4" [dlin.c:186]   --->   Operation 163 'getelementptr' 'lin_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 164 [1/1] (0.67ns)   --->   "%store_ln186 = store i8 %trunc_ln14, i5 %lin_frame_addr_5" [dlin.c:186]   --->   Operation 164 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_37 : Operation 165 [1/1] (0.00ns)   --->   "%lin_frame_addr_6 = getelementptr i8 %lin_frame, i64 0, i64 5" [dlin.c:187]   --->   Operation 165 'getelementptr' 'lin_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 166 [1/1] (0.67ns)   --->   "%store_ln187 = store i8 %trunc_ln15, i5 %lin_frame_addr_6" [dlin.c:187]   --->   Operation 166 'store' 'store_ln187' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 38 <SV = 23> <Delay = 0.67>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%lin_frame_addr_7 = getelementptr i8 %lin_frame, i64 0, i64 6" [dlin.c:188]   --->   Operation 167 'getelementptr' 'lin_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (0.67ns)   --->   "%store_ln188 = store i8 %trunc_ln16, i5 %lin_frame_addr_7" [dlin.c:188]   --->   Operation 168 'store' 'store_ln188' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_38 : Operation 169 [1/1] (0.00ns)   --->   "%lin_frame_addr_8 = getelementptr i8 %lin_frame, i64 0, i64 7" [dlin.c:189]   --->   Operation 169 'getelementptr' 'lin_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 170 [1/1] (0.67ns)   --->   "%store_ln189 = store i8 %trunc_ln189, i5 %lin_frame_addr_8" [dlin.c:189]   --->   Operation 170 'store' 'store_ln189' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 39 <SV = 24> <Delay = 0.67>
ST_39 : Operation 171 [1/1] (0.00ns)   --->   "%lin_frame_addr_9 = getelementptr i8 %lin_frame, i64 0, i64 8" [dlin.c:190]   --->   Operation 171 'getelementptr' 'lin_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 172 [1/1] (0.67ns)   --->   "%store_ln190 = store i8 3, i5 %lin_frame_addr_9" [dlin.c:190]   --->   Operation 172 'store' 'store_ln190' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_39 : Operation 173 [1/1] (0.00ns)   --->   "%lin_frame_addr_10 = getelementptr i8 %lin_frame, i64 0, i64 9" [dlin.c:191]   --->   Operation 173 'getelementptr' 'lin_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 174 [1/1] (0.67ns)   --->   "%store_ln191 = store i8 %EN_cast, i5 %lin_frame_addr_10" [dlin.c:191]   --->   Operation 174 'store' 'store_ln191' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 40 <SV = 25> <Delay = 1.47>
ST_40 : Operation 175 [1/1] (0.00ns)   --->   "%lin_frame_addr_11 = getelementptr i8 %lin_frame, i64 0, i64 10" [dlin.c:192]   --->   Operation 175 'getelementptr' 'lin_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 176 [1/1] (0.67ns)   --->   "%store_ln192 = store i8 0, i5 %lin_frame_addr_11" [dlin.c:192]   --->   Operation 176 'store' 'store_ln192' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_40 : Operation 177 [1/1] (0.79ns)   --->   "%add_ln193 = add i5 %zext_ln176, i5 4" [dlin.c:193]   --->   Operation 177 'add' 'add_ln193' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i5 %add_ln193" [dlin.c:193]   --->   Operation 178 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%lin_frame_addr_12 = getelementptr i8 %lin_frame, i64 0, i64 11" [dlin.c:193]   --->   Operation 179 'getelementptr' 'lin_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (0.67ns)   --->   "%store_ln193 = store i8 %zext_ln193, i5 %lin_frame_addr_12" [dlin.c:193]   --->   Operation 180 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 41 <SV = 26> <Delay = 0.67>
ST_41 : Operation 181 [1/1] (0.00ns)   --->   "%lin_frame_addr_13 = getelementptr i8 %lin_frame, i64 0, i64 12" [dlin.c:195]   --->   Operation 181 'getelementptr' 'lin_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 182 [1/1] (0.67ns)   --->   "%store_ln195 = store i8 0, i5 %lin_frame_addr_13" [dlin.c:195]   --->   Operation 182 'store' 'store_ln195' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_41 : Operation 183 [1/1] (0.00ns)   --->   "%PL_Data_load = load i6 %PL_Data" [dlin.c:196]   --->   Operation 183 'load' 'PL_Data_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i6 %PL_Data_load" [dlin.c:196]   --->   Operation 184 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 185 [1/1] (0.00ns)   --->   "%lin_frame_addr_14 = getelementptr i8 %lin_frame, i64 0, i64 13" [dlin.c:196]   --->   Operation 185 'getelementptr' 'lin_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 186 [1/1] (0.67ns)   --->   "%store_ln196 = store i8 %zext_ln196, i5 %lin_frame_addr_14" [dlin.c:196]   --->   Operation 186 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 42 <SV = 27> <Delay = 0.67>
ST_42 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i4 %lshr_ln" [dlin.c:172]   --->   Operation 187 'zext' 'zext_ln172' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 188 [1/1] (0.00ns)   --->   "%lin_frame_addr_15 = getelementptr i8 %lin_frame, i64 0, i64 14" [dlin.c:197]   --->   Operation 188 'getelementptr' 'lin_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 189 [1/1] (0.67ns)   --->   "%store_ln197 = store i8 0, i5 %lin_frame_addr_15" [dlin.c:197]   --->   Operation 189 'store' 'store_ln197' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_42 : Operation 190 [1/1] (0.00ns)   --->   "%lin_frame_addr_16 = getelementptr i8 %lin_frame, i64 0, i64 15" [dlin.c:198]   --->   Operation 190 'getelementptr' 'lin_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 191 [1/1] (0.67ns)   --->   "%store_ln198 = store i8 %zext_ln172, i5 %lin_frame_addr_16" [dlin.c:198]   --->   Operation 191 'store' 'store_ln198' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 43 <SV = 28> <Delay = 7.30>
ST_43 : Operation 192 [2/2] (7.30ns)   --->   "%call_ln202 = call void @write_lin_ddr.1, i8 %ps_ddr, i64 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter" [dlin.c:202]   --->   Operation 192 'call' 'call_ln202' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 29> <Delay = 0.00>
ST_44 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln202 = call void @write_lin_ddr.1, i8 %ps_ddr, i64 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter" [dlin.c:202]   --->   Operation 193 'call' 'call_ln202' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln164 & icmp_ln167)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln204 = br void %if.end102" [dlin.c:204]   --->   Operation 194 'br' 'br_ln204' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln164 & icmp_ln167)> <Delay = 0.00>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln205 = br void %if.end103" [dlin.c:205]   --->   Operation 195 'br' 'br_ln205' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln164)> <Delay = 0.00>
ST_44 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end104"   --->   Operation 196 'br' 'br_ln0' <Predicate = (PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_44 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln207 = br void %cleanup" [dlin.c:207]   --->   Operation 197 'br' 'br_ln207' <Predicate = (trunc_ln140) | (PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_44 : Operation 198 [1/1] (0.00ns)   --->   "%ret_ln207 = ret" [dlin.c:207]   --->   Operation 198 'ret' 'ret_ln207' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clu_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ linbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ received_lin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ PLIN_Ctrl_run_state]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ PL_Data]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ internal_lin_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dropped_lin_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                     (alloca           ) [ 011000000000000000000000000000000000000000000]
EN_read                   (read             ) [ 001111111100000000000000000000000000000000000]
timestamp_read            (read             ) [ 001111111110000000000000011111111111000000000]
ddr_read                  (read             ) [ 001111111111111111111111111111111111111111111]
linbase_read              (read             ) [ 001111111111111110000000011111100000000000000]
EN_cast                   (zext             ) [ 001111111110000000000000011111111111111100000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000000000000000]
lin_frame                 (alloca           ) [ 001111111111111111111111111111111111111111111]
store_ln138               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln138                  (br               ) [ 000000000000000000000000000000000000000000000]
p_load                    (load             ) [ 000000000000000000000000000000000000000000000]
p_cast                    (zext             ) [ 000000000000000000000000000000000000000000000]
exitcond181               (icmp             ) [ 001000000000000000000000000000000000000000000]
empty_66                  (speclooptripcount) [ 000000000000000000000000000000000000000000000]
empty_67                  (add              ) [ 000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000]
add_ln81                  (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln                  (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln81                 (sext             ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr             (getelementptr    ) [ 000111111111111111111111100000000000000000000]
zext_ln140                (zext             ) [ 000000000000000000000000000000000000000000000]
PLIN_Ctrl_run_state_addr  (getelementptr    ) [ 000000000011000000000000010000000000000000000]
clu_addr_load_req         (readreq          ) [ 000000000000000000000000000000000000000000000]
PLIN_Ctrl_run_state_load  (load             ) [ 000000000011111111111111111111111111111111111]
clu_addr_addr_read        (read             ) [ 000000000000000000000000010000000000000000000]
trunc_ln140               (trunc            ) [ 000000000011111111111111111111111111111111111]
br_ln140                  (br               ) [ 000000000000000000000000000000000000000000000]
br_ln147                  (br               ) [ 000000000000000000000000000000000000000000000]
add_ln81_1                (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln81_2              (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln81_1               (sext             ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_2           (getelementptr    ) [ 000000000001111111100000000000000000000000000]
store_ln158               (store            ) [ 000000000000000000000000000000000000000000000]
add_ln87                  (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln9                 (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln87                 (sext             ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_3           (getelementptr    ) [ 000000000000000001111111000000000000000000000]
clu_addr_load_2_req       (readreq          ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_3_req       (writereq         ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_2_read      (read             ) [ 000000000000000000000000000000000000000000000]
reg_lid                   (trunc            ) [ 000000000000000000000000000000000000000000000]
store_ln152               (store            ) [ 000000000000000000000000000000000000000000000]
write_ln87                (write            ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_req         (writereq         ) [ 000000000000000000000000000000000000000000000]
write_ln87                (write            ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_3_resp      (writeresp        ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_resp        (writeresp        ) [ 000000000000000000000000000000000000000000000]
br_ln161                  (br               ) [ 000000000000000000000000000000000000000000000]
tmp                       (partselect       ) [ 000000000000000000000000000000000000000000000]
icmp_ln164                (icmp             ) [ 000000000000000000000000011111111111111111111]
br_ln164                  (br               ) [ 000000000000000000000000000000000000000000000]
tmp_1                     (partselect       ) [ 000000000000000000000000000000000000000000000]
icmp_ln167                (icmp             ) [ 000000000000000000000000011111111111111111111]
br_ln167                  (br               ) [ 000000000000000000000000000000000000000000000]
lshr_ln                   (partselect       ) [ 000000000000000000000000001111111111111111100]
add_ln87_1                (add              ) [ 000000000000000000000000000000000000000000000]
trunc_ln87_1              (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln87_1               (sext             ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_4           (getelementptr    ) [ 000000000000000000000000001111111000000000000]
internal_lin_counter_load (load             ) [ 000000000000000000000000000000000000000000000]
add_ln200                 (add              ) [ 000000000000000000000000000000000000000000000]
store_ln200               (store            ) [ 000000000000000000000000000000000000000000000]
write_ln201               (write            ) [ 000000000000000000000000000000000000000000000]
store_ln203               (store            ) [ 000000000000000000000000000000000000000000000]
clu_addr_addr_4_req       (writereq         ) [ 000000000000000000000000000000000000000000000]
write_ln87                (write            ) [ 000000000000000000000000000000000000000000000]
trunc_ln81_4              (partselect       ) [ 000000000000000000000000000000011110000000000]
clu_addr_addr_4_resp      (writeresp        ) [ 000000000000000000000000000000000000000000000]
zext_ln176                (zext             ) [ 000000000000000000000000000000000011111110000]
add_ln176                 (add              ) [ 000000000000000000000000000000000010000000000]
call_ln81                 (call             ) [ 000000000000000000000000000000000000000000000]
trunc_ln10                (partselect       ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_1          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln182               (store            ) [ 000000000000000000000000000000000000000000000]
trunc_ln11                (partselect       ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_2          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln183               (store            ) [ 000000000000000000000000000000000000000000000]
trunc_ln12                (partselect       ) [ 000000000000000000000000000000000000100000000]
trunc_ln13                (partselect       ) [ 000000000000000000000000000000000000100000000]
trunc_ln14                (partselect       ) [ 000000000000000000000000000000000000110000000]
trunc_ln15                (partselect       ) [ 000000000000000000000000000000000000110000000]
trunc_ln16                (partselect       ) [ 000000000000000000000000000000000000111000000]
trunc_ln189               (trunc            ) [ 000000000000000000000000000000000000111000000]
lin_frame_addr_3          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln184               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_4          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln185               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_5          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln186               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_6          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln187               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_7          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln188               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_8          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln189               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_9          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln190               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_10         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln191               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_11         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln192               (store            ) [ 000000000000000000000000000000000000000000000]
add_ln193                 (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln193                (zext             ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_12         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln193               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_13         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln195               (store            ) [ 000000000000000000000000000000000000000000000]
PL_Data_load              (load             ) [ 000000000000000000000000000000000000000000000]
zext_ln196                (zext             ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_14         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln196               (store            ) [ 000000000000000000000000000000000000000000000]
zext_ln172                (zext             ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_15         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln197               (store            ) [ 000000000000000000000000000000000000000000000]
lin_frame_addr_16         (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln198               (store            ) [ 000000000000000000000000000000000000000000000]
call_ln202                (call             ) [ 000000000000000000000000000000000000000000000]
br_ln204                  (br               ) [ 000000000000000000000000000000000000000000000]
br_ln205                  (br               ) [ 000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000000000000]
br_ln207                  (br               ) [ 000000000000000000000000000000000000000000000]
ret_ln207                 (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clu_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clu_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="linbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ps_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="timestamp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="received_lin">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_lin"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="PLIN_Ctrl_run_state">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PLIN_Ctrl_run_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="PL_Data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="internal_lin_counter">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dropped_lin_counter">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_lin_process.1_Pipeline_VITIS_LOOP_176_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_lin_ddr.1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="empty_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lin_frame_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lin_frame/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="EN_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EN_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="timestamp_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ddr_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="linbase_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linbase_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_writeresp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="clu_addr_load_req/3 clu_addr_addr_req/18 clu_addr_addr_resp/20 "/>
</bind>
</comp>

<comp id="211" class="1004" name="clu_addr_addr_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="8"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clu_addr_addr_read/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="clu_addr_load_2_req/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_writeresp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="clu_addr_addr_3_req/17 clu_addr_addr_3_resp/19 "/>
</bind>
</comp>

<comp id="230" class="1004" name="clu_addr_addr_2_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="8"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clu_addr_addr_2_read/18 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln87_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="2"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/18 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln87_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="17"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="0" index="3" bw="1" slack="0"/>
<pin id="251" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/19 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln201_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln201/25 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_writeresp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="clu_addr_addr_4_req/26 clu_addr_addr_4_resp/28 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln87_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2"/>
<pin id="273" dir="0" index="2" bw="9" slack="0"/>
<pin id="274" dir="0" index="3" bw="1" slack="0"/>
<pin id="275" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/27 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lin_frame_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="0"/>
<pin id="315" dir="0" index="4" bw="5" slack="0"/>
<pin id="316" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="318" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 store_ln182/35 store_ln183/35 store_ln184/36 store_ln185/36 store_ln186/37 store_ln187/37 store_ln188/38 store_ln189/38 store_ln190/39 store_ln191/39 store_ln192/40 store_ln193/40 store_ln195/41 store_ln196/41 store_ln197/42 store_ln198/42 "/>
</bind>
</comp>

<comp id="293" class="1004" name="PLIN_Ctrl_run_state_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PLIN_Ctrl_run_state_addr/9 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="PLIN_Ctrl_run_state_load/9 store_ln158/11 store_ln203/25 "/>
</bind>
</comp>

<comp id="308" class="1004" name="lin_frame_addr_1_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_1/35 "/>
</bind>
</comp>

<comp id="320" class="1004" name="lin_frame_addr_2_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_2/35 "/>
</bind>
</comp>

<comp id="328" class="1004" name="lin_frame_addr_3_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_3/36 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lin_frame_addr_4_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_4/36 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lin_frame_addr_5_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_5/37 "/>
</bind>
</comp>

<comp id="352" class="1004" name="lin_frame_addr_6_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_6/37 "/>
</bind>
</comp>

<comp id="360" class="1004" name="lin_frame_addr_7_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_7/38 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lin_frame_addr_8_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_8/38 "/>
</bind>
</comp>

<comp id="376" class="1004" name="lin_frame_addr_9_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_9/39 "/>
</bind>
</comp>

<comp id="385" class="1004" name="lin_frame_addr_10_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_10/39 "/>
</bind>
</comp>

<comp id="393" class="1004" name="lin_frame_addr_11_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_11/40 "/>
</bind>
</comp>

<comp id="401" class="1004" name="lin_frame_addr_12_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="0"/>
<pin id="405" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_12/40 "/>
</bind>
</comp>

<comp id="409" class="1004" name="lin_frame_addr_13_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="5" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_13/41 "/>
</bind>
</comp>

<comp id="417" class="1004" name="lin_frame_addr_14_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="0"/>
<pin id="421" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_14/41 "/>
</bind>
</comp>

<comp id="425" class="1004" name="lin_frame_addr_15_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_15/42 "/>
</bind>
</comp>

<comp id="433" class="1004" name="lin_frame_addr_16_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr_16/42 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="62" slack="3"/>
<pin id="445" dir="0" index="3" bw="5" slack="0"/>
<pin id="446" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="447" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/33 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_write_lin_ddr_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="0" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="64" slack="28"/>
<pin id="454" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="455" dir="0" index="4" bw="16" slack="0"/>
<pin id="456" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/43 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="10"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/16 add_ln87_1/25 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="62" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="3" slack="0"/>
<pin id="469" dir="0" index="3" bw="7" slack="0"/>
<pin id="470" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/16 trunc_ln87_1/25 "/>
</bind>
</comp>

<comp id="475" class="1004" name="EN_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="EN_cast/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln138_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="exitcond181_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="5" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond181/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="empty_67_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln0_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="5" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln81_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="1"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="62" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="0"/>
<pin id="517" dir="0" index="2" bw="3" slack="0"/>
<pin id="518" dir="0" index="3" bw="7" slack="0"/>
<pin id="519" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln81_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="62" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="clu_addr_addr_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln140_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="8"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln140_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln81_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="9"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln81_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="62" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="0" index="3" bw="7" slack="0"/>
<pin id="552" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln81_2/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln81_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="62" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_1/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="clu_addr_addr_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr_2/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln87_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="62" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/16 "/>
</bind>
</comp>

<comp id="571" class="1004" name="clu_addr_addr_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr_3/16 "/>
</bind>
</comp>

<comp id="577" class="1004" name="reg_lid_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="reg_lid/18 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln152_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="0"/>
<pin id="583" dir="0" index="1" bw="6" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/18 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="0" index="3" bw="3" slack="0"/>
<pin id="592" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln164_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/25 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="0" index="2" bw="3" slack="0"/>
<pin id="606" dir="0" index="3" bw="3" slack="0"/>
<pin id="607" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/25 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln167_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="0" index="1" bw="2" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/25 "/>
</bind>
</comp>

<comp id="617" class="1004" name="lshr_ln_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="1"/>
<pin id="620" dir="0" index="2" bw="4" slack="0"/>
<pin id="621" dir="0" index="3" bw="4" slack="0"/>
<pin id="622" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/25 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln87_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="62" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_1/25 "/>
</bind>
</comp>

<comp id="630" class="1004" name="clu_addr_addr_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr_4/25 "/>
</bind>
</comp>

<comp id="636" class="1004" name="internal_lin_counter_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="internal_lin_counter_load/25 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln200_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/25 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln200_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/25 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln81_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="62" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="15"/>
<pin id="656" dir="0" index="2" bw="3" slack="0"/>
<pin id="657" dir="0" index="3" bw="7" slack="0"/>
<pin id="658" dir="1" index="4" bw="62" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln81_4/30 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln176_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="8"/>
<pin id="664" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/33 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln176_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/33 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln10_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="64" slack="20"/>
<pin id="675" dir="0" index="2" bw="7" slack="0"/>
<pin id="676" dir="0" index="3" bw="7" slack="0"/>
<pin id="677" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/35 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln11_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="64" slack="20"/>
<pin id="685" dir="0" index="2" bw="7" slack="0"/>
<pin id="686" dir="0" index="3" bw="7" slack="0"/>
<pin id="687" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/35 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln12_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="64" slack="20"/>
<pin id="695" dir="0" index="2" bw="7" slack="0"/>
<pin id="696" dir="0" index="3" bw="7" slack="0"/>
<pin id="697" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/35 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln13_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="64" slack="20"/>
<pin id="704" dir="0" index="2" bw="7" slack="0"/>
<pin id="705" dir="0" index="3" bw="7" slack="0"/>
<pin id="706" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/35 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln14_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="64" slack="20"/>
<pin id="713" dir="0" index="2" bw="6" slack="0"/>
<pin id="714" dir="0" index="3" bw="6" slack="0"/>
<pin id="715" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14/35 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln15_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="64" slack="20"/>
<pin id="722" dir="0" index="2" bw="6" slack="0"/>
<pin id="723" dir="0" index="3" bw="6" slack="0"/>
<pin id="724" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/35 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln16_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="64" slack="20"/>
<pin id="731" dir="0" index="2" bw="5" slack="0"/>
<pin id="732" dir="0" index="3" bw="5" slack="0"/>
<pin id="733" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16/35 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln189_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="20"/>
<pin id="739" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/35 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln193_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="7"/>
<pin id="742" dir="0" index="1" bw="4" slack="0"/>
<pin id="743" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193/40 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln193_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="5" slack="0"/>
<pin id="747" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/40 "/>
</bind>
</comp>

<comp id="750" class="1004" name="PL_Data_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="0"/>
<pin id="752" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PL_Data_load/41 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln196_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/41 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln172_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="17"/>
<pin id="761" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/42 "/>
</bind>
</comp>

<comp id="763" class="1005" name="empty_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="770" class="1005" name="EN_read_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="8"/>
<pin id="772" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="EN_read "/>
</bind>
</comp>

<comp id="775" class="1005" name="timestamp_read_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="20"/>
<pin id="777" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="timestamp_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="ddr_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="64" slack="28"/>
<pin id="789" dir="1" index="1" bw="64" slack="28"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="linbase_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="64" slack="1"/>
<pin id="794" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="linbase_read "/>
</bind>
</comp>

<comp id="800" class="1005" name="EN_cast_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="24"/>
<pin id="802" dir="1" index="1" bw="8" slack="24"/>
</pin_list>
<bind>
<opset="EN_cast "/>
</bind>
</comp>

<comp id="808" class="1005" name="clu_addr_addr_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="PLIN_Ctrl_run_state_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="4" slack="1"/>
<pin id="817" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="PLIN_Ctrl_run_state_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="PLIN_Ctrl_run_state_load_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="20"/>
<pin id="822" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="PLIN_Ctrl_run_state_load "/>
</bind>
</comp>

<comp id="824" class="1005" name="clu_addr_addr_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_read "/>
</bind>
</comp>

<comp id="831" class="1005" name="trunc_ln140_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="20"/>
<pin id="833" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln140 "/>
</bind>
</comp>

<comp id="835" class="1005" name="clu_addr_addr_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="clu_addr_addr_3_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_3 "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln164_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="19"/>
<pin id="849" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln164 "/>
</bind>
</comp>

<comp id="851" class="1005" name="icmp_ln167_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="19"/>
<pin id="853" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln167 "/>
</bind>
</comp>

<comp id="855" class="1005" name="lshr_ln_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="8"/>
<pin id="857" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="861" class="1005" name="clu_addr_addr_4_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_4 "/>
</bind>
</comp>

<comp id="867" class="1005" name="trunc_ln81_4_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="62" slack="3"/>
<pin id="869" dir="1" index="1" bw="62" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln81_4 "/>
</bind>
</comp>

<comp id="872" class="1005" name="zext_ln176_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="7"/>
<pin id="874" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln176 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln176_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="5" slack="1"/>
<pin id="879" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176 "/>
</bind>
</comp>

<comp id="882" class="1005" name="trunc_ln12_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="1"/>
<pin id="884" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="887" class="1005" name="trunc_ln13_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="892" class="1005" name="trunc_ln14_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="2"/>
<pin id="894" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln15_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="2"/>
<pin id="899" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="902" class="1005" name="trunc_ln16_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="3"/>
<pin id="904" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln189_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="3"/>
<pin id="909" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln189 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="74" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="72" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="82" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="84" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="86" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="244"><net_src comp="82" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="245"><net_src comp="88" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="252"><net_src comp="84" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="90" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="86" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="255"><net_src comp="88" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="261"><net_src comp="108" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="82" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="84" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="112" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="279"><net_src comp="88" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="78" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="110" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="325"><net_src comp="60" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="142" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="144" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="146" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="148" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="150" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="152" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="154" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="392"><net_src comp="385" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="156" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="400"><net_src comp="393" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="160" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="408"><net_src comp="401" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="162" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="416"><net_src comp="409" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="164" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="424"><net_src comp="417" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="166" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="432"><net_src comp="425" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="438"><net_src comp="60" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="168" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="440"><net_src comp="433" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="448"><net_src comp="114" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="0" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="457"><net_src comp="170" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="4" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="20" pin="0"/><net_sink comp="450" pin=4"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="68" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="70" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="180" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="496"><net_src comp="484" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="484" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="58" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="66" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="509" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="68" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="70" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="527"><net_src comp="514" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="0" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="541"><net_src comp="211" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="76" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="66" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="68" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="560"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="0" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="465" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="0" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="230" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="16" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="593"><net_src comp="92" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="22" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="595"><net_src comp="94" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="600"><net_src comp="587" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="96" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="608"><net_src comp="98" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="68" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="94" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="602" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="100" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="102" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="104" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="625"><net_src comp="106" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="629"><net_src comp="465" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="0" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="18" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="22" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="646"><net_src comp="640" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="18" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="659"><net_src comp="66" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="68" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="661"><net_src comp="70" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="58" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="671"><net_src comp="665" pin="2"/><net_sink comp="441" pin=3"/></net>

<net id="678"><net_src comp="116" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="118" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="680"><net_src comp="70" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="681"><net_src comp="672" pin="4"/><net_sink comp="286" pin=4"/></net>

<net id="688"><net_src comp="116" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="120" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="690"><net_src comp="122" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="691"><net_src comp="682" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="124" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="700"><net_src comp="126" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="707"><net_src comp="116" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="128" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="709"><net_src comp="130" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="716"><net_src comp="116" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="132" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="718"><net_src comp="134" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="725"><net_src comp="116" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="42" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="727"><net_src comp="136" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="734"><net_src comp="116" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="138" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="736"><net_src comp="140" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="744"><net_src comp="158" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="740" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="753"><net_src comp="16" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="762"><net_src comp="759" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="766"><net_src comp="172" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="773"><net_src comp="180" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="778"><net_src comp="186" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="784"><net_src comp="775" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="785"><net_src comp="775" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="786"><net_src comp="775" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="790"><net_src comp="192" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="795"><net_src comp="198" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="799"><net_src comp="792" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="803"><net_src comp="475" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="811"><net_src comp="528" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="814"><net_src comp="808" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="818"><net_src comp="293" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="823"><net_src comp="300" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="211" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="834"><net_src comp="538" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="561" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="844"><net_src comp="571" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="850"><net_src comp="596" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="611" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="617" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="864"><net_src comp="630" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="870"><net_src comp="653" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="875"><net_src comp="662" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="880"><net_src comp="665" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="441" pin=3"/></net>

<net id="885"><net_src comp="692" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="890"><net_src comp="701" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="895"><net_src comp="710" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="900"><net_src comp="719" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="905"><net_src comp="728" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="910"><net_src comp="737" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="286" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: clu_addr | {17 18 19 20 21 22 23 24 26 27 28 29 30 31 32 }
	Port: ps_ddr | {43 44 }
	Port: received_lin | {25 }
	Port: PLIN_Ctrl_run_state | {11 25 }
	Port: PL_Data | {18 }
	Port: internal_lin_counter | {25 }
	Port: dropped_lin_counter | {43 44 }
 - Input state : 
	Port: single_lin_process.1 : clu_addr | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 33 34 }
	Port: single_lin_process.1 : linbase | {1 }
	Port: single_lin_process.1 : ps_ddr | {43 44 }
	Port: single_lin_process.1 : ddr | {1 }
	Port: single_lin_process.1 : timestamp | {1 }
	Port: single_lin_process.1 : EN | {1 }
	Port: single_lin_process.1 : received_lin | {}
	Port: single_lin_process.1 : PLIN_Ctrl_run_state | {9 10 }
	Port: single_lin_process.1 : PL_Data | {41 }
	Port: single_lin_process.1 : internal_lin_counter | {25 }
	Port: single_lin_process.1 : dropped_lin_counter | {43 44 }
  - Chain level:
	State 1
		store_ln138 : 1
	State 2
		p_cast : 1
		exitcond181 : 1
		empty_67 : 1
		br_ln0 : 2
		lin_frame_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		trunc_ln : 1
		sext_ln81 : 2
		clu_addr_addr : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		PLIN_Ctrl_run_state_addr : 1
		PLIN_Ctrl_run_state_load : 2
	State 10
		br_ln140 : 1
		br_ln147 : 1
		trunc_ln81_2 : 1
		sext_ln81_1 : 2
		clu_addr_addr_2 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		trunc_ln9 : 1
		sext_ln87 : 2
		clu_addr_addr_3 : 3
	State 17
	State 18
		store_ln152 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		icmp_ln164 : 1
		br_ln164 : 2
		icmp_ln167 : 1
		br_ln167 : 2
		trunc_ln87_1 : 1
		sext_ln87_1 : 2
		clu_addr_addr_4 : 3
		add_ln200 : 1
		store_ln200 : 2
		write_ln201 : 2
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		add_ln176 : 1
		call_ln81 : 2
	State 34
	State 35
		store_ln182 : 1
		store_ln183 : 1
	State 36
		store_ln184 : 1
		store_ln185 : 1
	State 37
		store_ln186 : 1
		store_ln187 : 1
	State 38
		store_ln188 : 1
		store_ln189 : 1
	State 39
		store_ln190 : 1
		store_ln191 : 1
	State 40
		store_ln192 : 1
		zext_ln193 : 1
		store_ln193 : 2
	State 41
		store_ln195 : 1
		zext_ln196 : 1
		store_ln196 : 2
	State 42
		store_ln197 : 1
		store_ln198 : 1
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441 |    0    |  0.427  |   115   |    35   |    0    |
|          |                 grp_write_lin_ddr_1_fu_450                |    0    |  5.2305 |   857   |   894   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         grp_fu_460                        |    0    |    0    |    0    |    71   |    0    |
|          |                      empty_67_fu_498                      |    0    |    0    |    0    |    12   |    0    |
|          |                      add_ln81_fu_509                      |    0    |    0    |    0    |    71   |    0    |
|    add   |                     add_ln81_1_fu_542                     |    0    |    0    |    0    |    71   |    0    |
|          |                      add_ln200_fu_640                     |    0    |    0    |    0    |    39   |    0    |
|          |                      add_ln176_fu_665                     |    0    |    0    |    0    |    12   |    0    |
|          |                      add_ln193_fu_740                     |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     exitcond181_fu_492                    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |                     icmp_ln164_fu_596                     |    0    |    0    |    0    |    8    |    0    |
|          |                     icmp_ln167_fu_611                     |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    EN_read_read_fu_180                    |    0    |    0    |    0    |    0    |    0    |
|          |                 timestamp_read_read_fu_186                |    0    |    0    |    0    |    0    |    0    |
|   read   |                    ddr_read_read_fu_192                   |    0    |    0    |    0    |    0    |    0    |
|          |                  linbase_read_read_fu_198                 |    0    |    0    |    0    |    0    |    0    |
|          |               clu_addr_addr_read_read_fu_211              |    0    |    0    |    0    |    0    |    0    |
|          |              clu_addr_addr_2_read_read_fu_230             |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    grp_writeresp_fu_204                   |    0    |    0    |    0    |    0    |    0    |
| writeresp|                    grp_writeresp_fu_223                   |    0    |    0    |    0    |    0    |    0    |
|          |                    grp_writeresp_fu_263                   |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                     grp_readreq_fu_216                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  write_ln87_write_fu_235                  |    0    |    0    |    0    |    0    |    0    |
|   write  |                  write_ln87_write_fu_246                  |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln201_write_fu_256                 |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln87_write_fu_270                  |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         grp_fu_465                        |    0    |    0    |    0    |    0    |    0    |
|          |                      trunc_ln_fu_514                      |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln81_2_fu_547                    |    0    |    0    |    0    |    0    |    0    |
|          |                         tmp_fu_587                        |    0    |    0    |    0    |    0    |    0    |
|          |                        tmp_1_fu_602                       |    0    |    0    |    0    |    0    |    0    |
|          |                       lshr_ln_fu_617                      |    0    |    0    |    0    |    0    |    0    |
|partselect|                    trunc_ln81_4_fu_653                    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln10_fu_672                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln11_fu_682                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln12_fu_692                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln13_fu_701                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln14_fu_710                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln15_fu_719                     |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln16_fu_728                     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       EN_cast_fu_475                      |    0    |    0    |    0    |    0    |    0    |
|          |                       p_cast_fu_487                       |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln140_fu_534                     |    0    |    0    |    0    |    0    |    0    |
|   zext   |                     zext_ln176_fu_662                     |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln193_fu_745                     |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln196_fu_754                     |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln172_fu_759                     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      sext_ln81_fu_524                     |    0    |    0    |    0    |    0    |    0    |
|   sext   |                     sext_ln81_1_fu_557                    |    0    |    0    |    0    |    0    |    0    |
|          |                      sext_ln87_fu_567                     |    0    |    0    |    0    |    0    |    0    |
|          |                     sext_ln87_1_fu_626                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     trunc_ln140_fu_538                    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                       reg_lid_fu_577                      |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln189_fu_737                    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                           |    0    |  5.6575 |   972   |   1242  |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|lin_frame|    0   |   16   |    4   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   16   |    4   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|         EN_cast_reg_800        |    8   |
|         EN_read_reg_770        |    4   |
|PLIN_Ctrl_run_state_addr_reg_815|    4   |
|PLIN_Ctrl_run_state_load_reg_820|    1   |
|        add_ln176_reg_877       |    5   |
|     clu_addr_addr_2_reg_835    |   32   |
|     clu_addr_addr_3_reg_841    |   32   |
|     clu_addr_addr_4_reg_861    |   32   |
|   clu_addr_addr_read_reg_824   |   32   |
|      clu_addr_addr_reg_808     |   32   |
|        ddr_read_reg_787        |   64   |
|          empty_reg_763         |    5   |
|       icmp_ln164_reg_847       |    1   |
|       icmp_ln167_reg_851       |    1   |
|      linbase_read_reg_792      |   64   |
|         lshr_ln_reg_855        |    4   |
|     timestamp_read_reg_775     |   64   |
|       trunc_ln12_reg_882       |    8   |
|       trunc_ln13_reg_887       |    8   |
|       trunc_ln140_reg_831      |    1   |
|       trunc_ln14_reg_892       |    8   |
|       trunc_ln15_reg_897       |    8   |
|       trunc_ln16_reg_902       |    8   |
|       trunc_ln189_reg_907      |    8   |
|      trunc_ln81_4_reg_867      |   62   |
|       zext_ln176_reg_872       |    5   |
+--------------------------------+--------+
|              Total             |   501  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                    grp_writeresp_fu_204                   |  p0  |   3  |   1  |    3   |
|                    grp_writeresp_fu_223                   |  p0  |   2  |   1  |    2   |
|                    grp_writeresp_fu_263                   |  p0  |   2  |   1  |    2   |
|                     grp_access_fu_286                     |  p0  |   9  |   5  |   45   ||    49   |
|                     grp_access_fu_286                     |  p1  |   6  |   8  |   48   ||    26   |
|                     grp_access_fu_286                     |  p2  |   8  |   0  |    0   ||    43   |
|                     grp_access_fu_286                     |  p4  |   8  |   5  |   40   ||    43   |
|                     grp_access_fu_300                     |  p0  |   2  |   4  |    8   ||    9    |
|                     grp_access_fu_300                     |  p1  |   2  |   1  |    2   |
| grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441 |  p3  |   2  |   5  |   10   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   160  ||  5.446  ||   179   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    5   |   972  |  1242  |    0   |
|   Memory  |    0   |    -   |   16   |    4   |    0   |
|Multiplexer|    -   |    5   |    -   |   179  |    -   |
|  Register |    -   |    -   |   501  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |  1489  |  1425  |    0   |
+-----------+--------+--------+--------+--------+--------+
