********************************************************************************
 *
 * Copyright (c) 2015 Cirrus Logic International (UK) Ltd.  All rights reserved.
 *
 * This software as well as any related documentation is furnished under
 * license and may only be used or copied in accordance with the terms of the
 * license. The information in this file is furnished for informational use
 * only, is subject to change without notice, and should not be construed as
 * a commitment by Cirrus Logic International (UK) Ltd.  Cirrus Logic International
 * (UK) Ltd assumes no responsibility or liability for any errors or inaccuracies
 * that may appear in this document or any software that may be provided in
 * association with this document.
 *
 * Except as permitted by such license, no part of this document may be
 * reproduced, stored in a retrieval system, or transmitted in any form or by
 * any means without the express written consent of Cirrus Logic International
 * (UK) Ltd or affiliated companies.
 *
 * @file tracefw_clwr_settings.txt
 * @brief  WISCE use case script to configure audio routing after firmware has
 *         been loaded for the trace test.
 *
 * @warning
 *     This software is specifically written for Cirrus Logic devices.
 *     It may not be used with other devices.
 *
 *******************************************************************************

 ************************************* I/O routings *****************************************
  0x300 0x000C SMbus_32inx_16dat     Write  0x34      * Input Enables(300H):     000C  IN6L_ENA=0, IN6R_ENA=0, IN5L_ENA=0, IN5R_ENA=0, IN4L_ENA=0, IN4R_ENA=0, IN3L_ENA=0, IN3R_ENA=0, IN2L_ENA=1, IN2R_ENA=1, IN1L_ENA=0, IN1R_ENA=0
  0x400 0x0003 SMbus_32inx_16dat     Write  0x34      * Output Enables 1(400H):  0003  OUT6L_ENA=0, OUT6R_ENA=0, OUT5L_ENA=0, OUT5R_ENA=0, SPKOUTL_ENA=0, SPKOUTR_ENA=0, HP3L_ENA=0, HP3R_ENA=0, HP2L_ENA=0, HP2R_ENA=0, HP1L_ENA=1, HP1R_ENA=1
  0x318 0x2280 SMbus_32inx_16dat     Write  0x34      * IN2L Control(318H):      2280  IN2L_HPF=0, IN2_OSR=3.072MHz, IN2_DMIC_SUP=MICVDD, IN2_MODE=Single-ended (IN1xP), IN2L_PGA_VOL=0dB
  0x319 0x0280 SMbus_32inx_16dat     Write  0x34      * ADC Digital Volume 2L(319H): 0280  IN_VU=1, IN2L_MUTE=0, IN2L_VOL=0dB
  0x31D 0x0280 SMbus_32inx_16dat     Write  0x34      * ADC Digital Volume 2R(31DH): 0280  IN_VU=1, IN2R_MUTE=0, IN2R_VOL=0dB
  0x411 0x0280 SMbus_32inx_16dat     Write  0x34      * DAC Digital Volume 1L(411H): 0280  OUT_VU=1, OUT1L_MUTE=0, OUT1L_VOL=0dB
  0x415 0x0280 SMbus_32inx_16dat     Write  0x34      * DAC Digital Volume 1R(415H): 0280  OUT_VU=1, OUT1R_MUTE=0, OUT1R_VOL=0dB
  0x680 0x0063 SMbus_32inx_16dat     Write  0x34      * OUT1LMIX Input 1 Source(680H): 0063  OUT1LMIX_STS1=0, OUT1LMIX_SRC1=LHPF 4
  0x688 0x0063 SMbus_32inx_16dat     Write  0x34      * OUT1RMIX Input 1 Source(688H): 0063  OUT1RMIX_STS1=0, OUT1RMIX_SRC1=LHPF 4

  ********************************** Set up SAD operation ************************************

  **************** Set-up L/HPFs; 2 x HPF @ Fc=300Hz, 2x LPF @ Fc=3000Hz @16k ****************
  0xE00 0x0000 SMbus_32inx_16dat     Write  0x34      * FX_Ctrl1(E00H):          0000  FX_RATE=SAMPLE_RATE_1
  0xEC1 0xF1C8 SMbus_32inx_16dat     Write  0x34      * HPLPF1_2(EC1H):          F1C8  LHPF1_COEFF=1111_0001_1100_1000
  0xEC0 0x0003 SMbus_32inx_16dat     Write  0x34      * HPLPF1_1(EC0H):          0003  LHPF1_MODE=1, LHPF1_ENA=1
  0xEC5 0xF1C8 SMbus_32inx_16dat     Write  0x34      * HPLPF2_2(EC5H):          F1C8  LHPF2_COEFF=1111_0001_1100_1000
  0xEC4 0x0003 SMbus_32inx_16dat     Write  0x34      * HPLPF2_1(EC4H):          0003  LHPF2_MODE=1, LHPF2_ENA=1
  0xEC9 0xFCD1 SMbus_32inx_16dat     Write  0x34      * HPLPF3_2(EC9H):          FCD1  LHPF3_COEFF=1111_1100_1101_0001
  0xEC8 0x0001 SMbus_32inx_16dat     Write  0x34      * HPLPF3_1(EC8H):          0001  LHPF3_MODE=0, LHPF3_ENA=1
  0xECD 0xFCD1 SMbus_32inx_16dat     Write  0x34      * HPLPF4_2(ECDH):          FCD1  LHPF4_COEFF=1111_1100_1101_0001
  0xECC 0x0001 SMbus_32inx_16dat     Write  0x34      * HPLPF4_1(ECCH):          0001  LHPF4_MODE=0, LHPF4_ENA=1
  0x900 0x0012 SMbus_32inx_16dat     Write  0x34      * HPLP1MIX_Input_1_Source(900H): 0012  LHPF1MIX_STS1=0, LHPF1MIX_SRC1= IN2L
  0x908 0x0060 SMbus_32inx_16dat     Write  0x34      * HPLP2MIX_Input_1_Source(908H): 0060  LHPF2MIX_STS1=0, LHPF2MIX_SRC1= LHPF 1
  0x910 0x0061 SMbus_32inx_16dat     Write  0x34      * HPLP3MIX_Input_1_Source(910H): 0061  LHPF3MIX_STS1=0, LHPF3MIX_SRC1= LHPF 2
  0x918 0x0062 SMbus_32inx_16dat     Write  0x34      * HPLP4MIX_Input_1_Source(918H): 0062  LHPF4MIX_STS1=0, LHPF4MIX_SRC1= LHPF 3
  0x8C0 0x0063 SMbus_32inx_16dat     Write  0x34      * DRC1LMIX_Input_1_Source(8C0H): 0063  DRC1LMIX_STS1=0, DRC1LMIX_SRC1= LHPF 4

  * Route audio to the algorithm
  0xC00 0x8063 SMbus_32inx_16dat     Write  0x34      * DSP6LMIX_Input_1_Source(C00H): 8063  DSP6LMIX_STS1=1, DSP6LMIX_SRC1=LHPF 4
  0xC08 0x8063 SMbus_32inx_16dat     Write  0x34      * DSP6RMIX_Input_1_Source(C08H): 8063  DSP6RMIX_STS1=1, DSP6RMIX_SRC1=LHPF 4

  #setting trace firmware channels to 2
  0x32005A 0x0002 SMbus_32inx_32dat     Write  0x34      * FIRMWARE_CLEARWATER_MCDEBUG_NO_OF_CHANNELS(32005AH): 0002  FIRMWARE_CLEARWATER_MCDEBUG_NO_OF_CHANNELS=2  
