
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118392                       # Number of seconds simulated
sim_ticks                                118392379098                       # Number of ticks simulated
final_tick                               1171061397163                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142255                       # Simulator instruction rate (inst/s)
host_op_rate                                   184480                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5274028                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912568                       # Number of bytes of host memory used
host_seconds                                 22448.19                       # Real time elapsed on the host
sim_insts                                  3193358417                       # Number of instructions simulated
sim_ops                                    4141247014                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2429824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1660160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1954944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6049792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1242880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1242880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18983                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12970                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15273                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 47264                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9710                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9710                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20523483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14022524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        11893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16512414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51099505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        11893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10497973                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10497973                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10497973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20523483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14022524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        11893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16512414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61597478                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142127707                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23422426                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18980581                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030427                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9423731                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504642                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90201                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102170916                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128941791                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23422426                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11499625                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28170799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6594205                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3220326                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11923703                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138080722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109909923     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2648514      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2021340      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4960677      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1116667      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602543      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212351      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763029      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13845678     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138080722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164798                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907225                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100974525                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4781332                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27736665                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111157                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4477041                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043294                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41645                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155546704                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77821                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4477041                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101829405                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1328808                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1996050                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26983684                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1465732                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153951611                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21142                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269727                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       164441                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216286013                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717060981                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717060981                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45590503                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37429                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20895                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4969820                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14851927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7248249                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       123292                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607774                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151223052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37415                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140463426                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190081                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27607513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59812797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4347                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138080722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017256                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564759                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79257575     57.40%     57.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24715776     17.90%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11546932      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8468480      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7534737      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990511      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959326      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458193      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149192      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138080722                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564069     68.80%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113772     13.88%     82.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142000     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117895047     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111671      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13261248      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7178926      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140463426                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988290                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819841                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420017496                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178868398                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136929558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141283267                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345013                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3617959                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       222476                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4477041                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         817502                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91500                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151260467                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14851927                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7248249                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20881                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1104616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1157091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2261707                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137932352                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744715                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2531074                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19921959                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19590059                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7177244                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970482                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137109553                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136929558                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82127374                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227530837                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963426                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360951                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28452718                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033618                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133603681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692577                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83235013     62.30%     62.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563109     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383482      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5446352      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337340      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561427      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321352      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989149      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766457      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133603681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766457                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282099377                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307001588                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4046985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.421277                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.421277                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703593                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703593                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621975948                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190724747                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145515990                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142127707                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20895728                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18316109                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1627554                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10407265                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10098981                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1453256                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51071                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110256612                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116156580                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20895728                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11552237                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23631477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5319092                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1934474                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12566565                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1026673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139504590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115873113     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1187995      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2178735      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1822301      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3349891      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3625627      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          787706      0.56%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          618736      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10060486      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139504590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147021                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.817269                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109390307                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2979682                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23434239                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23184                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3677174                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2240450                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4854                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131064634                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1326                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3677174                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109828934                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1453628                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       740426                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23007392                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       797032                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130151583                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82444                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       484495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    172813660                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    590495221                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    590495221                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    139485569                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33328079                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18557                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9284                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2516194                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21701701                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4200530                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77045                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       935010                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         128640585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        120879063                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        96885                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21287744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45677275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139504590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866488                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477649                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89185686     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20496637     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10288897      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6749476      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7033981      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3638835      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1628878      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       404763      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77437      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139504590                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         301800     59.91%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        126495     25.11%     85.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75472     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     95396422     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1010906      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9273      0.01%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20292361     16.79%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4170101      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     120879063                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.850496                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             503767                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004168                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381863363                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149947176                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118147508                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     121382830                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       225387                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3921561                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128766                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3677174                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         984832                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48447                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    128659141                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46722                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21701701                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4200530                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9284                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          291                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       787763                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       966221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1753984                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    119581348                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19979584                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1297710                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24149503                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18424249                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4169919                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.841365                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118254015                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118147508                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68244447                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        161921923                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.831277                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421465                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93745768                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    106466932                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22193058                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1631992                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135827416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96295208     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15333743     11.29%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11093449      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2478075      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2819110      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       999639      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4192820      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       842465      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1772907      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135827416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93745768                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     106466932                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21851901                       # Number of memory references committed
system.switch_cpus1.commit.loads             17780137                       # Number of loads committed
system.switch_cpus1.commit.membars               9272                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16675271                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         92931037                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1436658                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1772907                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262714499                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          260997243                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2623117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93745768                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            106466932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93745768                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.516097                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.516097                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.659588                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.659588                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       553293954                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      155180279                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137535280                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18544                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142127707                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22895003                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18864494                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1901154                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8799624                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8528408                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2398629                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85744                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102788209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126329988                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22895003                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10927037                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26820983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6142813                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5614876                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11912153                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1548863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139437214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.546753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112616231     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2748166      1.97%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2340608      1.68%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2336744      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2229343      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1089016      0.78%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          756497      0.54%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1963254      1.41%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13357355      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139437214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161088                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.888848                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       101665741                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6977782                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26476439                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110501                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4206750                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3680220                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6393                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     152451448                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50567                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4206750                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       102176658                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4564639                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1267073                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26062561                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1159532                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151033529                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          486                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        413045                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       607177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3688                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    211316377                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    703841978                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    703841978                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166155987                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45160390                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32122                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16300                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3786156                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14999971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7793753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       306613                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1723193                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147170376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32122                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137239023                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       104857                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24822392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56888875                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          478                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139437214                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984235                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.583266                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82901887     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23371381     16.76%     76.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11749772      8.43%     84.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7698826      5.52%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6819345      4.89%     95.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2677027      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3019142      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1104419      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        95415      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139437214                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         965606     74.64%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        157753     12.19%     86.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170402     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113364676     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1978170      1.44%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15822      0.01%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14135672     10.30%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7744683      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137239023                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965604                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1293761                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009427                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    415313878                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172025562                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133193150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138532784                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       193090                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2937785                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       146674                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4206750                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3872750                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       272174                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147202499                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1178942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14999971                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7793753                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16300                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        222248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12928                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1123193                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1075531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2198724                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134906654                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13896694                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2332369                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21639995                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19028244                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7743301                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949193                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133198956                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133193150                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80331315                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218189883                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.937137                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368172                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98752894                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120894715                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26316814                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1922753                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135230464                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.893990                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711123                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86758489     64.16%     64.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22221091     16.43%     80.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10658746      7.88%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4754890      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3728946      2.76%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1509153      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1543588      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1076103      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2979458      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135230464                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98752894                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120894715                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19709265                       # Number of memory references committed
system.switch_cpus2.commit.loads             12062186                       # Number of loads committed
system.switch_cpus2.commit.membars              15822                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17354088                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108772326                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2383136                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2979458                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           279462535                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          298630162                       # The number of ROB writes
system.switch_cpus2.timesIdled                  51327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2690493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98752894                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120894715                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98752894                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.439226                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.439226                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.694818                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.694818                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609496262                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      183783508                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143845774                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31644                       # number of misc regfile writes
system.l20.replacements                         18997                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727403                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29237                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.879536                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.625454                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.361862                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3663.898548                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6321.114136                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024085                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000817                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357803                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617296                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54022                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54022                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19875                       # number of Writeback hits
system.l20.Writeback_hits::total                19875                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54022                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54022                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54022                       # number of overall hits
system.l20.overall_hits::total                  54022                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18983                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18996                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18983                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18996                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18983                       # number of overall misses
system.l20.overall_misses::total                18996                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5292584089                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5296332958                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5292584089                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5296332958                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5292584089                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5296332958                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73005                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73018                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19875                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19875                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73005                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73018                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73005                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73018                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.260023                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260155                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.260023                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260155                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.260023                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260155                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 278806.515777                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 278813.063698                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 278806.515777                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 278813.063698                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 278806.515777                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 278813.063698                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3532                       # number of writebacks
system.l20.writebacks::total                     3532                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18983                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18996                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18983                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18996                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18983                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18996                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4116963892                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4119908908                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4116963892                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4119908908                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4116963892                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4119908908                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.260023                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260155                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.260023                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260155                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.260023                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260155                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 216876.357372                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 216882.970520                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 216876.357372                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 216882.970520                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 216876.357372                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 216882.970520                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12984                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          184990                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23224                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.965467                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          241.909161                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.177538                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5264.261893                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4726.651408                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023624                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000701                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.514088                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.461587                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33313                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33313                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8971                       # number of Writeback hits
system.l21.Writeback_hits::total                 8971                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33313                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33313                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33313                       # number of overall hits
system.l21.overall_hits::total                  33313                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12970                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12984                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12970                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12984                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12970                       # number of overall misses
system.l21.overall_misses::total                12984                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3269380                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3598247655                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3601517035                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3269380                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3598247655                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3601517035                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3269380                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3598247655                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3601517035                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46283                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46297                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8971                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8971                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46283                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46297                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46283                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46297                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280232                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280450                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280232                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280450                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280232                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280450                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 233527.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 277428.500771                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 277381.164125                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 233527.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 277428.500771                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 277381.164125                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 233527.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 277428.500771                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 277381.164125                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2040                       # number of writebacks
system.l21.writebacks::total                     2040                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12970                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12984                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12970                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12984                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12970                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12984                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2402434                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2794884971                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2797287405                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2402434                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2794884971                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2797287405                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2402434                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2794884971                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2797287405                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280232                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280450                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280232                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280450                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280232                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280450                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 171602.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 215488.432614                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 215441.112523                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 171602.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 215488.432614                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 215441.112523                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 171602.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 215488.432614                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 215441.112523                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15284                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          711834                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27572                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.817278                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           31.585285                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.575308                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6114.715536                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6136.123870                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002570                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000454                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.497617                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.499359                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80784                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80784                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18286                       # number of Writeback hits
system.l22.Writeback_hits::total                18286                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80784                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80784                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80784                       # number of overall hits
system.l22.overall_hits::total                  80784                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15273                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15284                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15273                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15284                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15273                       # number of overall misses
system.l22.overall_misses::total                15284                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2912420                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4356335285                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4359247705                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2912420                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4356335285                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4359247705                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2912420                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4356335285                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4359247705                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        96057                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              96068                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18286                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18286                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        96057                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               96068                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        96057                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              96068                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158999                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159096                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158999                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159096                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158999                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159096                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 264765.454545                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 285231.145485                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 285216.416187                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 264765.454545                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 285231.145485                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 285216.416187                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 264765.454545                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 285231.145485                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 285216.416187                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4138                       # number of writebacks
system.l22.writebacks::total                     4138                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15273                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15284                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15273                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15284                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15273                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15284                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2230622                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3410674054                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3412904676                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2230622                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3410674054                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3412904676                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2230622                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3410674054                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3412904676                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158999                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159096                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158999                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159096                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158999                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159096                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 202783.818182                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 223313.956263                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 223299.180581                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 202783.818182                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 223313.956263                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 223299.180581                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 202783.818182                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 223313.956263                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 223299.180581                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011931304                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040184.080645                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11923687                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11923687                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11923687                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11923687                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11923687                       # number of overall hits
system.cpu0.icache.overall_hits::total       11923687                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11923703                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11923703                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11923703                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11923703                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11923703                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11923703                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73005                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179585363                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73261                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2451.309196                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504500                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495500                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900408                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099592                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594972                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594972                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20668                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20668                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16587677                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16587677                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16587677                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16587677                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176942                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176942                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176942                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176942                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176942                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23746957677                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23746957677                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23746957677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23746957677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23746957677                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23746957677                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9771914                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9771914                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16764619                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16764619                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16764619                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16764619                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018107                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010554                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010554                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010554                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010554                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134207.580320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134207.580320                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134207.580320                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134207.580320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134207.580320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134207.580320                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19875                       # number of writebacks
system.cpu0.dcache.writebacks::total            19875                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103937                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103937                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103937                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103937                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73005                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73005                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73005                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73005                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73005                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73005                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8982612748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8982612748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8982612748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8982612748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8982612748                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8982612748                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123041.062229                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123041.062229                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123041.062229                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123041.062229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123041.062229                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123041.062229                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992732                       # Cycle average of tags in use
system.cpu1.icache.total_refs               918551211                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1697876.545287                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992732                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866976                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12566548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12566548                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12566548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12566548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12566548                       # number of overall hits
system.cpu1.icache.overall_hits::total       12566548                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3952775                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3952775                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3952775                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3952775                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3952775                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3952775                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12566565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12566565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12566565                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12566565                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12566565                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12566565                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 232516.176471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 232516.176471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 232516.176471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 232516.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 232516.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 232516.176471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3385580                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3385580                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3385580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3385580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3385580                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3385580                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 241827.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 241827.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 241827.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 241827.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 241827.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 241827.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46283                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               226070976                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46539                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4857.667247                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.998692                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.001308                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.832026                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.167974                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18082243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18082243                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4053203                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4053203                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9285                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9272                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9272                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22135446                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22135446                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22135446                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22135446                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       172866                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       172866                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       172866                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        172866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       172866                       # number of overall misses
system.cpu1.dcache.overall_misses::total       172866                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26603639672                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26603639672                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26603639672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26603639672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26603639672                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26603639672                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18255109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18255109                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4053203                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4053203                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22308312                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22308312                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22308312                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22308312                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009469                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007749                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007749                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007749                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007749                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 153897.467819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 153897.467819                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 153897.467819                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 153897.467819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 153897.467819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 153897.467819                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8971                       # number of writebacks
system.cpu1.dcache.writebacks::total             8971                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       126583                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       126583                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       126583                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       126583                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       126583                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       126583                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46283                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46283                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46283                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46283                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5875687091                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5875687091                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5875687091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5875687091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5875687091                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5875687091                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002075                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002075                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002075                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002075                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126951.301579                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126951.301579                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 126951.301579                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 126951.301579                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 126951.301579                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 126951.301579                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.941285                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006827003                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1827272.237750                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.941285                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017534                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882919                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11912139                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11912139                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11912139                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11912139                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11912139                       # number of overall hits
system.cpu2.icache.overall_hits::total       11912139                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3517564                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3517564                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3517564                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3517564                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3517564                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3517564                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11912153                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11912153                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11912153                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11912153                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11912153                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11912153                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 251254.571429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 251254.571429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 251254.571429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 251254.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 251254.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 251254.571429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3003720                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3003720                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3003720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3003720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3003720                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3003720                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 273065.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 273065.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 273065.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 273065.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 273065.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 273065.454545                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96057                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190139241                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96313                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1974.180443                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.500323                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.499677                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916017                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083983                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10788225                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10788225                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7615222                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7615222                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16147                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16147                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15822                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18403447                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18403447                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18403447                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18403447                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       403535                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       403535                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          110                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       403645                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        403645                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       403645                       # number of overall misses
system.cpu2.dcache.overall_misses::total       403645                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43441358630                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43441358630                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     15820438                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     15820438                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43457179068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43457179068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43457179068                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43457179068                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11191760                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11191760                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7615332                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7615332                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18807092                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18807092                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18807092                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18807092                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036056                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036056                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021462                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021462                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021462                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021462                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107652.021832                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107652.021832                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 143822.163636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 143822.163636                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107661.878799                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107661.878799                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107661.878799                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107661.878799                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18286                       # number of writebacks
system.cpu2.dcache.writebacks::total            18286                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       307478                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       307478                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       307588                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       307588                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       307588                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       307588                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96057                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96057                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96057                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96057                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9898441144                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9898441144                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9898441144                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9898441144                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9898441144                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9898441144                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005107                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005107                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005107                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005107                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103047.577418                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103047.577418                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103047.577418                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103047.577418                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103047.577418                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103047.577418                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
