[00:22:57] INFO     Running containerized command:                                                         container.py:282
[08:22:57] INFO     Starting a new run of the 'Classic' flow with    flow.py:655
                    the tag 'wokwi'.                                            
[08:22:57] INFO     Starting…                                  sequential.py:294
──────────────────────────────── Verilator Lint ────────────────────────────────
[08:22:57] VERBOSE  Running 'Verilator.Lint' at                     step.py:1146
                    'runs/wokwi/01-verilator-lint'…                             
[08:22:57] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/01-verilator-lint/verilator-lint.lo             
                    g'…                                                         
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:60:33: Operator ASSIGNDLY
expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 or 4 bits. 
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
60 |                         tb_time <= (wr_ptr == 0) ? (D-1) : (wr_ptr - 1);   
|                                 ^~                                            
... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.018   
... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to      
disable this message.                                                           
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:91:33: Operator ASSIGNDLY
expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 or 4 bits. 
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
91 |                         tb_time <= (tb_time == 0) ? (D-1) : (tb_time - 1); 
|                                 ^~                                            
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:97:34: Operator EQ       
expects 32 or 4 bits on the LHS, but LHS's VARREF 'tb_count' generates 3 bits.  
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
97 |                     if (tb_count == D - 1) begin                           
|                                  ^~                                           
%Warning-SELRANGE:                                                              
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34:10: Selection index
out of range: 8 outside 7:0                                                     
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
34 |       mem[8] <= {S{1'b0}};                                                 
|          ^                                                                    
%Warning-SELRANGE:                                                              
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35:10: Selection index
out of range: 9 outside 7:0                                                     
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
35 |       mem[9] <= {S{1'b0}};                                                 
|          ^                                                                    
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:38:18: Operator EQ    
expects 32 or 4 bits on the LHS, but LHS's VARREF 'wr_ptr' generates 3 bits.    
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
38 |       if (wr_ptr == D - 1)                                                 
|                  ^~                                                           
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:77:38: Operator EQ    
expects 32 bits on the LHS, but LHS's VARREF 'sweep_idx' generates 2 bits.      
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst'                
77 |     assign last_idx     = (sweep_idx == S-1);                              
|                                      ^~                                       
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:14:23: Bits of signal are  
not used: 'ui_in'[7:4]                                                          
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
14 |     input  wire [7:0] ui_in,                                               
|                       ^~~~~                                                   
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:16:23: Signal is not used: 
'uio_in'                                                                        
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
16 |     input  wire [7:0] uio_in,                                              
|                       ^~~~~~                                                  
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:67:35: Signal is not  
used: 'prev_bank_sel'                                                           
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst'                
67 |     logic                         prev_bank_sel;                           
|                                   ^~~~~~~~~~~~~                               
%Warning-UNUSEDPARAM:                                                           
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:5:15: Parameter is not
used: 'Wm'                                                                      
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
5 |     parameter Wm = 8,                                                       
|               ^~                                                              
%Warning-SYNCASYNCNET:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:39:18: Signal flopped as   
both synchronous and async: 'tt_um_ashvin_viterbi.rst_i'                        
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:84:13: ... Location of
async usage                                                                     
84 |         if (rst) begin                                                     
|             ^~~                                                               
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:40:9: ... Location of sync 
usage                                                                           
40 |     if (rst) begin                                                         
|         ^~~                                                                   
────────────────────────── Lint Timing Errors Checker ──────────────────────────
[08:22:58] VERBOSE  Running 'Checker.LintTimingConstructs' at       step.py:1146
                    'runs/wokwi/02-checker-linttimingconstructs'…               
[08:22:58] INFO     Check for Lint Timing Errors clear.           checker.py:404
───────────────────────────── Lint Errors Checker ──────────────────────────────
[08:22:58] VERBOSE  Running 'Checker.LintErrors' at                 step.py:1146
                    'runs/wokwi/03-checker-linterrors'…                         
[08:22:58] INFO     Check for Lint errors clear.                  checker.py:132
──────────────────────────── Lint Warnings Checker ─────────────────────────────
[08:22:58] VERBOSE  Running 'Checker.LintWarnings' at               step.py:1146
                    'runs/wokwi/04-checker-lintwarnings'…                       
[08:22:58] WARNING  12 Lint warnings found.                       checker.py:123
───────────────────────────── Generate JSON Header ─────────────────────────────
[08:22:58] VERBOSE  Running 'Yosys.JsonHeader' at                   step.py:1146
                    'runs/wokwi/05-yosys-jsonheader'…                           
[08:22:58] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/05-yosys-jsonheader/yosys-jsonheade             
                    r.log'…                                                     
                                                                                
/----------------------------------------------------------------------------\  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
|  Distributed under an ISC-like license, type "license" to see terms        |  
\----------------------------------------------------------------------------/  
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Loaded SDC plugin                                                               
                                                                                
1. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/c86386291b58433db301541c9e
d43075.bb.v                                                                     
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/c86386291b58433db301541c9
ed43075.bb.v' to AST representation.                                            
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.         
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputisolatch_1'.                                     
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.                                   
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.                                  
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.          
Successfully finished Verilog frontend.                                         
                                                                                
2. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/project.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/project.v' to AST representation.   
Storing AST representation for module `$abstract\tt_um_ashvin_viterbi'.         
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\tt_um_viterbi_core'.           
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\branch_metric'.                
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\expected_bits'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/ham2.v                               
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/ham2.v' to AST representation.      
Storing AST representation for module `$abstract\ham2'.                         
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/acs_core.v                           
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/acs_core.v' to AST representation.  
Storing AST representation for module `$abstract\acs_core'.                     
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v' to AST representation.   
Storing AST representation for module `$abstract\pm_bank'.                      
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\survivor_mem'.                 
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v                          
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/traceback.v' to AST representation. 
Storing AST representation for module `$abstract\traceback'.                    
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v                    
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v' to AST           
representation.                                                                 
Storing AST representation for module `$abstract\sym_unpacker_4x'.              
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\bit_packer_8x'.                
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
14. Executing AST frontend in derive mode using pre-parsed AST for module       
`\tt_um_ashvin_viterbi'.                                                        
Generating RTLIL representation for module `\tt_um_ashvin_viterbi'.             
                                                                                
14.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Parameter \K = 3                                                                
Parameter \D = 8                                                                
Parameter \Wm = 4                                                               
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
                                                                                
14.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\tt_um_viterbi_core'.                                                          
Parameter \K = 3                                                                
Parameter \D = 8                                                                
Parameter \Wm = 4                                                               
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
Generating RTLIL representation for module                                      
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core'.         
                                                                                
14.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Parameter \M = 2                                                                
Parameter \D = 8                                                                
                                                                                
14.4. Executing AST frontend in derive mode using pre-parsed AST for module     
`\traceback'.                                                                   
Parameter \M = 2                                                                
Parameter \D = 8                                                                
Generating RTLIL representation for module                                      
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback'.                  
Parameter \K = 3                                                                
Parameter \Wm = 4                                                               
Parameter \D = 8                                                                
                                                                                
14.5. Executing AST frontend in derive mode using pre-parsed AST for module     
`\survivor_mem'.                                                                
Parameter \K = 3                                                                
Parameter \Wm = 4                                                               
Parameter \D = 8                                                                
Generating RTLIL representation for module                                      
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem'.               
Parameter \K = 3                                                                
Parameter \Wm = 4                                                               
                                                                                
14.6. Executing AST frontend in derive mode using pre-parsed AST for module     
`\pm_bank'.                                                                     
Parameter \K = 3                                                                
Parameter \Wm = 4                                                               
Generating RTLIL representation for module                                      
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank'.                    
Parameter \Wm = 4                                                               
Parameter \Wb = 2                                                               
                                                                                
14.7. Executing AST frontend in derive mode using pre-parsed AST for module     
`\acs_core'.                                                                    
Parameter \Wm = 4                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core'.                   
Parameter \Wb = 2                                                               
                                                                                
14.8. Executing AST frontend in derive mode using pre-parsed AST for module     
`\branch_metric'.                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod\branch_metric\Wb=s32'00000000000000000000000000000010'.               
Parameter \K = 3                                                                
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
                                                                                
14.9. Executing AST frontend in derive mode using pre-parsed AST for module     
`\expected_bits'.                                                               
Parameter \K = 3                                                                
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
Generating RTLIL representation for module                                      
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits'.              
Parameter \K = 3                                                                
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
Found cached RTLIL representation for module                                    
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits'.              
                                                                                
14.10. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Used module:         $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback
Used module:                                                                    
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem                  
Used module:         $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank  
Used module:         $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:                                                                    
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits                 
                                                                                
14.11. Executing AST frontend in derive mode using pre-parsed AST for module    
`\ham2'.                                                                        
Generating RTLIL representation for module `\ham2'.                             
                                                                                
14.12. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Used module:         $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback
Used module:                                                                    
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem                  
Used module:         $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank  
Used module:         $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits                 
                                                                                
14.13. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Used module:         $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback
Used module:                                                                    
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem                  
Used module:         $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank  
Used module:         $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits                 
Removing unused module `$abstract\bit_packer_8x'.                               
Removing unused module `$abstract\sym_unpacker_4x'.                             
Removing unused module `$abstract\traceback'.                                   
Removing unused module `$abstract\survivor_mem'.                                
Removing unused module `$abstract\pm_bank'.                                     
Removing unused module `$abstract\acs_core'.                                    
Removing unused module `$abstract\ham2'.                                        
Removing unused module `$abstract\expected_bits'.                               
Removing unused module `$abstract\branch_metric'.                               
Removing unused module `$abstract\tt_um_viterbi_core'.                          
Removing unused module `$abstract\tt_um_ashvin_viterbi'.                        
Removed 11 unused modules.                                                      
Renaming module tt_um_ashvin_viterbi to tt_um_ashvin_viterbi.                   
                                                                                
15. Executing PROC pass (convert processes to netlists).                        
                                                                                
15.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).    
Found and cleaned up 1 empty switch in                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$48'.                    
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$48'.                    
Cleaned up 1 empty switch.                                                      
                                                                                
15.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).    
Marked 5 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:39$139 in module     
$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.                      
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:28$134 in module     
$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.                      
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:23$80 in module 
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.                 
Removed 1 dead cases from process                                               
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:38$49 in module    
$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.                    
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:38$49 in module    
$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.                    
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14 in module  
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13 in module 
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Removed a total of 1 dead cases.                                                
                                                                                
15.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).    
Removed 2 redundant assignments.                                                
Promoted 46 assignments to connections.                                         
                                                                                
15.4. Executing PROC_INIT pass (extract init attributes).                       
                                                                                
15.5. Executing PROC_ARST pass (detect async resets in processes).              
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
                                                                                
15.6. Executing PROC_ROM pass (convert switches to ROMs).                       
Converted 0 switches.                                                           
<suppressed ~31 debug messages>                                                 
                                                                                
15.7. Executing PROC_MUX pass (convert decision trees to multiplexers).         
Creating decoders for process                                                   
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
1/54:                                                                           
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_EN[3
:0]$208                                                                         
2/54:                                                                           
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_DATA
[3:0]$207                                                                       
3/54:                                                                           
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_ADDR
[1:0]$206                                                                       
4/54:                                                                           
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_EN[3
:0]$211                                                                         
5/54:                                                                           
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_DATA
[3:0]$210                                                                       
6/54:                                                                           
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_ADDR
[1:0]$209                                                                       
7/54:                                                                           
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_EN[3
:0]$205                                                                         
8/54:                                                                           
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_DATA
[3:0]$204                                                                       
9/54:                                                                           
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_ADDR
[1:0]$203                                                                       
10/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_EN[3
:0]$202                                                                         
11/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_DATA
[3:0]$201                                                                       
12/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_ADDR
[1:0]$200                                                                       
13/54: $3\i[31:0]                                                               
14/54:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$127_EN[3
:0]$195                                                                         
15/54:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$126_EN[3
:0]$194                                                                         
16/54:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$125_EN[3
:0]$193                                                                         
17/54:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$124_EN[3
:0]$192                                                                         
18/54:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$131_EN[3
:0]$199                                                                         
19/54:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$130_EN[3
:0]$198                                                                         
20/54:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$129_EN[3
:0]$197                                                                         
21/54:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$128_EN[3
:0]$196                                                                         
22/54:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$131_EN[3
:0]$191                                                                         
23/54:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$130_EN[3
:0]$190                                                                         
24/54:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$129_EN[3
:0]$189                                                                         
25/54:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$128_EN[3
:0]$188                                                                         
26/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$127_EN[3
:0]$187                                                                         
27/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$126_EN[3
:0]$186                                                                         
28/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$125_EN[3
:0]$185                                                                         
29/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$124_EN[3
:0]$184                                                                         
30/54: $2\i[31:0]                                                               
31/54: $1\i[31:0]                                                               
32/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN[3
:0]$169                                                                         
33/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN[3
:0]$168                                                                         
34/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN[3
:0]$167                                                                         
35/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN[3
:0]$166                                                                         
36/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN[3
:0]$165                                                                         
37/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN[3
:0]$164                                                                         
38/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN[3
:0]$163                                                                         
39/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN[3
:0]$162                                                                         
40/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_EN[3
:0]$183                                                                         
41/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_DATA
[3:0]$182                                                                       
42/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_ADDR
[1:0]$181                                                                       
43/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_EN[3
:0]$180                                                                         
44/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_DATA
[3:0]$179                                                                       
45/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_ADDR
[1:0]$178                                                                       
46/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$131_EN[3
:0]$177                                                                         
47/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$130_EN[3
:0]$176                                                                         
48/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$129_EN[3
:0]$175                                                                         
49/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$128_EN[3
:0]$174                                                                         
50/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$127_EN[3
:0]$173                                                                         
51/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$126_EN[3
:0]$172                                                                         
52/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$125_EN[3
:0]$171                                                                         
53/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$124_EN[3
:0]$170                                                                         
54/54: $0\prev_A[0:0]                                                           
Creating decoders for process                                                   
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
1/2: $1\rd_pm1[3:0]                                                             
2/2: $1\rd_pm0[3:0]                                                             
Creating decoders for process                                                   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
Creating decoders for process                                                   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
1/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN
[3:0]$109                                                                       
2/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DA
TA[3:0]$108                                                                     
3/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_AD
DR[2:0]$107                                                                     
4/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$77_EN
[3:0]$103                                                                       
5/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$76_EN
[3:0]$102                                                                       
6/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$75_EN
[3:0]$101                                                                       
7/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$74_EN
[3:0]$100                                                                       
8/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$73_EN
[3:0]$99                                                                        
9/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$72_EN
[3:0]$98                                                                        
10/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$71_EN
[3:0]$97                                                                        
11/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$70_EN
[3:0]$96                                                                        
12/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$69_EN
[3:0]$95                                                                        
13/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$68_EN
[3:0]$94                                                                        
14/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN
[3:0]$106                                                                       
15/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DA
TA[3:0]$105                                                                     
16/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_AD
DR[2:0]$104                                                                     
17/17: $0\wr_ptr[2:0]                                                           
Creating decoders for process                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
1/9: $0\decoded_bit_reg[0:0]                                                    
2/9: $0\traceback_active[0:0]                                                   
3/9: $0\current_state[1:0]                                                      
4/9: $0\tb_count[2:0]                                                           
5/9: $0\tb_state[1:0]                                                           
6/9: $0\tb_time[2:0]                                                            
7/9: $0\state[1:0]                                                              
8/9: $0\dec_bit[0:0]                                                            
9/9: $0\dec_bit_valid[0:0]                                                      
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
1/2: $0\init_frame_pulse[0:0]                                                   
2/2: $0\init_pending[0:0]                                                       
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
1/1: $0\s_end_state[1:0]                                                        
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
1/2: $0\best_state[1:0]                                                         
2/2: $0\best_metric[3:0]                                                        
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
1/6: $3$lookahead\surv_row$20[3:0]$30                                           
2/6:                                                                            
$3$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[1:0]$29                                                                      
3/6: $2$lookahead\surv_row$20[3:0]$27                                           
4/6:                                                                            
$2$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[1:0]$26                                                                      
5/6: $1$lookahead\surv_row$20[3:0]$25                                           
6/6:                                                                            
$1$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[1:0]$24                                                                      
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
1/1: $0\sweep_idx[1:0]                                                          
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
1/1: $0\rx_sym_q[1:0]                                                           
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
1/3: $3\state_next[1:0]                                                         
2/3: $2\state_next[1:0]                                                         
3/3: $1\state_next[1:0]                                                         
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
1/1: $0\state[1:0]                                                              
Creating decoders for process                                                   
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$217'.                      
                                                                                
15.8. Executing PROC_DLATCH pass (convert process syncs to latches).            
No latch inferred for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.\rd_pm0' from process
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
No latch inferred for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.\rd_pm1' from process
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
No latch inferred for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$mem2bits$\mem$/
home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:46$79' from process    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
No latch inferred for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\state_nex
t' from process                                                                 
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
No latch inferred for signal                                                    
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.\expected' from
process                                                                         
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$217'.                      
No latch inferred for signal                                                    
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.\reg_vec' from 
process                                                                         
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$217'.                      
                                                                                
15.9. Executing PROC_DFF pass (convert process syncs to FFs).                   
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.\prev_A' using       
process                                                                         
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$746' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.\i' using process    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$747' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$748' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$749' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$750' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$751' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$752' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$753' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$754' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$755' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:52$124_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$756' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$125_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$757' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$126_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$758' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$127_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$759' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:58$128_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$760' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$129_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$761' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$130_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$762' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$131_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$763' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_ADDR' using process        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$764' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_DATA' using process        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$765' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$766' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_ADDR' using process        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$767' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_DATA' using process        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$768' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$769' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.\wr_ptr' using  
process                                                                         
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$770' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$68_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$771' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$69_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$772' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$70_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$773' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$71_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$774' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$72_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$775' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$73_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$776' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$74_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$777' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$75_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$778' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$76_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$779' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$77_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$780' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_ADDR' using process 
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$781' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DATA' using process 
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$782' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$783' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\dec_bit_valid'    
using process                                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$784' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\dec_bit' using    
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$785' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\state' using      
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$786' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\tb_time' using    
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$787' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\tb_state' using   
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$788' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\tb_count' using   
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$789' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\current_state'    
using process                                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$790' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\traceback_active' 
using process                                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$791' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\decoded_bit_reg'  
using process                                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$792' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\init_pend
ing' using process                                                              
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
created $adff cell `$procdff$795' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\init_fram
e_pulse' using process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
created $adff cell `$procdff$798' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\s_end_sta
te' using process                                                               
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
created $adff cell `$procdff$801' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\best_metr
ic' using process                                                               
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
created $adff cell `$procdff$804' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\best_stat
e' using process                                                                
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
created $adff cell `$procdff$807' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\surv_row'
using process                                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$810' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$bitselwri
te$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140$6' using   
process                                                                         
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$813' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$lookahead
\surv_row$20' using process                                                     
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$816' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\sweep_idx
' using process                                                                 
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
created $adff cell `$procdff$819' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\rx_sym_q'
using process                                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
created $adff cell `$procdff$822' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\state'   
using process                                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
created $adff cell `$procdff$825' with positive edge clock and positive level   
reset.                                                                          
                                                                                
15.10. Executing PROC_MEMWR pass (convert process memory writes to cells).      
                                                                                
15.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).   
Found and cleaned up 6 empty switches in                                        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
Removing empty process                                                          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
Found and cleaned up 1 empty switch in                                          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
Removing empty process                                                          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
Removing empty process                                                          
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
Found and cleaned up 3 empty switches in                                        
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
Removing empty process                                                          
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
Found and cleaned up 7 empty switches in                                        
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
Removing empty process                                                          
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
Found and cleaned up 1 empty switch in                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Found and cleaned up 2 empty switches in                                        
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
Removing empty process                                                          
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$217'.                      
Cleaned up 31 empty switches.                                                   
                                                                                
15.12. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
Optimizing module $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core.   
Optimizing module $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.    
Optimizing module                                                               
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.                 
Optimizing module $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.  
<suppressed ~16 debug messages>                                                 
Optimizing module                                                               
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
<suppressed ~17 debug messages>                                                 
Optimizing module                                                               
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Optimizing module ham2.                                                         
Optimizing module                                                               
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.                
<suppressed ~2 debug messages>                                                  
                                                                                
16. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module                                                      
$paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core.                     
Deleting now unused module                                                      
$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.                      
Deleting now unused module                                                      
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.                 
Deleting now unused module                                                      
$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.                    
Deleting now unused module                                                      
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Deleting now unused module                                                      
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Deleting now unused module ham2.                                                
Deleting now unused module                                                      
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.                
<suppressed ~10 debug messages>                                                 
                                                                                
17. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 57 unused cells and 480 unused wires.                                   
<suppressed ~133 debug messages>                                                
────────────────────────────────── Synthesis ───────────────────────────────────
[08:22:58] VERBOSE  Running 'Yosys.Synthesis' at                    step.py:1146
                    'runs/wokwi/06-yosys-synthesis'…                            
[08:22:58] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/06-yosys-synthesis/yosys-synthesis.             
                    log'…                                                       
                                                                                
/----------------------------------------------------------------------------\  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
|  Distributed under an ISC-like license, type "license" to see terms        |  
\----------------------------------------------------------------------------/  
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Loaded SDC plugin                                                               
                                                                                
1. Executing Liberty frontend:                                                  
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
Imported 428 cell types from liberty file.                                      
[INFO] Using SDC file                                                           
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/synthesis.
abc.sdc' for ABC…                                                               
                                                                                
2. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/project.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/project.v' to AST representation.   
Storing AST representation for module `$abstract\tt_um_ashvin_viterbi'.         
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\tt_um_viterbi_core'.           
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\branch_metric'.                
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\expected_bits'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/ham2.v                               
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/ham2.v' to AST representation.      
Storing AST representation for module `$abstract\ham2'.                         
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/acs_core.v                           
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/acs_core.v' to AST representation.  
Storing AST representation for module `$abstract\acs_core'.                     
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v' to AST representation.   
Storing AST representation for module `$abstract\pm_bank'.                      
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\survivor_mem'.                 
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v                          
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/traceback.v' to AST representation. 
Storing AST representation for module `$abstract\traceback'.                    
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v                    
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v' to AST           
representation.                                                                 
Storing AST representation for module `$abstract\sym_unpacker_4x'.              
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\bit_packer_8x'.                
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
14. Executing AST frontend in derive mode using pre-parsed AST for module       
`\tt_um_ashvin_viterbi'.                                                        
Generating RTLIL representation for module `\tt_um_ashvin_viterbi'.             
                                                                                
14.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Parameter \K = 3                                                                
Parameter \D = 8                                                                
Parameter \Wm = 4                                                               
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
                                                                                
14.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\tt_um_viterbi_core'.                                                          
Parameter \K = 3                                                                
Parameter \D = 8                                                                
Parameter \Wm = 4                                                               
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
Generating RTLIL representation for module                                      
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core'.         
                                                                                
14.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Parameter \M = 2                                                                
Parameter \D = 8                                                                
                                                                                
14.4. Executing AST frontend in derive mode using pre-parsed AST for module     
`\traceback'.                                                                   
Parameter \M = 2                                                                
Parameter \D = 8                                                                
Generating RTLIL representation for module                                      
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback'.                  
Parameter \K = 3                                                                
Parameter \Wm = 4                                                               
Parameter \D = 8                                                                
                                                                                
14.5. Executing AST frontend in derive mode using pre-parsed AST for module     
`\survivor_mem'.                                                                
Parameter \K = 3                                                                
Parameter \Wm = 4                                                               
Parameter \D = 8                                                                
Generating RTLIL representation for module                                      
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem'.               
Parameter \K = 3                                                                
Parameter \Wm = 4                                                               
                                                                                
14.6. Executing AST frontend in derive mode using pre-parsed AST for module     
`\pm_bank'.                                                                     
Parameter \K = 3                                                                
Parameter \Wm = 4                                                               
Generating RTLIL representation for module                                      
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank'.                    
Parameter \Wm = 4                                                               
Parameter \Wb = 2                                                               
                                                                                
14.7. Executing AST frontend in derive mode using pre-parsed AST for module     
`\acs_core'.                                                                    
Parameter \Wm = 4                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core'.                   
Parameter \Wb = 2                                                               
                                                                                
14.8. Executing AST frontend in derive mode using pre-parsed AST for module     
`\branch_metric'.                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod\branch_metric\Wb=s32'00000000000000000000000000000010'.               
Parameter \K = 3                                                                
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
                                                                                
14.9. Executing AST frontend in derive mode using pre-parsed AST for module     
`\expected_bits'.                                                               
Parameter \K = 3                                                                
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
Generating RTLIL representation for module                                      
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits'.              
Parameter \K = 3                                                                
Parameter \G0_OCT = 7                                                           
Parameter \G1_OCT = 5                                                           
Found cached RTLIL representation for module                                    
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits'.              
                                                                                
14.10. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Used module:         $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback
Used module:                                                                    
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem                  
Used module:         $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank  
Used module:         $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:                                                                    
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits                 
                                                                                
14.11. Executing AST frontend in derive mode using pre-parsed AST for module    
`\ham2'.                                                                        
Generating RTLIL representation for module `\ham2'.                             
                                                                                
14.12. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Used module:         $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback
Used module:                                                                    
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem                  
Used module:         $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank  
Used module:         $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits                 
                                                                                
14.13. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Used module:         $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback
Used module:                                                                    
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem                  
Used module:         $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank  
Used module:         $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits                 
Removing unused module `$abstract\bit_packer_8x'.                               
Removing unused module `$abstract\sym_unpacker_4x'.                             
Removing unused module `$abstract\traceback'.                                   
Removing unused module `$abstract\survivor_mem'.                                
Removing unused module `$abstract\pm_bank'.                                     
Removing unused module `$abstract\acs_core'.                                    
Removing unused module `$abstract\ham2'.                                        
Removing unused module `$abstract\expected_bits'.                               
Removing unused module `$abstract\branch_metric'.                               
Removing unused module `$abstract\tt_um_viterbi_core'.                          
Removing unused module `$abstract\tt_um_ashvin_viterbi'.                        
Removed 11 unused modules.                                                      
Renaming module tt_um_ashvin_viterbi to tt_um_ashvin_viterbi.                   
                                                                                
15. Generating Graphviz representation of design.                               
Writing dot description to                                                      
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/hierarchy.
dot'.                                                                           
Dumping module tt_um_ashvin_viterbi to page 1.                                  
                                                                                
16. Executing TRIBUF pass.                                                      
                                                                                
17. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
17.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Used module:         $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback
Used module:                                                                    
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem                  
Used module:         $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank  
Used module:         $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits                 
                                                                                
17.2. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core            
Used module:         $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback
Used module:                                                                    
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem                  
Used module:         $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank  
Used module:         $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits                 
Removed 0 unused modules.                                                       
                                                                                
18. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 1 empty switch in                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$48'.                    
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$48'.                    
Cleaned up 1 empty switch.                                                      
                                                                                
19. Executing PROC_RMDEAD pass (remove dead branches from decision trees).      
Marked 5 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:39$139 in module     
$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.                      
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:28$134 in module     
$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.                      
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:23$80 in module 
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.                 
Removed 1 dead cases from process                                               
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:38$49 in module    
$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.                    
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:38$49 in module    
$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.                    
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15 in module
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14 in module  
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13 in module 
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Removed a total of 1 dead cases.                                                
                                                                                
20. Executing PROC_PRUNE pass (remove redundant assignments in processes).      
Removed 2 redundant assignments.                                                
Promoted 46 assignments to connections.                                         
                                                                                
21. Executing PROC_INIT pass (extract init attributes).                         
                                                                                
22. Executing PROC_ARST pass (detect async resets in processes).                
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Found async reset \rst in                                                       
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
                                                                                
23. Executing PROC_ROM pass (convert switches to ROMs).                         
Converted 0 switches.                                                           
<suppressed ~31 debug messages>                                                 
                                                                                
24. Executing PROC_MUX pass (convert decision trees to multiplexers).           
Creating decoders for process                                                   
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
1/54:                                                                           
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_EN[3
:0]$208                                                                         
2/54:                                                                           
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_DATA
[3:0]$207                                                                       
3/54:                                                                           
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_ADDR
[1:0]$206                                                                       
4/54:                                                                           
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_EN[3
:0]$211                                                                         
5/54:                                                                           
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_DATA
[3:0]$210                                                                       
6/54:                                                                           
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_ADDR
[1:0]$209                                                                       
7/54:                                                                           
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_EN[3
:0]$205                                                                         
8/54:                                                                           
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_DATA
[3:0]$204                                                                       
9/54:                                                                           
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_ADDR
[1:0]$203                                                                       
10/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_EN[3
:0]$202                                                                         
11/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_DATA
[3:0]$201                                                                       
12/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_ADDR
[1:0]$200                                                                       
13/54: $3\i[31:0]                                                               
14/54:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$127_EN[3
:0]$195                                                                         
15/54:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$126_EN[3
:0]$194                                                                         
16/54:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$125_EN[3
:0]$193                                                                         
17/54:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$124_EN[3
:0]$192                                                                         
18/54:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$131_EN[3
:0]$199                                                                         
19/54:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$130_EN[3
:0]$198                                                                         
20/54:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$129_EN[3
:0]$197                                                                         
21/54:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$128_EN[3
:0]$196                                                                         
22/54:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$131_EN[3
:0]$191                                                                         
23/54:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$130_EN[3
:0]$190                                                                         
24/54:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$129_EN[3
:0]$189                                                                         
25/54:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$128_EN[3
:0]$188                                                                         
26/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$127_EN[3
:0]$187                                                                         
27/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$126_EN[3
:0]$186                                                                         
28/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$125_EN[3
:0]$185                                                                         
29/54:                                                                          
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$124_EN[3
:0]$184                                                                         
30/54: $2\i[31:0]                                                               
31/54: $1\i[31:0]                                                               
32/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN[3
:0]$169                                                                         
33/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN[3
:0]$168                                                                         
34/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN[3
:0]$167                                                                         
35/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN[3
:0]$166                                                                         
36/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN[3
:0]$165                                                                         
37/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN[3
:0]$164                                                                         
38/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN[3
:0]$163                                                                         
39/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN[3
:0]$162                                                                         
40/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_EN[3
:0]$183                                                                         
41/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_DATA
[3:0]$182                                                                       
42/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_ADDR
[1:0]$181                                                                       
43/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_EN[3
:0]$180                                                                         
44/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_DATA
[3:0]$179                                                                       
45/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_ADDR
[1:0]$178                                                                       
46/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$131_EN[3
:0]$177                                                                         
47/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$130_EN[3
:0]$176                                                                         
48/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$129_EN[3
:0]$175                                                                         
49/54:                                                                          
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$128_EN[3
:0]$174                                                                         
50/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$127_EN[3
:0]$173                                                                         
51/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$126_EN[3
:0]$172                                                                         
52/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$125_EN[3
:0]$171                                                                         
53/54:                                                                          
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$124_EN[3
:0]$170                                                                         
54/54: $0\prev_A[0:0]                                                           
Creating decoders for process                                                   
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
1/2: $1\rd_pm1[3:0]                                                             
2/2: $1\rd_pm0[3:0]                                                             
Creating decoders for process                                                   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
Creating decoders for process                                                   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
1/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN
[3:0]$109                                                                       
2/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DA
TA[3:0]$108                                                                     
3/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_AD
DR[2:0]$107                                                                     
4/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$77_EN
[3:0]$103                                                                       
5/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$76_EN
[3:0]$102                                                                       
6/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$75_EN
[3:0]$101                                                                       
7/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$74_EN
[3:0]$100                                                                       
8/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$73_EN
[3:0]$99                                                                        
9/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$72_EN
[3:0]$98                                                                        
10/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$71_EN
[3:0]$97                                                                        
11/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$70_EN
[3:0]$96                                                                        
12/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$69_EN
[3:0]$95                                                                        
13/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$68_EN
[3:0]$94                                                                        
14/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN
[3:0]$106                                                                       
15/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DA
TA[3:0]$105                                                                     
16/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_AD
DR[2:0]$104                                                                     
17/17: $0\wr_ptr[2:0]                                                           
Creating decoders for process                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
1/9: $0\decoded_bit_reg[0:0]                                                    
2/9: $0\traceback_active[0:0]                                                   
3/9: $0\current_state[1:0]                                                      
4/9: $0\tb_count[2:0]                                                           
5/9: $0\tb_state[1:0]                                                           
6/9: $0\tb_time[2:0]                                                            
7/9: $0\state[1:0]                                                              
8/9: $0\dec_bit[0:0]                                                            
9/9: $0\dec_bit_valid[0:0]                                                      
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
1/2: $0\init_frame_pulse[0:0]                                                   
2/2: $0\init_pending[0:0]                                                       
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
1/1: $0\s_end_state[1:0]                                                        
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
1/2: $0\best_state[1:0]                                                         
2/2: $0\best_metric[3:0]                                                        
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
1/6: $3$lookahead\surv_row$20[3:0]$30                                           
2/6:                                                                            
$3$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[1:0]$29                                                                      
3/6: $2$lookahead\surv_row$20[3:0]$27                                           
4/6:                                                                            
$2$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[1:0]$26                                                                      
5/6: $1$lookahead\surv_row$20[3:0]$25                                           
6/6:                                                                            
$1$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[1:0]$24                                                                      
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
1/1: $0\sweep_idx[1:0]                                                          
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
1/1: $0\rx_sym_q[1:0]                                                           
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
1/3: $3\state_next[1:0]                                                         
2/3: $2\state_next[1:0]                                                         
3/3: $1\state_next[1:0]                                                         
Creating decoders for process                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
1/1: $0\state[1:0]                                                              
Creating decoders for process                                                   
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$217'.                      
                                                                                
25. Executing PROC_DLATCH pass (convert process syncs to latches).              
No latch inferred for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.\rd_pm0' from process
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
No latch inferred for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.\rd_pm1' from process
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
No latch inferred for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$mem2bits$\mem$/
home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:46$79' from process    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
No latch inferred for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\state_nex
t' from process                                                                 
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
No latch inferred for signal                                                    
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.\expected' from
process                                                                         
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$217'.                      
No latch inferred for signal                                                    
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.\reg_vec' from 
process                                                                         
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$217'.                      
                                                                                
26. Executing PROC_DFF pass (convert process syncs to FFs).                     
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.\prev_A' using       
process                                                                         
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$746' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.\i' using process    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$747' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$748' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$749' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$750' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$751' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$752' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$753' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$754' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$755' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:52$124_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$756' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$125_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$757' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$126_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$758' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$127_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$759' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:58$128_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$760' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$129_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$761' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$130_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$762' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$131_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$763' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_ADDR' using process        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$764' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_DATA' using process        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$765' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$132_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$766' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_ADDR' using process        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$767' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_DATA' using process        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$768' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$133_EN' using process          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
created $dff cell `$procdff$769' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.\wr_ptr' using  
process                                                                         
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$770' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$68_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$771' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$69_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$772' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$70_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$773' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$71_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$774' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$72_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$775' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$73_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$776' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$74_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$777' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$75_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$778' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$76_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$779' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$77_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$780' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_ADDR' using process 
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$781' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_DATA' using process 
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$782' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$78_EN' using process   
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
created $dff cell `$procdff$783' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\dec_bit_valid'    
using process                                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$784' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\dec_bit' using    
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$785' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\state' using      
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$786' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\tb_time' using    
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$787' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\tb_state' using   
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$788' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\tb_count' using   
process                                                                         
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$789' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\current_state'    
using process                                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$790' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\traceback_active' 
using process                                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$791' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.\decoded_bit_reg'  
using process                                                                   
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
created $dff cell `$procdff$792' with positive edge clock.                      
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\init_pend
ing' using process                                                              
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
created $adff cell `$procdff$795' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\init_fram
e_pulse' using process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
created $adff cell `$procdff$798' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\s_end_sta
te' using process                                                               
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
created $adff cell `$procdff$801' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\best_metr
ic' using process                                                               
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
created $adff cell `$procdff$804' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\best_stat
e' using process                                                                
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
created $adff cell `$procdff$807' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\surv_row'
using process                                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$810' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$bitselwri
te$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140$6' using   
process                                                                         
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$813' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$lookahead
\surv_row$20' using process                                                     
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$816' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\sweep_idx
' using process                                                                 
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
created $adff cell `$procdff$819' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\rx_sym_q'
using process                                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
created $adff cell `$procdff$822' with positive edge clock and positive level   
reset.                                                                          
Creating register for signal                                                    
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.\state'   
using process                                                                   
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
created $adff cell `$procdff$825' with positive edge clock and positive level   
reset.                                                                          
                                                                                
27. Executing PROC_MEMWR pass (convert process memory writes to cells).         
                                                                                
28. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 6 empty switches in                                        
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
Removing empty process                                                          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$139'.                                  
Found and cleaned up 1 empty switch in                                          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
Removing empty process                                                          
`$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$134'.                                  
Removing empty process                                                          
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$113'.                         
Found and cleaned up 3 empty switches in                                        
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
Removing empty process                                                          
`$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$80'.                         
Found and cleaned up 7 empty switches in                                        
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
Removing empty process                                                          
`$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:38$49'.                               
Found and cleaned up 1 empty switch in                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Found and cleaned up 2 empty switches in                                        
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
Removing empty process                                                          
`$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
Removing empty process                                                          
`$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$217'.                      
Cleaned up 31 empty switches.                                                   
                                                                                
29. Executing CHECK pass (checking for obvious problems).                       
Checking module tt_um_ashvin_viterbi...                                         
Checking module $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core...   
Checking module $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank...    
Checking module                                                                 
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem...               
Checking module $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback...  
Checking module                                                                 
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core...         
Checking module                                                                 
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010...               
Checking module ham2...                                                         
Checking module                                                                 
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits...              
Found and reported 0 problems.                                                  
                                                                                
30. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
Optimizing module $paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core.   
Optimizing module $paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.    
Optimizing module                                                               
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.                 
Optimizing module $paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.  
<suppressed ~16 debug messages>                                                 
Optimizing module                                                               
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
<suppressed ~17 debug messages>                                                 
Optimizing module                                                               
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Optimizing module ham2.                                                         
Optimizing module                                                               
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.                
<suppressed ~2 debug messages>                                                  
                                                                                
31. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module                                                      
$paramod$03845a6a0472074efff8443698c0f18838d73b3c\acs_core.                     
Deleting now unused module                                                      
$paramod$e725b4e93c5e96cafc2cf21617b533518a9799d7\pm_bank.                      
Deleting now unused module                                                      
$paramod$8668fcc0231889588c1a2c5062864e0f81620c3e\survivor_mem.                 
Deleting now unused module                                                      
$paramod$4992096ce7add9b919b71ffd574fadaba82e3775\traceback.                    
Deleting now unused module                                                      
$paramod$b31042a8fc534c6e893a5f83cb207d48736f273a\tt_um_viterbi_core.           
Deleting now unused module                                                      
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Deleting now unused module ham2.                                                
Deleting now unused module                                                      
$paramod$7d4679ad9424616ee6dc4e322c7e6fec728d1e91\expected_bits.                
<suppressed ~10 debug messages>                                                 
                                                                                
32. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~93 debug messages>                                                 
                                                                                
33. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 48 unused cells and 406 unused wires.                                   
<suppressed ~50 debug messages>                                                 
                                                                                
34. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
35. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~78 debug messages>                                                 
Removed a total of 26 cells.                                                    
                                                                                
36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 1/2 on $mux $flatten\viterbi_core_inst.$procmux$703.                  
dead port 2/2 on $mux $flatten\viterbi_core_inst.$procmux$731.                  
dead port 2/2 on $mux $flatten\viterbi_core_inst.$procmux$739.                  
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$228.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$231.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$237.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$240.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$246.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$249.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$255.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$258.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$264.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$267.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$273.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$276.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$282.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$288.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$294.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$300.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$306.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$312.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$326.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$329.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$335.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$338.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$344.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$347.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$353.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$356.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$362.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$365.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$371.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$374.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$380.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$383.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$389.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$392.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$398.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$404.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$410.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$416.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$422.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$428.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$434.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$440.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$532.        
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$538.        
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$544.        
Removed 48 multiplexer ports.                                                   
<suppressed ~59 debug messages>                                                 
                                                                                
37. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$226:                             
Old ports: A=4'0000, B=4'1111,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$226_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$226_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$226_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$226_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$226_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$226_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$253:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$253_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$253_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$253_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$253_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$253_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$253_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$324:                             
Old ports: A=4'0000, B=4'1111,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$324_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$324_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$324_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$324_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$324_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$324_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$333:                             
Old ports: A=4'0000, B=4'1111,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$333_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$333_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$333_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$333_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$333_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$333_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$342:                             
Old ports: A=4'0000, B=4'1111,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$342_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$342_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$342_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$342_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$342_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$342_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$351:                             
Old ports: A=4'0000, B=4'1111,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$351_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$351_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$351_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$351_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$351_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$351_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$360:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$360_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$360_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$360_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$360_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$360_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$360_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$369:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$369_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$369_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$369_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$369_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$369_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$369_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$378:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$378_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$378_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$378_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$378_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$378_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$378_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$387:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$387_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$387_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$387_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$387_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$387_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$387_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$452:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$123_EN[3:0]$147                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$123_EN[3:0]$147 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[3:0]$147 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[3:0]$147 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[3:0]$147 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[3:0]$147 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$455:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$122_EN[3:0]$146                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$122_EN[3:0]$146 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[3:0]$146 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[3:0]$146 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[3:0]$146 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[3:0]$146 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$458:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$121_EN[3:0]$145                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$121_EN[3:0]$145 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[3:0]$145 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[3:0]$145 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[3:0]$145 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[3:0]$145 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$461:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$120_EN[3:0]$144                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$120_EN[3:0]$144 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[3:0]$144 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[3:0]$144 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[3:0]$144 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[3:0]$144 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$464:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$119_EN[3:0]$143                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$119_EN[3:0]$143 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[3:0]$143 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[3:0]$143 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[3:0]$143 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[3:0]$143 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$467:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$118_EN[3:0]$142                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$118_EN[3:0]$142 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[3:0]$142 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[3:0]$142 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[3:0]$142 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[3:0]$142 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$470:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$117_EN[3:0]$141                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$117_EN[3:0]$141 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[3:0]$141 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[3:0]$141 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[3:0]$141 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[3:0]$141 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$473:                             
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$116_EN[3:0]$140                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$116_EN[3:0]$140 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[3:0]$140 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[3:0]$140 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[3:0]$140 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[3:0]$140 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$529:                              
Old ports: A=4'0000, B=4'1111,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$procmux$529_Y                           
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\surv_mem.$procmux$529_Y  
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\surv_mem.$procmux$529_Y [3:1] = {  
$flatten\viterbi_core_inst.\surv_mem.$procmux$529_Y [0]                         
$flatten\viterbi_core_inst.\surv_mem.$procmux$529_Y [0]                         
$flatten\viterbi_core_inst.\surv_mem.$procmux$529_Y [0] }                       
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$547:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:35$77_EN[3:0]$90                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:35$77_EN[3:0]$90 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[3:0]$90 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[3:0]$90 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[3:0]$90 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$77_EN[3:0]$90 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$550:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:34$76_EN[3:0]$89                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:34$76_EN[3:0]$89 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[3:0]$89 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[3:0]$89 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[3:0]$89 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$76_EN[3:0]$89 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$553:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:33$75_EN[3:0]$88                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:33$75_EN[3:0]$88 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[3:0]$88 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[3:0]$88 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[3:0]$88 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$75_EN[3:0]$88 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$556:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:32$74_EN[3:0]$87                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:32$74_EN[3:0]$87 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[3:0]$87 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[3:0]$87 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[3:0]$87 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$74_EN[3:0]$87 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$559:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:31$73_EN[3:0]$86                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:31$73_EN[3:0]$86 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[3:0]$86 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[3:0]$86 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[3:0]$86 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$73_EN[3:0]$86 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$562:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:30$72_EN[3:0]$85                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:30$72_EN[3:0]$85 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[3:0]$85 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[3:0]$85 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[3:0]$85 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$72_EN[3:0]$85 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$565:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:29$71_EN[3:0]$84                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:29$71_EN[3:0]$84 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[3:0]$84 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[3:0]$84 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[3:0]$84 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$71_EN[3:0]$84 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$568:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:28$70_EN[3:0]$83                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:28$70_EN[3:0]$83 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[3:0]$83 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[3:0]$83 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[3:0]$83 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$70_EN[3:0]$83 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$571:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:27$69_EN[3:0]$82                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:27$69_EN[3:0]$82 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[3:0]$82 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[3:0]$82 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[3:0]$82 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$69_EN[3:0]$82 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$574:                              
Old ports: A=4'1111, B=4'0000,                                                  
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:26$68_EN[3:0]$81                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:26$68_EN[3:0]$81 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[3:0]$81 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[3:0]$81 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[3:0]$81 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$68_EN[3:0]$81 [0] }                             
New ctrl vector for $pmux cell $flatten\viterbi_core_inst.\tb_core.$procmux$672:
{ $auto$opt_reduce.cc:134:opt_pmux$866                                          
$flatten\viterbi_core_inst.\tb_core.$procmux$603_CMP }                          
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$279:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$133_EN[3:0]$211,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$279_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$253_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$279_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$279_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$279_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$279_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$279_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$297:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$132_EN[3:0]$208,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$297_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$226_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$297_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$297_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$297_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$297_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$297_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$395:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$131_EN[3:0]$199,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$395_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$360_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$395_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$395_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$395_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$395_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$395_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$401:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$130_EN[3:0]$198,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$401_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$369_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$401_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$401_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$401_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$401_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$401_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$407:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$129_EN[3:0]$197,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$407_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$378_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$407_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$407_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$407_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$407_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$407_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$413:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$128_EN[3:0]$196,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$413_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$387_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$413_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$413_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$413_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$413_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$413_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$419:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$127_EN[3:0]$195,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$419_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$324_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$419_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$419_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$419_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$419_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$419_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$425:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$126_EN[3:0]$194,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$425_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$333_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$425_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$425_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$425_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$425_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$425_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$431:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$125_EN[3:0]$193,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$431_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$342_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$431_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$431_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$431_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$431_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$431_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$437:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$124_EN[3:0]$192,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$437_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$351_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$437_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$437_Y [3:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$437_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$437_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$437_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$577:                              
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\surv_mem.$2$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$78_EN[3:0]$109,                               
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$78_EN[3:0]$93                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\surv_mem.$procmux$529_Y [0],    
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$78_EN[3:0]$93 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[3:0]$93 [3:1] = {                         
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[3:0]$93 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[3:0]$93 [0]                               
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$78_EN[3:0]$93 [0] }                             
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$476:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$133_EN[3:0]$205,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$133_EN[3:0]$161                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$279_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$133_EN[3:0]$161 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$133_EN[3:0]$161 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$133_EN[3:0]$161 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$133_EN[3:0]$161 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$133_EN[3:0]$161 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$485:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$132_EN[3:0]$202,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$132_EN[3:0]$158                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$297_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$132_EN[3:0]$158 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$132_EN[3:0]$158 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$132_EN[3:0]$158 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$132_EN[3:0]$158 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$132_EN[3:0]$158 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$494:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$131_EN[3:0]$191,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$131_EN[3:0]$155                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$395_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$131_EN[3:0]$155 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$131_EN[3:0]$155 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$131_EN[3:0]$155 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$131_EN[3:0]$155 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$131_EN[3:0]$155 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$497:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$130_EN[3:0]$190,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$130_EN[3:0]$154                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$401_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$130_EN[3:0]$154 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$130_EN[3:0]$154 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$130_EN[3:0]$154 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$130_EN[3:0]$154 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$130_EN[3:0]$154 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$500:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$129_EN[3:0]$189,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$129_EN[3:0]$153                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$407_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$129_EN[3:0]$153 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$129_EN[3:0]$153 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$129_EN[3:0]$153 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$129_EN[3:0]$153 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$129_EN[3:0]$153 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$503:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$128_EN[3:0]$188,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$128_EN[3:0]$152                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$413_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$128_EN[3:0]$152 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$128_EN[3:0]$152 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$128_EN[3:0]$152 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$128_EN[3:0]$152 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$128_EN[3:0]$152 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$506:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$127_EN[3:0]$187,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$127_EN[3:0]$151                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$419_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$127_EN[3:0]$151 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$127_EN[3:0]$151 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$127_EN[3:0]$151 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$127_EN[3:0]$151 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$127_EN[3:0]$151 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$509:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$126_EN[3:0]$186,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$126_EN[3:0]$150                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$425_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$126_EN[3:0]$150 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$126_EN[3:0]$150 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$126_EN[3:0]$150 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$126_EN[3:0]$150 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$126_EN[3:0]$150 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$512:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$125_EN[3:0]$185,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$125_EN[3:0]$149                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$431_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$125_EN[3:0]$149 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$125_EN[3:0]$149 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$125_EN[3:0]$149 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$125_EN[3:0]$149 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$125_EN[3:0]$149 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$515:                             
Old ports: A=4'0000,                                                            
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$124_EN[3:0]$184,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$124_EN[3:0]$148                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$437_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$124_EN[3:0]$148 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$124_EN[3:0]$148 [3:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$124_EN[3:0]$148 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$124_EN[3:0]$148 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$124_EN[3:0]$148 [0] }                             
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 51 changes.                                                
                                                                                
38. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~114 debug messages>                                                
Removed a total of 38 cells.                                                    
                                                                                
39. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
40. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 116 unused wires.                                    
<suppressed ~6 debug messages>                                                  
                                                                                
41. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
42. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~39 debug messages>                                                 
                                                                                
44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
45. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
46. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
47. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
48. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
49. Executing FSM pass (extract and optimize FSM).                              
                                                                                
49.1. Executing FSM_DETECT pass (finding FSMs in design).                       
Not marking tt_um_ashvin_viterbi.viterbi_core_inst.state as FSM state register: 
Circuit seems to be self-resetting.                                             
Found FSM state register tt_um_ashvin_viterbi.viterbi_core_inst.tb_core.state.  
                                                                                
49.2. Executing FSM_EXTRACT pass (extracting FSM from design).                  
Extracting FSM `\viterbi_core_inst.tb_core.state' from module                   
`\tt_um_ashvin_viterbi'.                                                        
found $dff cell for state register:                                             
$flatten\viterbi_core_inst.\tb_core.$procdff$786                                
root of input selection tree: $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
found reset state: 2'00 (guessed from mux tree)                                 
found ctrl input: \rst_n                                                        
found state code: 2'00                                                          
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$603_CMP          
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$598_CMP          
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$625_CMP          
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$606_CMP          
found ctrl input:                                                               
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:97$67_Y                                                          
found state code: 2'11                                                          
found state code: 2'10                                                          
found ctrl input:                                                               
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:53$51_Y                                                   
found state code: 2'01                                                          
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$598_CMP         
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$603_CMP         
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$606_CMP         
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$625_CMP         
ctrl inputs: {                                                                  
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:97$67_Y                                                          
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:53$51_Y \rst_n }                                          
ctrl outputs: { $flatten\viterbi_core_inst.\tb_core.$procmux$625_CMP            
$flatten\viterbi_core_inst.\tb_core.$procmux$606_CMP                            
$flatten\viterbi_core_inst.\tb_core.$procmux$603_CMP                            
$flatten\viterbi_core_inst.\tb_core.$procmux$598_CMP                            
$flatten\viterbi_core_inst.\tb_core.$0\state[1:0] }                             
transition:       2'00 3'--0 ->       2'00 6'010000                             
transition:       2'00 3'-01 ->       2'00 6'010000                             
transition:       2'00 3'-11 ->       2'01 6'010001                             
transition:       2'10 3'--0 ->       2'00 6'000100                             
transition:       2'10 3'0-1 ->       2'10 6'000110                             
transition:       2'10 3'1-1 ->       2'11 6'000111                             
transition:       2'01 3'--0 ->       2'00 6'100000                             
transition:       2'01 3'--1 ->       2'10 6'100010                             
transition:       2'11 3'--0 ->       2'00 6'001000                             
transition:       2'11 3'--1 ->       2'00 6'001000                             
                                                                                
49.3. Executing FSM_OPT pass (simple optimizations of FSMs).                    
Optimizing FSM `$fsm$\viterbi_core_inst.tb_core.state$867' from module          
`\tt_um_ashvin_viterbi'.                                                        
Merging pattern 3'--0 and 3'--1 from group (3 0 6'001000).                      
Merging pattern 3'--1 and 3'--0 from group (3 0 6'001000).                      
                                                                                
49.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 9 unused cells and 9 unused wires.                                      
<suppressed ~10 debug messages>                                                 
                                                                                
49.5. Executing FSM_OPT pass (simple optimizations of FSMs).                    
Optimizing FSM `$fsm$\viterbi_core_inst.tb_core.state$867' from module          
`\tt_um_ashvin_viterbi'.                                                        
Removing unused output signal $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
[0].                                                                            
Removing unused output signal $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
[1].                                                                            
                                                                                
49.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).              
Recoding FSM `$fsm$\viterbi_core_inst.tb_core.state$867' from module            
`\tt_um_ashvin_viterbi' using `auto' encoding:                                  
mapping auto encoding to `one-hot` for this FSM.                                
00 -> ---1                                                                      
10 -> --1-                                                                      
01 -> -1--                                                                      
11 -> 1---                                                                      
                                                                                
49.7. Executing FSM_INFO pass (dumping all available information on FSM cells). 
                                                                                
FSM `$fsm$\viterbi_core_inst.tb_core.state$867' from module                     
`tt_um_ashvin_viterbi':                                                         
-------------------------------------                                           
                                                                                
Information on FSM $fsm$\viterbi_core_inst.tb_core.state$867                    
(\viterbi_core_inst.tb_core.state):                                             
                                                                                
Number of input signals:    3                                                   
Number of output signals:   4                                                   
Number of state bits:       4                                                   
                                                                                
Input signals:                                                                  
0: \rst_n                                                                       
1:                                                                              
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:53$51_Y                                                   
2:                                                                              
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:97$67_Y                                                          
                                                                                
Output signals:                                                                 
0: $flatten\viterbi_core_inst.\tb_core.$procmux$598_CMP                         
1: $flatten\viterbi_core_inst.\tb_core.$procmux$603_CMP                         
2: $flatten\viterbi_core_inst.\tb_core.$procmux$606_CMP                         
3: $flatten\viterbi_core_inst.\tb_core.$procmux$625_CMP                         
                                                                                
State encoding:                                                                 
0:     4'---1  <RESET STATE>                                                    
1:     4'--1-                                                                   
2:     4'-1--                                                                   
3:     4'1---                                                                   
                                                                                
Transition Table (state_in, ctrl_in, state_out, ctrl_out):                      
0:     0 3'--0   ->     0 4'0100                                                
1:     0 3'-01   ->     0 4'0100                                                
2:     0 3'-11   ->     2 4'0100                                                
3:     1 3'--0   ->     0 4'0001                                                
4:     1 3'0-1   ->     1 4'0001                                                
5:     1 3'1-1   ->     3 4'0001                                                
6:     2 3'--0   ->     0 4'1000                                                
7:     2 3'--1   ->     1 4'1000                                                
8:     3 3'---   ->     0 4'0010                                                
                                                                                
-------------------------------------                                           
                                                                                
49.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                     
Mapping FSM `$fsm$\viterbi_core_inst.tb_core.state$867' from module             
`\tt_um_ashvin_viterbi'.                                                        
                                                                                
50. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~2 debug messages>                                                  
                                                                                
51. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~38 debug messages>                                                 
                                                                                
53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
54. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
55. Executing OPT_DFF pass (perform DFF optimizations).                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$792 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$597_Y, Q =                         
\viterbi_core_inst.tb_core.decoded_bit_reg, rval = 1'0).                        
Adding EN signal on $auto$ff.cc:266:slice$901 ($sdff) from module               
tt_um_ashvin_viterbi (D = \viterbi_core_inst.tb_core.tb_surv_bit, Q =           
\viterbi_core_inst.tb_core.decoded_bit_reg).                                    
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$791 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$602_Y, Q =                         
\viterbi_core_inst.tb_core.traceback_active, rval = 1'0).                       
Adding EN signal on $auto$ff.cc:266:slice$905 ($sdff) from module               
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$602_Y, Q 
= \viterbi_core_inst.tb_core.traceback_active).                                 
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$790 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$614_Y, Q =                         
\viterbi_core_inst.tb_core.current_state, rval = 2'00).                         
Adding EN signal on $auto$ff.cc:266:slice$913 ($sdff) from module               
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$614_Y, Q 
= \viterbi_core_inst.tb_core.current_state).                                    
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$789 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$623_Y, Q =                         
\viterbi_core_inst.tb_core.tb_count, rval = 3'000).                             
Adding EN signal on $auto$ff.cc:266:slice$921 ($sdff) from module               
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$623_Y, Q 
= \viterbi_core_inst.tb_core.tb_count).                                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$788 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$636_Y, Q =                         
\viterbi_core_inst.tb_core.tb_state, rval = 2'00).                              
Adding EN signal on $auto$ff.cc:266:slice$929 ($sdff) from module               
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$636_Y, Q 
= \viterbi_core_inst.tb_core.tb_state).                                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$787 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$647_Y, Q =                         
\viterbi_core_inst.tb_core.tb_time, rval = 3'000).                              
Adding EN signal on $auto$ff.cc:266:slice$937 ($sdff) from module               
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$647_Y, Q 
= \viterbi_core_inst.tb_core.tb_time).                                          
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$785 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$667_Y, Q =                         
\viterbi_core_inst.tb_core.dec_bit, rval = 1'0).                                
Adding EN signal on $auto$ff.cc:266:slice$947 ($sdff) from module               
tt_um_ashvin_viterbi (D = \viterbi_core_inst.tb_core.decoded_bit_reg, Q =       
\viterbi_core_inst.tb_core.dec_bit).                                            
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$784 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$672_Y, Q =                         
\viterbi_core_inst.tb_core.dec_bit_valid, rval = 1'0).                          
Adding EN signal on $auto$ff.cc:266:slice$949 ($sdff) from module               
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$672_Y, Q 
= \viterbi_core_inst.tb_core.dec_bit_valid).                                    
Adding SRST signal on $flatten\viterbi_core_inst.\surv_mem.$procdff$770 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\surv_mem.$procmux$589_Y, Q =                        
\viterbi_core_inst.surv_mem.wr_ptr, rval = 3'000).                              
Adding EN signal on $auto$ff.cc:266:slice$953 ($sdff) from module               
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\surv_mem.$procmux$587_Y, Q
= \viterbi_core_inst.surv_mem.wr_ptr).                                          
Adding SRST signal on $flatten\viterbi_core_inst.\pm_buffer.$procdff$746 ($dff) 
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\pm_buffer.$procmux$517_Y, Q =                       
\viterbi_core_inst.pm_buffer.prev_A, rval = 1'1).                               
Adding EN signal on $auto$ff.cc:266:slice$955 ($sdff) from module               
tt_um_ashvin_viterbi (D =                                                       
$flatten\viterbi_core_inst.\pm_buffer.$not$/home/ashvin/Documents/viterbi-decode
r/src/pm_bank.v:76$212_Y, Q = \viterbi_core_inst.pm_buffer.prev_A).             
Adding EN signal on $flatten\viterbi_core_inst.$procdff$825 ($adff) from module 
tt_um_ashvin_viterbi (D = \viterbi_core_inst.state_next, Q =                    
\viterbi_core_inst.state).                                                      
Adding EN signal on $flatten\viterbi_core_inst.$procdff$822 ($adff) from module 
tt_um_ashvin_viterbi (D = \ui_in [2:1], Q = \viterbi_core_inst.rx_sym_q).       
Adding EN signal on $flatten\viterbi_core_inst.$procdff$819 ($adff) from module 
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\sweep_idx[1:0], Q =     
\viterbi_core_inst.sweep_idx).                                                  
Adding EN signal on $flatten\viterbi_core_inst.$procdff$810 ($adff) from module 
tt_um_ashvin_viterbi (D =                                                       
$flatten\viterbi_core_inst.$0$lookahead\surv_row$20[3:0]$23, Q =                
\viterbi_core_inst.surv_row).                                                   
Adding EN signal on $flatten\viterbi_core_inst.$procdff$807 ($adff) from module 
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\best_state[1:0], Q =    
\viterbi_core_inst.best_state).                                                 
Adding EN signal on $flatten\viterbi_core_inst.$procdff$804 ($adff) from module 
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\best_metric[3:0], Q =   
\viterbi_core_inst.best_metric).                                                
Adding EN signal on $flatten\viterbi_core_inst.$procdff$801 ($adff) from module 
tt_um_ashvin_viterbi (D = \viterbi_core_inst.best_state, Q =                    
\viterbi_core_inst.s_end_state).                                                
Adding EN signal on $flatten\viterbi_core_inst.$procdff$795 ($adff) from module 
tt_um_ashvin_viterbi (D = 1'0, Q = \viterbi_core_inst.init_pending).            
                                                                                
56. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 18 unused cells and 26 unused wires.                                    
<suppressed ~19 debug messages>                                                 
                                                                                
57. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~10 debug messages>                                                 
                                                                                
58. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~32 debug messages>                                                 
                                                                                
60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
61. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~45 debug messages>                                                 
Removed a total of 15 cells.                                                    
                                                                                
62. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
63. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 14 unused wires.                                     
<suppressed ~1 debug messages>                                                  
                                                                                
64. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
65. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
68. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
69. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
70. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
71. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
72. Executing WREDUCE pass (reducing word size of cells).                       
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$826 (viterbi_core_inst.pm_buffer.bank0).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$827 (viterbi_core_inst.pm_buffer.bank1).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$828 (viterbi_core_inst.pm_buffer.bank0).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$829 (viterbi_core_inst.pm_buffer.bank1).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$830 (viterbi_core_inst.pm_buffer.bank0).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$831 (viterbi_core_inst.pm_buffer.bank1).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$832 (viterbi_core_inst.pm_buffer.bank0).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$833 (viterbi_core_inst.pm_buffer.bank1).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$834 (viterbi_core_inst.pm_buffer.bank1).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$835 (viterbi_core_inst.pm_buffer.bank1).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$836 (viterbi_core_inst.pm_buffer.bank1).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$837 (viterbi_core_inst.pm_buffer.bank1).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$838 (viterbi_core_inst.pm_buffer.bank0).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$839 (viterbi_core_inst.pm_buffer.bank0).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$840 (viterbi_core_inst.pm_buffer.bank0).                           
Removed top 30 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$841 (viterbi_core_inst.pm_buffer.bank0).                           
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$844 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$845 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$846 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$847 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$848 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$849 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$850 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$851 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$852 (viterbi_core_inst.surv_mem.mem).                               
Removed top 29 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$853 (viterbi_core_inst.surv_mem.mem).                               
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$fsm_map.cc:77:implement_pattern_cache$880 ($eq).     
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$959 ($ne).        
Removed top 1 bits (of 3) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$969 ($ne).        
Removed top 2 bits (of 3) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$979 ($ne).        
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:60$53 ($sub).                              
Removed top 28 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:60$53 ($sub).                              
Removed top 29 bits (of 32) from mux cell                                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$ternary$/home/ashvin/D
ocuments/viterbi-decoder/src/traceback.v:60$54 ($mux).                          
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$gt$/home/ashvin/Docume
nts/viterbi-decoder/src/traceback.v:90$62 ($gt).                                
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:91$64 ($sub).                              
Removed top 28 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:91$64 ($sub).                              
Removed top 29 bits (of 32) from mux cell                                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$ternary$/home/ashvin/D
ocuments/viterbi-decoder/src/traceback.v:91$65 ($mux).                          
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:94$66 ($add).                              
Removed top 29 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:94$66 ($add).                              
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$fsm_map.cc:77:implement_pattern_cache$885 ($eq).     
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$111 ($add).                         
Removed top 29 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$111 ($add).                         
Removed top 2 bits (of 4) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents
/viterbi-decoder/src/acs_core.v:17$214 ($add).                                  
Removed top 1 bits (of 2) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$223 ($add).                    
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$223 ($add).                    
Removed top 1 bits (of 2) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$223 ($add).                    
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$223 ($add).                    
Removed top 2 bits (of 4) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents
/viterbi-decoder/src/acs_core.v:16$213 ($add).                                  
Converting cell                                                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/vite
rbi-decoder/src/viterbi_core.v:0$31 ($neg) from signed to unsigned.             
Removed top 1 bits (of 3) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/vite
rbi-decoder/src/viterbi_core.v:0$31 ($neg).                                     
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$eq$/home/ashvin/Documents/viter
bi-decoder/src/viterbi_core.v:126$17 ($eq).                                     
Removed top 1 bits (of 4) from port Y of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:60$53 ($sub).                              
Removed top 1 bits (of 4) from port Y of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:91$64 ($sub).                              
Removed top 29 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$111_Y.                              
Removed top 29 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:94$66_Y.                                   
Removed top 29 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:60$53_Y.                                   
Removed top 29 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:91$64_Y.                                   
                                                                                
73. Executing PEEPOPT pass (run peephole optimizers).                           
                                                                                
74. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 4 unused wires.                                      
<suppressed ~1 debug messages>                                                  
                                                                                
75. Executing ALUMACC pass (create $alu and $macc cells).                       
Extracting $alu and $macc cells in module tt_um_ashvin_viterbi:                 
creating $macc model for                                                        
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$19 ($add).                                                        
creating $macc model for                                                        
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$31 ($neg).                                                          
creating $macc model for                                                        
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$213 ($add).                                                       
creating $macc model for                                                        
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$214 ($add).                                                       
creating $macc model for                                                        
$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$223 ($add).                                         
creating $macc model for                                                        
$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$223 ($add).                                         
creating $macc model for                                                        
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$111 ($add).                                              
creating $macc model for                                                        
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:94$66 ($add).                                                   
creating $macc model for                                                        
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:60$53 ($sub).                                                   
creating $macc model for                                                        
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:91$64 ($sub).                                                   
merging $macc model for                                                         
$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$223 into                                            
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$214.                                                              
merging $macc model for                                                         
$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$223 into                                            
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$213.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:94$66.                                                          
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$111.                                                     
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:60$53.                                                          
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:91$64.                                                          
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$214.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$213.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$31.                                                                 
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$19.                                                               
creating $alu model for                                                         
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$40 ($lt): new $alu                                                 
creating $alu model for                                                         
$flatten\viterbi_core_inst.\acs.$lt$/home/ashvin/Documents/viterbi-decoder/src/a
cs_core.v:19$215 ($lt): new $alu                                                
creating $alu model for                                                         
$flatten\viterbi_core_inst.\tb_core.$gt$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:90$62 ($gt): new $alu                                            
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$gt$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:90$62: $auto$alumacc.cc:485:replace_alu$998                      
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$lt$/home/ashvin/Documents/viterbi-decoder/src/a
cs_core.v:19$215: $auto$alumacc.cc:485:replace_alu$1003                         
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$40: $auto$alumacc.cc:485:replace_alu$1008                          
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$19: $auto$alumacc.cc:485:replace_alu$1013                         
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$31: $auto$alumacc.cc:485:replace_alu$1016                           
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$213: $auto$alumacc.cc:485:replace_alu$1019                        
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$214: $auto$alumacc.cc:485:replace_alu$1022                        
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:91$64: $auto$alumacc.cc:485:replace_alu$1025                    
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:60$53: $auto$alumacc.cc:485:replace_alu$1028                    
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$111: $auto$alumacc.cc:485:replace_alu$1031               
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:94$66: $auto$alumacc.cc:485:replace_alu$1034                    
created 11 $alu and 0 $macc cells.                                              
                                                                                
76. Executing SHARE pass (SAT-based resource sharing).                          
Found 4 cells in module tt_um_ashvin_viterbi that may be considered for resource
sharing.                                                                        
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:34$138 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Found 1 candidates:                                                             
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$137                                                 
Analyzing resource sharing with                                                 
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$137 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Forbidden control signals for this pair of cells: {                             
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$40_Y \viterbi_core_inst.acs.surv }                                 
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:34$138: \viterbi_core_inst.pm_buffer.prev_A = 1'0      
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$137: \viterbi_core_inst.pm_buffer.prev_A = 1'0      
Size of SAT problem: 0 cells, 5 variables, 9 clauses                            
According to the SAT solver this pair of cells can not be shared.               
Model from SAT solver: \viterbi_core_inst.pm_buffer.prev_A = 1'0                
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$137 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
No candidates found.                                                            
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:31$136 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Found 1 candidates:                                                             
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$135                                                 
Analyzing resource sharing with                                                 
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$135 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Forbidden control signals for this pair of cells: {                             
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$40_Y \viterbi_core_inst.acs.surv }                                 
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:31$136: \viterbi_core_inst.pm_buffer.prev_A = 1'1      
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$135: \viterbi_core_inst.pm_buffer.prev_A = 1'1      
Size of SAT problem: 0 cells, 5 variables, 9 clauses                            
According to the SAT solver this pair of cells can not be shared.               
Model from SAT solver: \viterbi_core_inst.pm_buffer.prev_A = 1'1                
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$135 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
No candidates found.                                                            
                                                                                
77. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~4 debug messages>                                                  
                                                                                
78. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
81. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
82. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
83. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 2 unused cells and 13 unused wires.                                     
<suppressed ~13 debug messages>                                                 
                                                                                
84. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
85. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
88. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
89. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
90. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
91. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
92. Executing MEMORY pass.                                                      
                                                                                
92.1. Executing OPT_MEM pass (optimize memories).                               
Performed a total of 0 transformations.                                         
                                                                                
92.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write        
priority relations).                                                            
Performed a total of 67 transformations.                                        
                                                                                
92.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback    
paths).                                                                         
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 0.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 1.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 2.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 3.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 4.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 5.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 6.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 7.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 8.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 0.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 1.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 2.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 3.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 4.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 5.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 6.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 7.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 8.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 0.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 1.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 2.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 3.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 4.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 5.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 6.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 7.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 8.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 9.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 10.    
                                                                                
92.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                
                                                                                
92.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                 
Checking read port `\viterbi_core_inst.pm_buffer.bank0'[0] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank0'[1] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank1'[0] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank1'[1] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.surv_mem.mem'[0] in module               
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port address `\viterbi_core_inst.pm_buffer.bank0'[0] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank0'[1] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank1'[0] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank1'[1] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.surv_mem.mem'[0] in module       
`\tt_um_ashvin_viterbi': merged address FF to cell.                             
                                                                                
92.6. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
92.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).          
Consolidating read ports of memory                                              
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Merging ports 0, 1 (address 2'00).                                              
Merging ports 0, 2 (address 2'00).                                              
Merging ports 3, 6 (address 2'11).                                              
Merging ports 3, 7 (address 2'10).                                              
Merging ports 4, 5 (address 2'00).                                              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Merging ports 1, 2 (address 2'10).                                              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Consolidating read ports of memory                                              
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Merging ports 0, 1 (address 2'00).                                              
Merging ports 0, 2 (address 2'00).                                              
Merging ports 3, 6 (address 2'11).                                              
Merging ports 3, 7 (address 2'10).                                              
Merging ports 4, 5 (address 2'00).                                              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Merging ports 1, 2 (address 2'10).                                              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem by address:                 
Merging ports 0, 1 (address 3'000).                                             
Merging ports 0, 2 (address 3'000).                                             
Merging ports 0, 3 (address 3'000).                                             
Merging ports 0, 4 (address 3'000).                                             
Merging ports 6, 7 (address 3'110).                                             
Merging ports 8, 9 (address 3'000).                                             
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem by address:                 
Merging ports 1, 2 (address 3'101).                                             
Merging ports 1, 3 (address 3'100).                                             
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem by address:                 
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 using sat-based resource 
sharing:                                                                        
Checking group clocked with posedge \clk, width 16: ports 0, 1.                 
Common input cone for all EN signals: 5 cells.                                  
Size of unconstrained SAT problem: 36 variables, 85 clauses                     
According to SAT solver sharing of port 0 with port 1 is not possible.          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 using sat-based resource 
sharing:                                                                        
Checking group clocked with posedge \clk, width 16: ports 0, 1.                 
Common input cone for all EN signals: 5 cells.                                  
Size of unconstrained SAT problem: 36 variables, 85 clauses                     
According to SAT solver sharing of port 0 with port 1 is not possible.          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem using sat-based resource    
sharing:                                                                        
Checking group clocked with posedge \clk, width 32: ports 0, 1.                 
Common input cone for all EN signals: 1 cells.                                  
Size of unconstrained SAT problem: 9 variables, 18 clauses                      
According to SAT solver sharing of port 0 with port 1 is not possible.          
                                                                                
92.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.                                         
                                                                                
92.9. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
92.10. Executing MEMORY_COLLECT pass (generating $mem cells).                   
                                                                                
93. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
94. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~59 debug messages>                                                 
                                                                                
95. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~6 debug messages>                                                  
Removed a total of 2 cells.                                                     
                                                                                
96. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
97. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 40 unused wires.                                     
<suppressed ~1 debug messages>                                                  
                                                                                
98. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).    
Mapping memory \viterbi_core_inst.pm_buffer.bank0 in module                     
\tt_um_ashvin_viterbi:                                                          
created 4 $dff cells and 0 static cells of width 4.                             
read interface: 0 $dff and 6 $mux cells.                                        
write interface: 12 write mux blocks.                                           
Mapping memory \viterbi_core_inst.pm_buffer.bank1 in module                     
\tt_um_ashvin_viterbi:                                                          
created 4 $dff cells and 0 static cells of width 4.                             
read interface: 0 $dff and 6 $mux cells.                                        
write interface: 12 write mux blocks.                                           
Mapping memory \viterbi_core_inst.surv_mem.mem in module \tt_um_ashvin_viterbi: 
created 8 $dff cells and 0 static cells of width 4.                             
Extracted addr FF from read port 0 of                                           
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem:                            
$\viterbi_core_inst.surv_mem.mem$rdreg[0]                                       
read interface: 1 $dff and 7 $mux cells.                                        
write interface: 24 write mux blocks.                                           
                                                                                
99. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~72 debug messages>                                                 
                                                                                
100. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.surv_mem.mem$wrmux[1][0][0]$1292.                     
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.surv_mem.mem$wrmux[0][0][0]$1270.                     
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][1][1]$1180.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][1][1]$1180.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][1][0]$1168.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][1][0]$1168.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][1][1]$1088.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][1][1]$1088.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][1][0]$1076.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][1][0]$1076.                  
Removed 10 multiplexer ports.                                                   
<suppressed ~30 debug messages>                                                 
                                                                                
102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1051:                          
Old ports: A=4'0000, B=4'1111, Y=$auto$rtlil.cc:2628:Mux$1052                   
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1052 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1052 [3:1] = {                         
$auto$rtlil.cc:2628:Mux$1052 [0] $auto$rtlil.cc:2628:Mux$1052 [0]               
$auto$rtlil.cc:2628:Mux$1052 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1055:                          
Old ports: A=4'0000, B=4'1111, Y=$auto$rtlil.cc:2628:Mux$1056                   
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1056 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1056 [3:1] = {                         
$auto$rtlil.cc:2628:Mux$1056 [0] $auto$rtlil.cc:2628:Mux$1056 [0]               
$auto$rtlil.cc:2628:Mux$1056 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\tb_core.$procmux$612:                               
Old ports: A={ 1'0 \viterbi_core_inst.tb_core.current_state [1] }, B={ 1'1      
\viterbi_core_inst.tb_core.current_state [1] },                                 
Y=$flatten\viterbi_core_inst.\tb_core.$procmux$612_Y                            
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\tb_core.$procmux$612_Y   
[1]                                                                             
New connections: $flatten\viterbi_core_inst.\tb_core.$procmux$612_Y [0] =       
\viterbi_core_inst.tb_core.current_state [1]                                    
New ctrl vector for $pmux cell $flatten\viterbi_core_inst.\tb_core.$procmux$623:
\viterbi_core_inst.tb_core.state [1]                                            
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 4 changes.                                                 
                                                                                
103. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
104. Executing OPT_SHARE pass.                                                  
                                                                                
105. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding SRST signal on $\viterbi_core_inst.surv_mem.mem$rdreg[0] ($dff) from     
module tt_um_ashvin_viterbi (D = $auto$rtlil.cc:2628:Mux$1048, Q =              
$\viterbi_core_inst.surv_mem.mem$rdreg[0]$q, rval = 3'000).                     
                                                                                
106. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 1 unused cells and 97 unused wires.                                     
<suppressed ~2 debug messages>                                                  
                                                                                
107. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~3 debug messages>                                                  
                                                                                
108. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~30 debug messages>                                                 
                                                                                
110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
111. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
112. Executing OPT_SHARE pass.                                                  
                                                                                
113. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[7]$1245 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[7][2][0]$y$1399, Q =               
\viterbi_core_inst.surv_mem.mem[7]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[6]$1243 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[6][2][0]$y$1385, Q =               
\viterbi_core_inst.surv_mem.mem[6]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[5]$1241 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[5][2][0]$y$1369, Q =               
\viterbi_core_inst.surv_mem.mem[5]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[4]$1239 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[4][2][0]$y$1355, Q =               
\viterbi_core_inst.surv_mem.mem[4]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[3]$1237 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[3][2][0]$y$1337, Q =               
\viterbi_core_inst.surv_mem.mem[3]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[2]$1235 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[2][2][0]$y$1323, Q =               
\viterbi_core_inst.surv_mem.mem[2]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[1]$1233 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[1][2][0]$y$1305, Q =               
\viterbi_core_inst.surv_mem.mem[1]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[0]$1231 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[0][2][0]$y$1289, Q =               
\viterbi_core_inst.surv_mem.mem[0]).                                            
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[3]$1163 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][2][0]$y$1230, Q =            
\viterbi_core_inst.pm_buffer.bank1[3]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[2]$1161 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][2][0]$y$1218, Q =            
\viterbi_core_inst.pm_buffer.bank1[2]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[1]$1159 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][2][0]$y$1206, Q =            
\viterbi_core_inst.pm_buffer.bank1[1]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[0]$1157 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[0][2][0]$y$1194, Q =            
\viterbi_core_inst.pm_buffer.bank1[0]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[3]$1071 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][2][0]$y$1156, Q =            
\viterbi_core_inst.pm_buffer.bank0[3]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[2]$1069 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][2][0]$y$1142, Q =            
\viterbi_core_inst.pm_buffer.bank0[2]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[1]$1067 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][2][0]$y$1126, Q =            
\viterbi_core_inst.pm_buffer.bank0[1]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[0]$1065 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[0][2][0]$y$1110, Q =            
\viterbi_core_inst.pm_buffer.bank0[0]).                                         
                                                                                
114. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 3 unused wires.                                      
<suppressed ~1 debug messages>                                                  
                                                                                
115. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~20 debug messages>                                                 
                                                                                
116. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~30 debug messages>                                                 
                                                                                
118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$1117:                  
Old ports: A=4'0000, B=4'1111,                                                  
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$1118               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$1118 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$1118
[3:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$1118 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$1118 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$1118 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$1133:                  
Old ports: A=4'0000, B=4'1111,                                                  
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$1134               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$1134 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$1134
[3:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$1134 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$1134 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$1134 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$1201:                  
Old ports: A=4'0000, B=4'1111,                                                  
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$1202               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$1202 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$1202
[3:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$1202 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$1202 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$1202 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$1213:                  
Old ports: A=4'0000, B=4'1111,                                                  
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$1214               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$1214 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$1214
[3:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$1214 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$1214 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$1214 [0] }           
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 4 changes.                                                 
                                                                                
119. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~6 debug messages>                                                  
Removed a total of 2 cells.                                                     
                                                                                
120. Executing OPT_SHARE pass.                                                  
                                                                                
121. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding SRST signal on $auto$ff.cc:266:slice$1404 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[6], rval = 4'0000).                             
Adding SRST signal on $auto$ff.cc:266:slice$1407 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[5], rval = 4'0000).                             
Adding SRST signal on $auto$ff.cc:266:slice$1413 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[3], rval = 4'0000).                             
Adding SRST signal on $auto$ff.cc:266:slice$1410 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[4], rval = 4'0000).                             
Adding SRST signal on $auto$ff.cc:266:slice$1401 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[7], rval = 4'0000).                             
Adding SRST signal on $auto$ff.cc:266:slice$1446 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.pm_buffer.wr_pm, Q =               
\viterbi_core_inst.pm_buffer.bank0[0], rval = 4'0000).                          
Adding SRST signal on $auto$ff.cc:266:slice$1434 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.pm_buffer.wr_pm, Q =               
\viterbi_core_inst.pm_buffer.bank1[0], rval = 4'0000).                          
Adding SRST signal on $auto$ff.cc:266:slice$1422 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[0], rval = 4'0000).                             
Adding SRST signal on $auto$ff.cc:266:slice$1419 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[1], rval = 4'0000).                             
Adding SRST signal on $auto$ff.cc:266:slice$1416 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[2], rval = 4'0000).                             
                                                                                
122. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 10 unused cells and 30 unused wires.                                    
<suppressed ~11 debug messages>                                                 
                                                                                
123. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~2 debug messages>                                                  
                                                                                
124. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~20 debug messages>                                                 
                                                                                
126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
127. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
128. Executing OPT_SHARE pass.                                                  
                                                                                
129. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
130. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 2 unused wires.                                      
<suppressed ~1 debug messages>                                                  
                                                                                
131. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
132. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~20 debug messages>                                                 
                                                                                
134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
135. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
136. Executing OPT_SHARE pass.                                                  
                                                                                
137. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
138. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
139. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
140. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
140.1. Executing Verilog-2005 frontend:                                         
/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v  
Parsing Verilog input from                                                      
`/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v'
to AST representation.                                                          
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.           
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.         
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.          
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.        
Generating RTLIL representation for module `\_90_simplemap_various'.            
Generating RTLIL representation for module `\_90_simplemap_registers'.          
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.  
Generating RTLIL representation for module `\_90_shift_shiftx'.                 
Generating RTLIL representation for module `\_90_fa'.                           
Generating RTLIL representation for module `\_90_lcu_brent_kung'.               
Generating RTLIL representation for module `\_90_alu'.                          
Generating RTLIL representation for module `\_90_macc'.                         
Generating RTLIL representation for module `\_90_alumacc'.                      
Generating RTLIL representation for module `\$__div_mod_u'.                     
Generating RTLIL representation for module `\$__div_mod_trunc'.                 
Generating RTLIL representation for module `\_90_div'.                          
Generating RTLIL representation for module `\_90_mod'.                          
Generating RTLIL representation for module `\$__div_mod_floor'.                 
Generating RTLIL representation for module `\_90_divfloor'.                     
Generating RTLIL representation for module `\_90_modfloor'.                     
Generating RTLIL representation for module `\_90_pow'.                          
Generating RTLIL representation for module `\_90_pmux'.                         
Generating RTLIL representation for module `\_90_demux'.                        
Generating RTLIL representation for module `\_90_lut'.                          
Successfully finished Verilog frontend.                                         
                                                                                
140.2. Continuing TECHMAP pass.                                                 
Using extmapper simplemap for cells of type $sdffce.                            
Using extmapper simplemap for cells of type $dff.                               
Using extmapper simplemap for cells of type $mux.                               
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $dffe.                              
Using extmapper simplemap for cells of type $not.                               
Using extmapper simplemap for cells of type $eq.                                
Using extmapper simplemap for cells of type $and.                               
Using extmapper simplemap for cells of type $reduce_and.                        
Using extmapper simplemap for cells of type $reduce_bool.                       
Using extmapper simplemap for cells of type $ne.                                
Using extmapper simplemap for cells of type $sdff.                              
Using extmapper simplemap for cells of type $or.                                
Using extmapper simplemap for cells of type $reduce_or.                         
Using extmapper simplemap for cells of type $logic_and.                         
Using extmapper simplemap for cells of type $logic_not.                         
Using extmapper simplemap for cells of type $sdffe.                             
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for    
cells of type $alu.                                                             
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for    
cells of type $alu.                                                             
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $adffe.                             
Using template                                                                  
$paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826
b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.         
Using extmapper simplemap for cells of type $xor.                               
Using extmapper simplemap for cells of type $reduce_xor.                        
Using extmapper simplemap for cells of type $adff.                              
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for   
cells of type $pmux.                                                            
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for    
cells of type $alu.                                                             
Using template $paramod$ef8fb1849064cca7dc908988762d3374786d9fdb\_90_alu for    
cells of type $alu.                                                             
Using template                                                                  
$paramod$constmap:9094605ead145fd11cdc4005ae96cf8bc645818b$paramod$64b19f47ed5f1
26636dbd98d727ec46a7ec08d71\_90_shift_shiftx for cells of type $shift.          
Analyzing pattern of constant bits for this cell:                               
Constant input on bit 0 of port A: 1'1                                          
Creating constmapped module                                                     
`$paramod$constmap:587bfd344aba6fff5ae2fc198a50240a44929441$paramod$64b19f47ed5f
126636dbd98d727ec46a7ec08d71\_90_shift_shiftx'.                                 
                                                                                
140.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).         
Running muxtree optimizer on module                                             
$paramod$constmap:587bfd344aba6fff5ae2fc198a50240a44929441$paramod$64b19f47ed5f1
26636dbd98d727ec46a7ec08d71\_90_shift_shiftx..                                  
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 2/2 on $mux $procmux$2187.                                            
dead port 2/2 on $mux $procmux$2181.                                            
Removed 2 multiplexer ports.                                                    
<suppressed ~652 debug messages>                                                
                                                                                
140.28. Executing OPT_EXPR pass (perform const folding).                        
Optimizing module                                                               
$paramod$constmap:587bfd344aba6fff5ae2fc198a50240a44929441$paramod$64b19f47ed5f1
26636dbd98d727ec46a7ec08d71\_90_shift_shiftx.                                   
<suppressed ~2 debug messages>                                                  
Removed 0 unused cells and 8 unused wires.                                      
Using template                                                                  
$paramod$constmap:587bfd344aba6fff5ae2fc198a50240a44929441$paramod$64b19f47ed5f1
26636dbd98d727ec46a7ec08d71\_90_shift_shiftx for cells of type $shift.          
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells 
of type $lcu.                                                                   
Using extmapper simplemap for cells of type $pos.                               
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells 
of type $lcu.                                                                   
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells 
of type $lcu.                                                                   
No more expansions possible.                                                    
<suppressed ~516 debug messages>                                                
                                                                                
141. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~286 debug messages>                                                
                                                                                
142. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~159 debug messages>                                                
Removed a total of 53 cells.                                                    
                                                                                
143. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
144. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 42 unused cells and 487 unused wires.                                   
<suppressed ~43 debug messages>                                                 
                                                                                
145. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
146. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
147. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
148. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
149. Executing ABC pass (technology mapping using ABC).                         
                                                                                
149.1. Extracting gate netlist of module `\tt_um_ashvin_viterbi' to             
`<abc-temp-dir>/input.blif'..                                                   
Extracted 372 gates and 479 wires to a netlist network with 105 inputs and 103  
outputs.                                                                        
                                                                                
149.1.1. Executing ABC.                                                         
Running ABC command:                                                            
"/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
<abc-temp-dir>/abc.script 2>&1                                                  
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                      
ABC:                                                                            
ABC: + read_blif <abc-temp-dir>/input.blif                                      
ABC: + read_library <abc-temp-dir>/stdcells.genlib                              
ABC: Entered genlib library with 13 gates from file                             
"<abc-temp-dir>/stdcells.genlib".                                               
ABC: + strash                                                                   
ABC: + dretime                                                                  
ABC: + map                                                                      
ABC: + write_blif <abc-temp-dir>/output.blif                                    
                                                                                
149.1.2. Re-integrating ABC results.                                            
ABC RESULTS:              XNOR cells:        7                                  
ABC RESULTS:               AND cells:       12                                  
ABC RESULTS:               XOR cells:       18                                  
ABC RESULTS:               MUX cells:       92                                  
ABC RESULTS:             ORNOT cells:       13                                  
ABC RESULTS:                OR cells:       48                                  
ABC RESULTS:               NOR cells:       17                                  
ABC RESULTS:               NOT cells:       21                                  
ABC RESULTS:              NAND cells:       21                                  
ABC RESULTS:            ANDNOT cells:       77                                  
ABC RESULTS:        internal signals:      271                                  
ABC RESULTS:           input signals:      105                                  
ABC RESULTS:          output signals:      103                                  
Removing temp directory.                                                        
                                                                                
150. Executing OPT pass (performing simple optimizations).                      
                                                                                
150.1. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~27 debug messages>                                                 
                                                                                
150.2. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~12 debug messages>                                                 
Removed a total of 4 cells.                                                     
                                                                                
150.3. Executing OPT_DFF pass (perform DFF optimizations).                      
                                                                                
150.4. Executing OPT_CLEAN pass (remove unused cells and wires).                
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 4 unused cells and 349 unused wires.                                    
<suppressed ~24 debug messages>                                                 
                                                                                
150.5. Finished fast OPT passes.                                                
                                                                                
151. Executing HIERARCHY pass (managing design hierarchy).                      
                                                                                
151.1. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
                                                                                
151.2. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Removed 0 unused modules.                                                       
                                                                                
152. Executing CHECK pass (checking for obvious problems).                      
Checking module tt_um_ashvin_viterbi...                                         
Found and reported 0 problems.                                                  
                                                                                
153. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:                417                                             
Number of wire bits:            574                                             
Number of public wires:         106                                             
Number of public wire bits:     261                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                435                                             
$_ANDNOT_                      76                                               
$_AND_                         12                                               
$_DFFE_PN0N_                    2                                               
$_DFFE_PN0P_                   12                                               
$_DFFE_PN1P_                    5                                               
$_DFFE_PP_                     24                                               
$_DFF_PN0_                      1                                               
$_DFF_P_                        4                                               
$_MUX_                         92                                               
$_NAND_                        21                                               
$_NOR_                         14                                               
$_NOT_                         17                                               
$_ORNOT_                       13                                               
$_OR_                          48                                               
$_SDFFCE_PN0P_                 40                                               
$_SDFFE_PN0N_                   3                                               
$_SDFFE_PN0P_                  12                                               
$_SDFFE_PN1N_                   1                                               
$_SDFF_PN0_                     3                                               
$_XNOR_                         7                                               
$_XOR_                         18                                               
$scopeinfo                     10                                               
                                                                                
154. Generating Graphviz representation of design.                              
Writing dot description to                                                      
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/primitive_
techmap.dot'.                                                                   
Dumping module tt_um_ashvin_viterbi to page 1.                                  
                                                                                
155. Executing OPT pass (performing simple optimizations).                      
                                                                                
155.1. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
155.2. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
155.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).          
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
155.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).      
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
155.5. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
155.6. Executing OPT_DFF pass (perform DFF optimizations).                      
                                                                                
155.7. Executing OPT_CLEAN pass (remove unused cells and wires).                
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
155.8. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
155.9. Finished OPT passes. (There is nothing left to do.)                      
                                                                                
156. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 10 unused cells and 57 unused wires.                                    
<suppressed ~67 debug messages>                                                 
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/be0e668f43f949ad967c10fe40
20e75f.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         360,                                                       
"num_wire_bits":     471,                                                       
"num_pub_wires":     49,                                                        
"num_pub_wire_bits": 158,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         425,                                                       
"num_cells_by_type": {                                                          
"$_ANDNOT_": 76,                                                                
"$_AND_": 12,                                                                   
"$_DFFE_PN0N_": 2,                                                              
"$_DFFE_PN0P_": 12,                                                             
"$_DFFE_PN1P_": 5,                                                              
"$_DFFE_PP_": 24,                                                               
"$_DFF_PN0_": 1,                                                                
"$_DFF_P_": 4,                                                                  
"$_MUX_": 92,                                                                   
"$_NAND_": 21,                                                                  
"$_NOR_": 14,                                                                   
"$_NOT_": 17,                                                                   
"$_ORNOT_": 13,                                                                 
"$_OR_": 48,                                                                    
"$_SDFFCE_PN0P_": 40,                                                           
"$_SDFFE_PN0N_": 3,                                                             
"$_SDFFE_PN0P_": 12,                                                            
"$_SDFFE_PN1N_": 1,                                                             
"$_SDFF_PN0_": 3,                                                               
"$_XNOR_": 7,                                                                   
"$_XOR_": 18                                                                    
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         360,                                                       
"num_wire_bits":     471,                                                       
"num_pub_wires":     49,                                                        
"num_pub_wire_bits": 158,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         425,                                                       
"num_cells_by_type": {                                                          
"$_ANDNOT_": 76,                                                                
"$_AND_": 12,                                                                   
"$_DFFE_PN0N_": 2,                                                              
"$_DFFE_PN0P_": 12,                                                             
"$_DFFE_PN1P_": 5,                                                              
"$_DFFE_PP_": 24,                                                               
"$_DFF_PN0_": 1,                                                                
"$_DFF_P_": 4,                                                                  
"$_MUX_": 92,                                                                   
"$_NAND_": 21,                                                                  
"$_NOR_": 14,                                                                   
"$_NOT_": 17,                                                                   
"$_ORNOT_": 13,                                                                 
"$_OR_": 48,                                                                    
"$_SDFFCE_PN0P_": 40,                                                           
"$_SDFFE_PN0N_": 3,                                                             
"$_SDFFE_PN0P_": 12,                                                            
"$_SDFFE_PN1N_": 1,                                                             
"$_SDFF_PN0_": 3,                                                               
"$_XNOR_": 7,                                                                   
"$_XOR_": 18                                                                    
}                                                                               
}                                                                               
}                                                                               
                                                                                
157. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:                360                                             
Number of wire bits:            471                                             
Number of public wires:          49                                             
Number of public wire bits:     158                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                425                                             
$_ANDNOT_                      76                                               
$_AND_                         12                                               
$_DFFE_PN0N_                    2                                               
$_DFFE_PN0P_                   12                                               
$_DFFE_PN1P_                    5                                               
$_DFFE_PP_                     24                                               
$_DFF_PN0_                      1                                               
$_DFF_P_                        4                                               
$_MUX_                         92                                               
$_NAND_                        21                                               
$_NOR_                         14                                               
$_NOT_                         17                                               
$_ORNOT_                       13                                               
$_OR_                          48                                               
$_SDFFCE_PN0P_                 40                                               
$_SDFFE_PN0N_                   3                                               
$_SDFFE_PN0P_                  12                                               
$_SDFFE_PN1N_                   1                                               
$_SDFF_PN0_                     3                                               
$_XNOR_                         7                                               
$_XOR_                         18                                               
                                                                                
Area for cell type $_NOT_ is unknown!                                           
Area for cell type $_AND_ is unknown!                                           
Area for cell type $_NAND_ is unknown!                                          
Area for cell type $_OR_ is unknown!                                            
Area for cell type $_NOR_ is unknown!                                           
Area for cell type $_XOR_ is unknown!                                           
Area for cell type $_XNOR_ is unknown!                                          
Area for cell type $_ANDNOT_ is unknown!                                        
Area for cell type $_ORNOT_ is unknown!                                         
Area for cell type $_MUX_ is unknown!                                           
Area for cell type $_DFF_P_ is unknown!                                         
Area for cell type $_DFFE_PP_ is unknown!                                       
Area for cell type $_DFF_PN0_ is unknown!                                       
Area for cell type $_DFFE_PN0N_ is unknown!                                     
Area for cell type $_DFFE_PN0P_ is unknown!                                     
Area for cell type $_DFFE_PN1P_ is unknown!                                     
Area for cell type $_SDFF_PN0_ is unknown!                                      
Area for cell type $_SDFFE_PN0N_ is unknown!                                    
Area for cell type $_SDFFE_PN0P_ is unknown!                                    
Area for cell type $_SDFFE_PN1N_ is unknown!                                    
Area for cell type $_SDFFCE_PN0P_ is unknown!                                   
                                                                                
[INFO] Applying tri-state buffer mapping from                                   
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…              
                                                                                
158. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
158.1. Executing Verilog-2005 frontend:                                         
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v                 
Parsing Verilog input from                                                      
`/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST        
representation.                                                                 
Generating RTLIL representation for module `\$_TBUF_'.                          
Successfully finished Verilog frontend.                                         
                                                                                
158.2. Continuing TECHMAP pass.                                                 
No more expansions possible.                                                    
<suppressed ~3 debug messages>                                                  
                                                                                
159. Executing SIMPLEMAP pass (map simple cells to gate primitives).            
[INFO] Applying latch mapping from                                              
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…                
                                                                                
160. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
160.1. Executing Verilog-2005 frontend:                                         
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v                   
Parsing Verilog input from                                                      
`/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST          
representation.                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                      
Generating RTLIL representation for module `\$_DLATCH_N_'.                      
Successfully finished Verilog frontend.                                         
                                                                                
160.2. Continuing TECHMAP pass.                                                 
No more expansions possible.                                                    
<suppressed ~4 debug messages>                                                  
                                                                                
161. Executing SIMPLEMAP pass (map simple cells to gate primitives).            
                                                                                
162. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from       
liberty file).                                                                  
cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for
cell type $_DFF_P_.                                                             
cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN0_.                                                           
cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN1_.                                                           
cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for
cell type $_DFFSR_NNN_.                                                         
final dff cell mappings:                                                        
unmapped dff cell: $_DFF_N_                                                     
\sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));                   
unmapped dff cell: $_DFF_NN0_                                                   
unmapped dff cell: $_DFF_NN1_                                                   
unmapped dff cell: $_DFF_NP0_                                                   
unmapped dff cell: $_DFF_NP1_                                                   
\sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));   
\sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));     
unmapped dff cell: $_DFF_PP0_                                                   
unmapped dff cell: $_DFF_PP1_                                                   
\sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q),    
.RESET_B( R), .SET_B( S));                                                      
unmapped dff cell: $_DFFSR_NNP_                                                 
unmapped dff cell: $_DFFSR_NPN_                                                 
unmapped dff cell: $_DFFSR_NPP_                                                 
unmapped dff cell: $_DFFSR_PNN_                                                 
unmapped dff cell: $_DFFSR_PNP_                                                 
unmapped dff cell: $_DFFSR_PPN_                                                 
unmapped dff cell: $_DFFSR_PPP_                                                 
                                                                                
162.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the        
target).                                                                        
Mapping DFF cells in module `\tt_um_ashvin_viterbi':                            
mapped 15 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.                  
mapped 5 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.                   
mapped 87 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.                    
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/be0e668f43f949ad967c10fe40
20e75f.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         518,                                                       
"num_wire_bits":     629,                                                       
"num_pub_wires":     49,                                                        
"num_pub_wire_bits": 158,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         583,                                                       
"area":              2376.028800,                                               
"num_cells_by_type": {                                                          
"$_ANDNOT_": 76,                                                                
"$_AND_": 12,                                                                   
"$_MUX_": 250,                                                                  
"$_NAND_": 21,                                                                  
"$_NOR_": 14,                                                                   
"$_NOT_": 17,                                                                   
"$_ORNOT_": 13,                                                                 
"$_OR_": 48,                                                                    
"$_XNOR_": 7,                                                                   
"$_XOR_": 18,                                                                   
"sky130_fd_sc_hd__dfrtp_2": 15,                                                 
"sky130_fd_sc_hd__dfstp_2": 5,                                                  
"sky130_fd_sc_hd__dfxtp_2": 87                                                  
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         518,                                                       
"num_wire_bits":     629,                                                       
"num_pub_wires":     49,                                                        
"num_pub_wire_bits": 158,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         583,                                                       
"area":              2376.028800,                                               
"num_cells_by_type": {                                                          
"$_ANDNOT_": 76,                                                                
"$_AND_": 12,                                                                   
"$_MUX_": 250,                                                                  
"$_NAND_": 21,                                                                  
"$_NOR_": 14,                                                                   
"$_NOT_": 17,                                                                   
"$_ORNOT_": 13,                                                                 
"$_OR_": 48,                                                                    
"$_XNOR_": 7,                                                                   
"$_XOR_": 18,                                                                   
"sky130_fd_sc_hd__dfrtp_2": 15,                                                 
"sky130_fd_sc_hd__dfstp_2": 5,                                                  
"sky130_fd_sc_hd__dfxtp_2": 87                                                  
}                                                                               
}                                                                               
}                                                                               
                                                                                
163. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:                518                                             
Number of wire bits:            629                                             
Number of public wires:          49                                             
Number of public wire bits:     158                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                583                                             
$_ANDNOT_                      76                                               
$_AND_                         12                                               
$_MUX_                        250                                               
$_NAND_                        21                                               
$_NOR_                         14                                               
$_NOT_                         17                                               
$_ORNOT_                       13                                               
$_OR_                          48                                               
$_XNOR_                         7                                               
$_XOR_                         18                                               
sky130_fd_sc_hd__dfrtp_2       15                                               
sky130_fd_sc_hd__dfstp_2        5                                               
sky130_fd_sc_hd__dfxtp_2       87                                               
                                                                                
Area for cell type $_NOT_ is unknown!                                           
Area for cell type $_AND_ is unknown!                                           
Area for cell type $_NAND_ is unknown!                                          
Area for cell type $_OR_ is unknown!                                            
Area for cell type $_NOR_ is unknown!                                           
Area for cell type $_XOR_ is unknown!                                           
Area for cell type $_XNOR_ is unknown!                                          
Area for cell type $_ANDNOT_ is unknown!                                        
Area for cell type $_ORNOT_ is unknown!                                         
Area for cell type $_MUX_ is unknown!                                           
                                                                                
Chip area for module '\tt_um_ashvin_viterbi': 2376.028800                       
of which used for sequential elements: 2376.028800 (100.00%)                    
                                                                                
[INFO] Using generated ABC script                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/AREA_0.abc
'…                                                                              
                                                                                
164. Executing ABC pass (technology mapping using ABC).                         
                                                                                
164.1. Extracting gate netlist of module `\tt_um_ashvin_viterbi' to             
`/tmp/yosys-abc-JKePfr/input.blif'..                                            
Extracted 476 gates and 590 wires to a netlist network with 112 inputs and 108  
outputs.                                                                        
                                                                                
164.1.1. Executing ABC.                                                         
Running ABC command:                                                            
"/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
/tmp/yosys-abc-JKePfr/abc.script 2>&1                                           
ABC: ABC command line: "source /tmp/yosys-abc-JKePfr/abc.script".               
ABC:                                                                            
ABC: + read_blif /tmp/yosys-abc-JKePfr/input.blif                               
ABC: + read_lib -w                                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/be0e668f43f949ad967c10fe40
20e75f.lib                                                                      
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_2".                                                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_4".                                                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_8".                                                     
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from                               
"/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/be0e668f43f949ad967c10fe4
020e75f.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0       
dont_use).  Time =     0.03 sec                                                 
ABC: Memory =    9.54 MB. Time =     0.03 sec                                   
ABC: Warning: Detected 2 multi-output gates (for example,                       
"sky130_fd_sc_hd__fa_1").                                                       
ABC: + read_constr -v                                                           
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/synthesis.a
bc.sdc                                                                          
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".                     
ABC: Setting output load to be 33.442001.                                       
ABC: + source                                                                   
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.                                       
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the  
library.                                                                        
ABC: WireLoad = "none"  Gates =    299 (  6.0 %)   Cap = 15.3 ff (  4.7 %)      
Area =     2904.04 ( 84.3 %)   Delay =  3527.24 ps  (  8.0 %)                   
ABC: Path  0 --      30 : 0   14 pi                        A =   0.00  Df =     
0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  76.7 ff  Cmax =   0.0 ff  G 
=    0                                                                          
ABC: Path  1 --     261 : 6    2 sky130_fd_sc_hd__mux4_2   A =  22.52  Df =     
501.8 -159.3 ps  S = 103.6 ps  Cin =  2.6 ff  Cout =  10.0 ff  Cmax = 301.2 ff  
G =  368                                                                        
ABC: Path  2 --     263 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =     
680.9  -84.7 ps  S = 191.3 ps  Cin =  8.6 ff  Cout =  10.9 ff  Cmax = 130.0 ff  
G =  123                                                                        
ABC: Path  3 --     274 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =     
931.4 -135.3 ps  S =  89.1 ps  Cin =  2.4 ff  Cout =  15.4 ff  Cmax = 309.5 ff  
G =  631                                                                        
ABC: Path  4 --     277 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df       
=1131.2 -127.8 ps  S =  80.8 ps  Cin =  1.5 ff  Cout =  10.9 ff  Cmax = 309.5 ff
G =  705                                                                        
ABC: Path  5 --     290 : 2    4 sky130_fd_sc_hd__or2_2    A =   6.26  Df       
=1455.8 -290.4 ps  S =  77.1 ps  Cin =  1.5 ff  Cout =  11.0 ff  Cmax = 299.4 ff
G =  721                                                                        
ABC: Path  6 --     311 : 3    2 sky130_fd_sc_hd__mux2_1   A =  11.26  Df       
=2725.8 -611.4 ps  S =  78.0 ps  Cin =  2.3 ff  Cout =   6.4 ff  Cmax = 173.0 ff
G =  266                                                                        
ABC: Path  7 --     484 : 4    7 sky130_fd_sc_hd__o2bb2a_2 A =  11.26  Df       
=2980.0 -554.9 ps  S = 122.8 ps  Cin =  1.8 ff  Cout =  20.1 ff  Cmax = 294.8 ff
G = 1087                                                                        
ABC: Path  8 --     486 : 3    6 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df       
=3245.1 -515.8 ps  S = 257.7 ps  Cin =  4.6 ff  Cout =  19.3 ff  Cmax = 128.2 ff
G =  392                                                                        
ABC: Path  9 --     508 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df       
=3527.2  -39.3 ps  S = 190.4 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 285.7 ff
G = 1425                                                                        
ABC: Start-point = pi29 (\viterbi_core_inst.base_pred [0]).  End-point = po102  
($auto$rtlil.cc:2739:MuxGate$3350).                                             
ABC: netlist                       : i/o =  112/  108  lat =    0  nd =   299   
edge =    965  area =2904.32  delay =11.00  lev = 11                            
ABC: + write_blif /tmp/yosys-abc-JKePfr/output.blif                             
                                                                                
164.1.2. Re-integrating ABC results.                                            
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1                         
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        4                          
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2                          
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1                          
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6                         
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2                        
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       16                          
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1                         
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       10                         
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       18                           
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2                         
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2                         
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3                          
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        3                         
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2                          
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       11                          
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10                         
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       26                         
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2                        
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        3                         
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2                         
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       17                          
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       18                         
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       10                           
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        4                          
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        4                          
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       27                          
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        7                         
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       44                          
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        9                         
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        5                          
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       11                          
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        7                         
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2                         
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        2                         
ABC RESULTS:        internal signals:      370                                  
ABC RESULTS:           input signals:      112                                  
ABC RESULTS:          output signals:      108                                  
Removing temp directory.                                                        
                                                                                
165. Executing SETUNDEF pass (replace undef values with defined constants).     
                                                                                
166. Executing HILOMAP pass (mapping to constant drivers).                      
                                                                                
167. Executing SPLITNETS pass (splitting up multi-bit signals).                 
                                                                                
168. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 37 unused cells and 649 unused wires.                                   
<suppressed ~56 debug messages>                                                 
                                                                                
169. Executing INSBUF pass (insert buffer cells for connected wires).           
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$3705: \dec_bit_valid_i ->   
\uo_out [0]                                                                     
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$3706: \dec_bit_i -> \uo_out 
[1]                                                                             
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$3707: \rx_sym_ready_i ->    
\uo_out [2]                                                                     
                                                                                
170. Executing CHECK pass (checking for obvious problems).                      
Checking module tt_um_ashvin_viterbi...                                         
Found and reported 0 problems.                                                  
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/be0e668f43f949ad967c10fe40
20e75f.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         378,                                                       
"num_wire_bits":     413,                                                       
"num_pub_wires":     105,                                                       
"num_pub_wire_bits": 140,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         394,                                                       
"area":              4895.945600,                                               
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__a211o_2": 2,                                                  
"sky130_fd_sc_hd__a21bo_2": 2,                                                  
"sky130_fd_sc_hd__a21o_2": 4,                                                   
"sky130_fd_sc_hd__a21oi_2": 6,                                                  
"sky130_fd_sc_hd__a221o_2": 26,                                                 
"sky130_fd_sc_hd__a22o_2": 44,                                                  
"sky130_fd_sc_hd__a2bb2o_2": 1,                                                 
"sky130_fd_sc_hd__a31o_2": 2,                                                   
"sky130_fd_sc_hd__a32o_2": 4,                                                   
"sky130_fd_sc_hd__and2_2": 17,                                                  
"sky130_fd_sc_hd__and2b_2": 10,                                                 
"sky130_fd_sc_hd__and3_2": 11,                                                  
"sky130_fd_sc_hd__and3b_2": 3,                                                  
"sky130_fd_sc_hd__and4_2": 2,                                                   
"sky130_fd_sc_hd__and4b_2": 2,                                                  
"sky130_fd_sc_hd__and4bb_2": 1,                                                 
"sky130_fd_sc_hd__buf_2": 3,                                                    
"sky130_fd_sc_hd__conb_1": 21,                                                  
"sky130_fd_sc_hd__dfrtp_2": 11,                                                 
"sky130_fd_sc_hd__dfstp_2": 1,                                                  
"sky130_fd_sc_hd__dfxtp_2": 87,                                                 
"sky130_fd_sc_hd__inv_2": 14,                                                   
"sky130_fd_sc_hd__mux2_1": 8,                                                   
"sky130_fd_sc_hd__mux4_2": 16,                                                  
"sky130_fd_sc_hd__nand2_2": 18,                                                 
"sky130_fd_sc_hd__nand2b_2": 2,                                                 
"sky130_fd_sc_hd__nand3_2": 1,                                                  
"sky130_fd_sc_hd__nand3b_2": 1,                                                 
"sky130_fd_sc_hd__nor2_2": 27,                                                  
"sky130_fd_sc_hd__nor3b_2": 2,                                                  
"sky130_fd_sc_hd__o211a_2": 5,                                                  
"sky130_fd_sc_hd__o21a_2": 3,                                                   
"sky130_fd_sc_hd__o21ai_2": 10,                                                 
"sky130_fd_sc_hd__o21ba_2": 1,                                                  
"sky130_fd_sc_hd__o221a_2": 2,                                                  
"sky130_fd_sc_hd__o2bb2a_2": 1,                                                 
"sky130_fd_sc_hd__o311a_2": 2,                                                  
"sky130_fd_sc_hd__o31a_2": 1,                                                   
"sky130_fd_sc_hd__o32a_2": 1,                                                   
"sky130_fd_sc_hd__or2_2": 9,                                                    
"sky130_fd_sc_hd__xnor2_2": 6,                                                  
"sky130_fd_sc_hd__xor2_2": 4                                                    
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         378,                                                       
"num_wire_bits":     413,                                                       
"num_pub_wires":     105,                                                       
"num_pub_wire_bits": 140,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         394,                                                       
"area":              4895.945600,                                               
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__a211o_2": 2,                                                  
"sky130_fd_sc_hd__a21bo_2": 2,                                                  
"sky130_fd_sc_hd__a21o_2": 4,                                                   
"sky130_fd_sc_hd__a21oi_2": 6,                                                  
"sky130_fd_sc_hd__a221o_2": 26,                                                 
"sky130_fd_sc_hd__a22o_2": 44,                                                  
"sky130_fd_sc_hd__a2bb2o_2": 1,                                                 
"sky130_fd_sc_hd__a31o_2": 2,                                                   
"sky130_fd_sc_hd__a32o_2": 4,                                                   
"sky130_fd_sc_hd__and2_2": 17,                                                  
"sky130_fd_sc_hd__and2b_2": 10,                                                 
"sky130_fd_sc_hd__and3_2": 11,                                                  
"sky130_fd_sc_hd__and3b_2": 3,                                                  
"sky130_fd_sc_hd__and4_2": 2,                                                   
"sky130_fd_sc_hd__and4b_2": 2,                                                  
"sky130_fd_sc_hd__and4bb_2": 1,                                                 
"sky130_fd_sc_hd__buf_2": 3,                                                    
"sky130_fd_sc_hd__conb_1": 21,                                                  
"sky130_fd_sc_hd__dfrtp_2": 11,                                                 
"sky130_fd_sc_hd__dfstp_2": 1,                                                  
"sky130_fd_sc_hd__dfxtp_2": 87,                                                 
"sky130_fd_sc_hd__inv_2": 14,                                                   
"sky130_fd_sc_hd__mux2_1": 8,                                                   
"sky130_fd_sc_hd__mux4_2": 16,                                                  
"sky130_fd_sc_hd__nand2_2": 18,                                                 
"sky130_fd_sc_hd__nand2b_2": 2,                                                 
"sky130_fd_sc_hd__nand3_2": 1,                                                  
"sky130_fd_sc_hd__nand3b_2": 1,                                                 
"sky130_fd_sc_hd__nor2_2": 27,                                                  
"sky130_fd_sc_hd__nor3b_2": 2,                                                  
"sky130_fd_sc_hd__o211a_2": 5,                                                  
"sky130_fd_sc_hd__o21a_2": 3,                                                   
"sky130_fd_sc_hd__o21ai_2": 10,                                                 
"sky130_fd_sc_hd__o21ba_2": 1,                                                  
"sky130_fd_sc_hd__o221a_2": 2,                                                  
"sky130_fd_sc_hd__o2bb2a_2": 1,                                                 
"sky130_fd_sc_hd__o311a_2": 2,                                                  
"sky130_fd_sc_hd__o31a_2": 1,                                                   
"sky130_fd_sc_hd__o32a_2": 1,                                                   
"sky130_fd_sc_hd__or2_2": 9,                                                    
"sky130_fd_sc_hd__xnor2_2": 6,                                                  
"sky130_fd_sc_hd__xor2_2": 4                                                    
}                                                                               
}                                                                               
}                                                                               
                                                                                
171. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:                378                                             
Number of wire bits:            413                                             
Number of public wires:         105                                             
Number of public wire bits:     140                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                394                                             
sky130_fd_sc_hd__a211o_2        2                                               
sky130_fd_sc_hd__a21bo_2        2                                               
sky130_fd_sc_hd__a21o_2         4                                               
sky130_fd_sc_hd__a21oi_2        6                                               
sky130_fd_sc_hd__a221o_2       26                                               
sky130_fd_sc_hd__a22o_2        44                                               
sky130_fd_sc_hd__a2bb2o_2       1                                               
sky130_fd_sc_hd__a31o_2         2                                               
sky130_fd_sc_hd__a32o_2         4                                               
sky130_fd_sc_hd__and2_2        17                                               
sky130_fd_sc_hd__and2b_2       10                                               
sky130_fd_sc_hd__and3_2        11                                               
sky130_fd_sc_hd__and3b_2        3                                               
sky130_fd_sc_hd__and4_2         2                                               
sky130_fd_sc_hd__and4b_2        2                                               
sky130_fd_sc_hd__and4bb_2       1                                               
sky130_fd_sc_hd__buf_2          3                                               
sky130_fd_sc_hd__conb_1        21                                               
sky130_fd_sc_hd__dfrtp_2       11                                               
sky130_fd_sc_hd__dfstp_2        1                                               
sky130_fd_sc_hd__dfxtp_2       87                                               
sky130_fd_sc_hd__inv_2         14                                               
sky130_fd_sc_hd__mux2_1         8                                               
sky130_fd_sc_hd__mux4_2        16                                               
sky130_fd_sc_hd__nand2_2       18                                               
sky130_fd_sc_hd__nand2b_2       2                                               
sky130_fd_sc_hd__nand3_2        1                                               
sky130_fd_sc_hd__nand3b_2       1                                               
sky130_fd_sc_hd__nor2_2        27                                               
sky130_fd_sc_hd__nor3b_2        2                                               
sky130_fd_sc_hd__o211a_2        5                                               
sky130_fd_sc_hd__o21a_2         3                                               
sky130_fd_sc_hd__o21ai_2       10                                               
sky130_fd_sc_hd__o21ba_2        1                                               
sky130_fd_sc_hd__o221a_2        2                                               
sky130_fd_sc_hd__o2bb2a_2       1                                               
sky130_fd_sc_hd__o311a_2        2                                               
sky130_fd_sc_hd__o31a_2         1                                               
sky130_fd_sc_hd__o32a_2         1                                               
sky130_fd_sc_hd__or2_2          9                                               
sky130_fd_sc_hd__xnor2_2        6                                               
sky130_fd_sc_hd__xor2_2         4                                               
                                                                                
Chip area for module '\tt_um_ashvin_viterbi': 4895.945600                       
of which used for sequential elements: 2165.827200 (44.24%)                     
                                                                                
172. Executing Verilog backend.                                                 
Dumping module `\tt_um_ashvin_viterbi'.                                         
                                                                                
173. Executing JSON backend.                                                    
[08:22:59] VERBOSE  Parsing synthesis checks…                       pyosys.py:56
──────────────────────────── Unmapped Cells Checker ────────────────────────────
[08:22:59] VERBOSE  Running 'Checker.YosysUnmappedCells' at         step.py:1146
                    'runs/wokwi/07-checker-yosysunmappedcells'…                 
[08:22:59] INFO     Check for Unmapped Yosys instances clear.     checker.py:132
────────────────────────────── Yosys Synth Checks ──────────────────────────────
[08:22:59] VERBOSE  Running 'Checker.YosysSynthChecks' at           step.py:1146
                    'runs/wokwi/08-checker-yosyssynthchecks'…                   
[08:22:59] INFO     Check for Yosys check errors clear.           checker.py:132
─────────────────────── Netlist Assign Statement Checker ───────────────────────
[08:22:59] VERBOSE  Running 'Checker.NetlistAssignStatements' at    step.py:1146
                    'runs/wokwi/09-checker-netlistassignstatements'             
                    …                                                           
─────────────────────────────── Check SDC Files ────────────────────────────────
[08:22:59] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at             step.py:1146
                    'runs/wokwi/10-openroad-checksdcfiles'…                     
[08:22:59] WARNING  'PNR_SDC_FILE' is not defined. Using generic openroad.py:168
                    fallback SDC for OpenROAD PnR steps.                        
[08:22:59] WARNING  'SIGNOFF_SDC_FILE' is not defined. Using     openroad.py:172
                    generic fallback SDC for OpenROAD PnR steps.                
──────────────────────────── Check Macro Instances ─────────────────────────────
[08:22:59] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at       step.py:1146
                    'runs/wokwi/11-openroad-checkmacroinstances'…               
[08:22:59] INFO     No macros found, skipping instance check…    openroad.py:513
─────────────────────── Static Timing Analysis (Pre-PnR) ───────────────────────
[08:22:59] VERBOSE  Running 'OpenROAD.STAPrePNR' at                 step.py:1146
                    'runs/wokwi/12-openroad-staprepnr'…                         
[08:22:59] INFO     Starting STA for the nom_tt_025C_1v80 timing openroad.py:568
                    corner…                                                     
[08:22:59] INFO     Starting STA for the nom_ss_100C_1v60 timing openroad.py:568
                    corner…                                                     
[08:22:59] INFO     Starting STA for the nom_ff_n40C_1v95 timing openroad.py:568
                    corner…                                                     
[08:22:59] INFO     Skipping corner min_tt_025C_1v80 for STA     openroad.py:606
                    (identical to nom_tt_025C_1v80 at this                      
                    stage)…                                                     
[08:22:59] INFO     Skipping corner min_ss_100C_1v60 for STA     openroad.py:606
                    (identical to nom_ss_100C_1v60 at this                      
                    stage)…                                                     
[08:22:59] INFO     Skipping corner min_ff_n40C_1v95 for STA     openroad.py:606
                    (identical to nom_ff_n40C_1v95 at this                      
                    stage)…                                                     
[08:22:59] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/12-openroad-staprepnr/nom_tt_025C_1             
                    v80/sta.log'…                                               
[08:22:59] INFO     Skipping corner max_tt_025C_1v80 for STA     openroad.py:606
                    (identical to nom_tt_025C_1v80 at this                      
                    stage)…                                                     
[08:22:59] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/12-openroad-staprepnr/nom_ss_100C_1             
                    v60/sta.log'…                                               
[08:22:59] INFO     Skipping corner max_ss_100C_1v60 for STA     openroad.py:606
                    (identical to nom_ss_100C_1v60 at this                      
                    stage)…                                                     
[08:22:59] INFO     Skipping corner max_ff_n40C_1v95 for STA     openroad.py:606
                    (identical to nom_ff_n40C_1v95 at this                      
                    stage)…                                                     
[08:22:59] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/12-openroad-staprepnr/nom_ff_n40C_1             
                    v95/sta.log'…                                               
[08:23:00] INFO     Finished STA for the nom_ss_100C_1v60 timing openroad.py:583
                    corner.                                                     
[08:23:00] INFO     Finished STA for the nom_ff_n40C_1v95 timing openroad.py:583
                    corner.                                                     
[08:23:00] INFO     Finished STA for the nom_tt_025C_1v80 timing openroad.py:583
                    corner.                                                     
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━┳━━━━┳━━━━┳━━━━┳━━━━┳━━━┳━━━━┳━━━┳━━━━┳━━━┳━━━━┳━━━┓
┃                      ┃    ┃    ┃    ┃    ┃ of ┃   ┃    ┃   ┃    ┃ … ┃    ┃   ┃
┃                      ┃    ┃ R… ┃    ┃    ┃ w… ┃   ┃ R… ┃   ┃    ┃ … ┃    ┃   ┃
┃                      ┃ H… ┃ to ┃    ┃ H… ┃ r… ┃ … ┃ to ┃   ┃ S… ┃ … ┃ M… ┃ … ┃
┃                      ┃ W… ┃ R… ┃ H… ┃ V… ┃ to ┃ … ┃ R… ┃ … ┃ V… ┃ … ┃ C… ┃ … ┃
┃ Corner/Group         ┃ S… ┃ P… ┃ T… ┃ C… ┃ r… ┃ … ┃ P… ┃ … ┃ C… ┃ … ┃ V… ┃ … ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━╇━━━━╇━━━━╇━━━━╇━━━━╇━━━╇━━━━╇━━━╇━━━━╇━━━╇━━━━╇━━━┩
│ Overall              │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ … │
│ nom_tt_025C_1v80     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ nom_ss_100C_1v60     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ … │
│ nom_ff_n40C_1v95     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
└──────────────────────┴────┴────┴────┴────┴────┴───┴────┴───┴────┴───┴────┴───┘
─────────────────────────── Floorplan Initialization ───────────────────────────
[08:23:00] VERBOSE  Running 'OpenROAD.Floorplan' at                 step.py:1146
                    'runs/wokwi/13-openroad-floorplan'…                         
[08:23:00] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/13-openroad-floorplan/openroad-floo             
                    rplan.log'…                                                 
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading technology LEF file at                                                  
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef'…    
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef,      
created 14 layers, 25 vias                                                      
Reading cell LEF file at                                                        
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef'…              
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef at line 2.      
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef, created 4      
library cells                                                                   
Reading cell LEF file at                                                        
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef'…              
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.      
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437    
library cells                                                                   
Reading top-level netlist at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/tt_um_ashv
in_viterbi.nl.v'…                                                               
Linking design 'tt_um_ashvin_viterbi' from netlist…                             
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
Using site height: 2.72 and site width: 0.46…                                   
[INFO] Using absolute sizing for the floorplan.                                 
[INFO IFP-0001] Added 39 rows of 338 site unithd.                               
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.           
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.           
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                     
[INFO] Floorplanned on a die area of 0.0 0.0 161.0 111.52 (µm).                 
[INFO] Floorplanned on a core area of 2.76 2.72 158.24 108.8 (µm).              
Writing metric design__die__bbox: 0.0 0.0 161.0 111.52                          
Writing metric design__core__bbox: 2.76 2.72 158.24 108.8                       
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Buffer                                    3      15.01                          
Inverter                                 14      52.55                          
Sequential cell                          99    2165.83                          
Multi-Input combinational cell          278    2662.55                          
Total                                   394    4895.95                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/13-openroad-floorplan/tt_um_a
shvin_viterbi.odb'…                                                             
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/13-openroad-floorplan/tt_um_a
shvin_viterbi.nl.v'…                                                            
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/13-openroad-floorplan/tt_um_a
shvin_viterbi.pnl.v'…                                                           
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/13-openroad-floorplan/tt_um_a
shvin_viterbi.def'…                                                             
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/13-openroad-floorplan/tt_um_a
shvin_viterbi.sdc'…                                                             
────────── Check Antenna Properties of Macros Pins in Their LEF Views ──────────
[08:23:00] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at    step.py:1146
                    'runs/wokwi/14-odb-checkmacroantennaproperties'             
                    …                                                           
[08:23:00] INFO     No cells provided, skipping…                      odb.py:209
──────────────────────────── Set Power Connections ─────────────────────────────
[08:23:00] VERBOSE  Running 'Odb.SetPowerConnections' at            step.py:1146
                    'runs/wokwi/15-odb-setpowerconnections'…                    
[08:23:00] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/15-odb-setpowerconnections/odb-setp             
                    owerconnections.log'…                                       
──────────────────────────── Manual Macro Placement ────────────────────────────
[08:23:00] VERBOSE  Running 'Odb.ManualMacroPlacement' at           step.py:1146
                    'runs/wokwi/16-odb-manualmacroplacement'…                   
[08:23:00] INFO     No instances found, skipping                      odb.py:439
                    'Odb.ManualMacroPlacement'…                                 
─────────────────────────────────── Cut Rows ───────────────────────────────────
[08:23:00] VERBOSE  Running 'OpenROAD.CutRows' at                   step.py:1146
                    'runs/wokwi/17-openroad-cutrows'…                           
[08:23:00] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/17-openroad-cutrows/openroad-cutrow             
                    s.log'…                                                     
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/15-odb-setpowerconnections/tt
_um_ashvin_viterbi.odb'…                                                        
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Buffer                                    3      15.01                          
Inverter                                 14      52.55                          
Sequential cell                          99    2165.83                          
Multi-Input combinational cell          278    2662.55                          
Total                                   394    4895.95                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/17-openroad-cutrows/tt_um_ash
vin_viterbi.odb'…                                                               
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/17-openroad-cutrows/tt_um_ash
vin_viterbi.def'…                                                               
───────────────────────────── Tap/Decap Insertion ──────────────────────────────
[08:23:01] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at        step.py:1146
                    'runs/wokwi/18-openroad-tapendcapinsertion'…                
[08:23:01] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/18-openroad-tapendcapinsertion/open             
                    road-tapendcapinsertion.log'…                               
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/17-openroad-cutrows/tt_um_ash
vin_viterbi.odb'…                                                               
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO TAP-0004] Inserted 78 endcaps.                                            
[INFO TAP-0005] Inserted 225 tapcells.                                          
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Inverter                                 14      52.55                          
Sequential cell                          99    2165.83                          
Multi-Input combinational cell          278    2662.55                          
Total                                   697    5470.25                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/18-openroad-tapendcapinsertio
n/tt_um_ashvin_viterbi.odb'…                                                    
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/18-openroad-tapendcapinsertio
n/tt_um_ashvin_viterbi.nl.v'…                                                   
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/18-openroad-tapendcapinsertio
n/tt_um_ashvin_viterbi.pnl.v'…                                                  
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/18-openroad-tapendcapinsertio
n/tt_um_ashvin_viterbi.def'…                                                    
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/18-openroad-tapendcapinsertio
n/tt_um_ashvin_viterbi.sdc'…                                                    
───────────────────────────── Add PDN obstructions ─────────────────────────────
[08:23:01] VERBOSE  Running 'Odb.AddPDNObstructions' at             step.py:1146
                    'runs/wokwi/19-odb-addpdnobstructions'…                     
[08:23:01] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping       odb.py:555
                    'Odb.AddPDNObstructions'…                                   
──────────────────── Power Distribution Network Generation ─────────────────────
[08:23:01] VERBOSE  Running 'OpenROAD.GeneratePDN' at               step.py:1146
                    'runs/wokwi/20-openroad-generatepdn'…                       
[08:23:01] INFO     'FP_PDN_CFG' not explicitly set, setting it openroad.py:1184
                    to                                                          
                    /nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx                 
                    -python3-3.11.9-env/lib/python3.11/site-pac                 
                    kages/librelane/scripts/openroad/common/pdn                 
                    _cfg.tcl…                                                   
[08:23:01] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/20-openroad-generatepdn/openroad-ge             
                    neratepdn.log'…                                             
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/18-openroad-tapendcapinsertio
n/tt_um_ashvin_viterbi.odb'…                                                    
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting global connections...                                            
[INFO PDN-0001] Inserting grid: stdcell_grid                                    
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Inverter                                 14      52.55                          
Sequential cell                          99    2165.83                          
Multi-Input combinational cell          278    2662.55                          
Total                                   697    5470.25                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/20-openroad-generatepdn/tt_um
_ashvin_viterbi.odb'…                                                           
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/20-openroad-generatepdn/tt_um
_ashvin_viterbi.nl.v'…                                                          
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/20-openroad-generatepdn/tt_um
_ashvin_viterbi.pnl.v'…                                                         
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/20-openroad-generatepdn/tt_um
_ashvin_viterbi.def'…                                                           
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/20-openroad-generatepdn/tt_um
_ashvin_viterbi.sdc'…                                                           
[INFO PSM-0040] All shapes on net VPWR are connected.                           
[INFO PSM-0040] All shapes on net VGND are connected.                           
─────────────────────────── Remove PDN obstructions ────────────────────────────
[08:23:02] VERBOSE  Running 'Odb.RemovePDNObstructions' at          step.py:1146
                    'runs/wokwi/21-odb-removepdnobstructions'…                  
[08:23:02] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping       odb.py:555
                    'Odb.RemovePDNObstructions'…                                
─────────────────────────────── Add Obstructions ───────────────────────────────
[08:23:02] VERBOSE  Running 'Odb.AddRoutingObstructions' at         step.py:1146
                    'runs/wokwi/22-odb-addroutingobstructions'…                 
[08:23:02] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping   odb.py:555
                    'Odb.AddRoutingObstructions'…                               
─────────────────────────── Global Placement Skip IO ───────────────────────────
[08:23:02] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at     step.py:1146
                    'runs/wokwi/23-openroad-globalplacementskipio'…             
[08:23:02] INFO     I/O pins were loaded from                   openroad.py:1340
                    /home/ashvin/Documents/viterbi-decoder/tt/t                 
                    ech/sky130A/def/tt_block_1x1_pg.def.                        
                    Skipping the first global placement                         
                    iteration…                                                  
──────────────────────────────── I/O Placement ─────────────────────────────────
[08:23:02] VERBOSE  Running 'OpenROAD.IOPlacement' at               step.py:1146
                    'runs/wokwi/24-openroad-ioplacement'…                       
[08:23:02] INFO     I/O pins were loaded from                   openroad.py:1092
                    /home/ashvin/Documents/viterbi-decoder/tt/t                 
                    ech/sky130A/def/tt_block_1x1_pg.def.                        
                    Skipping OpenROAD.IOPlacement…                              
─────────────────────── Custom I/O Pin Placement Script ────────────────────────
[08:23:02] VERBOSE  Running 'Odb.CustomIOPlacement' at              step.py:1146
                    'runs/wokwi/25-odb-customioplacement'…                      
[08:23:02] INFO     No custom floorplan file configured, skipping…    odb.py:686
────────────────────────────── Apply DEF Template ──────────────────────────────
[08:23:02] VERBOSE  Running 'Odb.ApplyDEFTemplate' at               step.py:1146
                    'runs/wokwi/26-odb-applydeftemplate'…                       
[08:23:02] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/26-odb-applydeftemplate/odb-applyde             
                    ftemplate.log'…                                             
[08:23:02] WARNING  Bterm VPWR is declared as a 'POWER' pin. It will   odb.py:63
                    be ignored.                                                 
[08:23:02] WARNING  Bterm VGND is declared as a 'GROUND' pin. It will  odb.py:63
                    be ignored.                                                 
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef,      
created 14 layers, 25 vias                                                      
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef at line 2.      
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef, created 4      
library cells                                                                   
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.      
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437    
library cells                                                                   
[INFO ODB-0127] Reading DEF file:                                               
/home/ashvin/Documents/viterbi-decoder/tt/tech/sky130A/def/tt_block_1x1_pg.def  
[INFO ODB-0128] Design: tt_um_template                                          
[INFO ODB-0130]     Created 43 pins.                                            
[INFO ODB-0132]     Created 2 special nets and 0 connections.                   
[INFO ODB-0133]     Created 43 nets and 0 connections.                          
[INFO ODB-0134] Finished DEF file:                                              
/home/ashvin/Documents/viterbi-decoder/tt/tech/sky130A/def/tt_block_1x1_pg.def  
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef,      
created 14 layers, 25 vias                                                      
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef at line 2.      
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef, created 4      
library cells                                                                   
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.      
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437    
library cells                                                                   
[INFO ODB-0127] Reading DEF file:                                               
/home/ashvin/Documents/viterbi-decoder/tt/tech/sky130A/def/tt_block_1x1_pg.def  
[INFO ODB-0128] Design: tt_um_template                                          
[INFO ODB-0130]     Created 43 pins.                                            
[INFO ODB-0132]     Created 2 special nets and 0 connections.                   
[INFO ODB-0133]     Created 43 nets and 0 connections.                          
[INFO ODB-0134] Finished DEF file:                                              
/home/ashvin/Documents/viterbi-decoder/tt/tech/sky130A/def/tt_block_1x1_pg.def  
Using manufacturing grid: 5 Using dbu per mircons: 1000                         
Found 43 block terminals in existing database...                                
Found 43 template_bterms…                                                       
Wrote pin clk at layer met4 at (143830, 110520, 144130, 111520, 'PLACED')...    
Wrote pin ena at layer met4 at (146590, 110520, 146890, 111520, 'PLACED')...    
Wrote pin rst_n at layer met4 at (141070, 110520, 141370, 111520, 'PLACED')...  
Wrote pin ui_in[0] at layer met4 at (138310, 110520, 138610, 111520,            
'PLACED')...                                                                    
Wrote pin ui_in[1] at layer met4 at (135550, 110520, 135850, 111520,            
'PLACED')...                                                                    
Wrote pin ui_in[2] at layer met4 at (132790, 110520, 133090, 111520,            
'PLACED')...                                                                    
Wrote pin ui_in[3] at layer met4 at (130030, 110520, 130330, 111520,            
'PLACED')...                                                                    
Wrote pin ui_in[4] at layer met4 at (127270, 110520, 127570, 111520,            
'PLACED')...                                                                    
Wrote pin ui_in[5] at layer met4 at (124510, 110520, 124810, 111520,            
'PLACED')...                                                                    
Wrote pin ui_in[6] at layer met4 at (121750, 110520, 122050, 111520,            
'PLACED')...                                                                    
Wrote pin ui_in[7] at layer met4 at (118990, 110520, 119290, 111520,            
'PLACED')...                                                                    
Wrote pin uio_in[0] at layer met4 at (116230, 110520, 116530, 111520,           
'PLACED')...                                                                    
Wrote pin uio_in[1] at layer met4 at (113470, 110520, 113770, 111520,           
'PLACED')...                                                                    
Wrote pin uio_in[2] at layer met4 at (110710, 110520, 111010, 111520,           
'PLACED')...                                                                    
Wrote pin uio_in[3] at layer met4 at (107950, 110520, 108250, 111520,           
'PLACED')...                                                                    
Wrote pin uio_in[4] at layer met4 at (105190, 110520, 105490, 111520,           
'PLACED')...                                                                    
Wrote pin uio_in[5] at layer met4 at (102430, 110520, 102730, 111520,           
'PLACED')...                                                                    
Wrote pin uio_in[6] at layer met4 at (99670, 110520, 99970, 111520, 'PLACED')...
Wrote pin uio_in[7] at layer met4 at (96910, 110520, 97210, 111520, 'PLACED')...
Wrote pin uio_oe[0] at layer met4 at (49990, 110520, 50290, 111520, 'PLACED')...
Wrote pin uio_oe[1] at layer met4 at (47230, 110520, 47530, 111520, 'PLACED')...
Wrote pin uio_oe[2] at layer met4 at (44470, 110520, 44770, 111520, 'PLACED')...
Wrote pin uio_oe[3] at layer met4 at (41710, 110520, 42010, 111520, 'PLACED')...
Wrote pin uio_oe[4] at layer met4 at (38950, 110520, 39250, 111520, 'PLACED')...
Wrote pin uio_oe[5] at layer met4 at (36190, 110520, 36490, 111520, 'PLACED')...
Wrote pin uio_oe[6] at layer met4 at (33430, 110520, 33730, 111520, 'PLACED')...
Wrote pin uio_oe[7] at layer met4 at (30670, 110520, 30970, 111520, 'PLACED')...
Wrote pin uio_out[0] at layer met4 at (72070, 110520, 72370, 111520,            
'PLACED')...                                                                    
Wrote pin uio_out[1] at layer met4 at (69310, 110520, 69610, 111520,            
'PLACED')...                                                                    
Wrote pin uio_out[2] at layer met4 at (66550, 110520, 66850, 111520,            
'PLACED')...                                                                    
Wrote pin uio_out[3] at layer met4 at (63790, 110520, 64090, 111520,            
'PLACED')...                                                                    
Wrote pin uio_out[4] at layer met4 at (61030, 110520, 61330, 111520,            
'PLACED')...                                                                    
Wrote pin uio_out[5] at layer met4 at (58270, 110520, 58570, 111520,            
'PLACED')...                                                                    
Wrote pin uio_out[6] at layer met4 at (55510, 110520, 55810, 111520,            
'PLACED')...                                                                    
Wrote pin uio_out[7] at layer met4 at (52750, 110520, 53050, 111520,            
'PLACED')...                                                                    
Wrote pin uo_out[0] at layer met4 at (94150, 110520, 94450, 111520, 'PLACED')...
Wrote pin uo_out[1] at layer met4 at (91390, 110520, 91690, 111520, 'PLACED')...
Wrote pin uo_out[2] at layer met4 at (88630, 110520, 88930, 111520, 'PLACED')...
Wrote pin uo_out[3] at layer met4 at (85870, 110520, 86170, 111520, 'PLACED')...
Wrote pin uo_out[4] at layer met4 at (83110, 110520, 83410, 111520, 'PLACED')...
Wrote pin uo_out[5] at layer met4 at (80350, 110520, 80650, 111520, 'PLACED')...
Wrote pin uo_out[6] at layer met4 at (77590, 110520, 77890, 111520, 'PLACED')...
Wrote pin uo_out[7] at layer met4 at (74830, 110520, 75130, 111520, 'PLACED')...
─────────────────────────────── Global Placement ───────────────────────────────
[08:23:02] VERBOSE  Running 'OpenROAD.GlobalPlacement' at           step.py:1146
                    'runs/wokwi/27-openroad-globalplacement'…                   
[08:23:02] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/27-openroad-globalplacement/openroa             
                    d-globalplacement.log'…                                     
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/26-odb-applydeftemplate/tt_um
_ashvin_viterbi.odb'…                                                           
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to 
met1.                                                                           
[INFO] Setting signal max routing layer to: met4 and clock max routing layer to 
met4.                                                                           
+ global_placement -density 0.6 -timing_driven -routability_driven -pad_right 0 
-pad_left 0 -init_wirelength_coef 0.25                                          
[INFO GPL-0002] DBU: 1000                                                       
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um                                  
[INFO GPL-0004] CoreBBox: (  2.760  2.720 ) ( 158.240 108.800 ) um              
[INFO GPL-0006] NumInstances:               697                                 
[INFO GPL-0007] NumPlaceInstances:          394                                 
[INFO GPL-0008] NumFixedInstances:          303                                 
[INFO GPL-0009] NumDummyInstances:            0                                 
[INFO GPL-0010] NumNets:                    413                                 
[INFO GPL-0011] NumPins:                   1521                                 
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 161.000 111.520 ) um              
[INFO GPL-0013] CoreBBox: (  2.760  2.720 ) ( 158.240 108.800 ) um              
[INFO GPL-0016] CoreArea:             16493.318 um^2                            
[INFO GPL-0017] NonPlaceInstsArea:      574.301 um^2                            
[INFO GPL-0018] PlaceInstsArea:        4895.946 um^2                            
[INFO GPL-0019] Util:                    30.755 %                               
[INFO GPL-0020] StdInstsArea:          4895.946 um^2                            
[INFO GPL-0021] MacroInstsArea:           0.000 um^2                            
[InitialPlace]  Iter: 1 CG residual: 0.00000009 HPWL: 9073680                   
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 4003207                   
[InitialPlace]  Iter: 3 CG residual: 0.00000010 HPWL: 3993811                   
[InitialPlace]  Iter: 4 CG residual: 0.00000007 HPWL: 3994948                   
[InitialPlace]  Iter: 5 CG residual: 0.00000003 HPWL: 3975892                   
[INFO GPL-0031] FillerInit:NumGCells:       775                                 
[INFO GPL-0032] FillerInit:NumGNets:        413                                 
[INFO GPL-0033] FillerInit:NumGPins:       1521                                 
[INFO GPL-0023] TargetDensity:            0.600                                 
[INFO GPL-0024] AvrgPlaceInstArea:       12.426 um^2                            
[INFO GPL-0025] IdealBinArea:            20.710 um^2                            
[INFO GPL-0026] IdealBinCnt:                796                                 
[INFO GPL-0027] TotalBinArea:         16493.318 um^2                            
[INFO GPL-0028] BinCnt:        16     16                                        
[INFO GPL-0029] BinSize: (  9.718  6.630 )                                      
[INFO GPL-0030] NumBins: 256                                                    
[NesterovSolve] Iter:    1 overflow: 0.935 HPWL: 1466056                        
[NesterovSolve] Iter:   10 overflow: 0.922 HPWL: 1491760                        
[NesterovSolve] Iter:   20 overflow: 0.919 HPWL: 1490991                        
[NesterovSolve] Iter:   30 overflow: 0.920 HPWL: 1493905                        
[NesterovSolve] Iter:   40 overflow: 0.924 HPWL: 1496396                        
[NesterovSolve] Iter:   50 overflow: 0.929 HPWL: 1497927                        
[NesterovSolve] Iter:   60 overflow: 0.929 HPWL: 1499457                        
[NesterovSolve] Iter:   70 overflow: 0.929 HPWL: 1501656                        
[NesterovSolve] Iter:   80 overflow: 0.928 HPWL: 1504332                        
[NesterovSolve] Iter:   90 overflow: 0.927 HPWL: 1506739                        
[NesterovSolve] Iter:  100 overflow: 0.926 HPWL: 1509448                        
[NesterovSolve] Iter:  110 overflow: 0.925 HPWL: 1513531                        
[NesterovSolve] Iter:  120 overflow: 0.924 HPWL: 1520847                        
[NesterovSolve] Iter:  130 overflow: 0.924 HPWL: 1533920                        
[NesterovSolve] Iter:  140 overflow: 0.922 HPWL: 1559715                        
[NesterovSolve] Iter:  150 overflow: 0.917 HPWL: 1600604                        
[NesterovSolve] Iter:  160 overflow: 0.903 HPWL: 1656158                        
[NesterovSolve] Iter:  170 overflow: 0.896 HPWL: 1729861                        
[NesterovSolve] Iter:  180 overflow: 0.874 HPWL: 1816591                        
[NesterovSolve] Iter:  190 overflow: 0.867 HPWL: 1928043                        
[NesterovSolve] Iter:  200 overflow: 0.845 HPWL: 2071365                        
[NesterovSolve] Iter:  210 overflow: 0.802 HPWL: 2254046                        
[NesterovSolve] Iter:  220 overflow: 0.791 HPWL: 2373938                        
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.          
[INFO GPL-0101] Timing-driven: worst slack 1.41e-08                             
[INFO GPL-0103] Timing-driven: weighted 38 nets.                                
[NesterovSolve] Iter:  230 overflow: 0.770 HPWL: 2529960                        
[NesterovSolve] Iter:  240 overflow: 0.747 HPWL: 2690116                        
[NesterovSolve] Iter:  250 overflow: 0.706 HPWL: 2894249                        
[NesterovSolve] Iter:  260 overflow: 0.683 HPWL: 3168409                        
[NesterovSolve] Iter:  270 overflow: 0.635 HPWL: 3453556                        
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.          
[INFO GPL-0101] Timing-driven: worst slack 1.41e-08                             
[INFO GPL-0103] Timing-driven: weighted 38 nets.                                
[NesterovSolve] Iter:  280 overflow: 0.601 HPWL: 3613276                        
[NesterovSolve] Snapshot saved at iter = 280                                    
[NesterovSolve] Iter:  290 overflow: 0.558 HPWL: 3863725                        
[NesterovSolve] Iter:  300 overflow: 0.518 HPWL: 4146933                        
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.          
[INFO GPL-0101] Timing-driven: worst slack 1.41e-08                             
[INFO GPL-0103] Timing-driven: weighted 39 nets.                                
[NesterovSolve] Iter:  310 overflow: 0.468 HPWL: 4369998                        
[NesterovSolve] Iter:  320 overflow: 0.432 HPWL: 4649537                        
[NesterovSolve] Iter:  330 overflow: 0.390 HPWL: 4919121                        
[NesterovSolve] Iter:  340 overflow: 0.340 HPWL: 5194743                        
[NesterovSolve] Iter:  350 overflow: 0.304 HPWL: 5349080                        
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0      
[INFO GPL-0036] TileBBox: (    0    0 ) ( 6900 6900 ) DBU                       
[INFO GPL-0038] TileCnt:      23   16                                           
[INFO GPL-0040] NumTiles: 368                                                   
[INFO GPL-0081] TotalRouteOverflow: 0                                           
[INFO GPL-0082] OverflowTileCnt: 0                                              
[INFO GPL-0083] 0.5%RC: 0.8142310976982117                                      
[INFO GPL-0084] 1.0%RC: 0.8062741309404373                                      
[INFO GPL-0085] 2.0%RC: 0.7922526001930237                                      
[INFO GPL-0086] 5.0%RC: 0.7630996735472428                                      
[INFO GPL-0087] FinalRC: 0.8102526                                              
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.      
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.          
[INFO GPL-0101] Timing-driven: worst slack 1.41e-08                             
[INFO GPL-0103] Timing-driven: weighted 38 nets.                                
[NesterovSolve] Iter:  360 overflow: 0.266 HPWL: 5539200                        
[NesterovSolve] Iter:  370 overflow: 0.230 HPWL: 5692789                        
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.          
[INFO GPL-0101] Timing-driven: worst slack 1.4e-08                              
[INFO GPL-0103] Timing-driven: weighted 39 nets.                                
[NesterovSolve] Iter:  380 overflow: 0.196 HPWL: 5811516                        
[NesterovSolve] Iter:  390 overflow: 0.161 HPWL: 5938366                        
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.          
[INFO GPL-0101] Timing-driven: worst slack 1.4e-08                              
[INFO GPL-0103] Timing-driven: weighted 38 nets.                                
[NesterovSolve] Iter:  400 overflow: 0.130 HPWL: 6008040                        
[NesterovSolve] Iter:  410 overflow: 0.107 HPWL: 6039030                        
[NesterovSolve] Finished with Overflow: 0.099251                                
[INFO] Setting RC values…                                                       
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Inverter                                 14      52.55                          
Sequential cell                          99    2165.83                          
Multi-Input combinational cell          278    2662.55                          
Total                                   697    5470.25                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/27-openroad-globalplacement/t
t_um_ashvin_viterbi.odb'…                                                       
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/27-openroad-globalplacement/t
t_um_ashvin_viterbi.nl.v'…                                                      
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/27-openroad-globalplacement/t
t_um_ashvin_viterbi.pnl.v'…                                                     
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/27-openroad-globalplacement/t
t_um_ashvin_viterbi.def'…                                                       
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/27-openroad-globalplacement/t
t_um_ashvin_viterbi.sdc'…                                                       
───────────────────────────── Write Verilog Header ─────────────────────────────
[08:23:03] VERBOSE  Running 'Odb.WriteVerilogHeader' at             step.py:1146
                    'runs/wokwi/28-odb-writeverilogheader'…                     
[08:23:03] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/28-odb-writeverilogheader/odb-write             
                    verilogheader.log'…                                         
───────────────────────── Power Grid Violation Checker ─────────────────────────
[08:23:04] VERBOSE  Running 'Checker.PowerGridViolations' at        step.py:1146
                    'runs/wokwi/29-checker-powergridviolations'…                
[08:23:04] INFO     Check for power grid violations (as reported  checker.py:132
                    by OpenROAD PSM- you may ignore these if LVS                
                    passes) clear.                                              
─────────────────────── Static Timing Analysis (Mid-PnR) ───────────────────────
[08:23:04] VERBOSE  Running 'OpenROAD.STAMidPNR' at                 step.py:1146
                    'runs/wokwi/30-openroad-stamidpnr'…                         
[08:23:04] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/30-openroad-stamidpnr/openroad-stam             
                    idpnr.log'…                                                 
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/27-openroad-globalplacement/t
t_um_ashvin_viterbi.odb'…                                                       
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
[08:23:04] WARNING  [GRT-0097] No global routing found for nets. openroad.py:239
──────────────────── Repair Design (Post-Global Placement) ─────────────────────
[08:23:04] VERBOSE  Running 'OpenROAD.RepairDesignPostGPL' at       step.py:1146
                    'runs/wokwi/31-openroad-repairdesignpostgpl'…               
[08:23:04] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/31-openroad-repairdesignpostgpl/ope             
                    nroad-repairdesignpostgpl.log'…                             
Reading timing models for corner nom_tt_025C_1v80…                              
Reading timing library for the 'nom_tt_025C_1v80' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…                              
Reading timing library for the 'nom_ff_n40C_1v95' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…                              
Reading timing library for the 'nom_ss_100C_1v60' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/27-openroad-globalplacement/t
t_um_ashvin_viterbi.odb'…                                                       
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
[INFO RSZ-0027] Inserted 5 input buffers.                                       
[INFO RSZ-0058] Using max wire length 5786um.                                   
Iteration | Resized | Buffers | Nets repaired | Remaining                       
---------------------------------------------------------                       
0 |       0 |       0 |             0 |       439                               
10 |       9 |       0 |             0 |       429                              
20 |      19 |       0 |             0 |       419                              
30 |      29 |       0 |             0 |       409                              
40 |      39 |       0 |             0 |       399                              
50 |      49 |       0 |             0 |       389                              
60 |      59 |       0 |             0 |       379                              
70 |      69 |       0 |             0 |       369                              
80 |      78 |       0 |             0 |       359                              
90 |      87 |       0 |             0 |       349                              
100 |      97 |       0 |             0 |       339                             
110 |     105 |       0 |             0 |       329                             
120 |     115 |       0 |             0 |       319                             
130 |     125 |       0 |             0 |       309                             
140 |     133 |       0 |             0 |       299                             
150 |     141 |       0 |             0 |       289                             
160 |     151 |       0 |             0 |       279                             
170 |     159 |       0 |             0 |       269                             
180 |     167 |       0 |             0 |       259                             
190 |     173 |       0 |             0 |       249                             
200 |     182 |       0 |             0 |       239                             
210 |     188 |       0 |             0 |       229                             
220 |     197 |       0 |             0 |       219                             
230 |     205 |       0 |             0 |       209                             
240 |     214 |       0 |             0 |       199                             
250 |     223 |       0 |             0 |       189                             
260 |     231 |       2 |             1 |       179                             
270 |     239 |       2 |             1 |       169                             
280 |     245 |       3 |             2 |       159                             
290 |     255 |       3 |             2 |       149                             
300 |     266 |       4 |             3 |       139                             
310 |     276 |       4 |             3 |       129                             
320 |     286 |       4 |             3 |       119                             
330 |     296 |       4 |             3 |       109                             
340 |     306 |       4 |             3 |        99                             
350 |     314 |       4 |             3 |        89                             
360 |     324 |       4 |             3 |        79                             
370 |     335 |       5 |             4 |        69                             
380 |     346 |      11 |             5 |        59                             
390 |     346 |      11 |             5 |        49                             
400 |     346 |      11 |             5 |        39                             
410 |     346 |      11 |             5 |        29                             
420 |     346 |      11 |             5 |        19                             
430 |     346 |      11 |             5 |         9                             
final |     346 |      11 |             5 |         0                           
---------------------------------------------------------                       
[INFO RSZ-0035] Found 5 fanout violations.                                      
[INFO RSZ-0038] Inserted 11 buffers in 5 nets.                                  
[INFO RSZ-0039] Resized 346 instances.                                          
[INFO RSZ-0042] Inserted 21 tie sky130_fd_sc_hd__conb_1 instances.              
Placement Analysis                                                              
---------------------------------                                               
total displacement       1166.4 u                                               
average displacement        1.6 u                                               
max displacement            9.8 u                                               
original HPWL            6741.0 u                                               
legalized HPWL           7957.6 u                                               
delta HPWL                   18 %                                               
                                                                                
[INFO DPL-0020] Mirrored 190 instances                                          
[INFO DPL-0021] HPWL before            7957.6 u                                 
[INFO DPL-0022] HPWL after             7550.5 u                                 
[INFO DPL-0023] HPWL delta               -5.1 %                                 
[INFO] Setting RC values…                                                       
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Timing Repair Buffer                     16      75.07                          
Inverter                                 14      52.55                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                   713    5149.94                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/31-openroad-repairdesignpostg
pl/tt_um_ashvin_viterbi.odb'…                                                   
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/31-openroad-repairdesignpostg
pl/tt_um_ashvin_viterbi.nl.v'…                                                  
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/31-openroad-repairdesignpostg
pl/tt_um_ashvin_viterbi.pnl.v'…                                                 
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/31-openroad-repairdesignpostg
pl/tt_um_ashvin_viterbi.def'…                                                   
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/31-openroad-repairdesignpostg
pl/tt_um_ashvin_viterbi.sdc'…                                                   
─────────────────────────── Manual Global Placement ────────────────────────────
[08:23:05] VERBOSE  Running 'Odb.ManualGlobalPlacement' at          step.py:1146
                    'runs/wokwi/32-odb-manualglobalplacement'…                  
[08:23:05] INFO     'MANUAL_GLOBAL_PLACEMENTS' not set, skipping…     odb.py:975
────────────────────────────── Detailed Placement ──────────────────────────────
[08:23:05] VERBOSE  Running 'OpenROAD.DetailedPlacement' at         step.py:1146
                    'runs/wokwi/33-openroad-detailedplacement'…                 
[08:23:05] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/33-openroad-detailedplacement/openr             
                    oad-detailedplacement.log'…                                 
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/31-openroad-repairdesignpostg
pl/tt_um_ashvin_viterbi.odb'…                                                   
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
Placement Analysis                                                              
---------------------------------                                               
total displacement          0.0 u                                               
average displacement        0.0 u                                               
max displacement            0.0 u                                               
original HPWL            7550.5 u                                               
legalized HPWL           7957.6 u                                               
delta HPWL                    5 %                                               
                                                                                
[INFO DPL-0020] Mirrored 190 instances                                          
[INFO DPL-0021] HPWL before            7957.6 u                                 
[INFO DPL-0022] HPWL after             7550.5 u                                 
[INFO DPL-0023] HPWL delta               -5.1 %                                 
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Timing Repair Buffer                     16      75.07                          
Inverter                                 14      52.55                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                   713    5149.94                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/33-openroad-detailedplacement
/tt_um_ashvin_viterbi.odb'…                                                     
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/33-openroad-detailedplacement
/tt_um_ashvin_viterbi.nl.v'…                                                    
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/33-openroad-detailedplacement
/tt_um_ashvin_viterbi.pnl.v'…                                                   
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/33-openroad-detailedplacement
/tt_um_ashvin_viterbi.def'…                                                     
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/33-openroad-detailedplacement
/tt_um_ashvin_viterbi.sdc'…                                                     
───────────────────────────── Clock Tree Synthesis ─────────────────────────────
[08:23:06] VERBOSE  Running 'OpenROAD.CTS' at                       step.py:1146
                    'runs/wokwi/34-openroad-cts'…                               
[08:23:06] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/34-openroad-cts/openroad-cts.log'…              
Reading timing models for corner nom_tt_025C_1v80…                              
Reading timing library for the 'nom_tt_025C_1v80' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…                              
Reading timing library for the 'nom_ff_n40C_1v95' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…                              
Reading timing library for the 'nom_ss_100C_1v60' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/33-openroad-detailedplacement
/tt_um_ashvin_viterbi.odb'…                                                     
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
[INFO] Configuring cts characterization…                                        
[INFO] Performing clock tree synthesis…                                         
[INFO] Looking for the following net(s): clk                                    
[INFO] Running Clock Tree Synthesis…                                            
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.                      
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.                       
[INFO CTS-0052] The following clock buffers will be used for CTS:               
sky130_fd_sc_hd__clkbuf_2                                                       
sky130_fd_sc_hd__clkbuf_4                                                       
sky130_fd_sc_hd__clkbuf_8                                                       
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.           
[INFO CTS-0007] Net "clk" found for clock "clk".                                
[INFO CTS-0010]  Clock net "clk" has 99 sinks.                                  
[INFO CTS-0008] TritonCTS found 1 clock nets.                                   
[INFO CTS-0097] Characterization used 3 buffer(s) types.                        
[INFO CTS-0200] 0 placement blockages have been identified.                     
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.            
[INFO CTS-0027] Generating H-Tree topology for net clk.                         
[INFO CTS-0028]  Total number of sinks: 99.                                     
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum 
cluster diameter of 50.0 um.                                                    
[INFO CTS-0030]  Number of static layers: 0.                                    
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).                         
[INFO CTS-0023]  Original sink region: [(7165, 47540), (147005, 104780)].       
[INFO CTS-0024]  Normalized sink region: [(0.526838, 3.49559), (10.8092,        
7.70441)].                                                                      
[INFO CTS-0025]     Width:  10.2824.                                            
[INFO CTS-0026]     Height: 4.2088.                                             
Level 1                                                                         
Direction: Horizontal                                                           
Sinks per sub-region: 50                                                        
Sub-region size: 5.1412 X 4.2088                                                
[INFO CTS-0034]     Segment length (rounded): 2.                                
Level 2                                                                         
Direction: Vertical                                                             
Sinks per sub-region: 25                                                        
Sub-region size: 5.1412 X 2.1044                                                
[INFO CTS-0034]     Segment length (rounded): 1.                                
Level 3                                                                         
Direction: Horizontal                                                           
Sinks per sub-region: 13                                                        
Sub-region size: 2.5706 X 2.1044                                                
[INFO CTS-0034]     Segment length (rounded): 1.                                
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.               
[INFO CTS-0035]  Number of sinks covered: 99.                                   
[INFO CTS-0018]     Created 9 clock buffers.                                    
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.             
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.             
[INFO CTS-0015]     Created 9 clock nets.                                       
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 11:2,     
12:2, 13:1, 15:2..                                                              
[INFO CTS-0017]     Max level of the clock tree: 3.                             
[INFO CTS-0098] Clock net "clk"                                                 
[INFO CTS-0099]  Sinks 106                                                      
[INFO CTS-0100]  Leaf buffers 0                                                 
[INFO CTS-0101]  Average sink wire length 162.38 um                             
[INFO CTS-0102]  Path depth 2 - 2                                               
[INFO CTS-0207]  Leaf load cells 7                                              
[INFO] Repairing long wires on clock nets…                                      
[INFO RSZ-0058] Using max wire length 5786um.                                   
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Clock buffer                             11     246.49                          
Timing Repair Buffer                     16      75.07                          
Inverter                                 14      52.55                          
Clock inverter                            5      77.57                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                   729    5474.00                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.odb'…                                                                   
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.nl.v'…                                                                  
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.pnl.v'…                                                                 
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.def'…                                                                   
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.sdc'…                                                                   
[INFO] Legalizing…                                                              
Placement Analysis                                                              
---------------------------------                                               
total displacement        163.9 u                                               
average displacement        0.2 u                                               
max displacement            6.4 u                                               
original HPWL            8011.1 u                                               
legalized HPWL           8552.9 u                                               
delta HPWL                    7 %                                               
                                                                                
[INFO DPL-0020] Mirrored 196 instances                                          
[INFO DPL-0021] HPWL before            8552.9 u                                 
[INFO DPL-0022] HPWL after             8099.2 u                                 
[INFO DPL-0023] HPWL delta               -5.3 %                                 
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Clock buffer                             11     246.49                          
Timing Repair Buffer                     16      75.07                          
Inverter                                 14      52.55                          
Clock inverter                            5      77.57                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                   729    5474.00                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.odb'…                                                                   
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.nl.v'…                                                                  
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.pnl.v'…                                                                 
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.def'…                                                                   
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.sdc'…                                                                   
─────────────────────── Static Timing Analysis (Mid-PnR) ───────────────────────
[08:23:09] VERBOSE  Running 'OpenROAD.STAMidPNR-1' at               step.py:1146
                    'runs/wokwi/35-openroad-stamidpnr-1'…                       
[08:23:09] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/35-openroad-stamidpnr-1/openroad-st             
                    amidpnr-1.log'…                                             
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.odb'…                                                                   
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
[08:23:10] WARNING  [GRT-0097] No global routing found for nets. openroad.py:239
─────────── Resizer Timing Optimizations (Post-Clock Tree Synthesis) ───────────
[08:23:10] VERBOSE  Running 'OpenROAD.ResizerTimingPostCTS' at      step.py:1146
                    'runs/wokwi/36-openroad-resizertimingpostcts'…              
[08:23:10] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/36-openroad-resizertimingpostcts/op             
                    enroad-resizertimingpostcts.log'…                           
Reading timing models for corner nom_tt_025C_1v80…                              
Reading timing library for the 'nom_tt_025C_1v80' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…                              
Reading timing library for the 'nom_ff_n40C_1v95' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…                              
Reading timing library for the 'nom_ss_100C_1v60' corner at                     
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/34-openroad-cts/tt_um_ashvin_
viterbi.odb'…                                                                   
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
[INFO RSZ-0098] No setup violations found                                       
[INFO RSZ-0046] Found 77 endpoints with hold violations.                        
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint     
---------------------------------------------------------------------------     
0 |       0 |       0 |            0 |   0.029 |   0.000 | _545_/D              
final |       0 |      76 |            0 |   0.104 |   0.000 | _640_/D          
---------------------------------------------------------------------------     
[INFO RSZ-0032] Inserted 76 hold buffers.                                       
Placement Analysis                                                              
---------------------------------                                               
total displacement        564.3 u                                               
average displacement        0.7 u                                               
max displacement           12.4 u                                               
original HPWL            8425.7 u                                               
legalized HPWL           9560.8 u                                               
delta HPWL                   13 %                                               
                                                                                
[INFO DPL-0020] Mirrored 265 instances                                          
[INFO DPL-0021] HPWL before            9560.8 u                                 
[INFO DPL-0022] HPWL after             8854.8 u                                 
[INFO DPL-0023] HPWL delta               -7.4 %                                 
[INFO] Setting RC values…                                                       
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Clock buffer                             11     246.49                          
Timing Repair Buffer                     92     835.80                          
Inverter                                 14      52.55                          
Clock inverter                            5      77.57                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                   805    6234.73                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/36-openroad-resizertimingpost
cts/tt_um_ashvin_viterbi.odb'…                                                  
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/36-openroad-resizertimingpost
cts/tt_um_ashvin_viterbi.nl.v'…                                                 
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/36-openroad-resizertimingpost
cts/tt_um_ashvin_viterbi.pnl.v'…                                                
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/36-openroad-resizertimingpost
cts/tt_um_ashvin_viterbi.def'…                                                  
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/36-openroad-resizertimingpost
cts/tt_um_ashvin_viterbi.sdc'…                                                  
─────────────────────── Static Timing Analysis (Mid-PnR) ───────────────────────
[08:23:11] VERBOSE  Running 'OpenROAD.STAMidPNR-2' at               step.py:1146
                    'runs/wokwi/37-openroad-stamidpnr-2'…                       
[08:23:11] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/37-openroad-stamidpnr-2/openroad-st             
                    amidpnr-2.log'…                                             
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/36-openroad-resizertimingpost
cts/tt_um_ashvin_viterbi.odb'…                                                  
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
[08:23:11] WARNING  [GRT-0097] No global routing found for nets. openroad.py:239
──────────────────────────────── Global Routing ────────────────────────────────
[08:23:11] VERBOSE  Running 'OpenROAD.GlobalRouting' at             step.py:1146
                    'runs/wokwi/38-openroad-globalrouting'…                     
[08:23:11] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/38-openroad-globalrouting/openroad-             
                    globalrouting.log'…                                         
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/36-openroad-resizertimingpost
cts/tt_um_ashvin_viterbi.odb'…                                                  
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to 
met1.                                                                           
[INFO] Setting signal max routing layer to: met4 and clock max routing layer to 
met4.                                                                           
-congestion_iterations 50 -verbose -allow_congestion                            
[INFO GRT-0020] Min routing layer: met1                                         
[INFO GRT-0021] Max routing layer: met4                                         
[INFO GRT-0022] Global adjustment: 30%                                          
[INFO GRT-0023] Grid origin: (0, 0)                                             
[INFO GRT-0043] No OR_DEFAULT vias defined.                                     
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400    
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400    
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500    
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150    
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150    
[INFO GRT-0019] Found 10 clock nets.                                            
[INFO GRT-0001] Minimum degree: 2                                               
[INFO GRT-0002] Maximum degree: 17                                              
[INFO GRT-0003] Macros: 0                                                       
[INFO GRT-0043] No OR_DEFAULT vias defined.                                     
[INFO GRT-0004] Blockages: 1741                                                 
                                                                                
[INFO GRT-0053] Routing resources analysis:                                     
Routing      Original      Derated      Resource                                
Layer     Direction    Resources     Resources    Reduction (%)                 
---------------------------------------------------------------                 
li1        Vertical            0             0          0.00%                   
met1       Horizontal       7569          3416          54.87%                  
met2       Vertical         5495          3486          36.56%                  
met3       Horizontal       3773          2444          35.22%                  
met4       Vertical         2575          1305          49.32%                  
---------------------------------------------------------------                 
                                                                                
[INFO GRT-0197] Via related to pin nodes: 2735                                  
[INFO GRT-0198] Via related Steiner nodes: 34                                   
[INFO GRT-0199] Via filling finished.                                           
[INFO GRT-0111] Final number of vias: 3368                                      
[INFO GRT-0112] Final usage 3D: 11549                                           
                                                                                
[INFO GRT-0096] Final congestion report:                                        
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total  
Overflow                                                                        
--------------------------------------------------------------------------------
-------                                                                         
li1                  0             0            0.00%             0 /  0 /  0   
met1              3416           801           23.45%             0 /  0 /  0   
met2              3486           585           16.78%             0 /  0 /  0   
met3              2444            51            2.09%             0 /  0 /  0   
met4              1305             8            0.61%             0 /  0 /  0   
--------------------------------------------------------------------------------
-------                                                                         
Total            10651          1445           13.57%             0 /  0 /  0   
                                                                                
[INFO GRT-0018] Total wirelength: 17664 um                                      
[INFO GRT-0014] Routed nets: 501                                                
[INFO] Setting RC values…                                                       
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Clock buffer                             11     246.49                          
Timing Repair Buffer                     92     835.80                          
Inverter                                 14      52.55                          
Clock inverter                            5      77.57                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                   805    6234.73                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/38-openroad-globalrouting/tt_
um_ashvin_viterbi.odb'…                                                         
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/38-openroad-globalrouting/tt_
um_ashvin_viterbi.def'…                                                         
──────────────────────────────── Check Antennas ────────────────────────────────
[08:23:12] VERBOSE  Running 'OpenROAD.CheckAntennas' at             step.py:1146
                    'runs/wokwi/39-openroad-checkantennas'…                     
[08:23:12] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/39-openroad-checkantennas/openroad-             
                    checkantennas.log'…                                         
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/38-openroad-globalrouting/tt_
um_ashvin_viterbi.odb'…                                                         
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[08:23:13] INFO     Gating variable for step                   sequential.py:317
                    'OpenROAD.RepairDesignPostGRT' set to                       
                    'False'- the step will be skipped.                          
[08:23:13] INFO     Skipping step 'Repair Design (Post-Global  sequential.py:325
                    Routing)'…                                                  
────────────────────── Diodes on Ports Protection Routine ──────────────────────
[08:23:13] VERBOSE  Running 'Odb.DiodesOnPorts' at                  step.py:1146
                    'runs/wokwi/40-odb-diodesonports'…                          
[08:23:13] INFO     'DIODE_ON_PORTS' is set to 'none': skipping…      odb.py:784
[08:23:13] INFO     Gating variable for step                   sequential.py:317
                    'Odb.HeuristicDiodeInsertion' set to                        
                    'False'- the step will be skipped.                          
[08:23:13] INFO     Skipping step 'Heuristic Diode Insertion'… sequential.py:325
──────────────────────────────── Antenna Repair ────────────────────────────────
[08:23:13] VERBOSE  Running 'OpenROAD.RepairAntennas' at            step.py:1146
                    'runs/wokwi/41-openroad-repairantennas'…                    
──────────────────────────────── Global Routing ────────────────────────────────
[08:23:13] VERBOSE  Running 'DiodeInsertion' at                     step.py:1146
                    'runs/wokwi/41-openroad-repairantennas/1-diodei             
                    nsertion'…                                                  
[08:23:13] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/41-openroad-repairantennas/1-diodei             
                    nsertion/diodeinsertion.log'…                               
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/38-openroad-globalrouting/tt_
um_ashvin_viterbi.odb'…                                                         
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to 
met1.                                                                           
[INFO] Setting signal max routing layer to: met4 and clock max routing layer to 
met4.                                                                           
-congestion_iterations 50 -verbose -allow_congestion                            
[INFO GRT-0020] Min routing layer: met1                                         
[INFO GRT-0021] Max routing layer: met4                                         
[INFO GRT-0022] Global adjustment: 30%                                          
[INFO GRT-0023] Grid origin: (0, 0)                                             
[INFO GRT-0043] No OR_DEFAULT vias defined.                                     
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400    
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400    
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500    
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150    
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150    
[INFO GRT-0019] Found 10 clock nets.                                            
[INFO GRT-0001] Minimum degree: 2                                               
[INFO GRT-0002] Maximum degree: 17                                              
[INFO GRT-0003] Macros: 0                                                       
[INFO GRT-0043] No OR_DEFAULT vias defined.                                     
[INFO GRT-0004] Blockages: 1741                                                 
                                                                                
[INFO GRT-0053] Routing resources analysis:                                     
Routing      Original      Derated      Resource                                
Layer     Direction    Resources     Resources    Reduction (%)                 
---------------------------------------------------------------                 
li1        Vertical            0             0          0.00%                   
met1       Horizontal       7569          3416          54.87%                  
met2       Vertical         5495          3486          36.56%                  
met3       Horizontal       3773          2444          35.22%                  
met4       Vertical         2575          1305          49.32%                  
---------------------------------------------------------------                 
                                                                                
[INFO GRT-0197] Via related to pin nodes: 2735                                  
[INFO GRT-0198] Via related Steiner nodes: 34                                   
[INFO GRT-0199] Via filling finished.                                           
[INFO GRT-0111] Final number of vias: 3368                                      
[INFO GRT-0112] Final usage 3D: 11549                                           
                                                                                
[INFO GRT-0096] Final congestion report:                                        
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total  
Overflow                                                                        
--------------------------------------------------------------------------------
-------                                                                         
li1                  0             0            0.00%             0 /  0 /  0   
met1              3416           801           23.45%             0 /  0 /  0   
met2              3486           585           16.78%             0 /  0 /  0   
met3              2444            51            2.09%             0 /  0 /  0   
met4              1305             8            0.61%             0 /  0 /  0   
--------------------------------------------------------------------------------
-------                                                                         
Total            10651          1445           13.57%             0 /  0 /  0   
                                                                                
[INFO GRT-0018] Total wirelength: 17664 um                                      
[INFO GRT-0014] Routed nets: 501                                                
[INFO GRT-0006] Repairing antennas, iteration 1.                                
[INFO GRT-0043] No OR_DEFAULT vias defined.                                     
[INFO GRT-0012] Found 0 antenna violations.                                     
Placement Analysis                                                              
---------------------------------                                               
total displacement          0.0 u                                               
average displacement        0.0 u                                               
max displacement            0.0 u                                               
original HPWL            8854.8 u                                               
legalized HPWL           9560.8 u                                               
delta HPWL                    8 %                                               
                                                                                
[INFO DPL-0020] Mirrored 265 instances                                          
[INFO DPL-0021] HPWL before            9560.8 u                                 
[INFO DPL-0022] HPWL after             8854.8 u                                 
[INFO DPL-0023] HPWL delta               -7.4 %                                 
-congestion_iterations 50 -verbose -allow_congestion                            
[INFO GRT-0020] Min routing layer: met1                                         
[INFO GRT-0021] Max routing layer: met4                                         
[INFO GRT-0022] Global adjustment: 30%                                          
[INFO GRT-0023] Grid origin: (0, 0)                                             
[INFO GRT-0043] No OR_DEFAULT vias defined.                                     
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400    
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400    
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500    
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150    
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150    
[INFO GRT-0019] Found 10 clock nets.                                            
[INFO GRT-0001] Minimum degree: 2                                               
[INFO GRT-0002] Maximum degree: 17                                              
[INFO GRT-0003] Macros: 0                                                       
[INFO GRT-0043] No OR_DEFAULT vias defined.                                     
[INFO GRT-0004] Blockages: 1741                                                 
                                                                                
[INFO GRT-0053] Routing resources analysis:                                     
Routing      Original      Derated      Resource                                
Layer     Direction    Resources     Resources    Reduction (%)                 
---------------------------------------------------------------                 
li1        Vertical            0             0          0.00%                   
met1       Horizontal       7569          3416          54.87%                  
met2       Vertical         5495          3486          36.56%                  
met3       Horizontal       3773          2444          35.22%                  
met4       Vertical         2575          1305          49.32%                  
---------------------------------------------------------------                 
                                                                                
[INFO GRT-0197] Via related to pin nodes: 2735                                  
[INFO GRT-0198] Via related Steiner nodes: 34                                   
[INFO GRT-0199] Via filling finished.                                           
[INFO GRT-0111] Final number of vias: 3368                                      
[INFO GRT-0112] Final usage 3D: 11549                                           
                                                                                
[INFO GRT-0096] Final congestion report:                                        
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total  
Overflow                                                                        
--------------------------------------------------------------------------------
-------                                                                         
li1                  0             0            0.00%             0 /  0 /  0   
met1              3416           801           23.45%             0 /  0 /  0   
met2              3486           585           16.78%             0 /  0 /  0   
met3              2444            51            2.09%             0 /  0 /  0   
met4              1305             8            0.61%             0 /  0 /  0   
--------------------------------------------------------------------------------
-------                                                                         
Total            10651          1445           13.57%             0 /  0 /  0   
                                                                                
[INFO GRT-0018] Total wirelength: 17664 um                                      
[INFO GRT-0014] Routed nets: 501                                                
[INFO] Setting RC values…                                                       
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Clock buffer                             11     246.49                          
Timing Repair Buffer                     92     835.80                          
Inverter                                 14      52.55                          
Clock inverter                            5      77.57                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                   805    6234.73                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/41-openroad-repairantennas/1-
diodeinsertion/tt_um_ashvin_viterbi.odb'…                                       
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/41-openroad-repairantennas/1-
diodeinsertion/tt_um_ashvin_viterbi.def'…                                       
──────────────────────────────── Check Antennas ────────────────────────────────
[08:23:13] VERBOSE  Running 'OpenROAD.CheckAntennas' at             step.py:1146
                    'runs/wokwi/41-openroad-repairantennas/2-openro             
                    ad-checkantennas'…                                          
[08:23:13] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/41-openroad-repairantennas/2-openro             
                    ad-checkantennas/openroad-checkantennas.log'…               
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/41-openroad-repairantennas/1-
diodeinsertion/tt_um_ashvin_viterbi.odb'…                                       
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[08:23:14] INFO     Gating variable for step                   sequential.py:317
                    'OpenROAD.ResizerTimingPostGRT' set to                      
                    'False'- the step will be skipped.                          
[08:23:14] INFO     Skipping step 'Resizer Timing              sequential.py:325
                    Optimizations (Post-Global Routing)'…                       
─────────────────────── Static Timing Analysis (Mid-PnR) ───────────────────────
[08:23:14] VERBOSE  Running 'OpenROAD.STAMidPNR-3' at               step.py:1146
                    'runs/wokwi/42-openroad-stamidpnr-3'…                       
[08:23:14] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/42-openroad-stamidpnr-3/openroad-st             
                    amidpnr-3.log'…                                             
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/41-openroad-repairantennas/1-
diodeinsertion/tt_um_ashvin_viterbi.odb'…                                       
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
─────────────────────────────── Detailed Routing ───────────────────────────────
[08:23:14] VERBOSE  Running 'OpenROAD.DetailedRouting' at           step.py:1146
                    'runs/wokwi/43-openroad-detailedrouting'…                   
[08:23:14] INFO     Running TritonRoute with 16 threads…        openroad.py:1634
[08:23:14] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/43-openroad-detailedrouting/openroa             
                    d-detailedrouting.log'…                                     
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/41-openroad-repairantennas/1-
diodeinsertion/tt_um_ashvin_viterbi.odb'…                                       
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO ORD-0030] Using 16 thread(s).                                             
[INFO DRT-0149] Reading tech and libs.                                          
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer mcon                   
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer mcon                   
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer via                    
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer via                    
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer via2                   
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer via2                   
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer via3                   
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer via3                   
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer via4                   
[08:23:15] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS  openroad.py:239
                    is not supported. Skipping for layer via4                   
                                                                                
Units:                1000                                                      
Number of layers:     13                                                        
Number of macros:     441                                                       
Number of vias:       28                                                        
Number of viarulegen: 25                                                        
                                                                                
[INFO DRT-0150] Reading design.                                                 
                                                                                
Design:                   tt_um_ashvin_viterbi                                  
Die area:                 ( 0 0 ) ( 161000 111520 )                             
Number of track patterns: 12                                                    
Number of DEF vias:       0                                                     
Number of components:     805                                                   
Number of terminals:      45                                                    
Number of snets:          2                                                     
Number of nets:           514                                                   
                                                                                
[INFO DRT-0167] List of default vias:                                           
Layer via                                                                       
default via: M1M2_PR                                                            
Layer via2                                                                      
default via: M2M3_PR                                                            
Layer via3                                                                      
default via: M3M4_PR                                                            
Layer via4                                                                      
default via: M4M5_PR                                                            
[INFO DRT-0162] Library cell analysis.                                          
[INFO DRT-0163] Instance analysis.                                              
[INFO DRT-0164] Number of unique instances = 147.                               
[INFO DRT-0168] Init region query.                                              
[INFO DRT-0024]   Complete FR_MASTERSLICE.                                      
[INFO DRT-0024]   Complete licon.                                               
[INFO DRT-0024]   Complete li1.                                                 
[INFO DRT-0024]   Complete mcon.                                                
[INFO DRT-0024]   Complete met1.                                                
[INFO DRT-0024]   Complete via.                                                 
[INFO DRT-0024]   Complete met2.                                                
[INFO DRT-0024]   Complete via2.                                                
[INFO DRT-0024]   Complete met3.                                                
[INFO DRT-0024]   Complete via3.                                                
[INFO DRT-0024]   Complete met4.                                                
[INFO DRT-0024]   Complete via4.                                                
[INFO DRT-0024]   Complete met5.                                                
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.                     
[INFO DRT-0033] licon shape region query size = 0.                              
[INFO DRT-0033] li1 shape region query size = 20062.                            
[INFO DRT-0033] mcon shape region query size = 0.                               
[INFO DRT-0033] met1 shape region query size = 2908.                            
[INFO DRT-0033] via shape region query size = 800.                              
[INFO DRT-0033] met2 shape region query size = 480.                             
[INFO DRT-0033] via2 shape region query size = 640.                             
[INFO DRT-0033] met3 shape region query size = 480.                             
[INFO DRT-0033] via3 shape region query size = 640.                             
[INFO DRT-0033] met4 shape region query size = 219.                             
[INFO DRT-0033] via4 shape region query size = 0.                               
[INFO DRT-0033] met5 shape region query size = 0.                               
[INFO DRT-0165] Start pin access.                                               
[INFO DRT-0078]   Complete 513 pins.                                            
[INFO DRT-0079]   Complete 100 unique inst patterns.                            
[INFO DRT-0081]   Complete 141 unique inst patterns.                            
[INFO DRT-0084]   Complete 286 groups.                                          
#scanned instances     = 805                                                    
#unique  instances     = 147                                                    
#stdCellGenAp          = 3997                                                   
#stdCellValidPlanarAp  = 75                                                     
#stdCellValidViaAp     = 3001                                                   
#stdCellPinNoAp        = 0                                                      
#stdCellPinCnt         = 1687                                                   
#instTermValidViaApCnt = 0                                                      
#macroGenAp            = 0                                                      
#macroValidPlanarAp    = 0                                                      
#macroValidViaAp       = 0                                                      
#macroNoAp             = 0                                                      
[INFO DRT-0166] Complete pin access.                                            
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:01, memory = 143.05   
(MB), peak = 143.18 (MB)                                                        
                                                                                
[INFO DRT-0157] Number of guides:     3705                                      
                                                                                
[INFO DRT-0169] Post process guides.                                            
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;                                 
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;                                 
[INFO DRT-0028]   Complete FR_MASTERSLICE.                                      
[INFO DRT-0028]   Complete licon.                                               
[INFO DRT-0028]   Complete li1.                                                 
[INFO DRT-0028]   Complete mcon.                                                
[INFO DRT-0028]   Complete met1.                                                
[INFO DRT-0028]   Complete via.                                                 
[INFO DRT-0028]   Complete met2.                                                
[INFO DRT-0028]   Complete via2.                                                
[INFO DRT-0028]   Complete met3.                                                
[INFO DRT-0028]   Complete via3.                                                
[INFO DRT-0028]   Complete met4.                                                
[INFO DRT-0028]   Complete via4.                                                
[INFO DRT-0028]   Complete met5.                                                
[INFO DRT-0178] Init guide query.                                               
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).                              
[INFO DRT-0035]   Complete licon (guide).                                       
[INFO DRT-0035]   Complete li1 (guide).                                         
[INFO DRT-0035]   Complete mcon (guide).                                        
[INFO DRT-0035]   Complete met1 (guide).                                        
[INFO DRT-0035]   Complete via (guide).                                         
[INFO DRT-0035]   Complete met2 (guide).                                        
[INFO DRT-0035]   Complete via2 (guide).                                        
[INFO DRT-0035]   Complete met3 (guide).                                        
[INFO DRT-0035]   Complete via3 (guide).                                        
[INFO DRT-0035]   Complete met4 (guide).                                        
[INFO DRT-0035]   Complete via4 (guide).                                        
[INFO DRT-0035]   Complete met5 (guide).                                        
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.                     
[INFO DRT-0036] licon guide region query size = 0.                              
[INFO DRT-0036] li1 guide region query size = 1348.                             
[INFO DRT-0036] mcon guide region query size = 0.                               
[INFO DRT-0036] met1 guide region query size = 1026.                            
[INFO DRT-0036] via guide region query size = 0.                                
[INFO DRT-0036] met2 guide region query size = 512.                             
[INFO DRT-0036] via2 guide region query size = 0.                               
[INFO DRT-0036] met3 guide region query size = 43.                              
[INFO DRT-0036] via3 guide region query size = 0.                               
[INFO DRT-0036] met4 guide region query size = 31.                              
[INFO DRT-0036] via4 guide region query size = 0.                               
[INFO DRT-0036] met5 guide region query size = 0.                               
[INFO DRT-0179] Init gr pin query.                                              
[INFO DRT-0245] skipped writing guide updates to database.                      
[INFO DRT-0185] Post process initialize RPin region query.                      
[INFO DRT-0181] Start track assignment.                                         
[INFO DRT-0184] Done with 1891 vertical wires in 1 frboxes and 1069 horizontal  
wires in 1 frboxes.                                                             
[INFO DRT-0186] Done with 157 vertical wires in 1 frboxes and 371 horizontal    
wires in 1 frboxes.                                                             
[INFO DRT-0182] Complete track assignment.                                      
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 154.52   
(MB), peak = 154.52 (MB)                                                        
[INFO DRT-0187] Start routing data preparation.                                 
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 154.52   
(MB), peak = 154.52 (MB)                                                        
[INFO DRT-0194] Start detail routing.                                           
[INFO DRT-0195] Start 0th optimization iteration.                               
Completing 10% with 0 violations.                                               
elapsed time = 00:00:00, memory = 159.75 (MB).                                  
Completing 20% with 0 violations.                                               
elapsed time = 00:00:00, memory = 160.87 (MB).                                  
Completing 30% with 0 violations.                                               
elapsed time = 00:00:00, memory = 160.04 (MB).                                  
Completing 40% with 7 violations.                                               
elapsed time = 00:00:01, memory = 216.22 (MB).                                  
Completing 50% with 7 violations.                                               
elapsed time = 00:00:02, memory = 189.10 (MB).                                  
Completing 60% with 138 violations.                                             
elapsed time = 00:00:02, memory = 189.85 (MB).                                  
Completing 70% with 138 violations.                                             
elapsed time = 00:00:02, memory = 189.85 (MB).                                  
Completing 80% with 138 violations.                                             
elapsed time = 00:00:02, memory = 189.85 (MB).                                  
Completing 90% with 149 violations.                                             
elapsed time = 00:00:02, memory = 217.68 (MB).                                  
Completing 100% with 211 violations.                                            
elapsed time = 00:00:03, memory = 224.54 (MB).                                  
[INFO DRT-0199]   Number of violations = 254.                                   
Viol/Layer         li1   met1   met2                                            
Metal Spacing        8     56      6                                            
Recheck              0     31     12                                            
Short                0    134      7                                            
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:03, memory = 548.58   
(MB), peak = 548.58 (MB)                                                        
Total wire length = 10722 um.                                                   
Total wire length on LAYER li1 = 0 um.                                          
Total wire length on LAYER met1 = 6018 um.                                      
Total wire length on LAYER met2 = 4219 um.                                      
Total wire length on LAYER met3 = 352 um.                                       
Total wire length on LAYER met4 = 131 um.                                       
Total wire length on LAYER met5 = 0 um.                                         
Total number of vias = 3549.                                                    
Up-via summary (total 3549):                                                    
                                                                                
-----------------------                                                         
FR_MASTERSLICE       0                                                          
li1    1671                                                                     
met1    1776                                                                    
met2      68                                                                    
met3      34                                                                    
met4       0                                                                    
-----------------------                                                         
3549                                                                            
                                                                                
                                                                                
[INFO DRT-0195] Start 1st optimization iteration.                               
Completing 10% with 254 violations.                                             
elapsed time = 00:00:00, memory = 548.58 (MB).                                  
Completing 20% with 254 violations.                                             
elapsed time = 00:00:00, memory = 559.09 (MB).                                  
Completing 30% with 254 violations.                                             
elapsed time = 00:00:01, memory = 565.68 (MB).                                  
Completing 40% with 241 violations.                                             
elapsed time = 00:00:01, memory = 565.68 (MB).                                  
Completing 50% with 241 violations.                                             
elapsed time = 00:00:01, memory = 565.68 (MB).                                  
Completing 60% with 203 violations.                                             
elapsed time = 00:00:01, memory = 565.68 (MB).                                  
Completing 70% with 203 violations.                                             
elapsed time = 00:00:01, memory = 584.81 (MB).                                  
Completing 80% with 203 violations.                                             
elapsed time = 00:00:02, memory = 584.81 (MB).                                  
Completing 90% with 165 violations.                                             
elapsed time = 00:00:02, memory = 588.47 (MB).                                  
Completing 100% with 104 violations.                                            
elapsed time = 00:00:02, memory = 588.47 (MB).                                  
[INFO DRT-0199]   Number of violations = 104.                                   
Viol/Layer        mcon   met1   met2                                            
Cut Spacing          1      0      0                                            
Metal Spacing        0     23      2                                            
Short                0     78      0                                            
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:02, memory = 588.60   
(MB), peak = 588.60 (MB)                                                        
Total wire length = 10599 um.                                                   
Total wire length on LAYER li1 = 0 um.                                          
Total wire length on LAYER met1 = 5948 um.                                      
Total wire length on LAYER met2 = 4154 um.                                      
Total wire length on LAYER met3 = 371 um.                                       
Total wire length on LAYER met4 = 124 um.                                       
Total wire length on LAYER met5 = 0 um.                                         
Total number of vias = 3531.                                                    
Up-via summary (total 3531):                                                    
                                                                                
-----------------------                                                         
FR_MASTERSLICE       0                                                          
li1    1671                                                                     
met1    1754                                                                    
met2      74                                                                    
met3      32                                                                    
met4       0                                                                    
-----------------------                                                         
3531                                                                            
                                                                                
                                                                                
[INFO DRT-0195] Start 2nd optimization iteration.                               
Completing 10% with 104 violations.                                             
elapsed time = 00:00:00, memory = 588.60 (MB).                                  
Completing 20% with 104 violations.                                             
elapsed time = 00:00:00, memory = 588.60 (MB).                                  
Completing 30% with 104 violations.                                             
elapsed time = 00:00:01, memory = 632.37 (MB).                                  
Completing 40% with 94 violations.                                              
elapsed time = 00:00:01, memory = 635.37 (MB).                                  
Completing 50% with 94 violations.                                              
elapsed time = 00:00:01, memory = 635.37 (MB).                                  
Completing 60% with 91 violations.                                              
elapsed time = 00:00:01, memory = 635.37 (MB).                                  
Completing 70% with 91 violations.                                              
elapsed time = 00:00:02, memory = 693.87 (MB).                                  
Completing 80% with 91 violations.                                              
elapsed time = 00:00:03, memory = 695.96 (MB).                                  
Completing 90% with 71 violations.                                              
elapsed time = 00:00:03, memory = 695.96 (MB).                                  
Completing 100% with 60 violations.                                             
elapsed time = 00:00:03, memory = 695.96 (MB).                                  
[INFO DRT-0199]   Number of violations = 60.                                    
Viol/Layer        mcon   met1   met2                                            
Cut Spacing          1      0      0                                            
Metal Spacing        0     14      2                                            
Short                0     43      0                                            
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:03, memory = 695.96   
(MB), peak = 716.04 (MB)                                                        
Total wire length = 10509 um.                                                   
Total wire length on LAYER li1 = 0 um.                                          
Total wire length on LAYER met1 = 5896 um.                                      
Total wire length on LAYER met2 = 4117 um.                                      
Total wire length on LAYER met3 = 365 um.                                       
Total wire length on LAYER met4 = 130 um.                                       
Total wire length on LAYER met5 = 0 um.                                         
Total number of vias = 3519.                                                    
Up-via summary (total 3519):                                                    
                                                                                
-----------------------                                                         
FR_MASTERSLICE       0                                                          
li1    1671                                                                     
met1    1740                                                                    
met2      74                                                                    
met3      34                                                                    
met4       0                                                                    
-----------------------                                                         
3519                                                                            
                                                                                
                                                                                
[INFO DRT-0195] Start 3rd optimization iteration.                               
Completing 10% with 60 violations.                                              
elapsed time = 00:00:00, memory = 695.96 (MB).                                  
Completing 20% with 60 violations.                                              
elapsed time = 00:00:00, memory = 695.96 (MB).                                  
Completing 30% with 60 violations.                                              
elapsed time = 00:00:00, memory = 695.96 (MB).                                  
Completing 40% with 57 violations.                                              
elapsed time = 00:00:00, memory = 732.75 (MB).                                  
Completing 50% with 57 violations.                                              
elapsed time = 00:00:06, memory = 737.44 (MB).                                  
Completing 60% with 32 violations.                                              
elapsed time = 00:00:06, memory = 737.44 (MB).                                  
Completing 70% with 32 violations.                                              
elapsed time = 00:00:06, memory = 737.44 (MB).                                  
Completing 80% with 32 violations.                                              
elapsed time = 00:00:06, memory = 737.44 (MB).                                  
Completing 90% with 32 violations.                                              
elapsed time = 00:00:06, memory = 737.44 (MB).                                  
Completing 100% with 22 violations.                                             
elapsed time = 00:00:06, memory = 737.44 (MB).                                  
[INFO DRT-0199]   Number of violations = 22.                                    
Viol/Layer        met1                                                          
Metal Spacing        6                                                          
Short               16                                                          
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 737.44   
(MB), peak = 760.46 (MB)                                                        
Total wire length = 10463 um.                                                   
Total wire length on LAYER li1 = 0 um.                                          
Total wire length on LAYER met1 = 5690 um.                                      
Total wire length on LAYER met2 = 4087 um.                                      
Total wire length on LAYER met3 = 559 um.                                       
Total wire length on LAYER met4 = 126 um.                                       
Total wire length on LAYER met5 = 0 um.                                         
Total number of vias = 3551.                                                    
Up-via summary (total 3551):                                                    
                                                                                
-----------------------                                                         
FR_MASTERSLICE       0                                                          
li1    1671                                                                     
met1    1742                                                                    
met2     106                                                                    
met3      32                                                                    
met4       0                                                                    
-----------------------                                                         
3551                                                                            
                                                                                
                                                                                
[INFO DRT-0195] Start 4th optimization iteration.                               
Completing 10% with 22 violations.                                              
elapsed time = 00:00:00, memory = 737.44 (MB).                                  
Completing 20% with 22 violations.                                              
elapsed time = 00:00:00, memory = 737.44 (MB).                                  
Completing 30% with 22 violations.                                              
elapsed time = 00:00:00, memory = 744.56 (MB).                                  
Completing 40% with 0 violations.                                               
elapsed time = 00:00:00, memory = 744.56 (MB).                                  
Completing 50% with 0 violations.                                               
elapsed time = 00:00:00, memory = 744.56 (MB).                                  
Completing 60% with 0 violations.                                               
elapsed time = 00:00:00, memory = 744.56 (MB).                                  
Completing 70% with 0 violations.                                               
elapsed time = 00:00:00, memory = 744.56 (MB).                                  
Completing 80% with 0 violations.                                               
elapsed time = 00:00:00, memory = 744.56 (MB).                                  
Completing 90% with 0 violations.                                               
elapsed time = 00:00:00, memory = 744.56 (MB).                                  
Completing 100% with 0 violations.                                              
elapsed time = 00:00:00, memory = 744.56 (MB).                                  
[INFO DRT-0199]   Number of violations = 0.                                     
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 744.56   
(MB), peak = 760.46 (MB)                                                        
Total wire length = 10453 um.                                                   
Total wire length on LAYER li1 = 0 um.                                          
Total wire length on LAYER met1 = 5689 um.                                      
Total wire length on LAYER met2 = 4078 um.                                      
Total wire length on LAYER met3 = 559 um.                                       
Total wire length on LAYER met4 = 126 um.                                       
Total wire length on LAYER met5 = 0 um.                                         
Total number of vias = 3552.                                                    
Up-via summary (total 3552):                                                    
                                                                                
-----------------------                                                         
FR_MASTERSLICE       0                                                          
li1    1671                                                                     
met1    1743                                                                    
met2     106                                                                    
met3      32                                                                    
met4       0                                                                    
-----------------------                                                         
3552                                                                            
                                                                                
                                                                                
[INFO DRT-0198] Complete detail routing.                                        
Total wire length = 10453 um.                                                   
Total wire length on LAYER li1 = 0 um.                                          
Total wire length on LAYER met1 = 5689 um.                                      
Total wire length on LAYER met2 = 4078 um.                                      
Total wire length on LAYER met3 = 559 um.                                       
Total wire length on LAYER met4 = 126 um.                                       
Total wire length on LAYER met5 = 0 um.                                         
Total number of vias = 3552.                                                    
Up-via summary (total 3552):                                                    
                                                                                
-----------------------                                                         
FR_MASTERSLICE       0                                                          
li1    1671                                                                     
met1    1743                                                                    
met2     106                                                                    
met3      32                                                                    
met4       0                                                                    
-----------------------                                                         
3552                                                                            
                                                                                
                                                                                
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:17, memory = 744.56   
(MB), peak = 760.46 (MB)                                                        
                                                                                
[INFO DRT-0180] Post processing.                                                
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                                78     292.78                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Clock buffer                             11     246.49                          
Timing Repair Buffer                     92     835.80                          
Inverter                                 14      52.55                          
Clock inverter                            5      77.57                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                   805    6234.73                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/43-openroad-detailedrouting/t
t_um_ashvin_viterbi.odb'…                                                       
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/43-openroad-detailedrouting/t
t_um_ashvin_viterbi.nl.v'…                                                      
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/43-openroad-detailedrouting/t
t_um_ashvin_viterbi.pnl.v'…                                                     
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/43-openroad-detailedrouting/t
t_um_ashvin_viterbi.def'…                                                       
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/43-openroad-detailedrouting/t
t_um_ashvin_viterbi.sdc'…                                                       
───────────────────────────── Remove Obstructions ──────────────────────────────
[08:23:34] VERBOSE  Running 'Odb.RemoveRoutingObstructions' at      step.py:1146
                    'runs/wokwi/44-odb-removeroutingobstructions'…              
[08:23:34] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping   odb.py:555
                    'Odb.RemoveRoutingObstructions'…                            
──────────────────────────────── Check Antennas ────────────────────────────────
[08:23:34] VERBOSE  Running 'OpenROAD.CheckAntennas-1' at           step.py:1146
                    'runs/wokwi/45-openroad-checkantennas-1'…                   
[08:23:34] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/45-openroad-checkantennas-1/openroa             
                    d-checkantennas-1.log'…                                     
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/43-openroad-detailedrouting/t
t_um_ashvin_viterbi.odb'…                                                       
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
───────────────────────── Routing Design Rule Checker ──────────────────────────
[08:23:35] VERBOSE  Running 'Checker.TrDRC' at                      step.py:1146
                    'runs/wokwi/46-checker-trdrc'…                              
[08:23:35] INFO     Check for Routing DRC errors clear.           checker.py:132
─────────────────────────── Report Disconnected Pins ───────────────────────────
[08:23:35] VERBOSE  Running 'Odb.ReportDisconnectedPins' at         step.py:1146
                    'runs/wokwi/47-odb-reportdisconnectedpins'…                 
[08:23:35] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/47-odb-reportdisconnectedpins/odb-r             
                    eportdisconnectedpins.log'…                                 
Found 13 disconnected pin(s), of which 0 are critical.                          
────────────────────────── Disconnected Pins Checker ───────────────────────────
[08:23:35] VERBOSE  Running 'Checker.DisconnectedPins' at           step.py:1146
                    'runs/wokwi/48-checker-disconnectedpins'…                   
[08:23:35] INFO     Check for critical disconnected pins clear.   checker.py:132
────────────────────────────── Report Wire Length ──────────────────────────────
[08:23:35] VERBOSE  Running 'Odb.ReportWireLength' at               step.py:1146
                    'runs/wokwi/49-odb-reportwirelength'…                       
[08:23:35] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/49-odb-reportwirelength/odb-reportw             
                    irelength.log'…                                             
──────────────────────── Wire Length Threshold Checker ─────────────────────────
[08:23:36] VERBOSE  Running 'Checker.WireLength' at                 step.py:1146
                    'runs/wokwi/50-checker-wirelength'…                         
[08:23:36] WARNING  Threshold for Threshold-surpassing long wires checker.py:109
                    is not set. The checker will be skipped.                    
──────────────────────────────── Fill Insertion ────────────────────────────────
[08:23:36] VERBOSE  Running 'OpenROAD.FillInsertion' at             step.py:1146
                    'runs/wokwi/51-openroad-fillinsertion'…                     
[08:23:36] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/51-openroad-fillinsertion/openroad-             
                    fillinsertion.log'…                                         
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/47-odb-reportdisconnectedpins
/tt_um_ashvin_viterbi.odb'…                                                     
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
sky130_ef_sc_hd__decap_12 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_6     
sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_3 sky130_fd_sc_hd__fill*        
[INFO DPL-0001] Placed 1112 filler instances.                                   
Setting global connections for newly added cells…                               
[INFO] Setting global connections...                                            
Updating metrics…                                                               
Cell type report:                       Count       Area                        
Fill cell                              1190   10551.37                          
Tap cell                                225     281.52                          
Buffer                                    3      15.01                          
Clock buffer                             11     246.49                          
Timing Repair Buffer                     92     835.80                          
Inverter                                 14      52.55                          
Clock inverter                            5      77.57                          
Sequential cell                          99    2069.48                          
Multi-Input combinational cell          278    2363.52                          
Total                                  1917   16493.32                          
Writing OpenROAD database to                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/51-openroad-fillinsertion/tt_
um_ashvin_viterbi.odb'…                                                         
Writing netlist to                                                              
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/51-openroad-fillinsertion/tt_
um_ashvin_viterbi.nl.v'…                                                        
Writing powered netlist to                                                      
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/51-openroad-fillinsertion/tt_
um_ashvin_viterbi.pnl.v'…                                                       
Writing layout to                                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/51-openroad-fillinsertion/tt_
um_ashvin_viterbi.def'…                                                         
Writing timing constraints to                                                   
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/51-openroad-fillinsertion/tt_
um_ashvin_viterbi.sdc'…                                                         
──────────────────────── Generate Cell Frequency Tables ────────────────────────
[08:23:36] VERBOSE  Running 'Odb.CellFrequencyTables' at            step.py:1146
                    'runs/wokwi/52-odb-cellfrequencytables'…                    
[08:23:36] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/52-odb-cellfrequencytables/buffer_l             
                    ist.txt'…                                                   
sky130_fd_sc_hd__buf_1                                                          
sky130_fd_sc_hd__buf_12                                                         
sky130_fd_sc_hd__buf_16                                                         
sky130_fd_sc_hd__buf_2                                                          
sky130_fd_sc_hd__buf_4                                                          
sky130_fd_sc_hd__buf_6                                                          
sky130_fd_sc_hd__buf_8                                                          
sky130_fd_sc_hd__bufbuf_16                                                      
sky130_fd_sc_hd__bufbuf_8                                                       
sky130_fd_sc_hd__clkbuf_1                                                       
sky130_fd_sc_hd__clkbuf_16                                                      
sky130_fd_sc_hd__clkbuf_2                                                       
sky130_fd_sc_hd__clkbuf_4                                                       
sky130_fd_sc_hd__clkbuf_8                                                       
sky130_fd_sc_hd__clkdlybuf4s15_1                                                
sky130_fd_sc_hd__clkdlybuf4s15_2                                                
sky130_fd_sc_hd__clkdlybuf4s18_1                                                
sky130_fd_sc_hd__clkdlybuf4s18_2                                                
sky130_fd_sc_hd__clkdlybuf4s25_1                                                
sky130_fd_sc_hd__clkdlybuf4s25_2                                                
sky130_fd_sc_hd__clkdlybuf4s50_1                                                
sky130_fd_sc_hd__clkdlybuf4s50_2                                                
sky130_fd_sc_hd__dlygate4sd1_1                                                  
sky130_fd_sc_hd__dlygate4sd2_1                                                  
sky130_fd_sc_hd__dlygate4sd3_1                                                  
sky130_fd_sc_hd__dlymetal6s2s_1                                                 
sky130_fd_sc_hd__dlymetal6s4s_1                                                 
sky130_fd_sc_hd__dlymetal6s6s_1                                                 
sky130_fd_sc_hd__lpflow_clkbufkapwr_1                                           
sky130_fd_sc_hd__lpflow_clkbufkapwr_16                                          
sky130_fd_sc_hd__lpflow_clkbufkapwr_2                                           
sky130_fd_sc_hd__lpflow_clkbufkapwr_4                                           
sky130_fd_sc_hd__lpflow_clkbufkapwr_8                                           
sky130_fd_sc_hd__probe_p_8                                                      
sky130_fd_sc_hd__probec_p_8                                                     
[08:23:36] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/52-odb-cellfrequencytables/odb-cell             
                    frequencytables.log'…                                       
Cells by Master                                                                 
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━┓
┃ Cell                                                           ┃ Count       ┃
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━┩
│ sky130_ef_sc_hd__decap_12                                      │ 530         │
│ sky130_fd_sc_hd__a211o_1                                       │ 2           │
│ sky130_fd_sc_hd__a21bo_1                                       │ 2           │
│ sky130_fd_sc_hd__a21o_1                                        │ 4           │
│ sky130_fd_sc_hd__a21oi_1                                       │ 5           │
│ sky130_fd_sc_hd__a21oi_4                                       │ 1           │
│ sky130_fd_sc_hd__a221o_1                                       │ 26          │
│ sky130_fd_sc_hd__a22o_1                                        │ 44          │
│ sky130_fd_sc_hd__a2bb2o_1                                      │ 1           │
│ sky130_fd_sc_hd__a31o_1                                        │ 2           │
│ sky130_fd_sc_hd__a32o_1                                        │ 4           │
│ sky130_fd_sc_hd__and2_1                                        │ 17          │
│ sky130_fd_sc_hd__and2b_1                                       │ 9           │
│ sky130_fd_sc_hd__and2b_2                                       │ 1           │
│ sky130_fd_sc_hd__and3_1                                        │ 11          │
│ sky130_fd_sc_hd__and3b_1                                       │ 3           │
│ sky130_fd_sc_hd__and4_1                                        │ 2           │
│ sky130_fd_sc_hd__and4b_1                                       │ 2           │
│ sky130_fd_sc_hd__and4bb_1                                      │ 1           │
│ sky130_fd_sc_hd__buf_1                                         │ 4           │
│ sky130_fd_sc_hd__buf_2                                         │ 8           │
│ sky130_fd_sc_hd__bufinv_16                                     │ 2           │
│ sky130_fd_sc_hd__clkbuf_1                                      │ 2           │
│ sky130_fd_sc_hd__clkbuf_16                                     │ 9           │
│ sky130_fd_sc_hd__clkbuf_2                                      │ 4           │
│ sky130_fd_sc_hd__clkbuf_4                                      │ 2           │
│ sky130_fd_sc_hd__clkbuf_8                                      │ 1           │
│ sky130_fd_sc_hd__clkinv_2                                      │ 2           │
│ sky130_fd_sc_hd__clkinvlp_4                                    │ 1           │
│ sky130_fd_sc_hd__conb_1                                        │ 21          │
│ sky130_fd_sc_hd__decap_3                                       │ 148         │
│ sky130_fd_sc_hd__decap_4                                       │ 70          │
│ sky130_fd_sc_hd__decap_6                                       │ 120         │
│ sky130_fd_sc_hd__decap_8                                       │ 33          │
│ sky130_fd_sc_hd__dfrtp_1                                       │ 4           │
│ sky130_fd_sc_hd__dfrtp_2                                       │ 1           │
│ sky130_fd_sc_hd__dfrtp_4                                       │ 6           │
│ sky130_fd_sc_hd__dfstp_1                                       │ 1           │
│ sky130_fd_sc_hd__dfxtp_1                                       │ 85          │
│ sky130_fd_sc_hd__dfxtp_2                                       │ 2           │
│ sky130_fd_sc_hd__dlygate4sd3_1                                 │ 76          │
│ sky130_fd_sc_hd__fill_1                                        │ 213         │
│ sky130_fd_sc_hd__fill_2                                        │ 76          │
│ sky130_fd_sc_hd__inv_2                                         │ 14          │
│ sky130_fd_sc_hd__mux2_1                                        │ 8           │
│ sky130_fd_sc_hd__mux4_1                                        │ 14          │
│ sky130_fd_sc_hd__mux4_2                                        │ 2           │
│ sky130_fd_sc_hd__nand2_1                                       │ 18          │
│ sky130_fd_sc_hd__nand2b_1                                      │ 2           │
│ sky130_fd_sc_hd__nand3_1                                       │ 1           │
│ sky130_fd_sc_hd__nand3b_1                                      │ 1           │
│ sky130_fd_sc_hd__nor2_1                                        │ 26          │
│ sky130_fd_sc_hd__nor2_2                                        │ 1           │
│ sky130_fd_sc_hd__nor3b_1                                       │ 1           │
│ sky130_fd_sc_hd__nor3b_2                                       │ 1           │
│ sky130_fd_sc_hd__o211a_1                                       │ 5           │
│ sky130_fd_sc_hd__o21a_1                                        │ 3           │
│ sky130_fd_sc_hd__o21ai_1                                       │ 4           │
│ sky130_fd_sc_hd__o21ai_2                                       │ 3           │
│ sky130_fd_sc_hd__o21ai_4                                       │ 3           │
│ sky130_fd_sc_hd__o21ba_1                                       │ 1           │
│ sky130_fd_sc_hd__o221a_1                                       │ 2           │
│ sky130_fd_sc_hd__o2bb2a_1                                      │ 1           │
│ sky130_fd_sc_hd__o311a_1                                       │ 2           │
│ sky130_fd_sc_hd__o31a_1                                        │ 1           │
│ sky130_fd_sc_hd__o32a_1                                        │ 1           │
│ sky130_fd_sc_hd__or2_1                                         │ 9           │
│ sky130_fd_sc_hd__tapvpwrvgnd_1                                 │ 225         │
│ sky130_fd_sc_hd__xnor2_1                                       │ 5           │
│ sky130_fd_sc_hd__xnor2_2                                       │ 1           │
│ sky130_fd_sc_hd__xor2_1                                        │ 2           │
│ sky130_fd_sc_hd__xor2_2                                        │ 2           │
└────────────────────────────────────────────────────────────────┴─────────────┘
Cells by Function                                                               
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━┓
┃ Cell Function                                                 ┃ Count        ┃
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━┩
│ sky130_ef_sc_hd__decap                                        │ 530          │
│ sky130_fd_sc_hd__a211o                                        │ 2            │
│ sky130_fd_sc_hd__a21bo                                        │ 2            │
│ sky130_fd_sc_hd__a21o                                         │ 4            │
│ sky130_fd_sc_hd__a21oi                                        │ 6            │
│ sky130_fd_sc_hd__a221o                                        │ 26           │
│ sky130_fd_sc_hd__a22o                                         │ 44           │
│ sky130_fd_sc_hd__a2bb2o                                       │ 1            │
│ sky130_fd_sc_hd__a31o                                         │ 2            │
│ sky130_fd_sc_hd__a32o                                         │ 4            │
│ sky130_fd_sc_hd__and2                                         │ 17           │
│ sky130_fd_sc_hd__and2b                                        │ 10           │
│ sky130_fd_sc_hd__and3                                         │ 11           │
│ sky130_fd_sc_hd__and3b                                        │ 3            │
│ sky130_fd_sc_hd__and4                                         │ 2            │
│ sky130_fd_sc_hd__and4b                                        │ 2            │
│ sky130_fd_sc_hd__and4bb                                       │ 1            │
│ sky130_fd_sc_hd__buf                                          │ 12           │
│ sky130_fd_sc_hd__bufinv                                       │ 2            │
│ sky130_fd_sc_hd__clkbuf                                       │ 18           │
│ sky130_fd_sc_hd__clkinv                                       │ 2            │
│ sky130_fd_sc_hd__clkinvlp                                     │ 1            │
│ sky130_fd_sc_hd__conb                                         │ 21           │
│ sky130_fd_sc_hd__decap                                        │ 371          │
│ sky130_fd_sc_hd__dfrtp                                        │ 11           │
│ sky130_fd_sc_hd__dfstp                                        │ 1            │
│ sky130_fd_sc_hd__dfxtp                                        │ 87           │
│ sky130_fd_sc_hd__dlygate4sd3                                  │ 76           │
│ sky130_fd_sc_hd__fill                                         │ 289          │
│ sky130_fd_sc_hd__inv                                          │ 14           │
│ sky130_fd_sc_hd__mux2                                         │ 8            │
│ sky130_fd_sc_hd__mux4                                         │ 16           │
│ sky130_fd_sc_hd__nand2                                        │ 18           │
│ sky130_fd_sc_hd__nand2b                                       │ 2            │
│ sky130_fd_sc_hd__nand3                                        │ 1            │
│ sky130_fd_sc_hd__nand3b                                       │ 1            │
│ sky130_fd_sc_hd__nor2                                         │ 27           │
│ sky130_fd_sc_hd__nor3b                                        │ 2            │
│ sky130_fd_sc_hd__o211a                                        │ 5            │
│ sky130_fd_sc_hd__o21a                                         │ 3            │
│ sky130_fd_sc_hd__o21ai                                        │ 10           │
│ sky130_fd_sc_hd__o21ba                                        │ 1            │
│ sky130_fd_sc_hd__o221a                                        │ 2            │
│ sky130_fd_sc_hd__o2bb2a                                       │ 1            │
│ sky130_fd_sc_hd__o311a                                        │ 2            │
│ sky130_fd_sc_hd__o31a                                         │ 1            │
│ sky130_fd_sc_hd__o32a                                         │ 1            │
│ sky130_fd_sc_hd__or2                                          │ 9            │
│ sky130_fd_sc_hd__tapvpwrvgnd                                  │ 225          │
│ sky130_fd_sc_hd__xnor2                                        │ 6            │
│ sky130_fd_sc_hd__xor2                                         │ 4            │
└───────────────────────────────────────────────────────────────┴──────────────┘
Cells by SCL                                                                    
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━┓
┃ SCL                                                   ┃ Count                ┃
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━┩
│ sky130_ef_sc_hd                                       │ 530                  │
│ sky130_fd_sc_hd                                       │ 1387                 │
└───────────────────────────────────────────────────────┴──────────────────────┘
Buffers by Cell Master                                                          
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━┓
┃ Buffer                                                         ┃ Count       ┃
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━┩
│ sky130_fd_sc_hd__buf_1                                         │ 4           │
│ sky130_fd_sc_hd__buf_2                                         │ 8           │
│ sky130_fd_sc_hd__clkbuf_1                                      │ 2           │
│ sky130_fd_sc_hd__clkbuf_16                                     │ 9           │
│ sky130_fd_sc_hd__clkbuf_2                                      │ 4           │
│ sky130_fd_sc_hd__clkbuf_4                                      │ 2           │
│ sky130_fd_sc_hd__clkbuf_8                                      │ 1           │
│ sky130_fd_sc_hd__dlygate4sd3_1                                 │ 76          │
└────────────────────────────────────────────────────────────────┴─────────────┘
───────────────── Parasitic Resistance/Capacitance Extraction ──────────────────
[08:23:37] VERBOSE  Running 'OpenROAD.RCX' at                       step.py:1146
                    'runs/wokwi/53-openroad-rcx'…                               
[08:23:37] INFO     Running RCX for corners matching nom_*      openroad.py:1763
                    (/home/ashvin/Documents/viterbi-decoder/run                 
                    s/wokwi/53-openroad-rcx/nom/rcx.log)…                       
[08:23:37] INFO     Running RCX for corners matching min_*      openroad.py:1763
                    (/home/ashvin/Documents/viterbi-decoder/run                 
                    s/wokwi/53-openroad-rcx/min/rcx.log)…                       
[08:23:37] INFO     Running RCX for corners matching max_*      openroad.py:1763
                    (/home/ashvin/Documents/viterbi-decoder/run                 
                    s/wokwi/53-openroad-rcx/max/rcx.log)…                       
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/53-openroad-rcx/nom/rcx.log'…                   
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/53-openroad-rcx/max/rcx.log'…                   
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/53-openroad-rcx/min/rcx.log'…                   
[08:23:37] INFO     Finished RCX for corners matching nom_*.    openroad.py:1772
[08:23:37] INFO     Finished RCX for corners matching max_*.    openroad.py:1772
[08:23:37] INFO     Finished RCX for corners matching min_*.    openroad.py:1772
────────────────────── Static Timing Analysis (Post-PnR) ───────────────────────
[08:23:37] VERBOSE  Running 'OpenROAD.STAPostPNR' at                step.py:1146
                    'runs/wokwi/54-openroad-stapostpnr'…                        
[08:23:37] INFO     Starting STA for the nom_tt_025C_1v80 timing openroad.py:568
                    corner…                                                     
[08:23:37] INFO     Starting STA for the nom_ss_100C_1v60 timing openroad.py:568
                    corner…                                                     
[08:23:37] INFO     Starting STA for the nom_ff_n40C_1v95 timing openroad.py:568
                    corner…                                                     
[08:23:37] INFO     Starting STA for the min_tt_025C_1v80 timing openroad.py:568
                    corner…                                                     
[08:23:37] INFO     Starting STA for the min_ss_100C_1v60 timing openroad.py:568
                    corner…                                                     
[08:23:37] INFO     Starting STA for the min_ff_n40C_1v95 timing openroad.py:568
                    corner…                                                     
[08:23:37] INFO     Starting STA for the max_tt_025C_1v80 timing openroad.py:568
                    corner…                                                     
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_             
                    1v60/sta.log'…                                              
[08:23:37] INFO     Starting STA for the max_ss_100C_1v60 timing openroad.py:568
                    corner…                                                     
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_             
                    1v80/sta.log'…                                              
[08:23:37] INFO     Starting STA for the max_ff_n40C_1v95 timing openroad.py:568
                    corner…                                                     
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_             
                    1v95/sta.log'…                                              
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/min_tt_025C_             
                    1v80/sta.log'…                                              
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/min_ss_100C_             
                    1v60/sta.log'…                                              
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/max_tt_025C_             
                    1v80/sta.log'…                                              
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_             
                    1v95/sta.log'…                                              
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/max_ss_100C_             
                    1v60/sta.log'…                                              
[08:23:37] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_             
                    1v95/sta.log'…                                              
[08:23:38] INFO     Finished STA for the nom_ss_100C_1v60 timing openroad.py:583
                    corner.                                                     
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_             
                    1v60/filter_unannotated.log'…                               
[08:23:38] INFO     Finished STA for the nom_ff_n40C_1v95 timing openroad.py:583
                    corner.                                                     
[08:23:38] INFO     Finished STA for the min_ss_100C_1v60 timing openroad.py:583
                    corner.                                                     
[08:23:38] INFO     Finished STA for the max_ff_n40C_1v95 timing openroad.py:583
                    corner.                                                     
[08:23:38] INFO     Finished STA for the nom_tt_025C_1v80 timing openroad.py:583
                    corner.                                                     
[08:23:38] INFO     Finished STA for the min_ff_n40C_1v95 timing openroad.py:583
                    corner.                                                     
[08:23:38] INFO     Finished STA for the max_ss_100C_1v60 timing openroad.py:583
                    corner.                                                     
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_             
                    1v95/filter_unannotated.log'…                               
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_             
                    1v80/filter_unannotated.log'…                               
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_             
                    1v95/filter_unannotated.log'…                               
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/min_ss_100C_             
                    1v60/filter_unannotated.log'…                               
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/max_ss_100C_             
                    1v60/filter_unannotated.log'…                               
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_             
                    1v95/filter_unannotated.log'…                               
[08:23:38] INFO     Finished STA for the min_tt_025C_1v80 timing openroad.py:583
                    corner.                                                     
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/min_tt_025C_             
                    1v80/filter_unannotated.log'…                               
[08:23:38] INFO     Finished STA for the max_tt_025C_1v80 timing openroad.py:583
                    corner.                                                     
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/54-openroad-stapostpnr/max_tt_025C_             
                    1v80/filter_unannotated.log'…                               
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━┳━━━━┳━━━━┳━━━━┳━━━━┳━━━┳━━━━┳━━━┳━━━━┳━━━┳━━━━┳━━━┓
┃                      ┃    ┃    ┃    ┃    ┃ of ┃   ┃    ┃   ┃    ┃ … ┃    ┃   ┃
┃                      ┃    ┃ R… ┃    ┃    ┃ w… ┃   ┃ R… ┃   ┃    ┃ … ┃    ┃   ┃
┃                      ┃ H… ┃ to ┃    ┃ H… ┃ r… ┃ … ┃ to ┃   ┃ S… ┃ … ┃ M… ┃ … ┃
┃                      ┃ W… ┃ R… ┃ H… ┃ V… ┃ to ┃ … ┃ R… ┃ … ┃ V… ┃ … ┃ C… ┃ … ┃
┃ Corner/Group         ┃ S… ┃ P… ┃ T… ┃ C… ┃ r… ┃ … ┃ P… ┃ … ┃ C… ┃ … ┃ V… ┃ … ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━╇━━━━╇━━━━╇━━━━╇━━━━╇━━━╇━━━━╇━━━╇━━━━╇━━━╇━━━━╇━━━┩
│ Overall              │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ nom_tt_025C_1v80     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ nom_ss_100C_1v60     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ nom_ff_n40C_1v95     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ min_tt_025C_1v80     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ min_ss_100C_1v60     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ min_ff_n40C_1v95     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ max_tt_025C_1v80     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ max_ss_100C_1v60     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
│ max_ff_n40C_1v95     │ 0… │ 0… │ 0… │ 0  │ 0  │ … │ 1… │ … │ 0  │ 0 │ 0  │ 0 │
└──────────────────────┴────┴────┴────┴────┴────┴───┴────┴───┴────┴───┴────┴───┘
─────────────────────────── Generate IR Drop Report ────────────────────────────
[08:23:38] VERBOSE  Running 'OpenROAD.IRDropReport' at              step.py:1146
                    'runs/wokwi/55-openroad-irdropreport'…                      
[08:23:38] WARNING  'VSRC_LOC_FILES' was not given a value,     openroad.py:1863
                    which may make the results of IR drop                       
                    analysis inaccurate. If you are not                         
                    integrating a top-level chip for                            
                    manufacture, you may ignore this warning,                   
                    otherwise, see the documentation for                        
                    'VSRC_LOC_FILES'.                                           
[08:23:38] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/55-openroad-irdropreport/openroad-i             
                    rdropreport.log'…                                           
Reading OpenROAD database at                                                    
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/52-odb-cellfrequencytables/tt
_um_ashvin_viterbi.odb'…                                                        
Reading library file at                                                         
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at                                              
'/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/base.sdc'…                                       
[INFO] Using clock clk…                                                         
[INFO] Setting output delay to: 4                                               
[INFO] Setting input delay to: 4                                                
[INFO] Setting load to: 0.033442                                                
[INFO] Setting clock uncertainty to: 0.25                                       
[INFO] Setting clock transition to:                                             
0.1499999999999999944488848768742172978818416595458984375                       
[INFO] Setting timing derate to: 5%                                             
[INFO] Setting RC values…                                                       
[INFO] Using voltage extracted from lib (1.8000000000V) for power nets and 0V   
for ground nets…                                                                
[08:23:39] VERBOSE  [INFO PSM-0040] All shapes on net VPWR are  openroad.py:1875
                    connected.                                                  
                    ########## IR report #################                      
                    Net              : VPWR                                     
                    Corner           : nom_tt_025C_1v80                         
                    Supply voltage   : 1.80e+00 V                               
                    Worstcase voltage: 1.80e+00 V                               
                    Average voltage  : 1.80e+00 V                               
                    Average IR drop  : 1.37e-05 V                               
                    Worstcase IR drop: 1.48e-04 V                               
                    Percentage drop  : 0.01 %                                   
                    ######################################                      
                    [INFO PSM-0040] All shapes on net VGND are                  
                    connected.                                                  
                    ########## IR report #################                      
                    Net              : VGND                                     
                    Corner           : nom_tt_025C_1v80                         
                    Supply voltage   : 0.00e+00 V                               
                    Worstcase voltage: 2.11e-04 V                               
                    Average voltage  : 1.32e-05 V                               
                    Average IR drop  : 1.32e-05 V                               
                    Worstcase IR drop: 2.11e-04 V                               
                    Percentage drop  : 0.01 %                                   
                    ######################################                      
                                                                                
─────────────────────────── GDSII Stream Out (Magic) ───────────────────────────
[08:23:39] VERBOSE  Running 'Magic.StreamOut' at                    step.py:1146
                    'runs/wokwi/56-magic-streamout'…                            
[08:23:39] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/56-magic-streamout/magic-streamout.             
                    log'…                                                       
                                                                                
Magic 8.3 revision 489 - Compiled on Thu Aug 22 13:45:15 UTC 2024.              
Starting magic under Tcl interpreter                                            
Using the terminal as the console.                                              
Using NULL graphics device.                                                     
Processing system .magicrc file                                                 
Sourcing design .magicrc for technology sky130A ...                             
2 Magic internal units = 1 Lambda                                               
Input style sky130(): scaleFactor=2, multiplier=2                               
The following types are not handled by extraction and will be treated as        
non-electrical types:                                                           
ubm                                                                             
Scaled tech values by 2 / 1 to match internal grid scaling                      
Loading sky130A Device Generator Menu ...                                       
Loading                                                                         
"/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/magic/wrapper.tcl" from command line.            
> gds read                                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                 
Warning: Calma reading is not undoable!  I hope that's OK.                      
Library written using GDS-II Release 3.0                                        
Library name: sky130_fd_sc_hd                                                   
Reading "sky130_fd_sc_hd__or4bb_4".                                             
Reading "sky130_fd_sc_hd__probe_p_8".                                           
Reading "sky130_fd_sc_hd__probec_p_8".                                          
Reading "sky130_fd_sc_hd__sdfbbn_1".                                            
Reading "sky130_fd_sc_hd__sdfsbp_2".                                            
Reading "sky130_fd_sc_hd__sdfsbp_1".                                            
Reading "sky130_fd_sc_hd__sdfrtp_4".                                            
Reading "sky130_fd_sc_hd__sdfrtp_2".                                            
Reading "sky130_fd_sc_hd__sdfrtp_1".                                            
Reading "sky130_fd_sc_hd__sdfrtn_1".                                            
Reading "sky130_fd_sc_hd__sdfrbp_2".                                            
Reading "sky130_fd_sc_hd__sdfrbp_1".                                            
Reading "sky130_fd_sc_hd__sdfbbp_1".                                            
Reading "sky130_fd_sc_hd__sdfbbn_2".                                            
Reading "sky130_fd_sc_hd__sdfstp_1".                                            
Reading "sky130_fd_sc_hd__sdfstp_2".                                            
Reading "sky130_fd_sc_hd__sdfstp_4".                                            
Reading "sky130_fd_sc_hd__sdfxbp_1".                                            
Reading "sky130_fd_sc_hd__sdfxbp_2".                                            
Reading "sky130_fd_sc_hd__sdfxtp_1".                                            
Reading "sky130_fd_sc_hd__sdfxtp_2".                                            
Reading "sky130_fd_sc_hd__sdfxtp_4".                                            
Reading "sky130_fd_sc_hd__sdlclkp_1".                                           
Reading "sky130_fd_sc_hd__sdlclkp_2".                                           
Reading "sky130_fd_sc_hd__sdlclkp_4".                                           
Reading "sky130_fd_sc_hd__sedfxbp_1".                                           
Reading "sky130_fd_sc_hd__sedfxbp_2".                                           
Reading "sky130_fd_sc_hd__sedfxtp_1".                                           
Reading "sky130_fd_sc_hd__sedfxtp_2".                                           
Reading "sky130_fd_sc_hd__sedfxtp_4".                                           
Reading "sky130_fd_sc_hd__tap_1".                                               
Reading "sky130_fd_sc_hd__tap_2".                                               
Reading "sky130_fd_sc_hd__xor2_1".                                              
Reading "sky130_fd_sc_hd__xnor3_4".                                             
Reading "sky130_fd_sc_hd__xnor3_2".                                             
Reading "sky130_fd_sc_hd__xnor3_1".                                             
Reading "sky130_fd_sc_hd__xnor2_4".                                             
Reading "sky130_fd_sc_hd__xnor2_2".                                             
Reading "sky130_fd_sc_hd__xnor2_1".                                             
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".                                       
Reading "sky130_fd_sc_hd__tapvgnd_1".                                           
Reading "sky130_fd_sc_hd__tapvgnd2_1".                                          
Reading "sky130_fd_sc_hd__xor2_2".                                              
Reading "sky130_fd_sc_hd__xor2_4".                                              
Reading "sky130_fd_sc_hd__xor3_1".                                              
Reading "sky130_fd_sc_hd__xor3_2".                                              
Reading "sky130_fd_sc_hd__xor3_4".                                              
Reading "sky130_fd_sc_hd__o41a_4".                                              
Reading "sky130_fd_sc_hd__o41ai_1".                                             
Reading "sky130_fd_sc_hd__o41ai_2".                                             
Reading "sky130_fd_sc_hd__o41ai_4".                                             
Reading "sky130_fd_sc_hd__o211a_1".                                             
Reading "sky130_fd_sc_hd__o211a_2".                                             
Reading "sky130_fd_sc_hd__o211a_4".                                             
Reading "sky130_fd_sc_hd__o211ai_1".                                            
Reading "sky130_fd_sc_hd__o211ai_2".                                            
Reading "sky130_fd_sc_hd__o211ai_4".                                            
Reading "sky130_fd_sc_hd__o221a_1".                                             
Reading "sky130_fd_sc_hd__o221a_2".                                             
Reading "sky130_fd_sc_hd__o221a_4".                                             
Reading "sky130_fd_sc_hd__o221ai_1".                                            
Reading "sky130_fd_sc_hd__o221ai_2".                                            
Reading "sky130_fd_sc_hd__o221ai_4".                                            
Reading "sky130_fd_sc_hd__o2111a_4".                                            
Reading "sky130_fd_sc_hd__o2111a_2".                                            
Reading "sky130_fd_sc_hd__o2111a_1".                                            
Reading "sky130_fd_sc_hd__o311ai_4".                                            
Reading "sky130_fd_sc_hd__o311ai_2".                                            
Reading "sky130_fd_sc_hd__o311ai_1".                                            
Reading "sky130_fd_sc_hd__o311ai_0".                                            
Reading "sky130_fd_sc_hd__o311a_4".                                             
Reading "sky130_fd_sc_hd__o311a_2".                                             
Reading "sky130_fd_sc_hd__o311a_1".                                             
Reading "sky130_fd_sc_hd__o2111ai_1".                                           
Reading "sky130_fd_sc_hd__o2111ai_2".                                           
Reading "sky130_fd_sc_hd__o2111ai_4".                                           
Reading "sky130_fd_sc_hd__or2_0".                                               
Reading "sky130_fd_sc_hd__or2_1".                                               
Reading "sky130_fd_sc_hd__or2_2".                                               
Reading "sky130_fd_sc_hd__or2_4".                                               
Reading "sky130_fd_sc_hd__or2b_1".                                              
Reading "sky130_fd_sc_hd__or2b_2".                                              
Reading "sky130_fd_sc_hd__or2b_4".                                              
Reading "sky130_fd_sc_hd__or3_1".                                               
Reading "sky130_fd_sc_hd__or3_2".                                               
Reading "sky130_fd_sc_hd__or3_4".                                               
Reading "sky130_fd_sc_hd__or3b_1".                                              
Reading "sky130_fd_sc_hd__or3b_2".                                              
Reading "sky130_fd_sc_hd__or3b_4".                                              
Reading "sky130_fd_sc_hd__or4_1".                                               
Reading "sky130_fd_sc_hd__or4_2".                                               
Reading "sky130_fd_sc_hd__or4_4".                                               
Reading "sky130_fd_sc_hd__or4b_1".                                              
Reading "sky130_fd_sc_hd__or4b_2".                                              
Reading "sky130_fd_sc_hd__or4b_4".                                              
Reading "sky130_fd_sc_hd__or4bb_1".                                             
Reading "sky130_fd_sc_hd__or4bb_2".                                             
Reading "sky130_fd_sc_hd__nor3b_2".                                             
Reading "sky130_fd_sc_hd__nor3b_4".                                             
Reading "sky130_fd_sc_hd__nor4_1".                                              
Reading "sky130_fd_sc_hd__nor4_2".                                              
Reading "sky130_fd_sc_hd__nor4_4".                                              
Reading "sky130_fd_sc_hd__nor4b_1".                                             
Reading "sky130_fd_sc_hd__nor4b_2".                                             
Reading "sky130_fd_sc_hd__nor4b_4".                                             
Reading "sky130_fd_sc_hd__nor4bb_1".                                            
Reading "sky130_fd_sc_hd__nor4bb_2".                                            
Reading "sky130_fd_sc_hd__nor4bb_4".                                            
Moving label "k" from mvpsubdiff to ndiff in cell sky130_fd_sc_hd__nor4bb_4.    
Reading "sky130_fd_sc_hd__o2bb2a_1".                                            
Reading "sky130_fd_sc_hd__o2bb2a_2".                                            
Reading "sky130_fd_sc_hd__o2bb2a_4".                                            
Reading "sky130_fd_sc_hd__o2bb2ai_1".                                           
Reading "sky130_fd_sc_hd__o2bb2ai_2".                                           
Reading "sky130_fd_sc_hd__o2bb2ai_4".                                           
Reading "sky130_fd_sc_hd__o21a_1".                                              
Reading "sky130_fd_sc_hd__o21a_2".                                              
Reading "sky130_fd_sc_hd__o21ai_2".                                             
Reading "sky130_fd_sc_hd__o21ai_1".                                             
Reading "sky130_fd_sc_hd__o21ai_0".                                             
Reading "sky130_fd_sc_hd__o21a_4".                                              
Reading "sky130_fd_sc_hd__o21ba_2".                                             
Reading "sky130_fd_sc_hd__o21ba_1".                                             
Reading "sky130_fd_sc_hd__o21ai_4".                                             
Reading "sky130_fd_sc_hd__o21bai_2".                                            
Reading "sky130_fd_sc_hd__o21bai_1".                                            
Reading "sky130_fd_sc_hd__o21ba_4".                                             
Reading "sky130_fd_sc_hd__o21bai_4".                                            
Reading "sky130_fd_sc_hd__o22a_1".                                              
Reading "sky130_fd_sc_hd__o22a_2".                                              
Reading "sky130_fd_sc_hd__o22a_4".                                              
Reading "sky130_fd_sc_hd__o22ai_1".                                             
Reading "sky130_fd_sc_hd__o22ai_2".                                             
Reading "sky130_fd_sc_hd__o22ai_4".                                             
Reading "sky130_fd_sc_hd__o31a_1".                                              
Reading "sky130_fd_sc_hd__o31a_2".                                              
Reading "sky130_fd_sc_hd__o31a_4".                                              
Reading "sky130_fd_sc_hd__o31ai_1".                                             
Reading "sky130_fd_sc_hd__o31ai_2".                                             
Reading "sky130_fd_sc_hd__o31ai_4".                                             
Reading "sky130_fd_sc_hd__o32a_1".                                              
Reading "sky130_fd_sc_hd__o32a_2".                                              
Reading "sky130_fd_sc_hd__o32a_4".                                              
Reading "sky130_fd_sc_hd__o32ai_1".                                             
Reading "sky130_fd_sc_hd__o32ai_2".                                             
Reading "sky130_fd_sc_hd__o32ai_4".                                             
Reading "sky130_fd_sc_hd__o41a_1".                                              
Reading "sky130_fd_sc_hd__o41a_2".                                              
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1".                    
CIF file read warning: CIF style sky130(): units rescaled by factor of 5 / 1    
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2".                    
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4".                    
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4".                           
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1".                       
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2".                       
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4".                       
Reading "sky130_fd_sc_hd__nor2_2".                                              
Reading "sky130_fd_sc_hd__nand2_2".                                             
Reading "sky130_fd_sc_hd__inv_2".                                               
Reading "sky130_fd_sc_hd__conb_1".                                              
Reading "sky130_fd_sc_hd__macro_sparecell".                                     
Reading "sky130_fd_sc_hd__maj3_1".                                              
Reading "sky130_fd_sc_hd__maj3_2".                                              
Reading "sky130_fd_sc_hd__maj3_4".                                              
Reading "sky130_fd_sc_hd__mux2_1".                                              
Reading "sky130_fd_sc_hd__mux2_2".                                              
Reading "sky130_fd_sc_hd__mux2_4".                                              
Reading "sky130_fd_sc_hd__mux2_8".                                              
Reading "sky130_fd_sc_hd__mux2i_1".                                             
Reading "sky130_fd_sc_hd__mux2i_2".                                             
Reading "sky130_fd_sc_hd__nand2_1".                                             
Reading "sky130_fd_sc_hd__nand2_4".                                             
Reading "sky130_fd_sc_hd__nand2_8".                                             
Reading "sky130_fd_sc_hd__nand2b_1".                                            
Reading "sky130_fd_sc_hd__mux2i_4".                                             
Reading "sky130_fd_sc_hd__mux4_1".                                              
Reading "sky130_fd_sc_hd__mux4_2".                                              
Reading "sky130_fd_sc_hd__mux4_4".                                              
Reading "sky130_fd_sc_hd__nand2b_2".                                            
Reading "sky130_fd_sc_hd__nand2b_4".                                            
Reading "sky130_fd_sc_hd__nand3_1".                                             
Reading "sky130_fd_sc_hd__nand3_2".                                             
Reading "sky130_fd_sc_hd__nand3_4".                                             
Reading "sky130_fd_sc_hd__nand3b_1".                                            
Reading "sky130_fd_sc_hd__nand3b_2".                                            
Reading "sky130_fd_sc_hd__nand3b_4".                                            
Reading "sky130_fd_sc_hd__nand4_1".                                             
Reading "sky130_fd_sc_hd__nand4_2".                                             
Reading "sky130_fd_sc_hd__nand4_4".                                             
Reading "sky130_fd_sc_hd__nand4b_1".                                            
Reading "sky130_fd_sc_hd__nand4b_2".                                            
Reading "sky130_fd_sc_hd__nand4b_4".                                            
Reading "sky130_fd_sc_hd__nand4bb_1".                                           
Reading "sky130_fd_sc_hd__nand4bb_2".                                           
Reading "sky130_fd_sc_hd__nand4bb_4".                                           
Reading "sky130_fd_sc_hd__nor2_1".                                              
Reading "sky130_fd_sc_hd__nor2_4".                                              
Reading "sky130_fd_sc_hd__nor2_8".                                              
Reading "sky130_fd_sc_hd__nor2b_1".                                             
Reading "sky130_fd_sc_hd__nor2b_2".                                             
Reading "sky130_fd_sc_hd__nor2b_4".                                             
Reading "sky130_fd_sc_hd__nor3_1".                                              
Reading "sky130_fd_sc_hd__nor3_2".                                              
Reading "sky130_fd_sc_hd__nor3_4".                                              
Reading "sky130_fd_sc_hd__nor3b_1".                                             
Reading "sky130_fd_sc_hd__einvp_1".                                             
Reading "sky130_fd_sc_hd__einvp_2".                                             
Reading "sky130_fd_sc_hd__einvp_4".                                             
Reading "sky130_fd_sc_hd__einvp_8".                                             
Reading "sky130_fd_sc_hd__fa_1".                                                
Reading "sky130_fd_sc_hd__fa_2".                                                
Reading "sky130_fd_sc_hd__fa_4".                                                
Reading "sky130_fd_sc_hd__fah_1".                                               
Reading "sky130_fd_sc_hd__fahcin_1".                                            
Reading "sky130_fd_sc_hd__fahcon_1".                                            
Reading "sky130_fd_sc_hd__fill_1".                                              
Reading "sky130_fd_sc_hd__fill_2".                                              
Reading "sky130_fd_sc_hd__fill_4".                                              
Reading "sky130_fd_sc_hd__fill_8".                                              
Reading "sky130_fd_sc_hd__ha_1".                                                
Reading "sky130_fd_sc_hd__ha_2".                                                
Reading "sky130_fd_sc_hd__ha_4".                                                
Reading "sky130_fd_sc_hd__inv_1".                                               
Reading "sky130_fd_sc_hd__inv_16".                                              
Reading "sky130_fd_sc_hd__inv_12".                                              
Reading "sky130_fd_sc_hd__inv_8".                                               
Reading "sky130_fd_sc_hd__inv_6".                                               
Reading "sky130_fd_sc_hd__inv_4".                                               
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_4".                                
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_2".                                
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_1".                                
Reading "sky130_fd_sc_hd__lpflow_bleeder_1".                                    
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_8".                                
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_16".                               
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_1".                                
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_2".                                
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_4".                                
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_8".                                
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_16".                               
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_3".                                 
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_4".                                 
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_6".                                 
Reading "sky130_fd_sc_hd__lpflow_inputiso0n_1".                                 
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_12".                                
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_8".                                 
Reading "sky130_fd_sc_hd__lpflow_inputisolatch_1".                              
Reading "sky130_fd_sc_hd__lpflow_inputiso1p_1".                                 
Reading "sky130_fd_sc_hd__lpflow_inputiso1n_1".                                 
Reading "sky130_fd_sc_hd__lpflow_inputiso0p_1".                                 
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_4".                                  
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_2".                                  
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_1".                                  
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_8".                                  
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_16".                                 
Reading "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16".                            
Reading "sky130_fd_sc_hd__dfrtp_2".                                             
Reading "sky130_fd_sc_hd__dfrtp_4".                                             
Reading "sky130_fd_sc_hd__dfsbp_1".                                             
Reading "sky130_fd_sc_hd__dfsbp_2".                                             
Reading "sky130_fd_sc_hd__dfstp_1".                                             
Reading "sky130_fd_sc_hd__dfstp_2".                                             
Reading "sky130_fd_sc_hd__dfstp_4".                                             
Reading "sky130_fd_sc_hd__dfxbp_1".                                             
Reading "sky130_fd_sc_hd__dfxbp_2".                                             
Reading "sky130_fd_sc_hd__dfxtp_1".                                             
Reading "sky130_fd_sc_hd__dfxtp_2".                                             
Reading "sky130_fd_sc_hd__dfxtp_4".                                             
Reading "sky130_fd_sc_hd__diode_2".                                             
Reading "sky130_fd_sc_hd__dlclkp_1".                                            
Reading "sky130_fd_sc_hd__dlclkp_2".                                            
Reading "sky130_fd_sc_hd__dlclkp_4".                                            
Reading "sky130_fd_sc_hd__dlrbn_1".                                             
Reading "sky130_fd_sc_hd__dlrbp_1".                                             
Reading "sky130_fd_sc_hd__dlrtn_1".                                             
Reading "sky130_fd_sc_hd__dlrtn_2".                                             
Reading "sky130_fd_sc_hd__dlrbn_2".                                             
Reading "sky130_fd_sc_hd__dlrbp_2".                                             
Reading "sky130_fd_sc_hd__dlrtn_4".                                             
Reading "sky130_fd_sc_hd__dlrtp_1".                                             
Reading "sky130_fd_sc_hd__dlrtp_2".                                             
Reading "sky130_fd_sc_hd__dlrtp_4".                                             
Reading "sky130_fd_sc_hd__dlxbn_1".                                             
Reading "sky130_fd_sc_hd__dlxbn_2".                                             
Reading "sky130_fd_sc_hd__dlxbp_1".                                             
Reading "sky130_fd_sc_hd__dlxtn_1".                                             
Reading "sky130_fd_sc_hd__dlxtn_2".                                             
Reading "sky130_fd_sc_hd__dlxtn_4".                                             
Reading "sky130_fd_sc_hd__dlxtp_1".                                             
Reading "sky130_fd_sc_hd__dlygate4sd1_1".                                       
Reading "sky130_fd_sc_hd__dlygate4sd2_1".                                       
Reading "sky130_fd_sc_hd__dlygate4sd3_1".                                       
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".                                      
Reading "sky130_fd_sc_hd__dlymetal6s4s_1".                                      
Reading "sky130_fd_sc_hd__dlymetal6s6s_1".                                      
Reading "sky130_fd_sc_hd__ebufn_1".                                             
Reading "sky130_fd_sc_hd__ebufn_2".                                             
Reading "sky130_fd_sc_hd__ebufn_4".                                             
Reading "sky130_fd_sc_hd__einvn_0".                                             
Reading "sky130_fd_sc_hd__einvn_1".                                             
Reading "sky130_fd_sc_hd__einvn_2".                                             
Reading "sky130_fd_sc_hd__einvn_4".                                             
Reading "sky130_fd_sc_hd__ebufn_8".                                             
Reading "sky130_fd_sc_hd__edfxbp_1".                                            
Reading "sky130_fd_sc_hd__edfxtp_1".                                            
Reading "sky130_fd_sc_hd__einvn_8".                                             
Reading "sky130_fd_sc_hd__and4_4".                                              
Reading "sky130_fd_sc_hd__and4b_1".                                             
Reading "sky130_fd_sc_hd__and4b_2".                                             
Reading "sky130_fd_sc_hd__and4b_4".                                             
Reading "sky130_fd_sc_hd__and4bb_1".                                            
Reading "sky130_fd_sc_hd__and4bb_2".                                            
Reading "sky130_fd_sc_hd__and4bb_4".                                            
Reading "sky130_fd_sc_hd__buf_1".                                               
Reading "sky130_fd_sc_hd__buf_2".                                               
Reading "sky130_fd_sc_hd__buf_4".                                               
Reading "sky130_fd_sc_hd__buf_6".                                               
Reading "sky130_fd_sc_hd__buf_8".                                               
Reading "sky130_fd_sc_hd__buf_12".                                              
Reading "sky130_fd_sc_hd__buf_16".                                              
Reading "sky130_fd_sc_hd__bufbuf_8".                                            
Reading "sky130_fd_sc_hd__clkdlybuf4s15_2".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s15_1".                                     
Reading "sky130_fd_sc_hd__clkbuf_16".                                           
Reading "sky130_fd_sc_hd__clkbuf_8".                                            
Reading "sky130_fd_sc_hd__clkbuf_4".                                            
Reading "sky130_fd_sc_hd__clkbuf_2".                                            
Reading "sky130_fd_sc_hd__clkbuf_1".                                            
Reading "sky130_fd_sc_hd__bufinv_16".                                           
Reading "sky130_fd_sc_hd__bufinv_8".                                            
Reading "sky130_fd_sc_hd__bufbuf_16".                                           
Reading "sky130_fd_sc_hd__clkdlybuf4s18_1".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s18_2".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s25_1".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s25_2".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s50_1".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s50_2".                                     
Reading "sky130_fd_sc_hd__clkinv_1".                                            
Reading "sky130_fd_sc_hd__clkinv_2".                                            
Reading "sky130_fd_sc_hd__clkinv_4".                                            
Reading "sky130_fd_sc_hd__dfbbn_1".                                             
Reading "sky130_fd_sc_hd__decap_12".                                            
Reading "sky130_fd_sc_hd__decap_8".                                             
Reading "sky130_fd_sc_hd__decap_6".                                             
Reading "sky130_fd_sc_hd__decap_4".                                             
Reading "sky130_fd_sc_hd__decap_3".                                             
Reading "sky130_fd_sc_hd__clkinvlp_4".                                          
Reading "sky130_fd_sc_hd__clkinvlp_2".                                          
Reading "sky130_fd_sc_hd__clkinv_16".                                           
Reading "sky130_fd_sc_hd__clkinv_8".                                            
Reading "sky130_fd_sc_hd__dfbbn_2".                                             
Reading "sky130_fd_sc_hd__dfbbp_1".                                             
Reading "sky130_fd_sc_hd__dfrbp_1".                                             
Reading "sky130_fd_sc_hd__dfrbp_2".                                             
Reading "sky130_fd_sc_hd__dfrtn_1".                                             
Reading "sky130_fd_sc_hd__dfrtp_1".                                             
Reading "sky130_fd_sc_hd__a32oi_1".                                             
Reading "sky130_fd_sc_hd__a32oi_2".                                             
Reading "sky130_fd_sc_hd__a32oi_4".                                             
Reading "sky130_fd_sc_hd__a41o_1".                                              
Reading "sky130_fd_sc_hd__a41o_2".                                              
Reading "sky130_fd_sc_hd__a41o_4".                                              
Reading "sky130_fd_sc_hd__a41oi_1".                                             
Reading "sky130_fd_sc_hd__a41oi_2".                                             
Reading "sky130_fd_sc_hd__a41oi_4".                                             
Reading "sky130_fd_sc_hd__a221o_4".                                             
Reading "sky130_fd_sc_hd__a221o_2".                                             
Reading "sky130_fd_sc_hd__a221oi_1".                                            
Reading "sky130_fd_sc_hd__a211oi_2".                                            
Reading "sky130_fd_sc_hd__a211oi_1".                                            
Reading "sky130_fd_sc_hd__a211o_4".                                             
Reading "sky130_fd_sc_hd__a211o_2".                                             
Reading "sky130_fd_sc_hd__a211o_1".                                             
Reading "sky130_fd_sc_hd__a221o_1".                                             
Reading "sky130_fd_sc_hd__a211oi_4".                                            
Reading "sky130_fd_sc_hd__a221oi_2".                                            
Reading "sky130_fd_sc_hd__a221oi_4".                                            
Reading "sky130_fd_sc_hd__a222oi_1".                                            
Reading "sky130_fd_sc_hd__a311o_1".                                             
Reading "sky130_fd_sc_hd__a311o_2".                                             
Reading "sky130_fd_sc_hd__a311o_4".                                             
Reading "sky130_fd_sc_hd__a311oi_1".                                            
Reading "sky130_fd_sc_hd__a311oi_2".                                            
Reading "sky130_fd_sc_hd__a311oi_4".                                            
Reading "sky130_fd_sc_hd__a2111o_1".                                            
Reading "sky130_fd_sc_hd__a2111o_2".                                            
Reading "sky130_fd_sc_hd__a2111o_4".                                            
Reading "sky130_fd_sc_hd__a2111oi_0".                                           
Reading "sky130_fd_sc_hd__a2111oi_1".                                           
CIF file read warning: Input off lambda grid by 2/5; snapped to grid.           
Reading "sky130_fd_sc_hd__a2111oi_2".                                           
Reading "sky130_fd_sc_hd__a2111oi_4".                                           
Reading "sky130_fd_sc_hd__and2_0".                                              
Reading "sky130_fd_sc_hd__and2_1".                                              
Reading "sky130_fd_sc_hd__and2b_1".                                             
Reading "sky130_fd_sc_hd__and2_4".                                              
Reading "sky130_fd_sc_hd__and2_2".                                              
Reading "sky130_fd_sc_hd__and2b_4".                                             
Reading "sky130_fd_sc_hd__and2b_2".                                             
Reading "sky130_fd_sc_hd__and3_4".                                              
Reading "sky130_fd_sc_hd__and3_2".                                              
Reading "sky130_fd_sc_hd__and3_1".                                              
Reading "sky130_fd_sc_hd__and3b_2".                                             
Reading "sky130_fd_sc_hd__and3b_1".                                             
Reading "sky130_fd_sc_hd__and3b_4".                                             
Reading "sky130_fd_sc_hd__and4_1".                                              
Reading "sky130_fd_sc_hd__and4_2".                                              
Reading "sky130_ef_sc_hd__decap_12".                                            
Reading "sky130_ef_sc_hd__fill_4".                                              
Reading "sky130_ef_sc_hd__fill_8".                                              
Reading "sky130_ef_sc_hd__fill_12".                                             
Reading "sky130_fd_sc_hd__a2bb2o_1".                                            
Reading "sky130_fd_sc_hd__a2bb2o_2".                                            
Reading "sky130_fd_sc_hd__a2bb2o_4".                                            
Reading "sky130_fd_sc_hd__a2bb2oi_1".                                           
Reading "sky130_fd_sc_hd__a2bb2oi_2".                                           
Reading "sky130_fd_sc_hd__a2bb2oi_4".                                           
Reading "sky130_fd_sc_hd__a21bo_1".                                             
Reading "sky130_fd_sc_hd__a21bo_2".                                             
Reading "sky130_fd_sc_hd__a21bo_4".                                             
Reading "sky130_fd_sc_hd__a21boi_0".                                            
Reading "sky130_fd_sc_hd__a21boi_1".                                            
Reading "sky130_fd_sc_hd__a21boi_2".                                            
Reading "sky130_fd_sc_hd__a21boi_4".                                            
Reading "sky130_fd_sc_hd__a21o_1".                                              
Reading "sky130_fd_sc_hd__a21o_2".                                              
Reading "sky130_fd_sc_hd__a22o_1".                                              
Reading "sky130_fd_sc_hd__a21oi_4".                                             
Reading "sky130_fd_sc_hd__a21oi_2".                                             
Reading "sky130_fd_sc_hd__a22oi_2".                                             
Reading "sky130_fd_sc_hd__a22oi_1".                                             
Reading "sky130_fd_sc_hd__a22o_4".                                              
Reading "sky130_fd_sc_hd__a22o_2".                                              
Reading "sky130_fd_sc_hd__a22oi_4".                                             
Reading "sky130_fd_sc_hd__a21oi_1".                                             
Reading "sky130_fd_sc_hd__a21o_4".                                              
Reading "sky130_fd_sc_hd__a31o_1".                                              
Reading "sky130_fd_sc_hd__a31o_2".                                              
Reading "sky130_fd_sc_hd__a31o_4".                                              
Reading "sky130_fd_sc_hd__a31oi_1".                                             
Reading "sky130_fd_sc_hd__a31oi_2".                                             
Reading "sky130_fd_sc_hd__a31oi_4".                                             
Reading "sky130_fd_sc_hd__a32o_1".                                              
Reading "sky130_fd_sc_hd__a32o_2".                                              
Reading "sky130_fd_sc_hd__a32o_4".                                              
Cell (NEWCELL) couldn't be read                                                 
No such file or directory                                                       
Creating new cell                                                               
> lef read                                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef       
Reading LEF data from file                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef.      
This action cannot be undone.                                                   
LEF read, Line 82 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;        
ignoring.                                                                       
LEF read, Line 83 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF  
file; ignoring.                                                                 
LEF read, Line 116 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file;    
ignoring.                                                                       
LEF read, Line 118 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 119 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 125 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 126 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 127 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 160 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file;    
ignoring.                                                                       
LEF read, Line 168 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 169 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 171 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 172 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 173 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 210 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 211 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 213 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 214 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 215 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 252 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 253 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 255 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 256 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 257 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 294 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 295 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read: Processed 801 lines.                                                  
> def read                                                                      
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/52-odb-cellfrequencytables/tt_
um_ashvin_viterbi.def -noblockage                                               
Reading DEF data from file                                                      
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/52-odb-cellfrequencytables/tt_
um_ashvin_viterbi.def.                                                          
This action cannot be undone.                                                   
Processed 3 vias total.                                                         
Processed 1917 subcell instances total.                                         
Processed 45 pins total.                                                        
Processed 2 special nets total.                                                 
Processed 514 nets total.                                                       
DEF read: Processed 10589 lines.                                                
Root cell box:                                                                  
width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)              
                                                                                
microns:  161.000 x 111.520  ( 0.000,  0.000), ( 161.000,  111.520)  17954.719  
lambda:   16100.00 x 11152.00  (  0.00,  0.00 ), ( 16100.00,  11152.00)         
179547200.00                                                                    
internal:  32200 x 22304   (     0,  0    ), ( 32200,  22304)  718188800        
Copying output for cell sky130_ef_sc_hd__decap_12 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__decap_3 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__fill_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__tapvpwrvgnd_1 from                     
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__decap_4 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__decap_6 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__fill_2 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__decap_8 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__and2b_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a22o_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__dfxtp_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__dlygate4sd3_1 from                     
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__mux4_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__mux2_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__clkbuf_16 from                         
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a221o_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__clkinv_2 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__nand2b_1 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__dfrtp_4 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o21ba_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__nor2_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__clkbuf_8 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__and3_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__and3b_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__and2_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__inv_2 from                             
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o21ai_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__nand2_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__or2_1 from                             
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a32o_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o21a_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a31o_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__and4bb_1 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__dfxtp_2 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__and4_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__and4b_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__buf_2 from                             
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a21bo_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a21oi_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o2bb2a_1 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__xnor2_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a2bb2o_1 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__buf_1 from                             
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o21ai_4 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__and2b_2 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o211a_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o32a_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o221a_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a21oi_4 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a211o_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o311a_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__a21o_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__xor2_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__bufinv_16 from                         
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__dfrtp_2 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__dfrtp_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__clkbuf_4 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__nor3b_2 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__nor2_2 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o21ai_2 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__clkinvlp_4 from                        
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__nand3_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__o31a_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__mux4_2 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__xor2_2 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__xnor2_2 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__nand3b_1 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__conb_1 from                            
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__nor3b_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__clkbuf_2 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__dfstp_1 from                           
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Copying output for cell sky130_fd_sc_hd__clkbuf_1 from                          
$PDKPATH/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                       
Generating output for cell tt_um_ashvin_viterbi                                 
[INFO] GDS Write Complete                                                       
────────────────────────── GDSII Stream Out (KLayout) ──────────────────────────
[08:23:40] VERBOSE  Running 'KLayout.StreamOut' at                  step.py:1146
                    'runs/wokwi/57-klayout-streamout'…                          
[08:23:40] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/57-klayout-streamout/klayout-stream             
                    out.log'…                                                   
[INFO] Clearing cells…                                                          
[INFO] Merging GDS files…                                                       
[INFO] Copying top level cell 'tt_um_ashvin_viterbi'…                           
[INFO] Checking for missing GDS…                                                
[INFO] All LEF cells have matching GDS cells.                                   
[INFO] Writing out GDS                                                          
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/57-klayout-streamout/tt_um_as
hvin_viterbi.klayout.gds'…                                                      
[INFO] Done.                                                                    
────────────────────────────── Write LEF (Magic) ───────────────────────────────
[08:23:40] VERBOSE  Running 'Magic.WriteLEF' at                     step.py:1146
                    'runs/wokwi/58-magic-writelef'…                             
[08:23:40] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/58-magic-writelef/magic-writelef.lo             
                    g'…                                                         
                                                                                
Magic 8.3 revision 489 - Compiled on Thu Aug 22 13:45:15 UTC 2024.              
Starting magic under Tcl interpreter                                            
Using the terminal as the console.                                              
Using NULL graphics device.                                                     
Processing system .magicrc file                                                 
Sourcing design .magicrc for technology sky130A ...                             
2 Magic internal units = 1 Lambda                                               
Input style sky130(): scaleFactor=2, multiplier=2                               
The following types are not handled by extraction and will be treated as        
non-electrical types:                                                           
ubm                                                                             
Scaled tech values by 2 / 1 to match internal grid scaling                      
Loading sky130A Device Generator Menu ...                                       
Loading                                                                         
"/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/magic/wrapper.tcl" from command line.            
> lef read                                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef       
Reading LEF data from file                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef.      
This action cannot be undone.                                                   
LEF read, Line 82 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;        
ignoring.                                                                       
LEF read, Line 83 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF  
file; ignoring.                                                                 
LEF read, Line 116 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file;    
ignoring.                                                                       
LEF read, Line 118 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 119 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 125 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 126 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 127 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 160 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file;    
ignoring.                                                                       
LEF read, Line 168 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 169 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 171 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 172 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 173 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 210 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 211 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 213 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 214 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 215 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 252 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 253 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 255 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 256 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 257 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 294 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 295 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read: Processed 801 lines.                                                  
> gds read                                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds                 
Warning: Calma reading is not undoable!  I hope that's OK.                      
Library written using GDS-II Release 3.0                                        
Library name: sky130_fd_sc_hd                                                   
Reading "sky130_fd_sc_hd__or4bb_4".                                             
Reading "sky130_fd_sc_hd__probe_p_8".                                           
Reading "sky130_fd_sc_hd__probec_p_8".                                          
Reading "sky130_fd_sc_hd__sdfbbn_1".                                            
Reading "sky130_fd_sc_hd__sdfsbp_2".                                            
Reading "sky130_fd_sc_hd__sdfsbp_1".                                            
Reading "sky130_fd_sc_hd__sdfrtp_4".                                            
Reading "sky130_fd_sc_hd__sdfrtp_2".                                            
Reading "sky130_fd_sc_hd__sdfrtp_1".                                            
Reading "sky130_fd_sc_hd__sdfrtn_1".                                            
Reading "sky130_fd_sc_hd__sdfrbp_2".                                            
Reading "sky130_fd_sc_hd__sdfrbp_1".                                            
Reading "sky130_fd_sc_hd__sdfbbp_1".                                            
Reading "sky130_fd_sc_hd__sdfbbn_2".                                            
Reading "sky130_fd_sc_hd__sdfstp_1".                                            
Reading "sky130_fd_sc_hd__sdfstp_2".                                            
Reading "sky130_fd_sc_hd__sdfstp_4".                                            
Reading "sky130_fd_sc_hd__sdfxbp_1".                                            
Reading "sky130_fd_sc_hd__sdfxbp_2".                                            
Reading "sky130_fd_sc_hd__sdfxtp_1".                                            
Reading "sky130_fd_sc_hd__sdfxtp_2".                                            
Reading "sky130_fd_sc_hd__sdfxtp_4".                                            
Reading "sky130_fd_sc_hd__sdlclkp_1".                                           
Reading "sky130_fd_sc_hd__sdlclkp_2".                                           
Reading "sky130_fd_sc_hd__sdlclkp_4".                                           
Reading "sky130_fd_sc_hd__sedfxbp_1".                                           
Reading "sky130_fd_sc_hd__sedfxbp_2".                                           
Reading "sky130_fd_sc_hd__sedfxtp_1".                                           
Reading "sky130_fd_sc_hd__sedfxtp_2".                                           
Reading "sky130_fd_sc_hd__sedfxtp_4".                                           
Reading "sky130_fd_sc_hd__tap_1".                                               
Reading "sky130_fd_sc_hd__tap_2".                                               
Reading "sky130_fd_sc_hd__xor2_1".                                              
Reading "sky130_fd_sc_hd__xnor3_4".                                             
Reading "sky130_fd_sc_hd__xnor3_2".                                             
Reading "sky130_fd_sc_hd__xnor3_1".                                             
Reading "sky130_fd_sc_hd__xnor2_4".                                             
Reading "sky130_fd_sc_hd__xnor2_2".                                             
Reading "sky130_fd_sc_hd__xnor2_1".                                             
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".                                       
Reading "sky130_fd_sc_hd__tapvgnd_1".                                           
Reading "sky130_fd_sc_hd__tapvgnd2_1".                                          
Reading "sky130_fd_sc_hd__xor2_2".                                              
Reading "sky130_fd_sc_hd__xor2_4".                                              
Reading "sky130_fd_sc_hd__xor3_1".                                              
Reading "sky130_fd_sc_hd__xor3_2".                                              
Reading "sky130_fd_sc_hd__xor3_4".                                              
Reading "sky130_fd_sc_hd__o41a_4".                                              
Reading "sky130_fd_sc_hd__o41ai_1".                                             
Reading "sky130_fd_sc_hd__o41ai_2".                                             
Reading "sky130_fd_sc_hd__o41ai_4".                                             
Reading "sky130_fd_sc_hd__o211a_1".                                             
Reading "sky130_fd_sc_hd__o211a_2".                                             
Reading "sky130_fd_sc_hd__o211a_4".                                             
Reading "sky130_fd_sc_hd__o211ai_1".                                            
Reading "sky130_fd_sc_hd__o211ai_2".                                            
Reading "sky130_fd_sc_hd__o211ai_4".                                            
Reading "sky130_fd_sc_hd__o221a_1".                                             
Reading "sky130_fd_sc_hd__o221a_2".                                             
Reading "sky130_fd_sc_hd__o221a_4".                                             
Reading "sky130_fd_sc_hd__o221ai_1".                                            
Reading "sky130_fd_sc_hd__o221ai_2".                                            
Reading "sky130_fd_sc_hd__o221ai_4".                                            
Reading "sky130_fd_sc_hd__o2111a_4".                                            
Reading "sky130_fd_sc_hd__o2111a_2".                                            
Reading "sky130_fd_sc_hd__o2111a_1".                                            
Reading "sky130_fd_sc_hd__o311ai_4".                                            
Reading "sky130_fd_sc_hd__o311ai_2".                                            
Reading "sky130_fd_sc_hd__o311ai_1".                                            
Reading "sky130_fd_sc_hd__o311ai_0".                                            
Reading "sky130_fd_sc_hd__o311a_4".                                             
Reading "sky130_fd_sc_hd__o311a_2".                                             
Reading "sky130_fd_sc_hd__o311a_1".                                             
Reading "sky130_fd_sc_hd__o2111ai_1".                                           
Reading "sky130_fd_sc_hd__o2111ai_2".                                           
Reading "sky130_fd_sc_hd__o2111ai_4".                                           
Reading "sky130_fd_sc_hd__or2_0".                                               
Reading "sky130_fd_sc_hd__or2_1".                                               
Reading "sky130_fd_sc_hd__or2_2".                                               
Reading "sky130_fd_sc_hd__or2_4".                                               
Reading "sky130_fd_sc_hd__or2b_1".                                              
Reading "sky130_fd_sc_hd__or2b_2".                                              
Reading "sky130_fd_sc_hd__or2b_4".                                              
Reading "sky130_fd_sc_hd__or3_1".                                               
Reading "sky130_fd_sc_hd__or3_2".                                               
Reading "sky130_fd_sc_hd__or3_4".                                               
Reading "sky130_fd_sc_hd__or3b_1".                                              
Reading "sky130_fd_sc_hd__or3b_2".                                              
Reading "sky130_fd_sc_hd__or3b_4".                                              
Reading "sky130_fd_sc_hd__or4_1".                                               
Reading "sky130_fd_sc_hd__or4_2".                                               
Reading "sky130_fd_sc_hd__or4_4".                                               
Reading "sky130_fd_sc_hd__or4b_1".                                              
Reading "sky130_fd_sc_hd__or4b_2".                                              
Reading "sky130_fd_sc_hd__or4b_4".                                              
Reading "sky130_fd_sc_hd__or4bb_1".                                             
Reading "sky130_fd_sc_hd__or4bb_2".                                             
Reading "sky130_fd_sc_hd__nor3b_2".                                             
Reading "sky130_fd_sc_hd__nor3b_4".                                             
Reading "sky130_fd_sc_hd__nor4_1".                                              
Reading "sky130_fd_sc_hd__nor4_2".                                              
Reading "sky130_fd_sc_hd__nor4_4".                                              
Reading "sky130_fd_sc_hd__nor4b_1".                                             
Reading "sky130_fd_sc_hd__nor4b_2".                                             
Reading "sky130_fd_sc_hd__nor4b_4".                                             
Reading "sky130_fd_sc_hd__nor4bb_1".                                            
Reading "sky130_fd_sc_hd__nor4bb_2".                                            
Reading "sky130_fd_sc_hd__nor4bb_4".                                            
Moving label "k" from mvpsubdiff to ndiff in cell sky130_fd_sc_hd__nor4bb_4.    
Reading "sky130_fd_sc_hd__o2bb2a_1".                                            
Reading "sky130_fd_sc_hd__o2bb2a_2".                                            
Reading "sky130_fd_sc_hd__o2bb2a_4".                                            
Reading "sky130_fd_sc_hd__o2bb2ai_1".                                           
Reading "sky130_fd_sc_hd__o2bb2ai_2".                                           
Reading "sky130_fd_sc_hd__o2bb2ai_4".                                           
Reading "sky130_fd_sc_hd__o21a_1".                                              
Reading "sky130_fd_sc_hd__o21a_2".                                              
Reading "sky130_fd_sc_hd__o21ai_2".                                             
Reading "sky130_fd_sc_hd__o21ai_1".                                             
Reading "sky130_fd_sc_hd__o21ai_0".                                             
Reading "sky130_fd_sc_hd__o21a_4".                                              
Reading "sky130_fd_sc_hd__o21ba_2".                                             
Reading "sky130_fd_sc_hd__o21ba_1".                                             
Reading "sky130_fd_sc_hd__o21ai_4".                                             
Reading "sky130_fd_sc_hd__o21bai_2".                                            
Reading "sky130_fd_sc_hd__o21bai_1".                                            
Reading "sky130_fd_sc_hd__o21ba_4".                                             
Reading "sky130_fd_sc_hd__o21bai_4".                                            
Reading "sky130_fd_sc_hd__o22a_1".                                              
Reading "sky130_fd_sc_hd__o22a_2".                                              
Reading "sky130_fd_sc_hd__o22a_4".                                              
Reading "sky130_fd_sc_hd__o22ai_1".                                             
Reading "sky130_fd_sc_hd__o22ai_2".                                             
Reading "sky130_fd_sc_hd__o22ai_4".                                             
Reading "sky130_fd_sc_hd__o31a_1".                                              
Reading "sky130_fd_sc_hd__o31a_2".                                              
Reading "sky130_fd_sc_hd__o31a_4".                                              
Reading "sky130_fd_sc_hd__o31ai_1".                                             
Reading "sky130_fd_sc_hd__o31ai_2".                                             
Reading "sky130_fd_sc_hd__o31ai_4".                                             
Reading "sky130_fd_sc_hd__o32a_1".                                              
Reading "sky130_fd_sc_hd__o32a_2".                                              
Reading "sky130_fd_sc_hd__o32a_4".                                              
Reading "sky130_fd_sc_hd__o32ai_1".                                             
Reading "sky130_fd_sc_hd__o32ai_2".                                             
Reading "sky130_fd_sc_hd__o32ai_4".                                             
Reading "sky130_fd_sc_hd__o41a_1".                                              
Reading "sky130_fd_sc_hd__o41a_2".                                              
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1".                    
CIF file read warning: CIF style sky130(): units rescaled by factor of 5 / 1    
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2".                    
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4".                    
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4".                           
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1".                       
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2".                       
Reading "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4".                       
Reading "sky130_fd_sc_hd__nor2_2".                                              
Reading "sky130_fd_sc_hd__nand2_2".                                             
Reading "sky130_fd_sc_hd__inv_2".                                               
Reading "sky130_fd_sc_hd__conb_1".                                              
Reading "sky130_fd_sc_hd__macro_sparecell".                                     
Reading "sky130_fd_sc_hd__maj3_1".                                              
Reading "sky130_fd_sc_hd__maj3_2".                                              
Reading "sky130_fd_sc_hd__maj3_4".                                              
Reading "sky130_fd_sc_hd__mux2_1".                                              
Reading "sky130_fd_sc_hd__mux2_2".                                              
Reading "sky130_fd_sc_hd__mux2_4".                                              
Reading "sky130_fd_sc_hd__mux2_8".                                              
Reading "sky130_fd_sc_hd__mux2i_1".                                             
Reading "sky130_fd_sc_hd__mux2i_2".                                             
Reading "sky130_fd_sc_hd__nand2_1".                                             
Reading "sky130_fd_sc_hd__nand2_4".                                             
Reading "sky130_fd_sc_hd__nand2_8".                                             
Reading "sky130_fd_sc_hd__nand2b_1".                                            
Reading "sky130_fd_sc_hd__mux2i_4".                                             
Reading "sky130_fd_sc_hd__mux4_1".                                              
Reading "sky130_fd_sc_hd__mux4_2".                                              
Reading "sky130_fd_sc_hd__mux4_4".                                              
Reading "sky130_fd_sc_hd__nand2b_2".                                            
Reading "sky130_fd_sc_hd__nand2b_4".                                            
Reading "sky130_fd_sc_hd__nand3_1".                                             
Reading "sky130_fd_sc_hd__nand3_2".                                             
Reading "sky130_fd_sc_hd__nand3_4".                                             
Reading "sky130_fd_sc_hd__nand3b_1".                                            
Reading "sky130_fd_sc_hd__nand3b_2".                                            
Reading "sky130_fd_sc_hd__nand3b_4".                                            
Reading "sky130_fd_sc_hd__nand4_1".                                             
Reading "sky130_fd_sc_hd__nand4_2".                                             
Reading "sky130_fd_sc_hd__nand4_4".                                             
Reading "sky130_fd_sc_hd__nand4b_1".                                            
Reading "sky130_fd_sc_hd__nand4b_2".                                            
Reading "sky130_fd_sc_hd__nand4b_4".                                            
Reading "sky130_fd_sc_hd__nand4bb_1".                                           
Reading "sky130_fd_sc_hd__nand4bb_2".                                           
Reading "sky130_fd_sc_hd__nand4bb_4".                                           
Reading "sky130_fd_sc_hd__nor2_1".                                              
Reading "sky130_fd_sc_hd__nor2_4".                                              
Reading "sky130_fd_sc_hd__nor2_8".                                              
Reading "sky130_fd_sc_hd__nor2b_1".                                             
Reading "sky130_fd_sc_hd__nor2b_2".                                             
Reading "sky130_fd_sc_hd__nor2b_4".                                             
Reading "sky130_fd_sc_hd__nor3_1".                                              
Reading "sky130_fd_sc_hd__nor3_2".                                              
Reading "sky130_fd_sc_hd__nor3_4".                                              
Reading "sky130_fd_sc_hd__nor3b_1".                                             
Reading "sky130_fd_sc_hd__einvp_1".                                             
Reading "sky130_fd_sc_hd__einvp_2".                                             
Reading "sky130_fd_sc_hd__einvp_4".                                             
Reading "sky130_fd_sc_hd__einvp_8".                                             
Reading "sky130_fd_sc_hd__fa_1".                                                
Reading "sky130_fd_sc_hd__fa_2".                                                
Reading "sky130_fd_sc_hd__fa_4".                                                
Reading "sky130_fd_sc_hd__fah_1".                                               
Reading "sky130_fd_sc_hd__fahcin_1".                                            
Reading "sky130_fd_sc_hd__fahcon_1".                                            
Reading "sky130_fd_sc_hd__fill_1".                                              
Reading "sky130_fd_sc_hd__fill_2".                                              
Reading "sky130_fd_sc_hd__fill_4".                                              
Reading "sky130_fd_sc_hd__fill_8".                                              
Reading "sky130_fd_sc_hd__ha_1".                                                
Reading "sky130_fd_sc_hd__ha_2".                                                
Reading "sky130_fd_sc_hd__ha_4".                                                
Reading "sky130_fd_sc_hd__inv_1".                                               
Reading "sky130_fd_sc_hd__inv_16".                                              
Reading "sky130_fd_sc_hd__inv_12".                                              
Reading "sky130_fd_sc_hd__inv_8".                                               
Reading "sky130_fd_sc_hd__inv_6".                                               
Reading "sky130_fd_sc_hd__inv_4".                                               
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_4".                                
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_2".                                
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_1".                                
Reading "sky130_fd_sc_hd__lpflow_bleeder_1".                                    
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_8".                                
Reading "sky130_fd_sc_hd__lpflow_clkbufkapwr_16".                               
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_1".                                
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_2".                                
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_4".                                
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_8".                                
Reading "sky130_fd_sc_hd__lpflow_clkinvkapwr_16".                               
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_3".                                 
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_4".                                 
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_6".                                 
Reading "sky130_fd_sc_hd__lpflow_inputiso0n_1".                                 
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_12".                                
Reading "sky130_fd_sc_hd__lpflow_decapkapwr_8".                                 
Reading "sky130_fd_sc_hd__lpflow_inputisolatch_1".                              
Reading "sky130_fd_sc_hd__lpflow_inputiso1p_1".                                 
Reading "sky130_fd_sc_hd__lpflow_inputiso1n_1".                                 
Reading "sky130_fd_sc_hd__lpflow_inputiso0p_1".                                 
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_4".                                  
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_2".                                  
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_1".                                  
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_8".                                  
Reading "sky130_fd_sc_hd__lpflow_isobufsrc_16".                                 
Reading "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16".                            
Reading "sky130_fd_sc_hd__dfrtp_2".                                             
Reading "sky130_fd_sc_hd__dfrtp_4".                                             
Reading "sky130_fd_sc_hd__dfsbp_1".                                             
Reading "sky130_fd_sc_hd__dfsbp_2".                                             
Reading "sky130_fd_sc_hd__dfstp_1".                                             
Reading "sky130_fd_sc_hd__dfstp_2".                                             
Reading "sky130_fd_sc_hd__dfstp_4".                                             
Reading "sky130_fd_sc_hd__dfxbp_1".                                             
Reading "sky130_fd_sc_hd__dfxbp_2".                                             
Reading "sky130_fd_sc_hd__dfxtp_1".                                             
Reading "sky130_fd_sc_hd__dfxtp_2".                                             
Reading "sky130_fd_sc_hd__dfxtp_4".                                             
Reading "sky130_fd_sc_hd__diode_2".                                             
Reading "sky130_fd_sc_hd__dlclkp_1".                                            
Reading "sky130_fd_sc_hd__dlclkp_2".                                            
Reading "sky130_fd_sc_hd__dlclkp_4".                                            
Reading "sky130_fd_sc_hd__dlrbn_1".                                             
Reading "sky130_fd_sc_hd__dlrbp_1".                                             
Reading "sky130_fd_sc_hd__dlrtn_1".                                             
Reading "sky130_fd_sc_hd__dlrtn_2".                                             
Reading "sky130_fd_sc_hd__dlrbn_2".                                             
Reading "sky130_fd_sc_hd__dlrbp_2".                                             
Reading "sky130_fd_sc_hd__dlrtn_4".                                             
Reading "sky130_fd_sc_hd__dlrtp_1".                                             
Reading "sky130_fd_sc_hd__dlrtp_2".                                             
Reading "sky130_fd_sc_hd__dlrtp_4".                                             
Reading "sky130_fd_sc_hd__dlxbn_1".                                             
Reading "sky130_fd_sc_hd__dlxbn_2".                                             
Reading "sky130_fd_sc_hd__dlxbp_1".                                             
Reading "sky130_fd_sc_hd__dlxtn_1".                                             
Reading "sky130_fd_sc_hd__dlxtn_2".                                             
Reading "sky130_fd_sc_hd__dlxtn_4".                                             
Reading "sky130_fd_sc_hd__dlxtp_1".                                             
Reading "sky130_fd_sc_hd__dlygate4sd1_1".                                       
Reading "sky130_fd_sc_hd__dlygate4sd2_1".                                       
Reading "sky130_fd_sc_hd__dlygate4sd3_1".                                       
Reading "sky130_fd_sc_hd__dlymetal6s2s_1".                                      
Reading "sky130_fd_sc_hd__dlymetal6s4s_1".                                      
Reading "sky130_fd_sc_hd__dlymetal6s6s_1".                                      
Reading "sky130_fd_sc_hd__ebufn_1".                                             
Reading "sky130_fd_sc_hd__ebufn_2".                                             
Reading "sky130_fd_sc_hd__ebufn_4".                                             
Reading "sky130_fd_sc_hd__einvn_0".                                             
Reading "sky130_fd_sc_hd__einvn_1".                                             
Reading "sky130_fd_sc_hd__einvn_2".                                             
Reading "sky130_fd_sc_hd__einvn_4".                                             
Reading "sky130_fd_sc_hd__ebufn_8".                                             
Reading "sky130_fd_sc_hd__edfxbp_1".                                            
Reading "sky130_fd_sc_hd__edfxtp_1".                                            
Reading "sky130_fd_sc_hd__einvn_8".                                             
Reading "sky130_fd_sc_hd__and4_4".                                              
Reading "sky130_fd_sc_hd__and4b_1".                                             
Reading "sky130_fd_sc_hd__and4b_2".                                             
Reading "sky130_fd_sc_hd__and4b_4".                                             
Reading "sky130_fd_sc_hd__and4bb_1".                                            
Reading "sky130_fd_sc_hd__and4bb_2".                                            
Reading "sky130_fd_sc_hd__and4bb_4".                                            
Reading "sky130_fd_sc_hd__buf_1".                                               
Reading "sky130_fd_sc_hd__buf_2".                                               
Reading "sky130_fd_sc_hd__buf_4".                                               
Reading "sky130_fd_sc_hd__buf_6".                                               
Reading "sky130_fd_sc_hd__buf_8".                                               
Reading "sky130_fd_sc_hd__buf_12".                                              
Reading "sky130_fd_sc_hd__buf_16".                                              
Reading "sky130_fd_sc_hd__bufbuf_8".                                            
Reading "sky130_fd_sc_hd__clkdlybuf4s15_2".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s15_1".                                     
Reading "sky130_fd_sc_hd__clkbuf_16".                                           
Reading "sky130_fd_sc_hd__clkbuf_8".                                            
Reading "sky130_fd_sc_hd__clkbuf_4".                                            
Reading "sky130_fd_sc_hd__clkbuf_2".                                            
Reading "sky130_fd_sc_hd__clkbuf_1".                                            
Reading "sky130_fd_sc_hd__bufinv_16".                                           
Reading "sky130_fd_sc_hd__bufinv_8".                                            
Reading "sky130_fd_sc_hd__bufbuf_16".                                           
Reading "sky130_fd_sc_hd__clkdlybuf4s18_1".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s18_2".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s25_1".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s25_2".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s50_1".                                     
Reading "sky130_fd_sc_hd__clkdlybuf4s50_2".                                     
Reading "sky130_fd_sc_hd__clkinv_1".                                            
Reading "sky130_fd_sc_hd__clkinv_2".                                            
Reading "sky130_fd_sc_hd__clkinv_4".                                            
Reading "sky130_fd_sc_hd__dfbbn_1".                                             
Reading "sky130_fd_sc_hd__decap_12".                                            
Reading "sky130_fd_sc_hd__decap_8".                                             
Reading "sky130_fd_sc_hd__decap_6".                                             
Reading "sky130_fd_sc_hd__decap_4".                                             
Reading "sky130_fd_sc_hd__decap_3".                                             
Reading "sky130_fd_sc_hd__clkinvlp_4".                                          
Reading "sky130_fd_sc_hd__clkinvlp_2".                                          
Reading "sky130_fd_sc_hd__clkinv_16".                                           
Reading "sky130_fd_sc_hd__clkinv_8".                                            
Reading "sky130_fd_sc_hd__dfbbn_2".                                             
Reading "sky130_fd_sc_hd__dfbbp_1".                                             
Reading "sky130_fd_sc_hd__dfrbp_1".                                             
Reading "sky130_fd_sc_hd__dfrbp_2".                                             
Reading "sky130_fd_sc_hd__dfrtn_1".                                             
Reading "sky130_fd_sc_hd__dfrtp_1".                                             
Reading "sky130_fd_sc_hd__a32oi_1".                                             
Reading "sky130_fd_sc_hd__a32oi_2".                                             
Reading "sky130_fd_sc_hd__a32oi_4".                                             
Reading "sky130_fd_sc_hd__a41o_1".                                              
Reading "sky130_fd_sc_hd__a41o_2".                                              
Reading "sky130_fd_sc_hd__a41o_4".                                              
Reading "sky130_fd_sc_hd__a41oi_1".                                             
Reading "sky130_fd_sc_hd__a41oi_2".                                             
Reading "sky130_fd_sc_hd__a41oi_4".                                             
Reading "sky130_fd_sc_hd__a221o_4".                                             
Reading "sky130_fd_sc_hd__a221o_2".                                             
Reading "sky130_fd_sc_hd__a221oi_1".                                            
Reading "sky130_fd_sc_hd__a211oi_2".                                            
Reading "sky130_fd_sc_hd__a211oi_1".                                            
Reading "sky130_fd_sc_hd__a211o_4".                                             
Reading "sky130_fd_sc_hd__a211o_2".                                             
Reading "sky130_fd_sc_hd__a211o_1".                                             
Reading "sky130_fd_sc_hd__a221o_1".                                             
Reading "sky130_fd_sc_hd__a211oi_4".                                            
Reading "sky130_fd_sc_hd__a221oi_2".                                            
Reading "sky130_fd_sc_hd__a221oi_4".                                            
Reading "sky130_fd_sc_hd__a222oi_1".                                            
Reading "sky130_fd_sc_hd__a311o_1".                                             
Reading "sky130_fd_sc_hd__a311o_2".                                             
Reading "sky130_fd_sc_hd__a311o_4".                                             
Reading "sky130_fd_sc_hd__a311oi_1".                                            
Reading "sky130_fd_sc_hd__a311oi_2".                                            
Reading "sky130_fd_sc_hd__a311oi_4".                                            
Reading "sky130_fd_sc_hd__a2111o_1".                                            
Reading "sky130_fd_sc_hd__a2111o_2".                                            
Reading "sky130_fd_sc_hd__a2111o_4".                                            
Reading "sky130_fd_sc_hd__a2111oi_0".                                           
Reading "sky130_fd_sc_hd__a2111oi_1".                                           
CIF file read warning: Input off lambda grid by 2/5; snapped to grid.           
Reading "sky130_fd_sc_hd__a2111oi_2".                                           
Reading "sky130_fd_sc_hd__a2111oi_4".                                           
Reading "sky130_fd_sc_hd__and2_0".                                              
Reading "sky130_fd_sc_hd__and2_1".                                              
Reading "sky130_fd_sc_hd__and2b_1".                                             
Reading "sky130_fd_sc_hd__and2_4".                                              
Reading "sky130_fd_sc_hd__and2_2".                                              
Reading "sky130_fd_sc_hd__and2b_4".                                             
Reading "sky130_fd_sc_hd__and2b_2".                                             
Reading "sky130_fd_sc_hd__and3_4".                                              
Reading "sky130_fd_sc_hd__and3_2".                                              
Reading "sky130_fd_sc_hd__and3_1".                                              
Reading "sky130_fd_sc_hd__and3b_2".                                             
Reading "sky130_fd_sc_hd__and3b_1".                                             
Reading "sky130_fd_sc_hd__and3b_4".                                             
Reading "sky130_fd_sc_hd__and4_1".                                              
Reading "sky130_fd_sc_hd__and4_2".                                              
Reading "sky130_ef_sc_hd__decap_12".                                            
Reading "sky130_ef_sc_hd__fill_4".                                              
Reading "sky130_ef_sc_hd__fill_8".                                              
Reading "sky130_ef_sc_hd__fill_12".                                             
Reading "sky130_fd_sc_hd__a2bb2o_1".                                            
Reading "sky130_fd_sc_hd__a2bb2o_2".                                            
Reading "sky130_fd_sc_hd__a2bb2o_4".                                            
Reading "sky130_fd_sc_hd__a2bb2oi_1".                                           
Reading "sky130_fd_sc_hd__a2bb2oi_2".                                           
Reading "sky130_fd_sc_hd__a2bb2oi_4".                                           
Reading "sky130_fd_sc_hd__a21bo_1".                                             
Reading "sky130_fd_sc_hd__a21bo_2".                                             
Reading "sky130_fd_sc_hd__a21bo_4".                                             
Reading "sky130_fd_sc_hd__a21boi_0".                                            
Reading "sky130_fd_sc_hd__a21boi_1".                                            
Reading "sky130_fd_sc_hd__a21boi_2".                                            
Reading "sky130_fd_sc_hd__a21boi_4".                                            
Reading "sky130_fd_sc_hd__a21o_1".                                              
Reading "sky130_fd_sc_hd__a21o_2".                                              
Reading "sky130_fd_sc_hd__a22o_1".                                              
Reading "sky130_fd_sc_hd__a21oi_4".                                             
Reading "sky130_fd_sc_hd__a21oi_2".                                             
Reading "sky130_fd_sc_hd__a22oi_2".                                             
Reading "sky130_fd_sc_hd__a22oi_1".                                             
Reading "sky130_fd_sc_hd__a22o_4".                                              
Reading "sky130_fd_sc_hd__a22o_2".                                              
Reading "sky130_fd_sc_hd__a22oi_4".                                             
Reading "sky130_fd_sc_hd__a21oi_1".                                             
Reading "sky130_fd_sc_hd__a21o_4".                                              
Reading "sky130_fd_sc_hd__a31o_1".                                              
Reading "sky130_fd_sc_hd__a31o_2".                                              
Reading "sky130_fd_sc_hd__a31o_4".                                              
Reading "sky130_fd_sc_hd__a31oi_1".                                             
Reading "sky130_fd_sc_hd__a31oi_2".                                             
Reading "sky130_fd_sc_hd__a31oi_4".                                             
Reading "sky130_fd_sc_hd__a32o_1".                                              
Reading "sky130_fd_sc_hd__a32o_2".                                              
Reading "sky130_fd_sc_hd__a32o_4".                                              
Cell (REFRESHLAYOUT?) couldn't be read                                          
No such file or directory                                                       
Creating new cell                                                               
> def read                                                                      
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/52-odb-cellfrequencytables/tt_
um_ashvin_viterbi.def -noblockage                                               
Reading DEF data from file                                                      
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/52-odb-cellfrequencytables/tt_
um_ashvin_viterbi.def.                                                          
This action cannot be undone.                                                   
Processed 3 vias total.                                                         
Processed 1917 subcell instances total.                                         
Processed 45 pins total.                                                        
Processed 2 special nets total.                                                 
Processed 514 nets total.                                                       
DEF read: Processed 10589 lines.                                                
[INFO] Ignoring 'VPWR VGND'                                                     
[INFO] Writing abstract LEF…                                                    
[INFO] Specifying -pinonly (nets connected to pins on the same layer are        
declared as obstructions)…                                                      
Generating LEF output                                                           
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/58-magic-writelef/tt_um_ashvin
_viterbi.lef for cell tt_um_ashvin_viterbi:                                     
Diagnostic:  Write LEF header for cell tt_um_ashvin_viterbi                     
Diagnostic:  Writing LEF output for cell tt_um_ashvin_viterbi                   
Diagnostic:  Scale value is 0.005000                                            
[INFO] LEF Write Complete.                                                      
────── Check Antenna Properties of Pins in The Generated Design LEF view ───────
[08:23:41] VERBOSE  Running 'Odb.CheckDesignAntennaProperties' at   step.py:1146
                    'runs/wokwi/59-odb-checkdesignantennaproperties             
                    '…                                                          
[08:23:41] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/59-odb-checkdesignantennaproperties             
                    /odb-checkdesignantennaproperties.log'…                     
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef,      
created 14 layers, 25 vias                                                      
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef at line 2.      
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef, created 4      
library cells                                                                   
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.      
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437    
library cells                                                                   
The NOWIREEXTENSIONATPIN statement will be ignored. See file                    
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/58-magic-writelef/tt_um_ashvin
_viterbi.lef at line 2.                                                         
                                                                                
[INFO ODB-0227] LEF file:                                                       
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/58-magic-writelef/tt_um_ashvin
_viterbi.lef, created 1 library cells                                           
[INFO ODB-0127] Reading DEF file: /tmp/tmpxlk7ym1l                              
[INFO ODB-0128] Design: empty                                                   
[INFO ODB-0134] Finished DEF file: /tmp/tmpxlk7ym1l                             
[08:23:41] WARNING  Cell 'tt_um_ashvin_viterbi' has (13) input pin(s)  odb.py:63
                    without antenna gate information. They might not            
                    be connected to a gate.                                     
[08:23:41] WARNING  Cell 'tt_um_ashvin_viterbi' has (21) output pin(s) odb.py:63
                    without antenna diffusion information. They might           
                    not be driven.                                              
[08:23:41] INFO     Gating variable for step 'KLayout.XOR' set sequential.py:317
                    to 'False'- the step will be skipped.                       
[08:23:41] INFO     Skipping step 'KLayout vs. Magic XOR'…     sequential.py:325
[08:23:41] INFO     Gating variable for step 'Checker.XOR' set sequential.py:317
                    to 'False'- the step will be skipped.                       
[08:23:41] INFO     Skipping step 'XOR Difference Checker'…    sequential.py:325
────────────────────────────── Design Rule Checks ──────────────────────────────
[08:23:41] VERBOSE  Running 'Magic.DRC' at                          step.py:1146
                    'runs/wokwi/60-magic-drc'…                                  
[08:23:41] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/60-magic-drc/magic-drc.log'…                    
                                                                                
Magic 8.3 revision 489 - Compiled on Thu Aug 22 13:45:15 UTC 2024.              
Starting magic under Tcl interpreter                                            
Using the terminal as the console.                                              
Using NULL graphics device.                                                     
Processing system .magicrc file                                                 
Sourcing design .magicrc for technology sky130A ...                             
2 Magic internal units = 1 Lambda                                               
Input style sky130(): scaleFactor=2, multiplier=2                               
The following types are not handled by extraction and will be treated as        
non-electrical types:                                                           
ubm                                                                             
Scaled tech values by 2 / 1 to match internal grid scaling                      
Loading sky130A Device Generator Menu ...                                       
Loading                                                                         
"/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/magic/wrapper.tcl" from command line.            
Warning: Calma reading is not undoable!  I hope that's OK.                      
Library written using GDS-II Release 3.0                                        
Library name: tt_um_ashvin_viterbi                                              
Reading "sky130_ef_sc_hd__decap_12".                                            
Reading "sky130_fd_sc_hd__decap_3".                                             
Reading "sky130_fd_sc_hd__fill_1".                                              
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".                                       
Reading "sky130_fd_sc_hd__decap_4".                                             
Reading "sky130_fd_sc_hd__decap_6".                                             
Reading "sky130_fd_sc_hd__fill_2".                                              
Reading "sky130_fd_sc_hd__decap_8".                                             
Reading "sky130_fd_sc_hd__and2b_1".                                             
Reading "sky130_fd_sc_hd__a22o_1".                                              
Reading "sky130_fd_sc_hd__dfxtp_1".                                             
Reading "sky130_fd_sc_hd__dlygate4sd3_1".                                       
Reading "sky130_fd_sc_hd__mux4_1".                                              
Reading "sky130_fd_sc_hd__mux2_1".                                              
Reading "sky130_fd_sc_hd__clkbuf_16".                                           
Reading "sky130_fd_sc_hd__a221o_1".                                             
Reading "sky130_fd_sc_hd__clkinv_2".                                            
Reading "sky130_fd_sc_hd__nand2b_1".                                            
Reading "sky130_fd_sc_hd__dfrtp_4".                                             
Reading "sky130_fd_sc_hd__o21ba_1".                                             
Reading "sky130_fd_sc_hd__nor2_1".                                              
Reading "sky130_fd_sc_hd__clkbuf_8".                                            
Reading "sky130_fd_sc_hd__and3_1".                                              
Reading "sky130_fd_sc_hd__and3b_1".                                             
Reading "sky130_fd_sc_hd__and2_1".                                              
Reading "sky130_fd_sc_hd__inv_2".                                               
Reading "sky130_fd_sc_hd__o21ai_1".                                             
Reading "sky130_fd_sc_hd__nand2_1".                                             
Reading "sky130_fd_sc_hd__or2_1".                                               
Reading "sky130_fd_sc_hd__a32o_1".                                              
Reading "sky130_fd_sc_hd__o21a_1".                                              
Reading "sky130_fd_sc_hd__a31o_1".                                              
Reading "sky130_fd_sc_hd__and4bb_1".                                            
Reading "sky130_fd_sc_hd__dfxtp_2".                                             
Reading "sky130_fd_sc_hd__and4_1".                                              
Reading "sky130_fd_sc_hd__and4b_1".                                             
Reading "sky130_fd_sc_hd__buf_2".                                               
Reading "sky130_fd_sc_hd__a21bo_1".                                             
Reading "sky130_fd_sc_hd__a21oi_1".                                             
Reading "sky130_fd_sc_hd__o2bb2a_1".                                            
Reading "sky130_fd_sc_hd__xnor2_1".                                             
Reading "sky130_fd_sc_hd__a2bb2o_1".                                            
Reading "sky130_fd_sc_hd__buf_1".                                               
Reading "sky130_fd_sc_hd__o21ai_4".                                             
Reading "sky130_fd_sc_hd__and2b_2".                                             
Reading "sky130_fd_sc_hd__o211a_1".                                             
Reading "sky130_fd_sc_hd__o32a_1".                                              
Reading "sky130_fd_sc_hd__o221a_1".                                             
Reading "sky130_fd_sc_hd__a21oi_4".                                             
Reading "sky130_fd_sc_hd__a211o_1".                                             
Reading "sky130_fd_sc_hd__o311a_1".                                             
Reading "sky130_fd_sc_hd__a21o_1".                                              
Reading "sky130_fd_sc_hd__xor2_1".                                              
Reading "sky130_fd_sc_hd__bufinv_16".                                           
Reading "sky130_fd_sc_hd__dfrtp_2".                                             
Reading "sky130_fd_sc_hd__dfrtp_1".                                             
Reading "sky130_fd_sc_hd__clkbuf_4".                                            
Reading "sky130_fd_sc_hd__nor3b_2".                                             
Reading "sky130_fd_sc_hd__nor2_2".                                              
Reading "sky130_fd_sc_hd__o21ai_2".                                             
Reading "sky130_fd_sc_hd__clkinvlp_4".                                          
Reading "sky130_fd_sc_hd__nand3_1".                                             
Reading "sky130_fd_sc_hd__o31a_1".                                              
Reading "sky130_fd_sc_hd__mux4_2".                                              
Reading "sky130_fd_sc_hd__xor2_2".                                              
Reading "sky130_fd_sc_hd__xnor2_2".                                             
Reading "sky130_fd_sc_hd__nand3b_1".                                            
Reading "sky130_fd_sc_hd__conb_1".                                              
Reading "sky130_fd_sc_hd__nor3b_1".                                             
Reading "sky130_fd_sc_hd__clkbuf_2".                                            
Reading "sky130_fd_sc_hd__dfstp_1".                                             
Reading "sky130_fd_sc_hd__clkbuf_1".                                            
Reading "tt_um_ashvin_viterbi".                                                 
[INFO] Loading tt_um_ashvin_viterbi                                             
                                                                                
DRC style is now "drc(full)"                                                    
Loading DRC CIF style.                                                          
No errors found.                                                                
[INFO] COUNT: 0                                                                 
[INFO] Should be divided by 3 or 4                                              
[INFO] DRC Checking DONE                                                        
(/home/ashvin/Documents/viterbi-decoder/runs/wokwi/60-magic-drc/reports/drc_viol
ations.magic.rpt)                                                               
[INFO] Saving mag view with DRC errors                                          
(/home/ashvin/Documents/viterbi-decoder/runs/wokwi/60-magic-drc/views/tt_um_ashv
in_viterbi.drc.mag)                                                             
[INFO] Saved                                                                    
[08:23:42] INFO     Gating variable for step 'KLayout.DRC' set sequential.py:317
                    to 'False'- the step will be skipped.                       
[08:23:42] INFO     Skipping step 'Design Rule Check           sequential.py:325
                    (KLayout)'…                                                 
────────────────────────── Magic Design Rule Checker ───────────────────────────
[08:23:42] VERBOSE  Running 'Checker.MagicDRC' at                   step.py:1146
                    'runs/wokwi/61-checker-magicdrc'…                           
[08:23:42] INFO     Check for Magic DRC errors clear.             checker.py:132
[08:23:42] INFO     Gating variable for step                   sequential.py:317
                    'Checker.KLayoutDRC' set to 'False'- the                    
                    step will be skipped.                                       
[08:23:42] INFO     Skipping step 'KLayout DRC Checker'…       sequential.py:325
──────────────────────────── SPICE Model Extraction ────────────────────────────
[08:23:42] VERBOSE  Running 'Magic.SpiceExtraction' at              step.py:1146
                    'runs/wokwi/62-magic-spiceextraction'…                      
[08:23:42] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/62-magic-spiceextraction/magic-spic             
                    eextraction.log'…                                           
                                                                                
Magic 8.3 revision 489 - Compiled on Thu Aug 22 13:45:15 UTC 2024.              
Starting magic under Tcl interpreter                                            
Using the terminal as the console.                                              
Using NULL graphics device.                                                     
Processing system .magicrc file                                                 
Sourcing design .magicrc for technology sky130A ...                             
2 Magic internal units = 1 Lambda                                               
Input style sky130(): scaleFactor=2, multiplier=2                               
The following types are not handled by extraction and will be treated as        
non-electrical types:                                                           
ubm                                                                             
Scaled tech values by 2 / 1 to match internal grid scaling                      
Loading sky130A Device Generator Menu ...                                       
Loading                                                                         
"/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/s
ite-packages/librelane/scripts/magic/wrapper.tcl" from command line.            
> lef read                                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef       
Reading LEF data from file                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef.      
This action cannot be undone.                                                   
LEF read, Line 82 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;        
ignoring.                                                                       
LEF read, Line 83 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF  
file; ignoring.                                                                 
LEF read, Line 116 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file;    
ignoring.                                                                       
LEF read, Line 118 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 119 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 125 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 126 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 127 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 160 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file;    
ignoring.                                                                       
LEF read, Line 168 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 169 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 171 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 172 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 173 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 210 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 211 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 213 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 214 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 215 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 252 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 253 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read, Line 255 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file;     
ignoring.                                                                       
LEF read, Line 256 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; 
ignoring.                                                                       
LEF read, Line 257 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file;   
ignoring.                                                                       
LEF read, Line 294 (Message): Unknown keyword "ANTENNAMODEL" in LEF file;       
ignoring.                                                                       
LEF read, Line 295 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF 
file; ignoring.                                                                 
LEF read: Processed 801 lines.                                                  
> lef read                                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef                 
Reading LEF data from file                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef.                
This action cannot be undone.                                                   
LEF read: Processed 278 lines.                                                  
> lef read                                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef                 
Reading LEF data from file                                                      
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef.                
This action cannot be undone.                                                   
LEF read: Processed 56536 lines.                                                
> def read                                                                      
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/52-odb-cellfrequencytables/tt_
um_ashvin_viterbi.def -noblockage                                               
Reading DEF data from file                                                      
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/52-odb-cellfrequencytables/tt_
um_ashvin_viterbi.def.                                                          
This action cannot be undone.                                                   
Processed 3 vias total.                                                         
Processed 1917 subcell instances total.                                         
Processed 45 pins total.                                                        
Processed 2 special nets total.                                                 
Processed 514 nets total.                                                       
DEF read: Processed 10589 lines.                                                
Processing tt_um_ashvin_viterbi                                                 
Extracting sky130_ef_sc_hd__decap_12 into sky130_ef_sc_hd__decap_12.ext:        
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:          
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:            
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into                                  
sky130_fd_sc_hd__tapvpwrvgnd_1.ext:                                             
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:          
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:          
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:            
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:          
Extracting sky130_fd_sc_hd__and2b_1 into sky130_fd_sc_hd__and2b_1.ext:          
Extracting sky130_fd_sc_hd__a22o_1 into sky130_fd_sc_hd__a22o_1.ext:            
Extracting sky130_fd_sc_hd__dfxtp_1 into sky130_fd_sc_hd__dfxtp_1.ext:          
Extracting sky130_fd_sc_hd__dlygate4sd3_1 into                                  
sky130_fd_sc_hd__dlygate4sd3_1.ext:                                             
Extracting sky130_fd_sc_hd__mux4_1 into sky130_fd_sc_hd__mux4_1.ext:            
Extracting sky130_fd_sc_hd__mux2_1 into sky130_fd_sc_hd__mux2_1.ext:            
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:      
Extracting sky130_fd_sc_hd__a221o_1 into sky130_fd_sc_hd__a221o_1.ext:          
Extracting sky130_fd_sc_hd__clkinv_2 into sky130_fd_sc_hd__clkinv_2.ext:        
Extracting sky130_fd_sc_hd__nand2b_1 into sky130_fd_sc_hd__nand2b_1.ext:        
Extracting sky130_fd_sc_hd__dfrtp_4 into sky130_fd_sc_hd__dfrtp_4.ext:          
Extracting sky130_fd_sc_hd__o21ba_1 into sky130_fd_sc_hd__o21ba_1.ext:          
Extracting sky130_fd_sc_hd__nor2_1 into sky130_fd_sc_hd__nor2_1.ext:            
Extracting sky130_fd_sc_hd__clkbuf_8 into sky130_fd_sc_hd__clkbuf_8.ext:        
Extracting sky130_fd_sc_hd__and3_1 into sky130_fd_sc_hd__and3_1.ext:            
Extracting sky130_fd_sc_hd__and3b_1 into sky130_fd_sc_hd__and3b_1.ext:          
Extracting sky130_fd_sc_hd__and2_1 into sky130_fd_sc_hd__and2_1.ext:            
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:              
Extracting sky130_fd_sc_hd__o21ai_1 into sky130_fd_sc_hd__o21ai_1.ext:          
Extracting sky130_fd_sc_hd__nand2_1 into sky130_fd_sc_hd__nand2_1.ext:          
Extracting sky130_fd_sc_hd__or2_1 into sky130_fd_sc_hd__or2_1.ext:              
Extracting sky130_fd_sc_hd__a32o_1 into sky130_fd_sc_hd__a32o_1.ext:            
Extracting sky130_fd_sc_hd__o21a_1 into sky130_fd_sc_hd__o21a_1.ext:            
Extracting sky130_fd_sc_hd__a31o_1 into sky130_fd_sc_hd__a31o_1.ext:            
Extracting sky130_fd_sc_hd__and4bb_1 into sky130_fd_sc_hd__and4bb_1.ext:        
Extracting sky130_fd_sc_hd__dfxtp_2 into sky130_fd_sc_hd__dfxtp_2.ext:          
Extracting sky130_fd_sc_hd__and4_1 into sky130_fd_sc_hd__and4_1.ext:            
Extracting sky130_fd_sc_hd__and4b_1 into sky130_fd_sc_hd__and4b_1.ext:          
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:              
Extracting sky130_fd_sc_hd__a21bo_1 into sky130_fd_sc_hd__a21bo_1.ext:          
Extracting sky130_fd_sc_hd__a21oi_1 into sky130_fd_sc_hd__a21oi_1.ext:          
Extracting sky130_fd_sc_hd__o2bb2a_1 into sky130_fd_sc_hd__o2bb2a_1.ext:        
Extracting sky130_fd_sc_hd__xnor2_1 into sky130_fd_sc_hd__xnor2_1.ext:          
Extracting sky130_fd_sc_hd__a2bb2o_1 into sky130_fd_sc_hd__a2bb2o_1.ext:        
Extracting sky130_fd_sc_hd__buf_1 into sky130_fd_sc_hd__buf_1.ext:              
Extracting sky130_fd_sc_hd__o21ai_4 into sky130_fd_sc_hd__o21ai_4.ext:          
Extracting sky130_fd_sc_hd__and2b_2 into sky130_fd_sc_hd__and2b_2.ext:          
Extracting sky130_fd_sc_hd__o211a_1 into sky130_fd_sc_hd__o211a_1.ext:          
Extracting sky130_fd_sc_hd__o32a_1 into sky130_fd_sc_hd__o32a_1.ext:            
Extracting sky130_fd_sc_hd__o221a_1 into sky130_fd_sc_hd__o221a_1.ext:          
Extracting sky130_fd_sc_hd__a21oi_4 into sky130_fd_sc_hd__a21oi_4.ext:          
Extracting sky130_fd_sc_hd__a211o_1 into sky130_fd_sc_hd__a211o_1.ext:          
Extracting sky130_fd_sc_hd__o311a_1 into sky130_fd_sc_hd__o311a_1.ext:          
Extracting sky130_fd_sc_hd__a21o_1 into sky130_fd_sc_hd__a21o_1.ext:            
Extracting sky130_fd_sc_hd__xor2_1 into sky130_fd_sc_hd__xor2_1.ext:            
Extracting sky130_fd_sc_hd__bufinv_16 into sky130_fd_sc_hd__bufinv_16.ext:      
Extracting sky130_fd_sc_hd__dfrtp_2 into sky130_fd_sc_hd__dfrtp_2.ext:          
Extracting sky130_fd_sc_hd__dfrtp_1 into sky130_fd_sc_hd__dfrtp_1.ext:          
Extracting sky130_fd_sc_hd__clkbuf_4 into sky130_fd_sc_hd__clkbuf_4.ext:        
Extracting sky130_fd_sc_hd__nor3b_2 into sky130_fd_sc_hd__nor3b_2.ext:          
Extracting sky130_fd_sc_hd__nor2_2 into sky130_fd_sc_hd__nor2_2.ext:            
Extracting sky130_fd_sc_hd__o21ai_2 into sky130_fd_sc_hd__o21ai_2.ext:          
Extracting sky130_fd_sc_hd__clkinvlp_4 into sky130_fd_sc_hd__clkinvlp_4.ext:    
Extracting sky130_fd_sc_hd__nand3_1 into sky130_fd_sc_hd__nand3_1.ext:          
Extracting sky130_fd_sc_hd__o31a_1 into sky130_fd_sc_hd__o31a_1.ext:            
Extracting sky130_fd_sc_hd__mux4_2 into sky130_fd_sc_hd__mux4_2.ext:            
Extracting sky130_fd_sc_hd__xor2_2 into sky130_fd_sc_hd__xor2_2.ext:            
Extracting sky130_fd_sc_hd__xnor2_2 into sky130_fd_sc_hd__xnor2_2.ext:          
Extracting sky130_fd_sc_hd__nand3b_1 into sky130_fd_sc_hd__nand3b_1.ext:        
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:            
Extracting sky130_fd_sc_hd__nor3b_1 into sky130_fd_sc_hd__nor3b_1.ext:          
Extracting sky130_fd_sc_hd__clkbuf_2 into sky130_fd_sc_hd__clkbuf_2.ext:        
Extracting sky130_fd_sc_hd__dfstp_1 into sky130_fd_sc_hd__dfstp_1.ext:          
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:        
Extracting tt_um_ashvin_viterbi into tt_um_ashvin_viterbi.ext:                  
exttospice finished.                                                            
──────────────── Spice Extraction-based Illegal Overlap Checker ────────────────
[08:23:43] VERBOSE  Running 'Checker.IllegalOverlap' at             step.py:1146
                    'runs/wokwi/63-checker-illegaloverlap'…                     
[08:23:43] INFO     Check for Magic Illegal Overlap errors clear. checker.py:132
────────────────────────────────── Netgen LVS ──────────────────────────────────
[08:23:43] VERBOSE  Running 'Netgen.LVS' at                         step.py:1146
                    'runs/wokwi/64-netgen-lvs'…                                 
[08:23:43] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/64-netgen-lvs/netgen-lvs.log'…                  
Netgen 1.5.278 compiled on Sun Sep 29 13:29:03 UTC 2024                         
Warning: netgen command 'format' use fully-qualified name '::netgen::format'    
Warning: netgen command 'global' use fully-qualified name '::netgen::global'    
Warning:  A case-insensitive file has been read and so the      verilog file    
must be treated case-insensitive to match.                                      
Reading SPICE netlist file                                                      
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice'.
..                                                                              
Call to undefined subcircuit sky130_fd_pr__pfet_01v8_hvt                        
Creating placeholder cell definition.                                           
Call to undefined subcircuit sky130_fd_pr__nfet_01v8                            
Creating placeholder cell definition.                                           
Reading SPICE netlist file                                                      
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice'..
.                                                                               
Reading SPICE netlist file                                                      
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice'...
Reading SPICE netlist file                                                      
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice'...
Reading SPICE netlist file                                                      
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice'...        
Call to undefined subcircuit sky130_fd_pr__res_generic_po                       
Creating placeholder cell definition.                                           
Call to undefined subcircuit sky130_fd_pr__special_nfet_01v8                    
Creating placeholder cell definition.                                           
Call to undefined subcircuit sky130_fd_pr__diode_pw2nd_05v5                     
Creating placeholder cell definition.                                           
Call to undefined subcircuit sky130_fd_pr__special_pfet_01v8_hvt                
Creating placeholder cell definition.                                           
Call to undefined subcircuit sky130_fd_sc_hd__nand2_2                           
Creating placeholder cell definition.                                           
Call to undefined subcircuit sky130_fd_sc_hd__nor2_2                            
Creating placeholder cell definition.                                           
Warning:  A case-insensitive file has been read and so the      verilog file    
must be treated case-insensitive to match.                                      
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_18 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_19 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_20 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_21 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_22 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_23 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_24 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_25 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_26 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_27 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_28 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_29 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_30 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_31 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_32 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_33 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_34 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_35 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_36 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_37 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin HI in instance tt_um_ashvin_viterbi_17 of                   
sky130_fd_sc_hd__conb_1 in cell tt_um_ashvin_viterbi                            
Note:  Implicit pin Y in instance clkload0 of sky130_fd_sc_hd__clkinv_2 in cell 
tt_um_ashvin_viterbi                                                            
Note:  Implicit pin Y in instance clkload1 of sky130_fd_sc_hd__bufinv_16 in cell
tt_um_ashvin_viterbi                                                            
Note:  Implicit pin Y in instance clkload2 of sky130_fd_sc_hd__clkinvlp_4 in    
cell tt_um_ashvin_viterbi                                                       
Note:  Implicit pin X in instance clkload3 of sky130_fd_sc_hd__clkbuf_8 in cell 
tt_um_ashvin_viterbi                                                            
Note:  Implicit pin Y in instance clkload4 of sky130_fd_sc_hd__clkinv_2 in cell 
tt_um_ashvin_viterbi                                                            
Note:  Implicit pin Y in instance clkload5 of sky130_fd_sc_hd__bufinv_16 in cell
tt_um_ashvin_viterbi                                                            
Note:  Implicit pin X in instance clkload6 of sky130_fd_sc_hd__clkbuf_4 in cell 
tt_um_ashvin_viterbi                                                            
Treating empty subcircuits as black-box cells                                   
Generating JSON file result                                                     
                                                                                
Reading setup file                                                              
/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/si
te-packages/librelane/scripts/netgen/setup.tcl                                  
                                                                                
Model sky130_fd_pr__res_generic_po pin 1 == 2                                   
No property value found for device sky130_fd_pr__res_generic_po                 
No property mult found for device sky130_fd_pr__res_generic_po                  
Model sky130_fd_pr__nfet_01v8 pin 1 == 3                                        
No property mult found for device sky130_fd_pr__nfet_01v8                       
No property sa found for device sky130_fd_pr__nfet_01v8                         
No property sb found for device sky130_fd_pr__nfet_01v8                         
No property sd found for device sky130_fd_pr__nfet_01v8                         
No property nf found for device sky130_fd_pr__nfet_01v8                         
No property nrd found for device sky130_fd_pr__nfet_01v8                        
No property nrs found for device sky130_fd_pr__nfet_01v8                        
No property area found for device sky130_fd_pr__nfet_01v8                       
No property perim found for device sky130_fd_pr__nfet_01v8                      
No property topography found for device sky130_fd_pr__nfet_01v8                 
Model sky130_fd_pr__pfet_01v8_hvt pin 1 == 3                                    
No property mult found for device sky130_fd_pr__pfet_01v8_hvt                   
No property sa found for device sky130_fd_pr__pfet_01v8_hvt                     
No property sb found for device sky130_fd_pr__pfet_01v8_hvt                     
No property sd found for device sky130_fd_pr__pfet_01v8_hvt                     
No property nf found for device sky130_fd_pr__pfet_01v8_hvt                     
No property nrd found for device sky130_fd_pr__pfet_01v8_hvt                    
No property nrs found for device sky130_fd_pr__pfet_01v8_hvt                    
No property area found for device sky130_fd_pr__pfet_01v8_hvt                   
No property perim found for device sky130_fd_pr__pfet_01v8_hvt                  
No property topography found for device sky130_fd_pr__pfet_01v8_hvt             
Model sky130_fd_pr__special_nfet_01v8 pin 1 == 3                                
No property as found for device sky130_fd_pr__special_nfet_01v8                 
No property ad found for device sky130_fd_pr__special_nfet_01v8                 
No property ps found for device sky130_fd_pr__special_nfet_01v8                 
No property pd found for device sky130_fd_pr__special_nfet_01v8                 
No property mult found for device sky130_fd_pr__special_nfet_01v8               
No property sa found for device sky130_fd_pr__special_nfet_01v8                 
No property sb found for device sky130_fd_pr__special_nfet_01v8                 
No property sd found for device sky130_fd_pr__special_nfet_01v8                 
No property nf found for device sky130_fd_pr__special_nfet_01v8                 
No property nrd found for device sky130_fd_pr__special_nfet_01v8                
No property nrs found for device sky130_fd_pr__special_nfet_01v8                
No property area found for device sky130_fd_pr__special_nfet_01v8               
No property perim found for device sky130_fd_pr__special_nfet_01v8              
No property topography found for device sky130_fd_pr__special_nfet_01v8         
Model sky130_fd_pr__special_pfet_01v8_hvt pin 1 == 3                            
No property as found for device sky130_fd_pr__special_pfet_01v8_hvt             
No property ad found for device sky130_fd_pr__special_pfet_01v8_hvt             
No property ps found for device sky130_fd_pr__special_pfet_01v8_hvt             
No property pd found for device sky130_fd_pr__special_pfet_01v8_hvt             
No property mult found for device sky130_fd_pr__special_pfet_01v8_hvt           
No property sa found for device sky130_fd_pr__special_pfet_01v8_hvt             
No property sb found for device sky130_fd_pr__special_pfet_01v8_hvt             
No property sd found for device sky130_fd_pr__special_pfet_01v8_hvt             
No property nf found for device sky130_fd_pr__special_pfet_01v8_hvt             
No property nrd found for device sky130_fd_pr__special_pfet_01v8_hvt            
No property nrs found for device sky130_fd_pr__special_pfet_01v8_hvt            
No property area found for device sky130_fd_pr__special_pfet_01v8_hvt           
No property perim found for device sky130_fd_pr__special_pfet_01v8_hvt          
No property topography found for device sky130_fd_pr__special_pfet_01v8_hvt     
No property value found for device sky130_fd_pr__diode_pw2nd_05v5               
No property mult found for device sky130_fd_pr__diode_pw2nd_05v5                
Comparison output logged to file                                                
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/64-netgen-lvs/reports/lvs.netg
en.rpt                                                                          
Logging to file                                                                 
"/home/ashvin/Documents/viterbi-decoder/runs/wokwi/64-netgen-lvs/reports/lvs.net
gen.rpt" enabled                                                                
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'               
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.             
Circuit contains 0 nets, and 2 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'               
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.             
Circuit contains 0 nets, and 2 disconnected pins.                               
                                                                                
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.                     
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_1'                      
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.                    
Circuit contains 0 nets, and 4 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_1'                      
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.                    
Circuit contains 0 nets, and 4 disconnected pins.                               
                                                                                
Circuit sky130_fd_sc_hd__fill_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3_1'                      
Circuit sky130_fd_sc_hd__and3_1 contains 0 device instances.                    
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3_1'                      
Circuit sky130_fd_sc_hd__and3_1 contains 8 device instances.                    
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__and3_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_3'                     
Circuit sky130_fd_sc_hd__decap_3 contains 0 device instances.                   
Circuit contains 0 nets, and 4 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_3'                     
Circuit sky130_fd_sc_hd__decap_3 contains 2 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   1                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                               
Circuit contains 4 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__decap_3 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_ef_sc_hd__decap_12'                    
Circuit sky130_ef_sc_hd__decap_12 contains 0 device instances.                  
Circuit contains 0 nets, and 4 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_ef_sc_hd__decap_12'                    
Circuit sky130_ef_sc_hd__decap_12 contains 2 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   1                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                               
Circuit contains 4 nets.                                                        
                                                                                
Circuit sky130_ef_sc_hd__decap_12 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_2'                       
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.                     
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_2'                       
Circuit sky130_fd_sc_hd__inv_2 contains 4 device instances.                     
Class: sky130_fd_pr__nfet_01v8 instances:   2                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                               
Circuit contains 6 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__inv_2 contains no devices.                             
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2_1'                      
Circuit sky130_fd_sc_hd__and2_1 contains 0 device instances.                    
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2_1'                      
Circuit sky130_fd_sc_hd__and2_1 contains 6 device instances.                    
Class: sky130_fd_pr__nfet_01v8 instances:   3                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 9 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__and2_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_4'                     
Circuit sky130_fd_sc_hd__decap_4 contains 0 device instances.                   
Circuit contains 0 nets, and 4 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_4'                     
Circuit sky130_fd_sc_hd__decap_4 contains 2 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   1                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                               
Circuit contains 4 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__decap_4 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_1'                     
Circuit sky130_fd_sc_hd__nand2_1 contains 0 device instances.                   
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_1'                     
Circuit sky130_fd_sc_hd__nand2_1 contains 4 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   2                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                               
Circuit contains 8 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__nand2_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_1'                      
Circuit sky130_fd_sc_hd__nor2_1 contains 0 device instances.                    
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_1'                      
Circuit sky130_fd_sc_hd__nor2_1 contains 4 device instances.                    
Class: sky130_fd_pr__nfet_01v8 instances:   2                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                               
Circuit contains 8 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__nor2_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_2'                      
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.                    
Circuit contains 0 nets, and 4 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_2'                      
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.                    
Circuit contains 0 nets, and 4 disconnected pins.                               
                                                                                
Circuit sky130_fd_sc_hd__fill_2 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_6'                     
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.                   
Circuit contains 0 nets, and 4 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_6'                     
Circuit sky130_fd_sc_hd__decap_6 contains 2 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   1                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                               
Circuit contains 4 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__decap_6 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xor2_1'                      
Circuit sky130_fd_sc_hd__xor2_1 contains 0 device instances.                    
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xor2_1'                      
Circuit sky130_fd_sc_hd__xor2_1 contains 10 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__xor2_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_8'                     
Circuit sky130_fd_sc_hd__decap_8 contains 0 device instances.                   
Circuit contains 0 nets, and 4 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_8'                     
Circuit sky130_fd_sc_hd__decap_8 contains 2 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   1                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   1                               
Circuit contains 4 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__decap_8 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__conb_1'                      
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.                    
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__conb_1'                      
Circuit sky130_fd_sc_hd__conb_1 contains 2 device instances.                    
Class: sky130_fd_pr__res_generic_po instances:   2                              
Circuit contains 4 nets, and 2 disconnected pins.                               
                                                                                
Circuit sky130_fd_sc_hd__conb_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_1'                       
Circuit sky130_fd_sc_hd__buf_1 contains 0 device instances.                     
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_1'                       
Circuit sky130_fd_sc_hd__buf_1 contains 4 device instances.                     
Class: sky130_fd_pr__nfet_01v8 instances:   2                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                               
Circuit contains 7 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__buf_1 contains no devices.                             
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dlygate4sd3_1'               
Circuit sky130_fd_sc_hd__dlygate4sd3_1 contains 0 device instances.             
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dlygate4sd3_1'               
Circuit sky130_fd_sc_hd__dlygate4sd3_1 contains 8 device instances.             
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 9 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__dlygate4sd3_1 contains no devices.                     
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_1'                     
Circuit sky130_fd_sc_hd__dfxtp_1 contains 0 device instances.                   
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_1'                     
Circuit sky130_fd_sc_hd__dfxtp_1 contains 24 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   8                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  12                               
Class: sky130_fd_pr__special_nfet_01v8 instances:   4                           
Circuit contains 18 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__dfxtp_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_1'                       
Circuit sky130_fd_sc_hd__or2_1 contains 0 device instances.                     
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_1'                       
Circuit sky130_fd_sc_hd__or2_1 contains 6 device instances.                     
Class: sky130_fd_pr__nfet_01v8 instances:   3                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 9 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__or2_1 contains no devices.                             
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'                   
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.                 
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'                   
Circuit sky130_fd_sc_hd__clkbuf_16 contains 40 device instances.                
Class: sky130_fd_pr__nfet_01v8 instances:  20                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  20                               
Circuit contains 7 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__clkbuf_16 contains no devices.                         
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a221o_1'                     
Circuit sky130_fd_sc_hd__a221o_1 contains 0 device instances.                   
Circuit contains 0 nets, and 10 disconnected pins.                              
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a221o_1'                     
Circuit sky130_fd_sc_hd__a221o_1 contains 12 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 15 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a221o_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22o_1'                      
Circuit sky130_fd_sc_hd__a22o_1 contains 0 device instances.                    
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22o_1'                      
Circuit sky130_fd_sc_hd__a22o_1 contains 10 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 13 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a22o_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_4'                     
Circuit sky130_fd_sc_hd__o21ai_4 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_4'                     
Circuit sky130_fd_sc_hd__o21ai_4 contains 24 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:  12                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  12                               
Circuit contains 10 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o21ai_4 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'                    
Circuit sky130_fd_sc_hd__clkbuf_4 contains 0 device instances.                  
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_4'                    
Circuit sky130_fd_sc_hd__clkbuf_4 contains 10 device instances.                 
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 7 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__clkbuf_4 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2b_1'                     
Circuit sky130_fd_sc_hd__and2b_1 contains 0 device instances.                   
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2b_1'                     
Circuit sky130_fd_sc_hd__and2b_1 contains 8 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 10 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__and2b_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211o_1'                     
Circuit sky130_fd_sc_hd__a211o_1 contains 0 device instances.                   
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211o_1'                     
Circuit sky130_fd_sc_hd__a211o_1 contains 10 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 13 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a211o_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_2'                       
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.                     
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_2'                       
Circuit sky130_fd_sc_hd__buf_2 contains 6 device instances.                     
Class: sky130_fd_pr__nfet_01v8 instances:   3                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 7 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__buf_2 contains no devices.                             
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4b_1'                     
Circuit sky130_fd_sc_hd__and4b_1 contains 0 device instances.                   
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4b_1'                     
Circuit sky130_fd_sc_hd__and4b_1 contains 12 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 14 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__and4b_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_4'                     
Circuit sky130_fd_sc_hd__a21oi_4 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_4'                     
Circuit sky130_fd_sc_hd__a21oi_4 contains 24 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:  12                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  12                               
Circuit contains 10 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a21oi_4 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux4_1'                      
Circuit sky130_fd_sc_hd__mux4_1 contains 0 device instances.                    
Circuit contains 0 nets, and 11 disconnected pins.                              
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux4_1'                      
Circuit sky130_fd_sc_hd__mux4_1 contains 26 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:  13                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  13                               
Circuit contains 24 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__mux4_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux4_2'                      
Circuit sky130_fd_sc_hd__mux4_2 contains 0 device instances.                    
Circuit contains 0 nets, and 11 disconnected pins.                              
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux4_2'                      
Circuit sky130_fd_sc_hd__mux4_2 contains 28 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:  10                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  14                               
Class: sky130_fd_pr__special_nfet_01v8 instances:   4                           
Circuit contains 24 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__mux4_2 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2bb2a_1'                    
Circuit sky130_fd_sc_hd__o2bb2a_1 contains 0 device instances.                  
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2bb2a_1'                    
Circuit sky130_fd_sc_hd__o2bb2a_1 contains 12 device instances.                 
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 14 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o2bb2a_1 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkinv_2'                    
Circuit sky130_fd_sc_hd__clkinv_2 contains 0 device instances.                  
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkinv_2'                    
Circuit sky130_fd_sc_hd__clkinv_2 contains 5 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   2                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 6 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__clkinv_2 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xor2_2'                      
Circuit sky130_fd_sc_hd__xor2_2 contains 0 device instances.                    
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xor2_2'                      
Circuit sky130_fd_sc_hd__xor2_2 contains 20 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:  10                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  10                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__xor2_2 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfrtp_1'                     
Circuit sky130_fd_sc_hd__dfrtp_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfrtp_1'                     
Circuit sky130_fd_sc_hd__dfrtp_1 contains 28 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:  10                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  14                               
Class: sky130_fd_pr__special_nfet_01v8 instances:   4                           
Circuit contains 21 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__dfrtp_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_1'                      
Circuit sky130_fd_sc_hd__mux2_1 contains 0 device instances.                    
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_1'                      
Circuit sky130_fd_sc_hd__mux2_1 contains 12 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 14 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__mux2_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__bufinv_16'                   
Circuit sky130_fd_sc_hd__bufinv_16 contains 0 device instances.                 
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__bufinv_16'                   
Circuit sky130_fd_sc_hd__bufinv_16 contains 50 device instances.                
Class: sky130_fd_pr__nfet_01v8 instances:  25                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  25                               
Circuit contains 8 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__bufinv_16 contains no devices.                         
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfrtp_4'                     
Circuit sky130_fd_sc_hd__dfrtp_4 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfrtp_4'                     
Circuit sky130_fd_sc_hd__dfrtp_4 contains 34 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:  13                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  17                               
Class: sky130_fd_pr__special_nfet_01v8 instances:   4                           
Circuit contains 21 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__dfrtp_4 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211a_1'                     
Circuit sky130_fd_sc_hd__o211a_1 contains 0 device instances.                   
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211a_1'                     
Circuit sky130_fd_sc_hd__o211a_1 contains 10 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 13 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o211a_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkinvlp_4'                  
Circuit sky130_fd_sc_hd__clkinvlp_4 contains 0 device instances.                
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkinvlp_4'                  
Circuit sky130_fd_sc_hd__clkinvlp_4 contains 8 device instances.                
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 8 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__clkinvlp_4 contains no devices.                        
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_1'                     
Circuit sky130_fd_sc_hd__a21oi_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_1'                     
Circuit sky130_fd_sc_hd__a21oi_1 contains 6 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   3                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 10 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a21oi_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_1'                     
Circuit sky130_fd_sc_hd__o21ai_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_1'                     
Circuit sky130_fd_sc_hd__o21ai_1 contains 6 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   3                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 10 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o21ai_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21o_1'                      
Circuit sky130_fd_sc_hd__a21o_1 contains 0 device instances.                    
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21o_1'                      
Circuit sky130_fd_sc_hd__a21o_1 contains 8 device instances.                    
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a21o_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_8'                    
Circuit sky130_fd_sc_hd__clkbuf_8 contains 0 device instances.                  
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_8'                    
Circuit sky130_fd_sc_hd__clkbuf_8 contains 20 device instances.                 
Class: sky130_fd_pr__nfet_01v8 instances:  10                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  10                               
Circuit contains 7 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__clkbuf_8 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2b_1'                    
Circuit sky130_fd_sc_hd__nand2b_1 contains 0 device instances.                  
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2b_1'                    
Circuit sky130_fd_sc_hd__nand2b_1 contains 6 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   3                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 9 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__nand2b_1 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xnor2_1'                     
Circuit sky130_fd_sc_hd__xnor2_1 contains 0 device instances.                   
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xnor2_1'                     
Circuit sky130_fd_sc_hd__xnor2_1 contains 10 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__xnor2_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21a_1'                      
Circuit sky130_fd_sc_hd__o21a_1 contains 0 device instances.                    
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21a_1'                      
Circuit sky130_fd_sc_hd__o21a_1 contains 8 device instances.                    
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o21a_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_1'                    
Circuit sky130_fd_sc_hd__a2bb2o_1 contains 0 device instances.                  
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_1'                    
Circuit sky130_fd_sc_hd__a2bb2o_1 contains 12 device instances.                 
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 14 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a2bb2o_1 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o31a_1'                      
Circuit sky130_fd_sc_hd__o31a_1 contains 0 device instances.                    
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o31a_1'                      
Circuit sky130_fd_sc_hd__o31a_1 contains 10 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 13 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o31a_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor3b_1'                     
Circuit sky130_fd_sc_hd__nor3b_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor3b_1'                     
Circuit sky130_fd_sc_hd__nor3b_1 contains 8 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__nor3b_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_1'                      
Circuit sky130_fd_sc_hd__a32o_1 contains 0 device instances.                    
Circuit contains 0 nets, and 10 disconnected pins.                              
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_1'                      
Circuit sky130_fd_sc_hd__a32o_1 contains 12 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 15 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a32o_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o311a_1'                     
Circuit sky130_fd_sc_hd__o311a_1 contains 0 device instances.                   
Circuit contains 0 nets, and 10 disconnected pins.                              
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o311a_1'                     
Circuit sky130_fd_sc_hd__o311a_1 contains 12 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 15 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o311a_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4_1'                      
Circuit sky130_fd_sc_hd__and4_1 contains 0 device instances.                    
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4_1'                      
Circuit sky130_fd_sc_hd__and4_1 contains 10 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 13 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__and4_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'                    
Circuit sky130_fd_sc_hd__clkbuf_2 contains 0 device instances.                  
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'                    
Circuit sky130_fd_sc_hd__clkbuf_2 contains 6 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   3                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 7 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__clkbuf_2 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o32a_1'                      
Circuit sky130_fd_sc_hd__o32a_1 contains 0 device instances.                    
Circuit contains 0 nets, and 10 disconnected pins.                              
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o32a_1'                      
Circuit sky130_fd_sc_hd__o32a_1 contains 12 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 15 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o32a_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2b_2'                     
Circuit sky130_fd_sc_hd__and2b_2 contains 0 device instances.                   
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2b_2'                     
Circuit sky130_fd_sc_hd__and2b_2 contains 10 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 10 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__and2b_2 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'                    
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.                  
Circuit contains 0 nets, and 6 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'                    
Circuit sky130_fd_sc_hd__clkbuf_1 contains 4 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   2                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   2                               
Circuit contains 7 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__clkbuf_1 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21bo_1'                     
Circuit sky130_fd_sc_hd__a21bo_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21bo_1'                     
Circuit sky130_fd_sc_hd__a21bo_1 contains 10 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 12 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a21bo_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4bb_1'                    
Circuit sky130_fd_sc_hd__and4bb_1 contains 0 device instances.                  
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4bb_1'                    
Circuit sky130_fd_sc_hd__and4bb_1 contains 14 device instances.                 
Class: sky130_fd_pr__nfet_01v8 instances:   7                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   7                               
Circuit contains 15 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__and4bb_1 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfrtp_2'                     
Circuit sky130_fd_sc_hd__dfrtp_2 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfrtp_2'                     
Circuit sky130_fd_sc_hd__dfrtp_2 contains 30 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:  11                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  15                               
Class: sky130_fd_pr__special_nfet_01v8 instances:   4                           
Circuit contains 21 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__dfrtp_2 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_2'                     
Circuit sky130_fd_sc_hd__dfxtp_2 contains 0 device instances.                   
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_2'                     
Circuit sky130_fd_sc_hd__dfxtp_2 contains 26 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   9                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  13                               
Class: sky130_fd_pr__special_nfet_01v8 instances:   4                           
Circuit contains 18 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__dfxtp_2 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand3b_1'                    
Circuit sky130_fd_sc_hd__nand3b_1 contains 0 device instances.                  
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand3b_1'                    
Circuit sky130_fd_sc_hd__nand3b_1 contains 8 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__nand3b_1 contains no devices.                          
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3b_1'                     
Circuit sky130_fd_sc_hd__and3b_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3b_1'                     
Circuit sky130_fd_sc_hd__and3b_1 contains 10 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 12 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__and3b_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_2'                     
Circuit sky130_fd_sc_hd__o21ai_2 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_2'                     
Circuit sky130_fd_sc_hd__o21ai_2 contains 12 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 10 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o21ai_2 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand3_1'                     
Circuit sky130_fd_sc_hd__nand3_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand3_1'                     
Circuit sky130_fd_sc_hd__nand3_1 contains 6 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   3                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   3                               
Circuit contains 10 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__nand3_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfstp_1'                     
Circuit sky130_fd_sc_hd__dfstp_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfstp_1'                     
Circuit sky130_fd_sc_hd__dfstp_1 contains 32 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:  14                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  16                               
Class: sky130_fd_pr__special_nfet_01v8 instances:   2                           
Circuit contains 24 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__dfstp_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221a_1'                     
Circuit sky130_fd_sc_hd__o221a_1 contains 0 device instances.                   
Circuit contains 0 nets, and 10 disconnected pins.                              
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221a_1'                     
Circuit sky130_fd_sc_hd__o221a_1 contains 12 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   6                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   6                               
Circuit contains 15 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o221a_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__xnor2_2'                     
Circuit sky130_fd_sc_hd__xnor2_2 contains 0 device instances.                   
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__xnor2_2'                     
Circuit sky130_fd_sc_hd__xnor2_2 contains 20 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:  10                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:  10                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__xnor2_2 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31o_1'                      
Circuit sky130_fd_sc_hd__a31o_1 contains 0 device instances.                    
Circuit contains 0 nets, and 9 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31o_1'                      
Circuit sky130_fd_sc_hd__a31o_1 contains 10 device instances.                   
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 13 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__a31o_1 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_2'                      
Circuit sky130_fd_sc_hd__nor2_2 contains 0 device instances.                    
Circuit contains 0 nets, and 7 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_2'                      
Circuit sky130_fd_sc_hd__nor2_2 contains 8 device instances.                    
Class: sky130_fd_pr__nfet_01v8 instances:   4                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   4                               
Circuit contains 8 nets.                                                        
                                                                                
Circuit sky130_fd_sc_hd__nor2_2 contains no devices.                            
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor3b_2'                     
Circuit sky130_fd_sc_hd__nor3b_2 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor3b_2'                     
Circuit sky130_fd_sc_hd__nor3b_2 contains 14 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   7                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   7                               
Circuit contains 11 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__nor3b_2 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ba_1'                     
Circuit sky130_fd_sc_hd__o21ba_1 contains 0 device instances.                   
Circuit contains 0 nets, and 8 disconnected pins.                               
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ba_1'                     
Circuit sky130_fd_sc_hd__o21ba_1 contains 10 device instances.                  
Class: sky130_fd_pr__nfet_01v8 instances:   5                                   
Class: sky130_fd_pr__pfet_01v8_hvt instances:   5                               
Circuit contains 12 nets.                                                       
                                                                                
Circuit sky130_fd_sc_hd__o21ba_1 contains no devices.                           
                                                                                
Contents of circuit 1:  Circuit: 'tt_um_ashvin_viterbi'                         
Circuit tt_um_ashvin_viterbi contains 1917 device instances.                    
Class: sky130_fd_sc_hd__bufinv_16 instances:   2                                
Class: sky130_fd_sc_hd__a31o_1 instances:   2                                   
Class: sky130_fd_sc_hd__a21o_1 instances:   4                                   
Class: sky130_fd_sc_hd__clkbuf_16 instances:   9                                
Class: sky130_fd_sc_hd__dfxtp_1 instances:  85                                  
Class: sky130_fd_sc_hd__dfxtp_2 instances:   2                                  
Class: sky130_fd_sc_hd__buf_1 instances:   4                                    
Class: sky130_fd_sc_hd__buf_2 instances:   8                                    
Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1                                 
Class: sky130_fd_sc_hd__and3b_1 instances:   3                                  
Class: sky130_fd_sc_hd__xor2_1 instances:   2                                   
Class: sky130_fd_sc_hd__xor2_2 instances:   2                                   
Class: sky130_fd_sc_hd__mux4_1 instances:  14                                   
Class: sky130_fd_sc_hd__mux4_2 instances:   2                                   
Class: sky130_fd_sc_hd__dfstp_1 instances:   1                                  
Class: sky130_ef_sc_hd__decap_12 instances: 530                                 
Class: sky130_fd_sc_hd__dfrtp_1 instances:   4                                  
Class: sky130_fd_sc_hd__dfrtp_2 instances:   1                                  
Class: sky130_fd_sc_hd__dfrtp_4 instances:   6                                  
Class: sky130_fd_sc_hd__and4_1 instances:   2                                   
Class: sky130_fd_sc_hd__inv_2 instances:  14                                    
Class: sky130_fd_sc_hd__clkbuf_1 instances:   2                                 
Class: sky130_fd_sc_hd__clkbuf_2 instances:   4                                 
Class: sky130_fd_sc_hd__clkbuf_4 instances:   2                                 
Class: sky130_fd_sc_hd__clkbuf_8 instances:   1                                 
Class: sky130_fd_sc_hd__nand3_1 instances:   1                                  
Class: sky130_fd_sc_hd__o21ba_1 instances:   1                                  
Class: sky130_fd_sc_hd__and2b_1 instances:   9                                  
Class: sky130_fd_sc_hd__and2b_2 instances:   1                                  
Class: sky130_fd_sc_hd__conb_1 instances:  21                                   
Class: sky130_fd_sc_hd__a21bo_1 instances:   2                                  
Class: sky130_fd_sc_hd__clkinv_2 instances:   2                                 
Class: sky130_fd_sc_hd__and3_1 instances:  11                                   
Class: sky130_fd_sc_hd__decap_3 instances: 148                                  
Class: sky130_fd_sc_hd__decap_4 instances:  70                                  
Class: sky130_fd_sc_hd__decap_6 instances: 120                                  
Class: sky130_fd_sc_hd__decap_8 instances:  33                                  
Class: sky130_fd_sc_hd__dlygate4sd3_1 instances:  76                            
Class: sky130_fd_sc_hd__or2_1 instances:   9                                    
Class: sky130_fd_sc_hd__nand2_1 instances:  18                                  
Class: sky130_fd_sc_hd__nand3b_1 instances:   1                                 
Class: sky130_fd_sc_hd__mux2_1 instances:   8                                   
Class: sky130_fd_sc_hd__and2_1 instances:  17                                   
Class: sky130_fd_sc_hd__clkinvlp_4 instances:   1                               
Class: sky130_fd_sc_hd__o32a_1 instances:   1                                   
Class: sky130_fd_sc_hd__xnor2_1 instances:   5                                  
Class: sky130_fd_sc_hd__xnor2_2 instances:   1                                  
Class: sky130_fd_sc_hd__nor3b_1 instances:   1                                  
Class: sky130_fd_sc_hd__nor3b_2 instances:   1                                  
Class: sky130_fd_sc_hd__o221a_1 instances:   2                                  
Class: sky130_fd_sc_hd__o211a_1 instances:   5                                  
Class: sky130_fd_sc_hd__nand2b_1 instances:   2                                 
Class: sky130_fd_sc_hd__a221o_1 instances:  26                                  
Class: sky130_fd_sc_hd__a211o_1 instances:   2                                  
Class: sky130_fd_sc_hd__a32o_1 instances:   4                                   
Class: sky130_fd_sc_hd__a22o_1 instances:  44                                   
Class: sky130_fd_sc_hd__o31a_1 instances:   1                                   
Class: sky130_fd_sc_hd__o2bb2a_1 instances:   1                                 
Class: sky130_fd_sc_hd__o21a_1 instances:   3                                   
Class: sky130_fd_sc_hd__o311a_1 instances:   2                                  
Class: sky130_fd_sc_hd__and4b_1 instances:   2                                  
Class: sky130_fd_sc_hd__o21ai_1 instances:   4                                  
Class: sky130_fd_sc_hd__o21ai_2 instances:   3                                  
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 225                            
Class: sky130_fd_sc_hd__o21ai_4 instances:   3                                  
Class: sky130_fd_sc_hd__a21oi_1 instances:   5                                  
Class: sky130_fd_sc_hd__a21oi_4 instances:   1                                  
Class: sky130_fd_sc_hd__fill_1 instances: 213                                   
Class: sky130_fd_sc_hd__fill_2 instances:  76                                   
Class: sky130_fd_sc_hd__and4bb_1 instances:   1                                 
Class: sky130_fd_sc_hd__nor2_1 instances:  26                                   
Class: sky130_fd_sc_hd__nor2_2 instances:   1                                   
Circuit contains 531 nets, and 13 disconnected pins.                            
Contents of circuit 2:  Circuit: 'tt_um_ashvin_viterbi'                         
Circuit tt_um_ashvin_viterbi contains 1917 device instances.                    
Class: sky130_fd_sc_hd__bufinv_16 instances:   2                                
Class: sky130_fd_sc_hd__a31o_1 instances:   2                                   
Class: sky130_fd_sc_hd__a21o_1 instances:   4                                   
Class: sky130_fd_sc_hd__clkbuf_16 instances:   9                                
Class: sky130_fd_sc_hd__dfxtp_1 instances:  85                                  
Class: sky130_fd_sc_hd__dfxtp_2 instances:   2                                  
Class: sky130_fd_sc_hd__buf_1 instances:   4                                    
Class: sky130_fd_sc_hd__buf_2 instances:   8                                    
Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1                                 
Class: sky130_fd_sc_hd__and3b_1 instances:   3                                  
Class: sky130_fd_sc_hd__xor2_1 instances:   2                                   
Class: sky130_fd_sc_hd__xor2_2 instances:   2                                   
Class: sky130_fd_sc_hd__mux4_1 instances:  14                                   
Class: sky130_fd_sc_hd__mux4_2 instances:   2                                   
Class: sky130_fd_sc_hd__dfstp_1 instances:   1                                  
Class: sky130_ef_sc_hd__decap_12 instances: 530                                 
Class: sky130_fd_sc_hd__dfrtp_1 instances:   4                                  
Class: sky130_fd_sc_hd__dfrtp_2 instances:   1                                  
Class: sky130_fd_sc_hd__dfrtp_4 instances:   6                                  
Class: sky130_fd_sc_hd__and4_1 instances:   2                                   
Class: sky130_fd_sc_hd__inv_2 instances:  14                                    
Class: sky130_fd_sc_hd__clkbuf_1 instances:   2                                 
Class: sky130_fd_sc_hd__clkbuf_2 instances:   4                                 
Class: sky130_fd_sc_hd__clkbuf_4 instances:   2                                 
Class: sky130_fd_sc_hd__clkbuf_8 instances:   1                                 
Class: sky130_fd_sc_hd__nand3_1 instances:   1                                  
Class: sky130_fd_sc_hd__o21ba_1 instances:   1                                  
Class: sky130_fd_sc_hd__and2b_1 instances:   9                                  
Class: sky130_fd_sc_hd__conb_1 instances:  21                                   
Class: sky130_fd_sc_hd__and2b_2 instances:   1                                  
Class: sky130_fd_sc_hd__a21bo_1 instances:   2                                  
Class: sky130_fd_sc_hd__clkinv_2 instances:   2                                 
Class: sky130_fd_sc_hd__and3_1 instances:  11                                   
Class: sky130_fd_sc_hd__decap_3 instances: 148                                  
Class: sky130_fd_sc_hd__decap_4 instances:  70                                  
Class: sky130_fd_sc_hd__decap_6 instances: 120                                  
Class: sky130_fd_sc_hd__decap_8 instances:  33                                  
Class: sky130_fd_sc_hd__dlygate4sd3_1 instances:  76                            
Class: sky130_fd_sc_hd__or2_1 instances:   9                                    
Class: sky130_fd_sc_hd__nand2_1 instances:  18                                  
Class: sky130_fd_sc_hd__nand3b_1 instances:   1                                 
Class: sky130_fd_sc_hd__mux2_1 instances:   8                                   
Class: sky130_fd_sc_hd__and2_1 instances:  17                                   
Class: sky130_fd_sc_hd__clkinvlp_4 instances:   1                               
Class: sky130_fd_sc_hd__o32a_1 instances:   1                                   
Class: sky130_fd_sc_hd__xnor2_1 instances:   5                                  
Class: sky130_fd_sc_hd__xnor2_2 instances:   1                                  
Class: sky130_fd_sc_hd__nor3b_1 instances:   1                                  
Class: sky130_fd_sc_hd__nor3b_2 instances:   1                                  
Class: sky130_fd_sc_hd__o221a_1 instances:   2                                  
Class: sky130_fd_sc_hd__o211a_1 instances:   5                                  
Class: sky130_fd_sc_hd__nand2b_1 instances:   2                                 
Class: sky130_fd_sc_hd__a221o_1 instances:  26                                  
Class: sky130_fd_sc_hd__a211o_1 instances:   2                                  
Class: sky130_fd_sc_hd__a32o_1 instances:   4                                   
Class: sky130_fd_sc_hd__a22o_1 instances:  44                                   
Class: sky130_fd_sc_hd__o31a_1 instances:   1                                   
Class: sky130_fd_sc_hd__o2bb2a_1 instances:   1                                 
Class: sky130_fd_sc_hd__o21a_1 instances:   3                                   
Class: sky130_fd_sc_hd__o311a_1 instances:   2                                  
Class: sky130_fd_sc_hd__and4b_1 instances:   2                                  
Class: sky130_fd_sc_hd__o21ai_1 instances:   4                                  
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 225                            
Class: sky130_fd_sc_hd__o21ai_2 instances:   3                                  
Class: sky130_fd_sc_hd__o21ai_4 instances:   3                                  
Class: sky130_fd_sc_hd__a21oi_1 instances:   5                                  
Class: sky130_fd_sc_hd__a21oi_4 instances:   1                                  
Class: sky130_fd_sc_hd__fill_1 instances: 213                                   
Class: sky130_fd_sc_hd__fill_2 instances:  76                                   
Class: sky130_fd_sc_hd__and4bb_1 instances:   1                                 
Class: sky130_fd_sc_hd__nor2_1 instances:  26                                   
Class: sky130_fd_sc_hd__nor2_2 instances:   1                                   
Circuit contains 531 nets, and 13 disconnected pins.                            
                                                                                
Circuit was modified by parallel/series device merging.                         
New circuit summary:                                                            
                                                                                
Contents of circuit 1:  Circuit: 'tt_um_ashvin_viterbi'                         
Circuit tt_um_ashvin_viterbi contains 510 device instances.                     
Class: sky130_fd_sc_hd__bufinv_16 instances:   2                                
Class: sky130_fd_sc_hd__a31o_1 instances:   2                                   
Class: sky130_fd_sc_hd__a21o_1 instances:   4                                   
Class: sky130_fd_sc_hd__clkbuf_16 instances:   9                                
Class: sky130_fd_sc_hd__dfxtp_1 instances:  85                                  
Class: sky130_fd_sc_hd__dfxtp_2 instances:   2                                  
Class: sky130_fd_sc_hd__buf_1 instances:   4                                    
Class: sky130_fd_sc_hd__buf_2 instances:   8                                    
Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1                                 
Class: sky130_fd_sc_hd__and3b_1 instances:   3                                  
Class: sky130_fd_sc_hd__xor2_1 instances:   2                                   
Class: sky130_fd_sc_hd__xor2_2 instances:   2                                   
Class: sky130_fd_sc_hd__mux4_1 instances:  14                                   
Class: sky130_fd_sc_hd__mux4_2 instances:   2                                   
Class: sky130_fd_sc_hd__dfstp_1 instances:   1                                  
Class: sky130_ef_sc_hd__decap_12 instances:   1                                 
Class: sky130_fd_sc_hd__dfrtp_1 instances:   4                                  
Class: sky130_fd_sc_hd__dfrtp_2 instances:   1                                  
Class: sky130_fd_sc_hd__dfrtp_4 instances:   6                                  
Class: sky130_fd_sc_hd__and4_1 instances:   2                                   
Class: sky130_fd_sc_hd__inv_2 instances:  14                                    
Class: sky130_fd_sc_hd__clkbuf_1 instances:   2                                 
Class: sky130_fd_sc_hd__clkbuf_2 instances:   4                                 
Class: sky130_fd_sc_hd__clkbuf_4 instances:   2                                 
Class: sky130_fd_sc_hd__clkbuf_8 instances:   1                                 
Class: sky130_fd_sc_hd__nand3_1 instances:   1                                  
Class: sky130_fd_sc_hd__o21ba_1 instances:   1                                  
Class: sky130_fd_sc_hd__and2b_1 instances:   9                                  
Class: sky130_fd_sc_hd__and2b_2 instances:   1                                  
Class: sky130_fd_sc_hd__conb_1 instances:  21                                   
Class: sky130_fd_sc_hd__a21bo_1 instances:   2                                  
Class: sky130_fd_sc_hd__clkinv_2 instances:   2                                 
Class: sky130_fd_sc_hd__and3_1 instances:  11                                   
Class: sky130_fd_sc_hd__decap_3 instances:   1                                  
Class: sky130_fd_sc_hd__decap_4 instances:   1                                  
Class: sky130_fd_sc_hd__decap_6 instances:   1                                  
Class: sky130_fd_sc_hd__decap_8 instances:   1                                  
Class: sky130_fd_sc_hd__dlygate4sd3_1 instances:  76                            
Class: sky130_fd_sc_hd__or2_1 instances:   9                                    
Class: sky130_fd_sc_hd__nand2_1 instances:  18                                  
Class: sky130_fd_sc_hd__nand3b_1 instances:   1                                 
Class: sky130_fd_sc_hd__mux2_1 instances:   8                                   
Class: sky130_fd_sc_hd__and2_1 instances:  17                                   
Class: sky130_fd_sc_hd__clkinvlp_4 instances:   1                               
Class: sky130_fd_sc_hd__o32a_1 instances:   1                                   
Class: sky130_fd_sc_hd__xnor2_1 instances:   5                                  
Class: sky130_fd_sc_hd__xnor2_2 instances:   1                                  
Class: sky130_fd_sc_hd__nor3b_1 instances:   1                                  
Class: sky130_fd_sc_hd__nor3b_2 instances:   1                                  
Class: sky130_fd_sc_hd__o221a_1 instances:   2                                  
Class: sky130_fd_sc_hd__o211a_1 instances:   5                                  
Class: sky130_fd_sc_hd__nand2b_1 instances:   2                                 
Class: sky130_fd_sc_hd__a221o_1 instances:  26                                  
Class: sky130_fd_sc_hd__a211o_1 instances:   2                                  
Class: sky130_fd_sc_hd__a32o_1 instances:   4                                   
Class: sky130_fd_sc_hd__a22o_1 instances:  44                                   
Class: sky130_fd_sc_hd__o31a_1 instances:   1                                   
Class: sky130_fd_sc_hd__o2bb2a_1 instances:   1                                 
Class: sky130_fd_sc_hd__o21a_1 instances:   3                                   
Class: sky130_fd_sc_hd__o311a_1 instances:   2                                  
Class: sky130_fd_sc_hd__and4b_1 instances:   2                                  
Class: sky130_fd_sc_hd__o21ai_1 instances:   4                                  
Class: sky130_fd_sc_hd__o21ai_2 instances:   3                                  
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1                            
Class: sky130_fd_sc_hd__o21ai_4 instances:   3                                  
Class: sky130_fd_sc_hd__a21oi_1 instances:   5                                  
Class: sky130_fd_sc_hd__a21oi_4 instances:   1                                  
Class: sky130_fd_sc_hd__fill_1 instances:   1                                   
Class: sky130_fd_sc_hd__fill_2 instances:   1                                   
Class: sky130_fd_sc_hd__and4bb_1 instances:   1                                 
Class: sky130_fd_sc_hd__nor2_1 instances:  26                                   
Class: sky130_fd_sc_hd__nor2_2 instances:   1                                   
Circuit contains 531 nets, and 13 disconnected pins.                            
Contents of circuit 2:  Circuit: 'tt_um_ashvin_viterbi'                         
Circuit tt_um_ashvin_viterbi contains 510 device instances.                     
Class: sky130_fd_sc_hd__bufinv_16 instances:   2                                
Class: sky130_fd_sc_hd__a31o_1 instances:   2                                   
Class: sky130_fd_sc_hd__a21o_1 instances:   4                                   
Class: sky130_fd_sc_hd__clkbuf_16 instances:   9                                
Class: sky130_fd_sc_hd__dfxtp_1 instances:  85                                  
Class: sky130_fd_sc_hd__dfxtp_2 instances:   2                                  
Class: sky130_fd_sc_hd__buf_1 instances:   4                                    
Class: sky130_fd_sc_hd__buf_2 instances:   8                                    
Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1                                 
Class: sky130_fd_sc_hd__and3b_1 instances:   3                                  
Class: sky130_fd_sc_hd__xor2_1 instances:   2                                   
Class: sky130_fd_sc_hd__xor2_2 instances:   2                                   
Class: sky130_fd_sc_hd__mux4_1 instances:  14                                   
Class: sky130_fd_sc_hd__mux4_2 instances:   2                                   
Class: sky130_fd_sc_hd__dfstp_1 instances:   1                                  
Class: sky130_ef_sc_hd__decap_12 instances:   1                                 
Class: sky130_fd_sc_hd__dfrtp_1 instances:   4                                  
Class: sky130_fd_sc_hd__dfrtp_2 instances:   1                                  
Class: sky130_fd_sc_hd__dfrtp_4 instances:   6                                  
Class: sky130_fd_sc_hd__and4_1 instances:   2                                   
Class: sky130_fd_sc_hd__inv_2 instances:  14                                    
Class: sky130_fd_sc_hd__clkbuf_1 instances:   2                                 
Class: sky130_fd_sc_hd__clkbuf_2 instances:   4                                 
Class: sky130_fd_sc_hd__clkbuf_4 instances:   2                                 
Class: sky130_fd_sc_hd__clkbuf_8 instances:   1                                 
Class: sky130_fd_sc_hd__nand3_1 instances:   1                                  
Class: sky130_fd_sc_hd__o21ba_1 instances:   1                                  
Class: sky130_fd_sc_hd__and2b_1 instances:   9                                  
Class: sky130_fd_sc_hd__conb_1 instances:  21                                   
Class: sky130_fd_sc_hd__and2b_2 instances:   1                                  
Class: sky130_fd_sc_hd__a21bo_1 instances:   2                                  
Class: sky130_fd_sc_hd__clkinv_2 instances:   2                                 
Class: sky130_fd_sc_hd__and3_1 instances:  11                                   
Class: sky130_fd_sc_hd__decap_3 instances:   1                                  
Class: sky130_fd_sc_hd__decap_4 instances:   1                                  
Class: sky130_fd_sc_hd__decap_6 instances:   1                                  
Class: sky130_fd_sc_hd__decap_8 instances:   1                                  
Class: sky130_fd_sc_hd__dlygate4sd3_1 instances:  76                            
Class: sky130_fd_sc_hd__or2_1 instances:   9                                    
Class: sky130_fd_sc_hd__nand2_1 instances:  18                                  
Class: sky130_fd_sc_hd__nand3b_1 instances:   1                                 
Class: sky130_fd_sc_hd__mux2_1 instances:   8                                   
Class: sky130_fd_sc_hd__and2_1 instances:  17                                   
Class: sky130_fd_sc_hd__clkinvlp_4 instances:   1                               
Class: sky130_fd_sc_hd__o32a_1 instances:   1                                   
Class: sky130_fd_sc_hd__xnor2_1 instances:   5                                  
Class: sky130_fd_sc_hd__xnor2_2 instances:   1                                  
Class: sky130_fd_sc_hd__nor3b_1 instances:   1                                  
Class: sky130_fd_sc_hd__nor3b_2 instances:   1                                  
Class: sky130_fd_sc_hd__o221a_1 instances:   2                                  
Class: sky130_fd_sc_hd__o211a_1 instances:   5                                  
Class: sky130_fd_sc_hd__nand2b_1 instances:   2                                 
Class: sky130_fd_sc_hd__a221o_1 instances:  26                                  
Class: sky130_fd_sc_hd__a211o_1 instances:   2                                  
Class: sky130_fd_sc_hd__a32o_1 instances:   4                                   
Class: sky130_fd_sc_hd__a22o_1 instances:  44                                   
Class: sky130_fd_sc_hd__o31a_1 instances:   1                                   
Class: sky130_fd_sc_hd__o2bb2a_1 instances:   1                                 
Class: sky130_fd_sc_hd__o21a_1 instances:   3                                   
Class: sky130_fd_sc_hd__o311a_1 instances:   2                                  
Class: sky130_fd_sc_hd__and4b_1 instances:   2                                  
Class: sky130_fd_sc_hd__o21ai_1 instances:   4                                  
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1                            
Class: sky130_fd_sc_hd__o21ai_2 instances:   3                                  
Class: sky130_fd_sc_hd__o21ai_4 instances:   3                                  
Class: sky130_fd_sc_hd__a21oi_1 instances:   5                                  
Class: sky130_fd_sc_hd__a21oi_4 instances:   1                                  
Class: sky130_fd_sc_hd__fill_1 instances:   1                                   
Class: sky130_fd_sc_hd__fill_2 instances:   1                                   
Class: sky130_fd_sc_hd__and4bb_1 instances:   1                                 
Class: sky130_fd_sc_hd__nor2_1 instances:  26                                   
Class: sky130_fd_sc_hd__nor2_2 instances:   1                                   
Circuit contains 531 nets, and 13 disconnected pins.                            
                                                                                
Circuit 1 contains 510 devices, Circuit 2 contains 510 devices.                 
Circuit 1 contains 531 nets,    Circuit 2 contains 531 nets.                    
                                                                                
                                                                                
Final result:                                                                   
Circuits match uniquely.                                                        
.                                                                               
Logging to file                                                                 
"/home/ashvin/Documents/viterbi-decoder/runs/wokwi/64-netgen-lvs/reports/lvs.net
gen.rpt" disabled                                                               
LVS Done.                                                                       
────────────────────── Layout vs. Schematic Error Checker ──────────────────────
[08:23:43] VERBOSE  Running 'Checker.LVS' at                        step.py:1146
                    'runs/wokwi/65-checker-lvs'…                                
[08:23:43] INFO     Check for LVS errors clear.                   checker.py:132
[08:23:43] INFO     Gating variable for step 'Yosys.EQY' set   sequential.py:317
                    to 'False'- the step will be skipped.                       
[08:23:43] INFO     Skipping step 'Equivalence Check'…         sequential.py:325
─────────────────────── Setup Timing Violations Checker ────────────────────────
[08:23:43] VERBOSE  Running 'Checker.SetupViolations' at            step.py:1146
                    'runs/wokwi/66-checker-setupviolations'…                    
[08:23:43] VERBOSE  No setup violations found                     checker.py:583
──────────────────────── Hold Timing Violations Checker ────────────────────────
[08:23:43] VERBOSE  Running 'Checker.HoldViolations' at             step.py:1146
                    'runs/wokwi/67-checker-holdviolations'…                     
[08:23:43] VERBOSE  No hold violations found                      checker.py:583
─────────────────────── Maximum Slew Violations Checker ────────────────────────
[08:23:43] VERBOSE  Running 'Checker.MaxSlewViolations' at          step.py:1146
                    'runs/wokwi/68-checker-maxslewviolations'…                  
[08:23:43] VERBOSE  No max slew violations found                  checker.py:583
──────────────────── Maximum Capacitance Violations Checker ────────────────────
[08:23:43] VERBOSE  Running 'Checker.MaxCapViolations' at           step.py:1146
                    'runs/wokwi/69-checker-maxcapviolations'…                   
[08:23:43] VERBOSE  No max cap violations found                   checker.py:583
───────────────── Report Manufacturability (DRC, LVS, Antenna) ─────────────────
[08:23:43] VERBOSE  Running 'Misc.ReportManufacturability' at       step.py:1146
                    'runs/wokwi/70-misc-reportmanufacturability'…               
[08:23:43] WARNING  klayout__drc_error__count not reported.           misc.py:97
                    KLayout.DRC may have been skipped.                          
* Antenna
Passed ✅

* LVS
Passed ✅

* DRC
Passed ✅

[08:23:43] INFO     Saving views to                                 state.py:214
                    '/home/ashvin/Documents/viterbi-decoder/runs/wo             
                    kwi/final'…                                                 
[08:23:44] INFO     Flow complete.                             sequential.py:366
Classic - Stage 78 - Report Manufacturability ━━━━━━━━━━━━━━━━━━━━ 78/78 0:00:46

[08:23:44] WARNING  The following warnings were generated by the     flow.py:700
                    flow:                                                       
[08:23:44] WARNING  [Checker.LintWarnings] 12 Lint warnings found.   flow.py:702
[08:23:44] WARNING  [OpenROAD.CheckSDCFiles] 'PNR_SDC_FILE' is not   flow.py:702
                    defined. Using generic fallback SDC for OpenROAD            
                    PnR steps.                                                  
[08:23:44] WARNING  [OpenROAD.CheckSDCFiles] 'SIGNOFF_SDC_FILE' is   flow.py:702
                    not defined. Using generic fallback SDC for                 
                    OpenROAD PnR steps.                                         
[08:23:44] WARNING  [Odb.ApplyDEFTemplate] Bterm VPWR is declared as flow.py:702
                    a 'POWER' pin. It will be ignored. (and 3                   
                    similar warnings)                                           
[08:23:44] WARNING  [OpenROAD.STAMidPNR] [GRT-0097] No global        flow.py:702
                    routing found for nets. (and 2 similar warnings)            
[08:23:44] WARNING  [OpenROAD.DetailedRouting] [DRT-0349]            flow.py:702
                    LEF58_ENCLOSURE with no CUTCLASS is not                     
                    supported. Skipping for layer mcon (and 9                   
                    similar warnings)                                           
[08:23:44] WARNING  [Checker.WireLength] Threshold for               flow.py:702
                    Threshold-surpassing long wires is not set. The             
                    checker will be skipped.                                    
[08:23:44] WARNING  [OpenROAD.IRDropReport] 'VSRC_LOC_FILES' was not flow.py:702
                    given a value, which may make the results of IR             
                    drop analysis inaccurate. If you are not                    
                    integrating a top-level chip for manufacture,               
                    you may ignore this warning, otherwise, see the             
                    documentation for 'VSRC_LOC_FILES'.                         
[08:23:44] WARNING  [Misc.ReportManufacturability]                   flow.py:702
                    klayout__drc_error__count not reported.                     
                    KLayout.DRC may have been skipped.                          
