{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707060849276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707060849276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 04 15:34:09 2024 " "Processing started: Sun Feb 04 15:34:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707060849276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060849276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060849276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707060849567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707060849567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/fine_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/fine_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_clk_divN " "Found entity 1: fine_clk_divN" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/fine_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divN " "Found entity 1: clk_divN" {  } { { "sv files/clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/d_ffn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/d_ffn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ffN " "Found entity 1: d_ffN" {  } { { "sv files/d_ffN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/d_ffN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/pixel_offset_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/pixel_offset_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_offset_controller " "Found entity 1: pixel_offset_controller" {  } { { "sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/pixel_offset_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/not4.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/not4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not4 " "Found entity 1: not4" {  } { { "sv files/not4.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/not4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sprite_rom_square3.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sprite_rom_square3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ROM_square3 " "Found entity 1: sprite_ROM_square3" {  } { { "sv files/sprite_ROM_square3.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/sprite_ROM_square3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sprite_rom_square2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sprite_rom_square2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ROM_square2 " "Found entity 1: sprite_ROM_square2" {  } { { "sv files/sprite_ROM_square2.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/sprite_ROM_square2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sprite_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sprite_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_MUX " "Found entity 1: sprite_MUX" {  } { { "sv files/sprite_MUX.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/sprite_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/sprite_rom_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/sprite_rom_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ROM_square " "Found entity 1: sprite_ROM_square" {  } { { "sv files/sprite_ROM_square.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/sprite_ROM_square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/xnor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/xnor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_2 " "Found entity 1: xnor_2" {  } { { "sv files/xnor_2.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/xnor_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/rgb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/rgb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_controller " "Found entity 1: rgb_controller" {  } { { "sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/rgb_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/vsync_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/vsync_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_cnt " "Found entity 1: vsync_cnt" {  } { { "sv files/vsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/vsync_cnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/t_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/t_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "sv files/t_ff.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/hsync_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/hsync_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync_cnt " "Found entity 1: hsync_cnt" {  } { { "sv files/hsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/hsync_cnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rgbmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rgbMUX " "Found entity 1: rgbMUX" {  } { { "rgbMUX.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/rgbMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sprites.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "sprites.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sprites.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707060854022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854022 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fine_clk_divN fine_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module \"fine_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/fine_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1707060854022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707060854045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:inst " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 184 712 872 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync_cnt VGA_controller:inst\|hsync_cnt:inst1 " "Elaborating entity \"hsync_cnt\" for hierarchy \"VGA_controller:inst\|hsync_cnt:inst1\"" {  } { { "VGA_controller.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 320 848 1008 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hsync_cnt.sv(25) " "Verilog HDL assignment warning at hsync_cnt.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "sv files/hsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/hsync_cnt.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854053 "|VGA_controller|hsync_cnt:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff VGA_controller:inst\|t_ff:inst " "Elaborating entity \"t_ff\" for hierarchy \"VGA_controller:inst\|t_ff:inst\"" {  } { { "VGA_controller.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 264 -528 -408 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_cnt VGA_controller:inst\|vsync_cnt:inst2 " "Elaborating entity \"vsync_cnt\" for hierarchy \"VGA_controller:inst\|vsync_cnt:inst2\"" {  } { { "VGA_controller.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 456 848 1040 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vsync_cnt.sv(27) " "Verilog HDL assignment warning at vsync_cnt.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "sv files/vsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/vsync_cnt.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854054 "|VGA_controller|vsync_cnt:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_controller VGA_controller:inst\|rgb_controller:inst4 " "Elaborating entity \"rgb_controller\" for hierarchy \"VGA_controller:inst\|rgb_controller:inst4\"" {  } { { "VGA_controller.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 664 904 1096 808 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_reg rgb_controller.sv(4) " "Verilog HDL or VHDL warning at rgb_controller.sv(4): object \"row_reg\" assigned a value but never read" {  } { { "sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/rgb_controller.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707060854055 "|VGA_controller|rgb_controller:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "column_reg rgb_controller.sv(5) " "Verilog HDL or VHDL warning at rgb_controller.sv(5): object \"column_reg\" assigned a value but never read" {  } { { "sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/rgb_controller.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707060854055 "|VGA_controller|rgb_controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_2 VGA_controller:inst\|xnor_2:inst5 " "Elaborating entity \"xnor_2\" for hierarchy \"VGA_controller:inst\|xnor_2:inst5\"" {  } { { "VGA_controller.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 728 680 792 808 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites VGA_controller:inst\|sprites:inst6 " "Elaborating entity \"sprites\" for hierarchy \"VGA_controller:inst\|sprites:inst6\"" {  } { { "VGA_controller.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 328 56 392 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_ROM_square VGA_controller:inst\|sprites:inst6\|sprite_ROM_square:inst11 " "Elaborating entity \"sprite_ROM_square\" for hierarchy \"VGA_controller:inst\|sprites:inst6\|sprite_ROM_square:inst11\"" {  } { { "sprites.bdf" "inst11" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sprites.bdf" { { 224 536 816 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgbMUX VGA_controller:inst\|sprites:inst6\|rgbMUX:inst9 " "Elaborating entity \"rgbMUX\" for hierarchy \"VGA_controller:inst\|sprites:inst6\|rgbMUX:inst9\"" {  } { { "sprites.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sprites.bdf" { { 408 600 808 504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_MUX VGA_controller:inst\|sprites:inst6\|rgbMUX:inst9\|sprite_MUX:inst1 " "Elaborating entity \"sprite_MUX\" for hierarchy \"VGA_controller:inst\|sprites:inst6\|rgbMUX:inst9\|sprite_MUX:inst1\"" {  } { { "rgbMUX.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/rgbMUX.bdf" { { 264 720 920 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector VGA_controller:inst\|sprites:inst6\|rgbMUX:inst9\|selector:inst " "Elaborating entity \"selector\" for hierarchy \"VGA_controller:inst\|sprites:inst6\|rgbMUX:inst9\|selector:inst\"" {  } { { "rgbMUX.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/rgbMUX.bdf" { { 368 432 568 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854062 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "selector.sv(18) " "Verilog HDL Casex/Casez warning at selector.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/selector.sv" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1707060854063 "|VGA_controller|rgbMUX:inst9|selector:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "selector.sv(24) " "Verilog HDL Casex/Casez warning at selector.sv(24): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/selector.sv" 24 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1707060854063 "|VGA_controller|rgbMUX:inst9|selector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN VGA_controller:inst\|d_ffN:inst18 " "Elaborating entity \"d_ffN\" for hierarchy \"VGA_controller:inst\|d_ffN:inst18\"" {  } { { "VGA_controller.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 856 -488 -320 968 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_offset_controller VGA_controller:inst\|pixel_offset_controller:inst7 " "Elaborating entity \"pixel_offset_controller\" for hierarchy \"VGA_controller:inst\|pixel_offset_controller:inst7\"" {  } { { "VGA_controller.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 760 -1144 -864 936 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(44) " "Verilog HDL assignment warning at pixel_offset_controller.sv(44): truncated value with size 32 to match size of target (11)" {  } { { "sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/pixel_offset_controller.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854065 "|VGA_controller|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(55) " "Verilog HDL assignment warning at pixel_offset_controller.sv(55): truncated value with size 32 to match size of target (11)" {  } { { "sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/pixel_offset_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854065 "|VGA_controller|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(64) " "Verilog HDL assignment warning at pixel_offset_controller.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/pixel_offset_controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854065 "|VGA_controller|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(74) " "Verilog HDL assignment warning at pixel_offset_controller.sv(74): truncated value with size 32 to match size of target (11)" {  } { { "sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/pixel_offset_controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854065 "|VGA_controller|pixel_offset_controller:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divN VGA_controller:inst\|clk_divN:inst15 " "Elaborating entity \"clk_divN\" for hierarchy \"VGA_controller:inst\|clk_divN:inst15\"" {  } { { "VGA_controller.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/VGA_controller.bdf" { { 456 -528 -376 536 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 clk_divN.sv(26) " "Verilog HDL assignment warning at clk_divN.sv(26): truncated value with size 32 to match size of target (18)" {  } { { "sv files/clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/clk_divN.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854066 "|VGA_controller|clk_divN:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not4 not4:inst8 " "Elaborating entity \"not4\" for hierarchy \"not4:inst8\"" {  } { { "TopLevel.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 272 496 648 352 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN fine_clk_divN:inst2 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"fine_clk_divN:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 504 248 400 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854068 "|TopLevel|fine_clk_divN:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN fine_clk_divN:inst3 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"fine_clk_divN:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 624 248 400 704 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854069 "|TopLevel|fine_clk_divN:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN fine_clk_divN:inst4 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"fine_clk_divN:inst4\"" {  } { { "TopLevel.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 504 512 664 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854070 "|TopLevel|fine_clk_divN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN fine_clk_divN:inst5 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"fine_clk_divN:inst5\"" {  } { { "TopLevel.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 624 512 664 704 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854070 "|TopLevel|fine_clk_divN:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN fine_clk_divN:inst6 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"fine_clk_divN:inst6\"" {  } { { "TopLevel.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 504 776 928 584 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707060854071 "|TopLevel|fine_clk_divN:inst6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] GND " "Pin \"b\[3\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 272 912 1088 288 "b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707060854435 "|TopLevel|b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[2\] GND " "Pin \"b\[2\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 272 912 1088 288 "b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707060854435 "|TopLevel|b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] GND " "Pin \"b\[1\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 272 912 1088 288 "b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707060854435 "|TopLevel|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[0\] GND " "Pin \"b\[0\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/VGA Controller/TopLevel.bdf" { { 272 912 1088 288 "b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707060854435 "|TopLevel|b[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707060854435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707060854480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707060854764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707060854764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707060854874 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707060854874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707060854874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707060854874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707060854883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 04 15:34:14 2024 " "Processing ended: Sun Feb 04 15:34:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707060854883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707060854883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707060854883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707060854883 ""}
